--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: dut_monitor.vhd
-- /___/   /\     Timestamp: Fri May 09 15:27:17 2014
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl C:/Users/meise/ise_projects/ttk_rev2/ipcore_dir/tmp/_cg/dut_monitor.ngc C:/Users/meise/ise_projects/ttk_rev2/ipcore_dir/tmp/_cg/dut_monitor.vhd 
-- Device	: 6vlx240tff1156-1
-- Input file	: C:/Users/meise/ise_projects/ttk_rev2/ipcore_dir/tmp/_cg/dut_monitor.ngc
-- Output file	: C:/Users/meise/ise_projects/ttk_rev2/ipcore_dir/tmp/_cg/dut_monitor.vhd
-- # of Entities	: 1
-- Design Name	: dut_monitor
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity dut_monitor is
  port (
    Clk : in STD_LOGIC := 'X'; 
    Reset : in STD_LOGIC := 'X'; 
    IO_Ready : in STD_LOGIC := 'X'; 
    UART_Rx : in STD_LOGIC := 'X'; 
    IO_Addr_Strobe : out STD_LOGIC; 
    IO_Read_Strobe : out STD_LOGIC; 
    IO_Write_Strobe : out STD_LOGIC; 
    UART_Tx : out STD_LOGIC; 
    FIT1_Interrupt : out STD_LOGIC; 
    FIT1_Toggle : out STD_LOGIC; 
    FIT2_Interrupt : out STD_LOGIC; 
    FIT2_Toggle : out STD_LOGIC; 
    GPI1_Interrupt : out STD_LOGIC; 
    GPI2_Interrupt : out STD_LOGIC; 
    GPI3_Interrupt : out STD_LOGIC; 
    GPI4_Interrupt : out STD_LOGIC; 
    INTC_IRQ : out STD_LOGIC; 
    IO_Read_Data : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    GPI1 : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    GPI2 : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    GPI3 : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    GPI4 : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    INTC_Interrupt : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    IO_Address : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    IO_Byte_Enable : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    IO_Write_Data : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    GPO1 : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    GPO2 : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    GPO3 : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    GPO4 : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end dut_monitor;

architecture STRUCTURE of dut_monitor is
  signal U0_iomodule_0_IO_Addr_Strobe_375 : STD_LOGIC; 
  signal U0_iomodule_0_IO_Read_Strobe_376 : STD_LOGIC; 
  signal U0_iomodule_0_IO_Write_Strobe_377 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_378 : STD_LOGIC; 
  signal NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i : STD_LOGIC; 
  signal NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i : STD_LOGIC; 
  signal NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i : STD_LOGIC; 
  signal NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I2_toggle_i : STD_LOGIC; 
  signal NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ : STD_LOGIC; 
  signal NlwRenamedSig_OI_N1 : STD_LOGIC; 
  signal U0_ilmb_cntlr_lmb_as_385 : STD_LOGIC; 
  signal U0_ilmb_cntlr_Sl_Rdy_386 : STD_LOGIC; 
  signal U0_Debug_mdm_0_tdo : STD_LOGIC; 
  signal U0_Debug_mdm_0_capture : STD_LOGIC; 
  signal U0_Debug_mdm_0_drck_i : STD_LOGIC; 
  signal U0_Debug_mdm_0_sel : STD_LOGIC; 
  signal U0_Debug_mdm_0_shift : STD_LOGIC; 
  signal U0_Debug_mdm_0_tdi : STD_LOGIC; 
  signal U0_Debug_mdm_0_update : STD_LOGIC; 
  signal U0_Debug_mdm_0_drck : STD_LOGIC; 
  signal U0_filter_reset_reset_vec_2_filter_reset_reset_vec_1_OR_2_o : STD_LOGIC; 
  signal U0_microblaze_0_mdm_bus_Dbg_Shift : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_397 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i_398 : STD_LOGIC; 
  signal U0_Ext_BRK : STD_LOGIC; 
  signal U0_Debug_SYS_Rst_Reset_OR_1_o : STD_LOGIC; 
  signal U0_LMB_Rst_404 : STD_LOGIC; 
  signal U0_dlmb_LMB_Ready : STD_LOGIC; 
  signal U0_dlmb_M_AddrStrobe : STD_LOGIC; 
  signal U0_dlmb_M_WriteStrobe : STD_LOGIC; 
  signal U0_dlmb_M_ReadStrobe : STD_LOGIC; 
  signal U0_dlmb_LMB_Rst : STD_LOGIC; 
  signal U0_ilmb_M_AddrStrobe : STD_LOGIC; 
  signal U0_ilmb_LMB_Rst : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup_594 : STD_LOGIC; 
  signal U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_411_o1 : STD_LOGIC; 
  signal U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_399_o1 : STD_LOGIC; 
  signal U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv : STD_LOGIC; 
  signal U0_iomodule_0_intc_write_cier : STD_LOGIC; 
  signal U0_iomodule_0_intc_write_ciar : STD_LOGIC; 
  signal U0_iomodule_0_gpo4_write : STD_LOGIC; 
  signal U0_iomodule_0_gpo3_write : STD_LOGIC; 
  signal U0_iomodule_0_gpo2_write : STD_LOGIC; 
  signal U0_iomodule_0_gpo1_write : STD_LOGIC; 
  signal U0_iomodule_0_intc_write_cimr : STD_LOGIC; 
  signal U0_iomodule_0_uart_tx_write : STD_LOGIC; 
  signal U0_iomodule_0_intc_write_civar : STD_LOGIC; 
  signal U0_iomodule_0_uart_status_read : STD_LOGIC; 
  signal U0_iomodule_0_uart_rx_read : STD_LOGIC; 
  signal U0_iomodule_0_GND_4440_o_LMB_WriteStrobe_MUX_4801_o : STD_LOGIC; 
  signal U0_iomodule_0_GND_4440_o_LMB_ReadStrobe_MUX_4799_o : STD_LOGIC; 
  signal U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o : STD_LOGIC; 
  signal U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o : STD_LOGIC; 
  signal U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o : STD_LOGIC; 
  signal U0_iomodule_0_lmb_io_select_keep_630 : STD_LOGIC; 
  signal U0_iomodule_0_Using_IO_Bus_io_read_keep_631 : STD_LOGIC; 
  signal U0_iomodule_0_io_ready_Q_638 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_write_639 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_read_640 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_read_Q_641 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_707 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1_709 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_711 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1_713 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_not_First_Out1_715 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_not_First_Out1_717 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_not_First_Out1_719 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_not_First_Out1_721 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_not_First_Out1_723 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_not_First_Out1_725 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_not_First_Out1_727 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_729 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_731 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_732 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_733 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_734 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_735 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_736 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_737 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_738 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_740 : STD_LOGIC;
 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746 : STD_LOGIC;
 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_748 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_749 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_758 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_759 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_7_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_8_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_16_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_17_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_18_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_19_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_20_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_21_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_22_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_23_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_24_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_25_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_26_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_27_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_28_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_29_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_30_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_31_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_512 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_511 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_16_4_1 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_17_4_1 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_18_4_1 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_19_4_1 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_7_948 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_8_949 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_81_950 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_9_951 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_3_952 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_82_953 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_91_954 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_92_955 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_10_956 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_4_957 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_71_958 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_83_959 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_84_960 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_93_961 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_31_962 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_85_963 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_94_964 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_95_965 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_101_966 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_41_967 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_72_968 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_86_969 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_87_970 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_96_971 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_32_972 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_88_973 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_97_974 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_98_975 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_102_976 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_42_977 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_73_978 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_89_979 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_810_980 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_99_981 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_33_982 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_811_983 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_910_984 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_911_985 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_103_986 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_43_987 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_74_988 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_812_989 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_813_990 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_912_991 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_34_992 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_814_993 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_913_994 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_914_995 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_104_996 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_44_997 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_75_998 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_815_999 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_816_1000 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_915_1001 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_35_1002 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_817_1003 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_916_1004 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_917_1005 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_105_1006 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_45_1007 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_76_1008 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_818_1009 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_819_1010 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_918_1011 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_36_1012 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_820_1013 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_919_1014 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_920_1015 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_106_1016 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_46_1017 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_77_1018 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_821_1019 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_822_1020 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_921_1021 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_37_1022 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_823_1023 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_922_1024 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_923_1025 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_107_1026 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_47_1027 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_78_1028 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_824_1029 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_825_1030 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_924_1031 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_38_1032 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_826_1033 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_925_1034 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_926_1035 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_108_1036 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_48_1037 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_79_1038 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_827_1039 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_828_1040 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_927_1041 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_39_1042 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_829_1043 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_928_1044 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_929_1045 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_109_1046 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_49_1047 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_710_1048 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_830_1049 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_831_1050 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_930_1051 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_310_1052 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_832_1053 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_931_1054 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_932_1055 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1010_1056 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_410_1057 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_711_1058 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_833_1059 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_834_1060 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_933_1061 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_311_1062 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_835_1063 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_934_1064 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_935_1065 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1011_1066 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_411_1067 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_712_1068 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_836_1069 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_837_1070 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_936_1071 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_312_1072 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_838_1073 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_937_1074 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_938_1075 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1012_1076 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_412_1077 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_7_1078 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_8_1079 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_81_1080 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_9_1081 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_3_1082 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_4_1083 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_In : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In_1085 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_1_GND_4535_o_Mux_21_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_1_GND_4535_o_Mux_19_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0749 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_7_OR_326_o_1129 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_8_OR_325_o_1130 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_16_OR_324_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_17_OR_323_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_18_OR_322_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_19_OR_321_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_20_OR_320_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_21_OR_319_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_22_OR_318_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_23_OR_317_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_24_OR_316_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_25_OR_315_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_26_OR_314_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_27_OR_313_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_28_OR_312_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_29_OR_311_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_30_OR_310_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_31_OR_309_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_7_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_8_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_18_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_19_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_20_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_21_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_22_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_23_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_24_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_25_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_26_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_27_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_28_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_29_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_30_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_has_fast : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_31_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_0_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_3_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_4_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_5_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_6_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_7_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_8_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_9_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_10_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_11_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_12_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_1180 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_1181 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_1182 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_1183 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_18_1184 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_19_1185 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_20_1186 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_21_1187 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_22_1188 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_23_1189 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_24_1190 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_25_1191 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_26_1192 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_27_1193 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_28_1194 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_29_1195 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_30_1196 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_31_1197 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_7_1203 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_1204 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_8_1205 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_8_1206 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_16_1207 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_16_1208 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_17_1209 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_17_1210 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_18_1211 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_18_1212 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_19_1213 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_19_1214 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_20_1215 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_20_1216 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_21_1217 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_21_1218 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_22_1219 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_22_1220 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_23_1221 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_23_1222 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_24_1223 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_24_1224 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_25_1225 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_25_1226 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_26_1227 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_26_1228 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_27_1229 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_27_1230 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_28_1231 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_28_1232 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_29_1233 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_29_1234 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_30_1235 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_30_1236 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_31_1237 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_31_1238 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_1655 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_1656 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_31_1657 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_16_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1659 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_16_1660 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_16_1661 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_17_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1662 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_17_1663 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_17_1664 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_18_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1665 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_18_1666 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_18_1667 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_19_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1668 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_19_1669 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_19_1670 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_20_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1671 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_20_1672 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_20_1673 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_21_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1674 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_21_1675 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_21_1676 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_22_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1677 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_22_1678 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_22_1679 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_23_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1680 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_23_1681 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_23_1682 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_24_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1683 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_24_1684 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_24_1685 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_25_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1686 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_25_1687 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_25_1688 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_26_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1689 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_26_1690 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_26_1691 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_27_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1692 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_27_1693 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_27_1694 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_28_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1695 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_28_1696 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_28_1697 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_29_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1698 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_29_1699 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_29_1700 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_30_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1701 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_30_1702 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_30_1703 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_31_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1704 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_31_1705 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_433_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_1726 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_1727 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_1728 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_n0073_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_GND_4504_o_MUX_4862_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_GND_4504_o_MUX_4845_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_GND_4504_o_MUX_4843_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_PWR_145_o_MUX_4840_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_1763 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_1764 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_1765 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_1767 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_313_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_1780 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_1781 : STD_LOGIC; 
  signal U0_microblaze_I_LOCKSTEP_Master_Out_9_Q : STD_LOGIC; 
  signal U0_microblaze_I_LOCKSTEP_Master_Out_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q : STD_LOGIC; 
  signal U0_microblaze_I_LOCKSTEP_Master_Out_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_1788 : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3728_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3727_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3726_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3725_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3724_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3723_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3722_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3721_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3720_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3719_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3718_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3717_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3716_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3715_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3714_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3713_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3712_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3711_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3710_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3709_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3708_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3707_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3706_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3705_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3704_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3703_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3702_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3701_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3700_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3699_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3698_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3697_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp_1857 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_1906 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_branch_with_delay : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_1908 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_of_brki_0x18 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Write_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_set_BIP : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_MTSMSR_Write : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_write_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_1922 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_1924 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_1925 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_1926 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_1927 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_dbg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_1938 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_1939 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_1940 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_1941 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_mem_Strobe : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep_1945 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_zero : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_EX_CarryIn_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_control_carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_alu_AddSub_1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_FSL_Atomic_AND_167_o1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o111 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o15 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182_2688 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1021_inv : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1053_inv_2695 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0927 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4177_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4185_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4397_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4150_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_inHibit_EX_MUX_4288_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4396_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o_2719 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4231_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4186_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_take_Intr_Now_AND_107_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4329_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_PWR_12_o_MUX_4237_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_0_GND_12_o_MUX_4178_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_instr_OF_0_mux_46_OUT_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_instr_OF_0_mux_46_OUT_1_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_take_intr_MUX_4341_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_1_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_3_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_4_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_take_Break_MUX_4344_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_inHibit_EX_MUX_4104_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_10_MUX_4402_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_3_MUX_4188_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_22_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ext_BRK_OR_91_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0922_2759 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_2762 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4242_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4241_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_30_GND_12_o_MUX_4234_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0943 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_2776 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_GND_12_o_MUX_4276_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_2791 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_2792 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_2795 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_2796 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_2797 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_2798 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_2799 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_2800 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_2801 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_2802 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_2803 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_2804 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_2805 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_2806 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_2807 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_2808 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_2809 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_2810 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_dynamic_instr_Address_old_IE_value_2812 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_2813 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2814 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break_2815 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2816 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i_2817 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_2818 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_2819 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_2820 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_2821 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay_2822 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO111118 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_2861 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6_2862 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71_2863 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0345_inv : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count7 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count6 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count5 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count4 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_GND_164_o_PWR_65_o_MUX_4604_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_point_hit : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_2900 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_1_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_3_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_4_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_6_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_7_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_8_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_9_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_10_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_11_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_12_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_13_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_14_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_15_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_16_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_17_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_18_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_19_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_20_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_21_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_22_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_23_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_24_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_25_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_26_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_27_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_28_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_29_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_30_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_31_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_32_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_2941 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr_2943 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1_2944 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_2945 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2948 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i_2982 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_2983 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_2984 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_2985 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_2986 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec_2987 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1_2989 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK_2991 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11_3004 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_3006 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_3007 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_3008 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_3009 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_3010 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_3011 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk_3014 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk_3015 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk_3016 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk_3017 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_3022 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK_3067 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1_3068 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1_3070 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1_3071 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1_3072 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1_3073 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_15_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_14_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_11_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_10_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_9_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_8_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_7_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_6_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_4_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_3_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_1_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_2_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_3_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_4_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_5_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_6_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_7_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_8_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_1_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_0_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_1_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_1_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_2_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_2_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_3_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_3_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_4_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_4_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_5_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_5_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_6_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_6_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_7_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_7_Q : STD_LOGIC;
 
  signal U0_dlmb_cntlr_Sl_Rdy_3153 : STD_LOGIC; 
  signal U0_dlmb_cntlr_lmb_as_3154 : STD_LOGIC; 
  signal U0_dlmb_cntlr_lmb_select : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_SEL_inv : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i_3190 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_7_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_5_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_376_o1 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4_local_sel_n : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3_local_sel_n : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2_local_sel_n : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1_local_sel_n : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0_local_sel_n : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_command_0_equal_17_o : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_379_o : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_3214 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_2 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_1 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_2 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_1 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0128 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_0_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_1_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_2_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_3_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_4_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_5_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_6_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_7_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_3255 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_4 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_41_3306 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_2 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_21_3308 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_22_3309 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal N24 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal N28 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal N40 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11_3348 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183_3355 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184_3356 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal N116 : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i11 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i13 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i14_3394 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15_3395 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i19 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i110_3397 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111_3398 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i112_3399 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113_3400 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114_3401 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115_3402 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123_3405 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124_3406 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125_3407 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126_3408 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127_3409 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128_3410 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129_3411 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i130_3412 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i131_3413 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_3414 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133_3415 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134_3416 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135_3417 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_io_select_keep_glue_set_3422 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_glue_set_3423 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_18_glue_set_3424 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_19_glue_set_3425 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_glue_set_3426 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_20_glue_set_3427 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_21_glue_set_3428 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_22_glue_set_3429 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_23_glue_set_3430 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_25_glue_set_3431 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_26_glue_set_3432 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_24_glue_set_3433 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_28_glue_set_3434 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_29_glue_set_3435 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_27_glue_set_3436 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_31_glue_set_3437 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_30_glue_set_3438 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_glue_set_3439 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_glue_set_3440 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst_3441 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set_3442 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set_3443 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_3444 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce_3445 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_3446 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_3447 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set_3449 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set_3450 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set_3451 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_0_glue_set_3452 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_1_glue_set_3453 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set_3454 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce_3455 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set_3456 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set_3457 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set_3458 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set_3459 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce_3460 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst_3461 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set_3462 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set_3463 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set_3464 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set_3465 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_3466 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_3467 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_3468 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt_3469 : STD_LOGIC;
 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_3470 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_3471 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_3472 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_3473 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_3474 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_3475 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I_rt_3476 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I_rt_3477 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot_3478 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot_3479 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot_3480 : STD_LOGIC; 
  signal U0_iomodule_0_Using_IO_Bus_io_read_keep_rstpot_3481 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I2_toggle_i_rstpot_3482 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i_rstpot_3483 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot_3484 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot_3485 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot_3486 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot_3487 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot_3488 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot_3489 : STD_LOGIC; 
  signal U0_iomodule_0_io_ready_Q_rstpot_3490 : STD_LOGIC; 
  signal U0_iomodule_0_IO_Addr_Strobe_rstpot_3491 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot_3492 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot_3493 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_rstpot_3494 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_rstpot_3495 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_rstpot_3496 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_rstpot_3497 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_rstpot_3498 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_rstpot_3499 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i_rstpot_3500 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_16_rstpot_3501 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_17_rstpot_3502 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_18_rstpot_3503 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_19_rstpot_3504 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_20_rstpot_3505 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_21_rstpot_3506 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_22_rstpot_3507 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_23_rstpot_3508 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_24_rstpot_3509 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_25_rstpot_3510 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_26_rstpot_3511 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_27_rstpot_3512 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_28_rstpot_3513 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_29_rstpot_3514 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_30_rstpot_3515 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_31_rstpot_3516 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot_3517 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot_3518 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot_3519 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot_3520 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot_3521 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_rstpot_3522 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot_3523 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot_3524 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot_3525 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot_3526 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot_3527 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot_3528 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot_3529 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot_3530 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot_3531 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot_3532 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1_3533 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal N154 : STD_LOGIC; 
  signal N155 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal N157 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal N159 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4_3543 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27_3544 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11_3545 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1_3546 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2_3547 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_3548 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4_3549 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_3550 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6_3551 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7_3552 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8_3553 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9_3554 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10_3555 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11_3556 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12_3557 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13_3558 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14_3559 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271_3560 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41_3561 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111_3562 : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_Use_Virtex6_BSCAN_VIRTEX6_I_TCK_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_Use_Virtex6_BSCAN_VIRTEX6_I_RUNTEST_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_Use_Virtex6_BSCAN_VIRTEX6_I_RESET_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_Use_Virtex6_BSCAN_VIRTEX6_I_TMS_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_BUFG_DRCK1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_MUXCY_X_LO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L_LO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_0_SRLC16E_I_Use_unisim_MB_SRL16CE_I1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_31_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_30_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_29_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_28_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_27_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_26_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_25_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_24_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NlwRenamedSignal_U0_iomodule_0_IO_Address : STD_LOGIC_VECTOR ( 31 downto 31 ); 
  signal U0_iomodule_0_IO_Address : STD_LOGIC_VECTOR ( 29 downto 0 ); 
  signal U0_iomodule_0_IO_Byte_Enable : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_iomodule_0_IO_Write_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_filter_reset_reset_vec : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_dlmb_Sl_Ready : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_port_BRAM_WEN : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_dlmb_port_BRAM_Din : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_M_BE : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_dlmb_M_DBus : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal U0_dlmb_LMB_ReadDBus : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_M_ABus : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_ilmb_port_BRAM_Din : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_ilmb_M_ABus : STD_LOGIC_VECTOR ( 29 downto 17 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_lmb_abus_Q : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_iomodule_0_write_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_io_bus_read_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_Clk_En_I : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_Clk_En_I : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_Clk_En_I : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intc_cipr : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res : STD_LOGIC_VECTOR2 ( 0 downto 0 , 4 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read : STD_LOGIC_VECTOR ( 31 downto 16 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i : STD_LOGIC_VECTOR ( 29 downto 17 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF : STD_LOGIC_VECTOR ( 29 downto 17 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Addr : STD_LOGIC_VECTOR ( 31 downto 30 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i : STD_LOGIC_VECTOR ( 28 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1 : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask : STD_LOGIC_VECTOR ( 16 downto 16 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry : STD_LOGIC_VECTOR ( 29 downto 18 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II : STD_LOGIC_VECTOR ( 30 downto 28 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_rx_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
begin
  IO_Address(31) <= NlwRenamedSignal_U0_iomodule_0_IO_Address(31);
  IO_Address(30) <= NlwRenamedSignal_U0_iomodule_0_IO_Address(31);
  IO_Address(29) <= U0_iomodule_0_IO_Address(29);
  IO_Address(28) <= U0_iomodule_0_IO_Address(28);
  IO_Address(27) <= U0_iomodule_0_IO_Address(27);
  IO_Address(26) <= U0_iomodule_0_IO_Address(26);
  IO_Address(25) <= U0_iomodule_0_IO_Address(25);
  IO_Address(24) <= U0_iomodule_0_IO_Address(24);
  IO_Address(23) <= U0_iomodule_0_IO_Address(23);
  IO_Address(22) <= U0_iomodule_0_IO_Address(22);
  IO_Address(21) <= U0_iomodule_0_IO_Address(21);
  IO_Address(20) <= U0_iomodule_0_IO_Address(20);
  IO_Address(19) <= U0_iomodule_0_IO_Address(19);
  IO_Address(18) <= U0_iomodule_0_IO_Address(18);
  IO_Address(17) <= U0_iomodule_0_IO_Address(17);
  IO_Address(16) <= U0_iomodule_0_IO_Address(16);
  IO_Address(15) <= U0_iomodule_0_IO_Address(15);
  IO_Address(14) <= U0_iomodule_0_IO_Address(14);
  IO_Address(13) <= U0_iomodule_0_IO_Address(13);
  IO_Address(12) <= U0_iomodule_0_IO_Address(12);
  IO_Address(11) <= U0_iomodule_0_IO_Address(11);
  IO_Address(10) <= U0_iomodule_0_IO_Address(10);
  IO_Address(9) <= U0_iomodule_0_IO_Address(9);
  IO_Address(8) <= U0_iomodule_0_IO_Address(8);
  IO_Address(7) <= U0_iomodule_0_IO_Address(7);
  IO_Address(6) <= U0_iomodule_0_IO_Address(6);
  IO_Address(5) <= U0_iomodule_0_IO_Address(5);
  IO_Address(4) <= U0_iomodule_0_IO_Address(4);
  IO_Address(3) <= U0_iomodule_0_IO_Address(3);
  IO_Address(2) <= U0_iomodule_0_IO_Address(2);
  IO_Address(1) <= U0_iomodule_0_IO_Address(1);
  IO_Address(0) <= U0_iomodule_0_IO_Address(0);
  IO_Byte_Enable(3) <= U0_iomodule_0_IO_Byte_Enable(3);
  IO_Byte_Enable(2) <= U0_iomodule_0_IO_Byte_Enable(2);
  IO_Byte_Enable(1) <= U0_iomodule_0_IO_Byte_Enable(1);
  IO_Byte_Enable(0) <= U0_iomodule_0_IO_Byte_Enable(0);
  IO_Write_Data(31) <= U0_iomodule_0_IO_Write_Data(31);
  IO_Write_Data(30) <= U0_iomodule_0_IO_Write_Data(30);
  IO_Write_Data(29) <= U0_iomodule_0_IO_Write_Data(29);
  IO_Write_Data(28) <= U0_iomodule_0_IO_Write_Data(28);
  IO_Write_Data(27) <= U0_iomodule_0_IO_Write_Data(27);
  IO_Write_Data(26) <= U0_iomodule_0_IO_Write_Data(26);
  IO_Write_Data(25) <= U0_iomodule_0_IO_Write_Data(25);
  IO_Write_Data(24) <= U0_iomodule_0_IO_Write_Data(24);
  IO_Write_Data(23) <= U0_iomodule_0_IO_Write_Data(23);
  IO_Write_Data(22) <= U0_iomodule_0_IO_Write_Data(22);
  IO_Write_Data(21) <= U0_iomodule_0_IO_Write_Data(21);
  IO_Write_Data(20) <= U0_iomodule_0_IO_Write_Data(20);
  IO_Write_Data(19) <= U0_iomodule_0_IO_Write_Data(19);
  IO_Write_Data(18) <= U0_iomodule_0_IO_Write_Data(18);
  IO_Write_Data(17) <= U0_iomodule_0_IO_Write_Data(17);
  IO_Write_Data(16) <= U0_iomodule_0_IO_Write_Data(16);
  IO_Write_Data(15) <= U0_iomodule_0_IO_Write_Data(15);
  IO_Write_Data(14) <= U0_iomodule_0_IO_Write_Data(14);
  IO_Write_Data(13) <= U0_iomodule_0_IO_Write_Data(13);
  IO_Write_Data(12) <= U0_iomodule_0_IO_Write_Data(12);
  IO_Write_Data(11) <= U0_iomodule_0_IO_Write_Data(11);
  IO_Write_Data(10) <= U0_iomodule_0_IO_Write_Data(10);
  IO_Write_Data(9) <= U0_iomodule_0_IO_Write_Data(9);
  IO_Write_Data(8) <= U0_iomodule_0_IO_Write_Data(8);
  IO_Write_Data(7) <= U0_iomodule_0_IO_Write_Data(7);
  IO_Write_Data(6) <= U0_iomodule_0_IO_Write_Data(6);
  IO_Write_Data(5) <= U0_iomodule_0_IO_Write_Data(5);
  IO_Write_Data(4) <= U0_iomodule_0_IO_Write_Data(4);
  IO_Write_Data(3) <= U0_iomodule_0_IO_Write_Data(3);
  IO_Write_Data(2) <= U0_iomodule_0_IO_Write_Data(2);
  IO_Write_Data(1) <= U0_iomodule_0_IO_Write_Data(1);
  IO_Write_Data(0) <= U0_iomodule_0_IO_Write_Data(0);
  GPO1(31) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(31);
  GPO1(30) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(30);
  GPO1(29) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(29);
  GPO1(28) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(28);
  GPO1(27) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(27);
  GPO1(26) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(26);
  GPO1(25) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(25);
  GPO1(24) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(24);
  GPO1(23) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(23);
  GPO1(22) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(22);
  GPO1(21) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(21);
  GPO1(20) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(20);
  GPO1(19) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(19);
  GPO1(18) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(18);
  GPO1(17) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(17);
  GPO1(16) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(16);
  GPO1(15) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(15);
  GPO1(14) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(14);
  GPO1(13) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(13);
  GPO1(12) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(12);
  GPO1(11) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(11);
  GPO1(10) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(10);
  GPO1(9) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(9);
  GPO1(8) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(8);
  GPO1(7) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(7);
  GPO1(6) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(6);
  GPO1(5) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(5);
  GPO1(4) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(4);
  GPO1(3) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(3);
  GPO1(2) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(2);
  GPO1(1) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(1);
  GPO1(0) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(0);
  GPO2(31) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(31);
  GPO2(30) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(30);
  GPO2(29) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(29);
  GPO2(28) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(28);
  GPO2(27) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(27);
  GPO2(26) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(26);
  GPO2(25) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(25);
  GPO2(24) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(24);
  GPO2(23) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(23);
  GPO2(22) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(22);
  GPO2(21) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(21);
  GPO2(20) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(20);
  GPO2(19) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(19);
  GPO2(18) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(18);
  GPO2(17) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(17);
  GPO2(16) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(16);
  GPO2(15) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(15);
  GPO2(14) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(14);
  GPO2(13) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(13);
  GPO2(12) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(12);
  GPO2(11) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(11);
  GPO2(10) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(10);
  GPO2(9) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(9);
  GPO2(8) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(8);
  GPO2(7) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(7);
  GPO2(6) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(6);
  GPO2(5) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(5);
  GPO2(4) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(4);
  GPO2(3) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(3);
  GPO2(2) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(2);
  GPO2(1) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(1);
  GPO2(0) <= U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(0);
  GPO3(31) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(31);
  GPO3(30) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(30);
  GPO3(29) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(29);
  GPO3(28) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(28);
  GPO3(27) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(27);
  GPO3(26) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(26);
  GPO3(25) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(25);
  GPO3(24) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(24);
  GPO3(23) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(23);
  GPO3(22) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(22);
  GPO3(21) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(21);
  GPO3(20) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(20);
  GPO3(19) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(19);
  GPO3(18) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(18);
  GPO3(17) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(17);
  GPO3(16) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(16);
  GPO3(15) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(15);
  GPO3(14) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(14);
  GPO3(13) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(13);
  GPO3(12) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(12);
  GPO3(11) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(11);
  GPO3(10) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(10);
  GPO3(9) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(9);
  GPO3(8) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(8);
  GPO3(7) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(7);
  GPO3(6) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(6);
  GPO3(5) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(5);
  GPO3(4) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(4);
  GPO3(3) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(3);
  GPO3(2) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(2);
  GPO3(1) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(1);
  GPO3(0) <= U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(0);
  GPO4(31) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(31);
  GPO4(30) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(30);
  GPO4(29) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(29);
  GPO4(28) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(28);
  GPO4(27) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(27);
  GPO4(26) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(26);
  GPO4(25) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(25);
  GPO4(24) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(24);
  GPO4(23) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(23);
  GPO4(22) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(22);
  GPO4(21) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(21);
  GPO4(20) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(20);
  GPO4(19) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(19);
  GPO4(18) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(18);
  GPO4(17) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(17);
  GPO4(16) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(16);
  GPO4(15) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(15);
  GPO4(14) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(14);
  GPO4(13) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(13);
  GPO4(12) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(12);
  GPO4(11) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(11);
  GPO4(10) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(10);
  GPO4(9) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(9);
  GPO4(8) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(8);
  GPO4(7) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(7);
  GPO4(6) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(6);
  GPO4(5) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(5);
  GPO4(4) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(4);
  GPO4(3) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(3);
  GPO4(2) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(2);
  GPO4(1) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(1);
  GPO4(0) <= U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(0);
  IO_Addr_Strobe <= U0_iomodule_0_IO_Addr_Strobe_375;
  IO_Read_Strobe <= U0_iomodule_0_IO_Read_Strobe_376;
  IO_Write_Strobe <= U0_iomodule_0_IO_Write_Strobe_377;
  UART_Tx <= U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_378;
  FIT1_Interrupt <= NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i;
  FIT1_Toggle <= NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i;
  FIT2_Interrupt <= NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i;
  FIT2_Toggle <= NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I2_toggle_i;
  GPI1_Interrupt <= NlwRenamedSig_OI_N1;
  GPI2_Interrupt <= NlwRenamedSig_OI_N1;
  GPI3_Interrupt <= NlwRenamedSig_OI_N1;
  GPI4_Interrupt <= NlwRenamedSig_OI_N1;
  INTC_IRQ <= NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ;
  XST_VCC : VCC
    port map (
      P => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty
    );
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_N1
    );
  U0_ilmb_cntlr_Sl_Rdy : FDR
    port map (
      C => Clk,
      D => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      R => U0_ilmb_LMB_Rst,
      Q => U0_ilmb_cntlr_Sl_Rdy_386
    );
  U0_ilmb_cntlr_lmb_as : FDR
    port map (
      C => Clk,
      D => U0_ilmb_M_AddrStrobe,
      R => U0_ilmb_LMB_Rst,
      Q => U0_ilmb_cntlr_lmb_as_385
    );
  U0_Debug_mdm_0_Use_Virtex6_BSCAN_VIRTEX6_I : BSCAN_VIRTEX6
    generic map(
      DISABLE_JTAG => FALSE,
      JTAG_CHAIN => 2
    )
    port map (
      SHIFT => U0_Debug_mdm_0_shift,
      TDI => U0_Debug_mdm_0_tdi,
      TCK => NLW_U0_Debug_mdm_0_Use_Virtex6_BSCAN_VIRTEX6_I_TCK_UNCONNECTED,
      RUNTEST => NLW_U0_Debug_mdm_0_Use_Virtex6_BSCAN_VIRTEX6_I_RUNTEST_UNCONNECTED,
      UPDATE => U0_Debug_mdm_0_update,
      RESET => NLW_U0_Debug_mdm_0_Use_Virtex6_BSCAN_VIRTEX6_I_RESET_UNCONNECTED,
      SEL => U0_Debug_mdm_0_sel,
      TDO => U0_Debug_mdm_0_tdo,
      CAPTURE => U0_Debug_mdm_0_capture,
      TMS => NLW_U0_Debug_mdm_0_Use_Virtex6_BSCAN_VIRTEX6_I_TMS_UNCONNECTED,
      DRCK => U0_Debug_mdm_0_drck_i
    );
  U0_Debug_mdm_0_BUFG_DRCK : BUFG
    port map (
      O => U0_Debug_mdm_0_drck,
      I => U0_Debug_mdm_0_drck_i
    );
  U0_Debug_mdm_0_BUFG_DRCK1 : BUFG
    port map (
      O => NLW_U0_Debug_mdm_0_BUFG_DRCK1_O_UNCONNECTED,
      I => NlwRenamedSig_OI_N1
    );
  U0_ilmb_POR_FF_I : FDS
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      S => U0_LMB_Rst_404,
      Q => U0_ilmb_LMB_Rst
    );
  U0_LMB_Rst : FD
    port map (
      C => Clk,
      D => U0_filter_reset_reset_vec_2_filter_reset_reset_vec_1_OR_2_o,
      Q => U0_LMB_Rst_404
    );
  U0_filter_reset_reset_vec_0 : FD
    port map (
      C => Clk,
      D => U0_Debug_SYS_Rst_Reset_OR_1_o,
      Q => U0_filter_reset_reset_vec(0)
    );
  U0_filter_reset_reset_vec_1 : FD
    port map (
      C => Clk,
      D => U0_filter_reset_reset_vec(0),
      Q => U0_filter_reset_reset_vec(1)
    );
  U0_filter_reset_reset_vec_2 : FD
    port map (
      C => Clk,
      D => U0_filter_reset_reset_vec(1),
      Q => U0_filter_reset_reset_vec(2)
    );
  U0_iomodule_0_IO_Write_Strobe : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_GND_4440_o_LMB_WriteStrobe_MUX_4801_o,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Strobe_377
    );
  U0_iomodule_0_IO_Read_Strobe : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_GND_4440_o_LMB_ReadStrobe_MUX_4799_o,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Read_Strobe_376
    );
  U0_iomodule_0_lmb_reg_read_Q : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_lmb_reg_read_640,
      Q => U0_iomodule_0_lmb_reg_read_Q_641
    );
  U0_iomodule_0_lmb_abus_Q_0 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(24),
      Q => U0_iomodule_0_lmb_abus_Q(0)
    );
  U0_iomodule_0_lmb_abus_Q_1 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(25),
      Q => U0_iomodule_0_lmb_abus_Q(1)
    );
  U0_iomodule_0_lmb_abus_Q_2 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(26),
      Q => U0_iomodule_0_lmb_abus_Q(2)
    );
  U0_iomodule_0_lmb_abus_Q_3 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(27),
      Q => U0_iomodule_0_lmb_abus_Q(3)
    );
  U0_iomodule_0_lmb_abus_Q_4 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(28),
      Q => U0_iomodule_0_lmb_abus_Q(4)
    );
  U0_iomodule_0_lmb_abus_Q_5 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(29),
      Q => U0_iomodule_0_lmb_abus_Q(5)
    );
  U0_iomodule_0_lmb_reg_write : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o,
      Q => U0_iomodule_0_lmb_reg_write_639
    );
  U0_iomodule_0_lmb_reg_read : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o,
      Q => U0_iomodule_0_lmb_reg_read_640
    );
  U0_iomodule_0_IO_Write_Data_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(0),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(31)
    );
  U0_iomodule_0_IO_Write_Data_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(1),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(30)
    );
  U0_iomodule_0_IO_Write_Data_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(2),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(29)
    );
  U0_iomodule_0_IO_Write_Data_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(3),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(28)
    );
  U0_iomodule_0_IO_Write_Data_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(4),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(27)
    );
  U0_iomodule_0_IO_Write_Data_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(5),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(26)
    );
  U0_iomodule_0_IO_Write_Data_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(6),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(25)
    );
  U0_iomodule_0_IO_Write_Data_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(7),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(24)
    );
  U0_iomodule_0_IO_Write_Data_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(8),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(23)
    );
  U0_iomodule_0_IO_Write_Data_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(9),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(22)
    );
  U0_iomodule_0_IO_Write_Data_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(10),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(21)
    );
  U0_iomodule_0_IO_Write_Data_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(11),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(20)
    );
  U0_iomodule_0_IO_Write_Data_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(12),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(19)
    );
  U0_iomodule_0_IO_Write_Data_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(13),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(18)
    );
  U0_iomodule_0_IO_Write_Data_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(14),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(17)
    );
  U0_iomodule_0_IO_Write_Data_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(15),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(16)
    );
  U0_iomodule_0_IO_Write_Data_15 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(16),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(15)
    );
  U0_iomodule_0_IO_Write_Data_14 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(17),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(14)
    );
  U0_iomodule_0_IO_Write_Data_13 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(18),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(13)
    );
  U0_iomodule_0_IO_Write_Data_12 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(19),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(12)
    );
  U0_iomodule_0_IO_Write_Data_11 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(20),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(11)
    );
  U0_iomodule_0_IO_Write_Data_10 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(21),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(10)
    );
  U0_iomodule_0_IO_Write_Data_9 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(22),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(9)
    );
  U0_iomodule_0_IO_Write_Data_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_DBus(23),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(8)
    );
  U0_iomodule_0_IO_Write_Data_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(24),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(7)
    );
  U0_iomodule_0_IO_Write_Data_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(25),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(6)
    );
  U0_iomodule_0_IO_Write_Data_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(26),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(5)
    );
  U0_iomodule_0_IO_Write_Data_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(27),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(4)
    );
  U0_iomodule_0_IO_Write_Data_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(28),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(3)
    );
  U0_iomodule_0_IO_Write_Data_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(29),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(2)
    );
  U0_iomodule_0_IO_Write_Data_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(30),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(1)
    );
  U0_iomodule_0_IO_Write_Data_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(31),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Write_Data(0)
    );
  U0_iomodule_0_write_data_31 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(0),
      Q => U0_iomodule_0_write_data(31)
    );
  U0_iomodule_0_write_data_30 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(1),
      Q => U0_iomodule_0_write_data(30)
    );
  U0_iomodule_0_write_data_29 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(2),
      Q => U0_iomodule_0_write_data(29)
    );
  U0_iomodule_0_write_data_28 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(3),
      Q => U0_iomodule_0_write_data(28)
    );
  U0_iomodule_0_write_data_27 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(4),
      Q => U0_iomodule_0_write_data(27)
    );
  U0_iomodule_0_write_data_26 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(5),
      Q => U0_iomodule_0_write_data(26)
    );
  U0_iomodule_0_write_data_25 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(6),
      Q => U0_iomodule_0_write_data(25)
    );
  U0_iomodule_0_write_data_24 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(7),
      Q => U0_iomodule_0_write_data(24)
    );
  U0_iomodule_0_write_data_23 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(8),
      Q => U0_iomodule_0_write_data(23)
    );
  U0_iomodule_0_write_data_22 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(9),
      Q => U0_iomodule_0_write_data(22)
    );
  U0_iomodule_0_write_data_21 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(10),
      Q => U0_iomodule_0_write_data(21)
    );
  U0_iomodule_0_write_data_20 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(11),
      Q => U0_iomodule_0_write_data(20)
    );
  U0_iomodule_0_write_data_19 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(12),
      Q => U0_iomodule_0_write_data(19)
    );
  U0_iomodule_0_write_data_18 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(13),
      Q => U0_iomodule_0_write_data(18)
    );
  U0_iomodule_0_write_data_17 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(14),
      Q => U0_iomodule_0_write_data(17)
    );
  U0_iomodule_0_write_data_16 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(15),
      Q => U0_iomodule_0_write_data(16)
    );
  U0_iomodule_0_write_data_15 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(16),
      Q => U0_iomodule_0_write_data(15)
    );
  U0_iomodule_0_write_data_14 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(17),
      Q => U0_iomodule_0_write_data(14)
    );
  U0_iomodule_0_write_data_13 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(18),
      Q => U0_iomodule_0_write_data(13)
    );
  U0_iomodule_0_write_data_12 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(19),
      Q => U0_iomodule_0_write_data(12)
    );
  U0_iomodule_0_write_data_11 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(20),
      Q => U0_iomodule_0_write_data(11)
    );
  U0_iomodule_0_write_data_10 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(21),
      Q => U0_iomodule_0_write_data(10)
    );
  U0_iomodule_0_write_data_9 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(22),
      Q => U0_iomodule_0_write_data(9)
    );
  U0_iomodule_0_write_data_8 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(23),
      Q => U0_iomodule_0_write_data(8)
    );
  U0_iomodule_0_write_data_7 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(24),
      Q => U0_iomodule_0_write_data(7)
    );
  U0_iomodule_0_write_data_6 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(25),
      Q => U0_iomodule_0_write_data(6)
    );
  U0_iomodule_0_write_data_5 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(26),
      Q => U0_iomodule_0_write_data(5)
    );
  U0_iomodule_0_write_data_4 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(27),
      Q => U0_iomodule_0_write_data(4)
    );
  U0_iomodule_0_write_data_3 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(28),
      Q => U0_iomodule_0_write_data(3)
    );
  U0_iomodule_0_write_data_2 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(29),
      Q => U0_iomodule_0_write_data(2)
    );
  U0_iomodule_0_write_data_1 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(30),
      Q => U0_iomodule_0_write_data(1)
    );
  U0_iomodule_0_write_data_0 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(31),
      Q => U0_iomodule_0_write_data(0)
    );
  U0_iomodule_0_IO_Byte_Enable_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_BE(0),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Byte_Enable(3)
    );
  U0_iomodule_0_IO_Byte_Enable_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_BE(1),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Byte_Enable(2)
    );
  U0_iomodule_0_IO_Byte_Enable_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_BE(2),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Byte_Enable(1)
    );
  U0_iomodule_0_IO_Byte_Enable_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_BE(3),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Byte_Enable(0)
    );
  U0_iomodule_0_IO_Address_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(0),
      R => U0_LMB_Rst_404,
      Q => NlwRenamedSignal_U0_iomodule_0_IO_Address(31)
    );
  U0_iomodule_0_IO_Address_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(2),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(29)
    );
  U0_iomodule_0_IO_Address_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(3),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(28)
    );
  U0_iomodule_0_IO_Address_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(4),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(27)
    );
  U0_iomodule_0_IO_Address_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(5),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(26)
    );
  U0_iomodule_0_IO_Address_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(6),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(25)
    );
  U0_iomodule_0_IO_Address_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(7),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(24)
    );
  U0_iomodule_0_IO_Address_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(8),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(23)
    );
  U0_iomodule_0_IO_Address_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(9),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(22)
    );
  U0_iomodule_0_IO_Address_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(10),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(21)
    );
  U0_iomodule_0_IO_Address_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(11),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(20)
    );
  U0_iomodule_0_IO_Address_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(12),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(19)
    );
  U0_iomodule_0_IO_Address_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(13),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(18)
    );
  U0_iomodule_0_IO_Address_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(14),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(17)
    );
  U0_iomodule_0_IO_Address_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(15),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(16)
    );
  U0_iomodule_0_IO_Address_15 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(16),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(15)
    );
  U0_iomodule_0_IO_Address_14 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(17),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(14)
    );
  U0_iomodule_0_IO_Address_13 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(18),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(13)
    );
  U0_iomodule_0_IO_Address_12 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(19),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(12)
    );
  U0_iomodule_0_IO_Address_11 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(20),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(11)
    );
  U0_iomodule_0_IO_Address_10 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(21),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(10)
    );
  U0_iomodule_0_IO_Address_9 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(22),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(9)
    );
  U0_iomodule_0_IO_Address_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(23),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(8)
    );
  U0_iomodule_0_IO_Address_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(24),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(7)
    );
  U0_iomodule_0_IO_Address_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(25),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(6)
    );
  U0_iomodule_0_IO_Address_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(26),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(5)
    );
  U0_iomodule_0_IO_Address_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(27),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(4)
    );
  U0_iomodule_0_IO_Address_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(28),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(3)
    );
  U0_iomodule_0_IO_Address_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(29),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(2)
    );
  U0_iomodule_0_IO_Address_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(30),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(1)
    );
  U0_iomodule_0_IO_Address_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      D => U0_dlmb_M_ABus(31),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IO_Address(0)
    );
  U0_iomodule_0_io_bus_read_data_31 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(31),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(31)
    );
  U0_iomodule_0_io_bus_read_data_30 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(30),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(30)
    );
  U0_iomodule_0_io_bus_read_data_29 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(29),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(29)
    );
  U0_iomodule_0_io_bus_read_data_28 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(28),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(28)
    );
  U0_iomodule_0_io_bus_read_data_27 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(27),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(27)
    );
  U0_iomodule_0_io_bus_read_data_26 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(26),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(26)
    );
  U0_iomodule_0_io_bus_read_data_25 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(25),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(25)
    );
  U0_iomodule_0_io_bus_read_data_24 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(24),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(24)
    );
  U0_iomodule_0_io_bus_read_data_23 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(23),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(23)
    );
  U0_iomodule_0_io_bus_read_data_22 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(22),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(22)
    );
  U0_iomodule_0_io_bus_read_data_21 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(21),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(21)
    );
  U0_iomodule_0_io_bus_read_data_20 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(20),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(20)
    );
  U0_iomodule_0_io_bus_read_data_19 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(19),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(19)
    );
  U0_iomodule_0_io_bus_read_data_18 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(18),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(18)
    );
  U0_iomodule_0_io_bus_read_data_17 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(17),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(17)
    );
  U0_iomodule_0_io_bus_read_data_16 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(16),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(16)
    );
  U0_iomodule_0_io_bus_read_data_15 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(15),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(15)
    );
  U0_iomodule_0_io_bus_read_data_14 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(14),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(14)
    );
  U0_iomodule_0_io_bus_read_data_13 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(13),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(13)
    );
  U0_iomodule_0_io_bus_read_data_12 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(12),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(12)
    );
  U0_iomodule_0_io_bus_read_data_11 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(11),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(11)
    );
  U0_iomodule_0_io_bus_read_data_10 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(10),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(10)
    );
  U0_iomodule_0_io_bus_read_data_9 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(9),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(9)
    );
  U0_iomodule_0_io_bus_read_data_8 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(8),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(8)
    );
  U0_iomodule_0_io_bus_read_data_7 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(7),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(7)
    );
  U0_iomodule_0_io_bus_read_data_6 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(6),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(6)
    );
  U0_iomodule_0_io_bus_read_data_5 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(5),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(5)
    );
  U0_iomodule_0_io_bus_read_data_4 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(4),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(4)
    );
  U0_iomodule_0_io_bus_read_data_3 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(3),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(3)
    );
  U0_iomodule_0_io_bus_read_data_2 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(2),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(2)
    );
  U0_iomodule_0_io_bus_read_data_1 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(1),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(1)
    );
  U0_iomodule_0_io_bus_read_data_0 : FDR
    port map (
      C => Clk,
      D => IO_Read_Data(0),
      R => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv,
      Q => U0_iomodule_0_io_bus_read_data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_711,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_1_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_Clk_En_I(1)
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_731,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_732,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_733,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_734,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_735,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_736,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_737,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_738,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_1_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_Clk_En_I(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_1_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_Clk_En_I(1)
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_707
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_707,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_711
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1_709
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1_713
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_not_First_Out1_715
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_not_First_Out1_717
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_not_First_Out1_719
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_not_First_Out1_721
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_not_First_Out1_723
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_not_First_Out1_725
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_not_First_Out1_727
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_729
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_729,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_731
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_740
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_740,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(8),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(8)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_9 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(9),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(9)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_10 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(10),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(10)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_11 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(11),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(11)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_12 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(12),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(12)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_13 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(13),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(13)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_14 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(14),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(14)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_15 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(15),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(15)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(16),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(16)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(17),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(17)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(18),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(18)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(19),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(19)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(20),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(20)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(21),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(21)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(22),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(22)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(23),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(23)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(24),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(24)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(25),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(25)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(26),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(26)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(27),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(27)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(28),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(28)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(29),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(29)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(30),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(30)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(31),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(31)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(8),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(8)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_9 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(9),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(9)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_10 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(10),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(10)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_11 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(11),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(11)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_12 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(12),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(12)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_13 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(13),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(13)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_14 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(14),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(14)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_15 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(15),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(15)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(16),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(16)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(17),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(17)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(18),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(18)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(19),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(19)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(20),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(20)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(21),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(21)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(22),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(22)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(23),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(23)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(24),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(24)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(25),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(25)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(26),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(26)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(27),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(27)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(28),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(28)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(29),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(29)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(30),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(30)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo2_write,
      D => U0_iomodule_0_write_data(31),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I2_gpo_io_i(31)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(8),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(8)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_9 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(9),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(9)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_10 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(10),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(10)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_11 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(11),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(11)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_12 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(12),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(12)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_13 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(13),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(13)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_14 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(14),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(14)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_15 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(15),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(15)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(16),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(16)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(17),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(17)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(18),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(18)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(19),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(19)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(20),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(20)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(21),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(21)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(22),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(22)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(23),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(23)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(24),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(24)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(25),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(25)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(26),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(26)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(27),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(27)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(28),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(28)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(29),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(29)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(30),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(30)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo3_write,
      D => U0_iomodule_0_write_data(31),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I3_gpo_io_i(31)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(8),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(8)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_9 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(9),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(9)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_10 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(10),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(10)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_11 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(11),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(11)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_12 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(12),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(12)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_13 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(13),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(13)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_14 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(14),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(14)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_15 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(15),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(15)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(16),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(16)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(17),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(17)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(18),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(18)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(19),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(19)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(20),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(20)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(21),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(21)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(22),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(22)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(23),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(23)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(24),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(24)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(25),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(25)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(26),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(26)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(27),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(27)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(28),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(28)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(29),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(29)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(30),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(30)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo4_write,
      D => U0_iomodule_0_write_data(31),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I4_gpo_io_i(31)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_31 : FDR
    port map (
      C => Clk,
      D => GPI4(31),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(31)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_30 : FDR
    port map (
      C => Clk,
      D => GPI4(30),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(30)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_29 : FDR
    port map (
      C => Clk,
      D => GPI4(29),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(29)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_28 : FDR
    port map (
      C => Clk,
      D => GPI4(28),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(28)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_27 : FDR
    port map (
      C => Clk,
      D => GPI4(27),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(27)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_26 : FDR
    port map (
      C => Clk,
      D => GPI4(26),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(26)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_25 : FDR
    port map (
      C => Clk,
      D => GPI4(25),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(25)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_24 : FDR
    port map (
      C => Clk,
      D => GPI4(24),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(24)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_23 : FDR
    port map (
      C => Clk,
      D => GPI4(23),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(23)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_22 : FDR
    port map (
      C => Clk,
      D => GPI4(22),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(22)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_21 : FDR
    port map (
      C => Clk,
      D => GPI4(21),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(21)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_20 : FDR
    port map (
      C => Clk,
      D => GPI4(20),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(20)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_19 : FDR
    port map (
      C => Clk,
      D => GPI4(19),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(19)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_18 : FDR
    port map (
      C => Clk,
      D => GPI4(18),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(18)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_17 : FDR
    port map (
      C => Clk,
      D => GPI4(17),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(17)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_16 : FDR
    port map (
      C => Clk,
      D => GPI4(16),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(16)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_15 : FDR
    port map (
      C => Clk,
      D => GPI4(15),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(15)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_14 : FDR
    port map (
      C => Clk,
      D => GPI4(14),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(14)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_13 : FDR
    port map (
      C => Clk,
      D => GPI4(13),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(13)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_12 : FDR
    port map (
      C => Clk,
      D => GPI4(12),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(12)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_11 : FDR
    port map (
      C => Clk,
      D => GPI4(11),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(11)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_10 : FDR
    port map (
      C => Clk,
      D => GPI4(10),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(10)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_9 : FDR
    port map (
      C => Clk,
      D => GPI4(9),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(9)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_8 : FDR
    port map (
      C => Clk,
      D => GPI4(8),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(8)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_7 : FDR
    port map (
      C => Clk,
      D => GPI4(7),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_6 : FDR
    port map (
      C => Clk,
      D => GPI4(6),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_5 : FDR
    port map (
      C => Clk,
      D => GPI4(5),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_4 : FDR
    port map (
      C => Clk,
      D => GPI4(4),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_3 : FDR
    port map (
      C => Clk,
      D => GPI4(3),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_2 : FDR
    port map (
      C => Clk,
      D => GPI4(2),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_1 : FDR
    port map (
      C => Clk,
      D => GPI4(1),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In_0 : FDR
    port map (
      C => Clk,
      D => GPI4(0),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(0)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_31 : FDR
    port map (
      C => Clk,
      D => GPI3(31),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(31)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_30 : FDR
    port map (
      C => Clk,
      D => GPI3(30),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(30)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_29 : FDR
    port map (
      C => Clk,
      D => GPI3(29),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(29)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_28 : FDR
    port map (
      C => Clk,
      D => GPI3(28),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(28)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_27 : FDR
    port map (
      C => Clk,
      D => GPI3(27),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(27)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_26 : FDR
    port map (
      C => Clk,
      D => GPI3(26),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(26)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_25 : FDR
    port map (
      C => Clk,
      D => GPI3(25),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(25)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_24 : FDR
    port map (
      C => Clk,
      D => GPI3(24),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(24)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_23 : FDR
    port map (
      C => Clk,
      D => GPI3(23),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(23)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_22 : FDR
    port map (
      C => Clk,
      D => GPI3(22),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(22)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_21 : FDR
    port map (
      C => Clk,
      D => GPI3(21),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(21)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_20 : FDR
    port map (
      C => Clk,
      D => GPI3(20),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(20)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_19 : FDR
    port map (
      C => Clk,
      D => GPI3(19),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(19)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_18 : FDR
    port map (
      C => Clk,
      D => GPI3(18),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(18)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_17 : FDR
    port map (
      C => Clk,
      D => GPI3(17),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(17)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_16 : FDR
    port map (
      C => Clk,
      D => GPI3(16),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(16)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_15 : FDR
    port map (
      C => Clk,
      D => GPI3(15),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(15)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_14 : FDR
    port map (
      C => Clk,
      D => GPI3(14),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(14)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_13 : FDR
    port map (
      C => Clk,
      D => GPI3(13),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(13)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_12 : FDR
    port map (
      C => Clk,
      D => GPI3(12),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(12)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_11 : FDR
    port map (
      C => Clk,
      D => GPI3(11),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(11)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_10 : FDR
    port map (
      C => Clk,
      D => GPI3(10),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(10)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_9 : FDR
    port map (
      C => Clk,
      D => GPI3(9),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(9)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_8 : FDR
    port map (
      C => Clk,
      D => GPI3(8),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(8)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_7 : FDR
    port map (
      C => Clk,
      D => GPI3(7),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_6 : FDR
    port map (
      C => Clk,
      D => GPI3(6),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_5 : FDR
    port map (
      C => Clk,
      D => GPI3(5),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_4 : FDR
    port map (
      C => Clk,
      D => GPI3(4),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_3 : FDR
    port map (
      C => Clk,
      D => GPI3(3),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_2 : FDR
    port map (
      C => Clk,
      D => GPI3(2),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_1 : FDR
    port map (
      C => Clk,
      D => GPI3(1),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In_0 : FDR
    port map (
      C => Clk,
      D => GPI3(0),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(0)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_31 : FDR
    port map (
      C => Clk,
      D => GPI2(31),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(31)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_30 : FDR
    port map (
      C => Clk,
      D => GPI2(30),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(30)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_29 : FDR
    port map (
      C => Clk,
      D => GPI2(29),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(29)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_28 : FDR
    port map (
      C => Clk,
      D => GPI2(28),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(28)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_27 : FDR
    port map (
      C => Clk,
      D => GPI2(27),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(27)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_26 : FDR
    port map (
      C => Clk,
      D => GPI2(26),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(26)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_25 : FDR
    port map (
      C => Clk,
      D => GPI2(25),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(25)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_24 : FDR
    port map (
      C => Clk,
      D => GPI2(24),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(24)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_23 : FDR
    port map (
      C => Clk,
      D => GPI2(23),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(23)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_22 : FDR
    port map (
      C => Clk,
      D => GPI2(22),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(22)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_21 : FDR
    port map (
      C => Clk,
      D => GPI2(21),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(21)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_20 : FDR
    port map (
      C => Clk,
      D => GPI2(20),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(20)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_19 : FDR
    port map (
      C => Clk,
      D => GPI2(19),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(19)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_18 : FDR
    port map (
      C => Clk,
      D => GPI2(18),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(18)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_17 : FDR
    port map (
      C => Clk,
      D => GPI2(17),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(17)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_16 : FDR
    port map (
      C => Clk,
      D => GPI2(16),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(16)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_15 : FDR
    port map (
      C => Clk,
      D => GPI2(15),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(15)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_14 : FDR
    port map (
      C => Clk,
      D => GPI2(14),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(14)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_13 : FDR
    port map (
      C => Clk,
      D => GPI2(13),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(13)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_12 : FDR
    port map (
      C => Clk,
      D => GPI2(12),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(12)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_11 : FDR
    port map (
      C => Clk,
      D => GPI2(11),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(11)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_10 : FDR
    port map (
      C => Clk,
      D => GPI2(10),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(10)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_9 : FDR
    port map (
      C => Clk,
      D => GPI2(9),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(9)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_8 : FDR
    port map (
      C => Clk,
      D => GPI2(8),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(8)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_7 : FDR
    port map (
      C => Clk,
      D => GPI2(7),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_6 : FDR
    port map (
      C => Clk,
      D => GPI2(6),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_5 : FDR
    port map (
      C => Clk,
      D => GPI2(5),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_4 : FDR
    port map (
      C => Clk,
      D => GPI2(4),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_3 : FDR
    port map (
      C => Clk,
      D => GPI2(3),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_2 : FDR
    port map (
      C => Clk,
      D => GPI2(2),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_1 : FDR
    port map (
      C => Clk,
      D => GPI2(1),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In_0 : FDR
    port map (
      C => Clk,
      D => GPI2(0),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(0)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_31 : FDR
    port map (
      C => Clk,
      D => GPI1(31),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(31)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_30 : FDR
    port map (
      C => Clk,
      D => GPI1(30),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(30)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_29 : FDR
    port map (
      C => Clk,
      D => GPI1(29),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(29)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_28 : FDR
    port map (
      C => Clk,
      D => GPI1(28),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(28)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_27 : FDR
    port map (
      C => Clk,
      D => GPI1(27),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(27)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_26 : FDR
    port map (
      C => Clk,
      D => GPI1(26),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(26)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_25 : FDR
    port map (
      C => Clk,
      D => GPI1(25),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(25)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_24 : FDR
    port map (
      C => Clk,
      D => GPI1(24),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(24)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_23 : FDR
    port map (
      C => Clk,
      D => GPI1(23),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(23)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_22 : FDR
    port map (
      C => Clk,
      D => GPI1(22),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(22)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_21 : FDR
    port map (
      C => Clk,
      D => GPI1(21),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(21)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_20 : FDR
    port map (
      C => Clk,
      D => GPI1(20),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(20)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_19 : FDR
    port map (
      C => Clk,
      D => GPI1(19),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(19)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_18 : FDR
    port map (
      C => Clk,
      D => GPI1(18),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(18)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_17 : FDR
    port map (
      C => Clk,
      D => GPI1(17),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(17)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_16 : FDR
    port map (
      C => Clk,
      D => GPI1(16),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(16)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_15 : FDR
    port map (
      C => Clk,
      D => GPI1(15),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(15)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_14 : FDR
    port map (
      C => Clk,
      D => GPI1(14),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(14)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_13 : FDR
    port map (
      C => Clk,
      D => GPI1(13),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(13)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_12 : FDR
    port map (
      C => Clk,
      D => GPI1(12),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(12)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_11 : FDR
    port map (
      C => Clk,
      D => GPI1(11),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(11)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_10 : FDR
    port map (
      C => Clk,
      D => GPI1(10),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(10)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_9 : FDR
    port map (
      C => Clk,
      D => GPI1(9),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(9)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_8 : FDR
    port map (
      C => Clk,
      D => GPI1(8),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(8)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_7 : FDR
    port map (
      C => Clk,
      D => GPI1(7),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_6 : FDR
    port map (
      C => Clk,
      D => GPI1(6),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_5 : FDR
    port map (
      C => Clk,
      D => GPI1(5),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_4 : FDR
    port map (
      C => Clk,
      D => GPI1(4),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_3 : FDR
    port map (
      C => Clk,
      D => GPI1(3),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_2 : FDR
    port map (
      C => Clk,
      D => GPI1(2),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_1 : FDR
    port map (
      C => Clk,
      D => GPI1(1),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_0 : FDR
    port map (
      C => Clk,
      D => GPI1(0),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(0),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_7_948
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(0),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_8_949
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(0),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_81_950
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(0),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_9_951
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_81_950,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_9_951,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_8_949,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_7_948,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_3_952
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_82 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(0),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_82_953
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_91 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(0),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_91_954
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_92 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(0),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_92_955
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_10 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(0),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_10_956
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_92_955,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_10_956,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_91_954,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_82_953,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_4_957
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_4_957,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_3_952,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_0_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(10),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(10),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(10),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_71_958
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_83 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(10),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(10),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(10),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_83_959
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_84 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(10),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(10),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(10),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_84_960
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_93 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(10),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(10),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(10),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_93_961
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_31 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_84_960,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_93_961,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_83_959,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_71_958,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_31_962
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_85 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(10),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(10),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(10),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_85_963
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_94 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(10),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(10),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(10),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_94_964
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_95 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(10),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(10),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(10),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_95_965
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_101 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(10),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(10),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(10),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_101_966
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_41 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_95_965,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_101_966,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_94_964,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_85_963,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_41_967
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7_0 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_41_967,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_31_962,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_10_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_72 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(11),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(11),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(11),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_72_968
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_86 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(11),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(11),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(11),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_86_969
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_87 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(11),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(11),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(11),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_87_970
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_96 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(11),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(11),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(11),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_96_971
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_32 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_87_970,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_96_971,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_86_969,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_72_968,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_32_972
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_88 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(11),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(11),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(11),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_88_973
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_97 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(11),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(11),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(11),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_97_974
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_98 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(11),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(11),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(11),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_98_975
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_102 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(11),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(11),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(11),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_102_976
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_42 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_98_975,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_102_976,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_97_974,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_88_973,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_42_977
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7_1 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_42_977,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_32_972,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_11_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_73 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(12),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(12),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(12),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_73_978
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_89 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(12),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(12),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(12),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_89_979
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_810 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(12),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(12),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(12),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_810_980
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_99 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(12),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(12),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(12),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_99_981
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_33 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_810_980,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_99_981,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_89_979,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_73_978,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_33_982
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_811 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(12),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(12),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(12),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_811_983
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_910 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(12),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(12),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(12),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_910_984
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_911 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(12),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(12),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(12),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_911_985
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_103 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(12),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(12),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(12),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_103_986
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_43 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_911_985,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_103_986,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_910_984,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_811_983,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_43_987
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7_2 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_43_987,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_33_982,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_12_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_74 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(1),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_74_988
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_812 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(1),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_812_989
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_813 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(1),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_813_990
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_912 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(1),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_912_991
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_34 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_813_990,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_912_991,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_812_989,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_74_988,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_34_992
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_814 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(1),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_814_993
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_913 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(1),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_913_994
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_914 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(1),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_914_995
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_104 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(1),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_104_996
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_44 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_914_995,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_104_996,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_913_994,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_814_993,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_44_997
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7_3 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_44_997,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_34_992,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_75 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_75_998
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_815 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_815_999
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_816 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_816_1000
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_915 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_915_1001
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_35 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_816_1000,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_915_1001,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_815_999,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_75_998,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_35_1002
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_817 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_817_1003
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_916 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_916_1004
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_917 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_917_1005
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_105 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_105_1006
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_45 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_917_1005,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_105_1006,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_916_1004,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_817_1003,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_45_1007
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7_4 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_45_1007,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_35_1002,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_76 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_76_1008
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_818 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_818_1009
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_819 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_819_1010
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_918 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_918_1011
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_36 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_819_1010,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_918_1011,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_818_1009,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_76_1008,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_36_1012
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_820 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_820_1013
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_919 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_919_1014
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_920 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_920_1015
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_106 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_106_1016
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_46 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_920_1015,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_106_1016,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_919_1014,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_820_1013,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_46_1017
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7_5 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_46_1017,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_36_1012,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_3_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_77 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(4),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(4),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_77_1018
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_821 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(4),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(4),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_821_1019
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_822 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(4),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(4),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_822_1020
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_921 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(4),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(4),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_921_1021
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_37 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_822_1020,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_921_1021,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_821_1019,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_77_1018,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_37_1022
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_823 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(4),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(4),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_823_1023
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_922 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(4),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(4),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_922_1024
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_923 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(4),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(4),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_923_1025
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_107 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(4),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(4),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_107_1026
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_47 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_923_1025,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_107_1026,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_922_1024,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_823_1023,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_47_1027
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7_6 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_47_1027,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_37_1022,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_4_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_78 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(5),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(5),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(5),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_78_1028
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_824 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(5),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(5),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(5),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_824_1029
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_825 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(5),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(5),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(5),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_825_1030
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_924 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(5),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(5),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(5),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_924_1031
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_38 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_825_1030,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_924_1031,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_824_1029,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_78_1028,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_38_1032
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_826 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(5),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(5),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(5),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_826_1033
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_925 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(5),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(5),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(5),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_925_1034
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_926 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(5),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(5),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(5),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_926_1035
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_108 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(5),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(5),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(5),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_108_1036
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_48 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_926_1035,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_108_1036,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_925_1034,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_826_1033,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_48_1037
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7_7 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_48_1037,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_38_1032,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_5_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_79 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(6),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(6),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(6),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_79_1038
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_827 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(6),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(6),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(6),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_827_1039
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_828 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(6),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(6),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(6),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_828_1040
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_927 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(6),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(6),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(6),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_927_1041
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_39 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_828_1040,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_927_1041,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_827_1039,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_79_1038,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_39_1042
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_829 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(6),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(6),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(6),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_829_1043
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_928 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(6),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(6),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(6),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_928_1044
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_929 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(6),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(6),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(6),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_929_1045
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_109 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(6),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(6),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(6),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_109_1046
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_49 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_929_1045,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_109_1046,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_928_1044,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_829_1043,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_49_1047
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7_8 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_49_1047,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_39_1042,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_6_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_710 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(7),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(7),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(7),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_710_1048
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_830 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(7),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(7),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(7),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_830_1049
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_831 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(7),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(7),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(7),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_831_1050
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_930 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(7),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(7),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(7),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_930_1051
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_310 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_831_1050,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_930_1051,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_830_1049,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_710_1048,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_310_1052
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_832 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(7),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(7),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(7),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_832_1053
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_931 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(7),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(7),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(7),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_931_1054
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_932 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(7),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(7),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(7),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_932_1055
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1010 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(7),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(7),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(7),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1010_1056
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_410 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_932_1055,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1010_1056,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_931_1054,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_832_1053,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_410_1057
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7_9 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_410_1057,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_310_1052,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_7_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_711 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(8),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(8),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(8),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_711_1058
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_833 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(8),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(8),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(8),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_833_1059
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_834 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(8),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(8),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(8),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_834_1060
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_933 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(8),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(8),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(8),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_933_1061
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_311 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_834_1060,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_933_1061,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_833_1059,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_711_1058,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_311_1062
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_835 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(8),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(8),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(8),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_835_1063
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_934 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(8),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(8),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(8),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_934_1064
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_935 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(8),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(8),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(8),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_935_1065
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1011 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(8),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(8),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(8),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1011_1066
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_411 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_935_1065,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1011_1066,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_934_1064,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_835_1063,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_411_1067
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7_10 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_411_1067,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_311_1062,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_8_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_712 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(9),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(9),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(9),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_712_1068
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_836 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(9),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(9),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(9),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_836_1069
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_837 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(9),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(9),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(9),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_837_1070
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_936 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(9),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(9),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(9),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_936_1071
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_312 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_837_1070,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_936_1071,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_836_1069,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_712_1068,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_312_1072
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_838 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(9),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(9),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(9),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_838_1073
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_937 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(9),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(9),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(9),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_937_1074
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_938 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(9),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(9),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(9),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_938_1075
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1012 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(9),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(9),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(9),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1012_1076
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_412 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_938_1075,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1012_1076,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_937_1074,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_838_1073,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_412_1077
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_f7_11 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_412_1077,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_312_1072,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_9_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_18_1211,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_19_1213,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_17_1209,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_16_1207,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_7_1078
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_8 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_22_1219,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_23_1221,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_21_1217,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_20_1215,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_8_1079
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_81 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_26_1227,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_27_1229,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_25_1225,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_24_1223,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_81_1080
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_9 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_30_1235,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_31_1237,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_29_1233,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_28_1231,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_9_1081
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_81_1080,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_9_1081,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_8_1079,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_7_1078,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_3_1082
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_4 : LUT6
    generic map(
      INIT => X"4002000240000000"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_7_1203,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_8_1205,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_4_1083
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_2_f7 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_4_1083,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_has_fast_3_1082,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_has_fast
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_In,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_1656
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In_1085,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_1655
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_31_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_31_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(31)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_30_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_30_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(30)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_29_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_29_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(29)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_28_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_28_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(28)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_27_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_27_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(27)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_26_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_26_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(26)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_25_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_25_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(25)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_24_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_24_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(24)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_23_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_23_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(23)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_22_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_22_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(22)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_21_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_21_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(21)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_20_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_20_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(20)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_19_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_19_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(19)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_18_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_18_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(18)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_17_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(17)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_16_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(16)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_15_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(15)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_14_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(14)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_13_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(13)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_12_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_11_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_10_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_9_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_8_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_8_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_7_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_7_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_6_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_5_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_4_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_3_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_2_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_1_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_0_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_1_GND_4535_o_Mux_21_o,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_12 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_12_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_11 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_11_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_10 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_10_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_9 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_9_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_8 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_8_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_7 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_7_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_6 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_6_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_5 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_5_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_4 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_4_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_3 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_3_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_2 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_2_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_1_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_0 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_read_addr_4_Using_Fast_civar_31_12_wide_mux_65_OUT_0_Q,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0749,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 4),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0749,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 3),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0749,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 2),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0749,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 1),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0749,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 0),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_31 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_31_1197,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_31_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_30 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_30_1196,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_30_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_29 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_29_1195,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_29_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_28 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_28_1194,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_28_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_27 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_27_1193,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_27_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_26 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_26_1192,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_26_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_25 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_25_1191,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_25_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_24 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_24_1190,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_24_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_23 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_23_1189,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_23_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_22 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_22_1188,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_22_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_21 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_21_1187,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_21_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_20 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_20_1186,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_20_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_19 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_19_1185,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_19_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_18 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_18_1184,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_18_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_17 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_1183,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_17_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_16 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_1182,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_16_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_8 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_1181,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_8_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_7 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_1180,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_7_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_16_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_16_1661,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_16_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1659
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_1_GND_4535_o_Mux_19_o,
      R => U0_LMB_Rst_404,
      Q => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_17_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_17_1664,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_17_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1662
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_18_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_18_1667,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_18_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1665
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_19_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_19_1670,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_19_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1668
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_20_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_20_1673,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_20_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1671
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_21_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_21_1676,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_21_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1674
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_22_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_22_1679,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_22_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1677
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_23_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_23_1682,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_23_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1680
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_24_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_24_1685,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_24_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1683
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_25_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_25_1688,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_25_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1686
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_26_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_26_1691,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_26_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1689
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_27_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_27_1694,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_27_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1692
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_28_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_28_1697,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_28_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1695
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_29_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_29_1700,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_29_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1698
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_30_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_30_1703,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_30_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1701
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_31_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_31_1657,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_31_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1704
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_7_1203
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_1204
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(8),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_8_1205
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(8),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_8_1206
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(16),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_16_1208
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(17),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_17_1209
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(16),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_16_1207
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(17),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_17_1210
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(18),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_18_1211
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(18),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_18_1212
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(19),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_19_1213
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(20),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_20_1215
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(20),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_20_1216
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(19),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_19_1214
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(21),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_21_1217
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(21),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_21_1218
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(22),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_22_1219
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(22),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_22_1220
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(23),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_23_1222
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(24),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_24_1223
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(23),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_23_1221
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(25),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_25_1225
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(25),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_25_1226
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(24),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_24_1224
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(26),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_26_1228
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(27),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_27_1229
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(26),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_26_1227
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(27),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_27_1230
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(28),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_28_1231
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(28),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_28_1232
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(29),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_29_1233
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(30),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_30_1235
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(30),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_30_1236
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(29),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_29_1234
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(31),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_31_1237
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(31),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_31_1238
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_8(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_10(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_11(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_9(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_13(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_14(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_12(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_16(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_17(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_15(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_18(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_19(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_20(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_21(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_23(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_24(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_22(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_25(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_26(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_27(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_28(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_30(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_31(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(14),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(13),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_29(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_31 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(15),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_31_1657
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_16 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(0),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_16_1661
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_17 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(1),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_17_1664
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_18 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(2),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_18_1667
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_19 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(3),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_19_1670
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_20 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(4),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_20_1673
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_21 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(5),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_21_1676
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_22 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(6),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_22_1679
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_23 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(7),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_23_1682
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_24 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(8),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_24_1685
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_25 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(9),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_25_1688
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_26 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(10),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_26_1691
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_27 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(11),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_27_1694
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_28 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(12),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_28_1697
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_29 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(13),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_29_1700
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_30 : FDR
    port map (
      C => Clk,
      D => INTC_Interrupt(14),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_30_1703
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_0_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(1),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUXF6_I : MUXF6
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_2 : MUXF5
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_1 : MUXF5
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_1727
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_0 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(0),
      S => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_1 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(1),
      S => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_2 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(2),
      S => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_433_o,
      S => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_378
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_1764,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_8_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(8),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_7_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(7),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_6_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(6),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_5_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(5),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_4_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(4),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_3_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(3),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_2_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(2),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1_First_Bit_First_Bit_I : FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(1),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_7 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(7),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_6 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(6),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_5 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(5),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_4 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(4),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_3 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(3),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_2 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(2),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(1),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(0),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_749,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_749,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_749,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_749,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_749,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_749,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_749,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_749,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_2 : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_1767,
      S => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_1781,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_1780,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_313_o,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_748,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_sync_reset : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp_1857,
      Q => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856
    );
  U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp_1857
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(31),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(30),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(29),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(28),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(27),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(26),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(25),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(24),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(23),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(22),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(21),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(20),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(19),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(18),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(17),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(16),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(15),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(14),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(13),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(12),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(11),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(10),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(9),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(8),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(7),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(6),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(5),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(4),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(3),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(2),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(1),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(0),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(23),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(22),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(21),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(20),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(19),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(18),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(17),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_5 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_6 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_7 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(7),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_8 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(8),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_9 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_10 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_11 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(11),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_12 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_13 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_14 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_15 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(32),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(32),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Addr(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(31),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(31),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Addr(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(30),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(30),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(29),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(29),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(28),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(28),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(27),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(27),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(26),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(26),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(25),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(25),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(24),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(24),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(23),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(23),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(22),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(22),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(21),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(21),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(20),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(20),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(19),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(19),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(18),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(18),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(17),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(17),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(16),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(16),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(15),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(15),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(14),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(14),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(13),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(13),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(12),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(12),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(11),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(11),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(10),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(10),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(9),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(9),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(8),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(8),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(7),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(7),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(6),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(6),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(5),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(5),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(4),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(4),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_CarryIn_MUXCY : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_N1,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_EX_CarryIn_I,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_control_carry,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(32)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_EX_CarryIn_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_alu_carry_select_LUT : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_control_carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_Pre_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(1),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_1926,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_2 : LUT4
    generic map(
      INIT => X"FA0A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_alu_AddSub_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_V5 : LUT6
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_alu_AddSub_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Addr(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(31),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Addr(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(30),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(29),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(28),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(27),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(26),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(25),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(24),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(22),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(22),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(18),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(18),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      Q => U0_microblaze_I_local_sig_3728_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      Q => U0_microblaze_I_local_sig_3727_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      Q => U0_microblaze_I_local_sig_3726_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      Q => U0_microblaze_I_local_sig_3725_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      Q => U0_microblaze_I_local_sig_3724_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      Q => U0_microblaze_I_local_sig_3723_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      Q => U0_microblaze_I_local_sig_3722_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      Q => U0_microblaze_I_local_sig_3721_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      Q => U0_microblaze_I_local_sig_3720_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      Q => U0_microblaze_I_local_sig_3719_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      Q => U0_microblaze_I_local_sig_3718_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      Q => U0_microblaze_I_local_sig_3717_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      Q => U0_microblaze_I_local_sig_3716_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      Q => U0_microblaze_I_local_sig_3715_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      Q => U0_microblaze_I_local_sig_3714_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      Q => U0_microblaze_I_local_sig_3713_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      Q => U0_microblaze_I_local_sig_3712_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      Q => U0_microblaze_I_local_sig_3711_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      Q => U0_microblaze_I_local_sig_3710_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      Q => U0_microblaze_I_local_sig_3709_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      Q => U0_microblaze_I_local_sig_3708_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      Q => U0_microblaze_I_local_sig_3707_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      Q => U0_microblaze_I_local_sig_3706_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      Q => U0_microblaze_I_local_sig_3705_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      Q => U0_microblaze_I_local_sig_3704_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      Q => U0_microblaze_I_local_sig_3703_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      Q => U0_microblaze_I_local_sig_3702_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      Q => U0_microblaze_I_local_sig_3701_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      Q => U0_microblaze_I_local_sig_3700_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      Q => U0_microblaze_I_local_sig_3699_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      Q => U0_microblaze_I_local_sig_3698_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      Q => U0_microblaze_I_local_sig_3697_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_N1,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => NlwRenamedSig_OI_N1,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(29),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(29),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(28),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(28),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(27),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(27),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(26),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(26),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(25),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(25),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(24),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(24),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(23),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(23),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(22),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(22),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(21),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(21),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(20),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(20),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(19),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(19),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(18),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_xor_Sum,
      LO => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_MUXCY_X_LO_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(18),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(29),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(28),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(27),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(26),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(25),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(24),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(23),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(22),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(21),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(20),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(19),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(18),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_18_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(17),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_17_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_5_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(5),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(5),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_zero
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_4_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(4),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(4),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_3_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(3),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_2_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(2),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_1_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(1),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(1),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_0_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(0),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_3466,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_OpSel1_SPR_MUXCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      DI => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Intr_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0927,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II,
      DI => NlwRenamedSig_OI_N1,
      S => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_I_correct_Carry_Select : LUT4
    generic map(
      INIT => X"00F0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_4 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      DI => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n,
      LO => U0_microblaze_I_local_sig_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_jump
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT2 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT1 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_2 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_1 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT1 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_3 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT2 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Correct_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_write_Carry,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT4 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_3,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT4 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_3,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT3 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT3 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      DI => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di2_LUT4 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump2_LUT4 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_without_dready_LUT4 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_2821,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_Select_LUT4 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_2821,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di1_LUT3 : LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump1_LUT3 : LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_zero,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_3467,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_MuxCY_1 : MUXCY_L
    port map (
      CI => U0_dlmb_LMB_Ready,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_LUT : LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => U0_dlmb_LMB_Ready,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_2776,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_3468,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_N_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_FDSE : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_DI_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_S_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force2_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP0_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4396_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_2802
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4231_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_1927
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_instr_OF_0_mux_46_OUT_1_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_instr_OF_0_mux_46_OUT_0_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_4_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_3_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_2_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_1_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_0_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_10_MUX_4402_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_2762
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_1922
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_30_GND_12_o_MUX_4234_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_1926
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_3_MUX_4188_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_2809
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep_1945
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1021_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_take_Break_MUX_4344_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_2803
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1021_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_take_intr_MUX_4341_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_2804
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_0_GND_12_o_MUX_4178_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_2810
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4242_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_1924
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4241_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_1925
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_22_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_2791
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_2792
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop : FDSE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_1908
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4397_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_2801
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4329_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_2805
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o_2719,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_2806
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_take_Intr_Now_AND_107_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_1921
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o15,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_2808
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4185_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_1939
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4186_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_1938
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_dynamic_instr_Address_old_IE_value : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_dynamic_instr_Address_old_IE_value_2812
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_2820
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4150_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_2821
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break_2815
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_inHibit_EX_MUX_4288_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_2818
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2816
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ext_BRK_OR_91_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i_2817
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay_2822
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(1),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1),
      LO => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L_LO_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_of_valid_FDR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(3),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(2),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(1),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_15_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(15),
      I2 => U0_ilmb_port_BRAM_Din(31),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(31),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(31),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_14_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(14),
      I2 => U0_ilmb_port_BRAM_Din(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(30),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(30),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_13_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(13),
      I2 => U0_ilmb_port_BRAM_Din(29),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(29),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(29),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_12_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(12),
      I2 => U0_ilmb_port_BRAM_Din(28),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(28),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(28),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_11_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(11),
      I2 => U0_ilmb_port_BRAM_Din(27),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(27),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(27),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_10_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(10),
      I2 => U0_ilmb_port_BRAM_Din(26),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(26),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(26),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_9_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(9),
      I2 => U0_ilmb_port_BRAM_Din(25),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(25),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(25),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_8_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(8),
      I2 => U0_ilmb_port_BRAM_Din(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(24),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(24),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_7_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(7),
      I2 => U0_ilmb_port_BRAM_Din(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(23),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(23),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_6_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(6),
      I2 => U0_ilmb_port_BRAM_Din(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(22),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(22),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_5_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(5),
      I2 => U0_ilmb_port_BRAM_Din(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(21),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(21),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_4_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(4),
      I2 => U0_ilmb_port_BRAM_Din(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(20),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(20),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_3_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(3),
      I2 => U0_ilmb_port_BRAM_Din(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(19),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(19),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_2_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(2),
      I2 => U0_ilmb_port_BRAM_Din(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(18),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(18),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_1_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(1),
      I2 => U0_ilmb_port_BRAM_Din(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(17),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(17),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_0_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(0),
      I2 => U0_ilmb_port_BRAM_Din(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(16),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(16),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_byte_selects_i_INST : LUT6_2
    generic map(
      INIT => X"7887877899996666"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_low_addr_i_INST : LUT6_2
    generic map(
      INIT => X"8778877866666666"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(0),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6 : LUT6_2
    generic map(
      INIT => X"0CC00CC000A000A0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_1939,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_1938,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_ABus(30),
      O5 => U0_dlmb_M_ABus(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_3_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(31),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_1939,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_DBus(23),
      O5 => U0_dlmb_M_DBus(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_2_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(30),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_1939,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_DBus(22),
      O5 => U0_dlmb_M_DBus(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_1_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(29),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_1939,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_DBus(21),
      O5 => U0_dlmb_M_DBus(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_0_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(28),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_1939,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_DBus(20),
      O5 => U0_dlmb_M_DBus(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WriteSel_WRITE_MSB_SEL_I : 
LUT6_2
    generic map(
      INIT => X"1111111155555555"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_1939,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_1938,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_ReadSel_READ_SEL_I : 
LUT6_2
    generic map(
      INIT => X"03300330FFAFFFAF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_1939,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_1938,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_2_3_I : LUT6_2
    generic map(
      INIT => X"151F151F454F454F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_1939,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_1938,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_BE(0),
      O5 => U0_dlmb_M_BE(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_0_1_I : LUT6_2
    generic map(
      INIT => X"2A2F2A2F8A8F8A8F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_1939,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_1938,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_BE(2),
      O5 => U0_dlmb_M_BE(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_7_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(16),
      I1 => U0_dlmb_LMB_ReadDBus(0),
      I2 => U0_dlmb_LMB_ReadDBus(24),
      I3 => U0_dlmb_LMB_ReadDBus(8),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(24),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_6_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(17),
      I1 => U0_dlmb_LMB_ReadDBus(1),
      I2 => U0_dlmb_LMB_ReadDBus(25),
      I3 => U0_dlmb_LMB_ReadDBus(9),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(25),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_5_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(18),
      I1 => U0_dlmb_LMB_ReadDBus(2),
      I2 => U0_dlmb_LMB_ReadDBus(26),
      I3 => U0_dlmb_LMB_ReadDBus(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(26),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_4_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(19),
      I1 => U0_dlmb_LMB_ReadDBus(3),
      I2 => U0_dlmb_LMB_ReadDBus(27),
      I3 => U0_dlmb_LMB_ReadDBus(11),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(27),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_3_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(20),
      I1 => U0_dlmb_LMB_ReadDBus(4),
      I2 => U0_dlmb_LMB_ReadDBus(28),
      I3 => U0_dlmb_LMB_ReadDBus(12),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(28),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_2_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(21),
      I1 => U0_dlmb_LMB_ReadDBus(5),
      I2 => U0_dlmb_LMB_ReadDBus(29),
      I3 => U0_dlmb_LMB_ReadDBus(13),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(29),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_1_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(22),
      I1 => U0_dlmb_LMB_ReadDBus(6),
      I2 => U0_dlmb_LMB_ReadDBus(30),
      I3 => U0_dlmb_LMB_ReadDBus(14),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(30),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_0_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(23),
      I1 => U0_dlmb_LMB_ReadDBus(7),
      I2 => U0_dlmb_LMB_ReadDBus(31),
      I3 => U0_dlmb_LMB_ReadDBus(15),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(31),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_7_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(7),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(7),
      O5 => U0_dlmb_M_DBus(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_6_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(6),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(6),
      O5 => U0_dlmb_M_DBus(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_5_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(5),
      O5 => U0_dlmb_M_DBus(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_4_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(4),
      O5 => U0_dlmb_M_DBus(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_3_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(3),
      O5 => U0_dlmb_M_DBus(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_2_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(2),
      O5 => U0_dlmb_M_DBus(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_1_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(1),
      O5 => U0_dlmb_M_DBus(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_0_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(0),
      O5 => U0_dlmb_M_DBus(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_4_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"1A00"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_11_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_3_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"1820"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_10_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_3_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_4_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_7_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_8_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_8_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_9_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_7_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_14_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_8_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_15_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_2_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"3FFF"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_6_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"3FFF"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_7_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_1_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"FFFF"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_5_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"FFFF"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_2_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0006"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_1_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"001B"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_2_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_3_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_1_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6_2862
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_10_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_11_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_9_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_8_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71_2863
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0345_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count1,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0345_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_7_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(6),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count7
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_6_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(5),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count6
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(5),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_5_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(4),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count5
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(4),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_4_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count4
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(3),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_3_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(2),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_2_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(1),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(1),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_1_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(0),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(0),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_0_Q : XORCY
    port map (
      CI => U0_microblaze_0_mdm_bus_Dbg_Shift,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_0_Q : MUXCY
    port map (
      CI => U0_microblaze_0_mdm_bus_Dbg_Shift,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_32_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_31_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_30_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_29_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_28_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_27_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_26_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_25_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_24_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_23_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_22_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_21_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_20_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_19_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_18_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_17_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_16_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_15_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_14_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_13_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_12_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_11_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_10_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_9_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_8_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_7_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_6_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_5_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_4_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_3_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_2_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_1_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_0_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(32)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_0 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_1 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11_3004,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_2 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_3 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_4 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_5 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_6 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk_3015,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk_3014,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11_3004
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk_3017,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk_3016,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK_3067,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i_2982,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1_2944
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec_2987
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_3008,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_3007,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1_2989
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1_3068,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK_2991
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_2983,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_2983,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk_3014
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk_3015
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup : FDCE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup_594
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_3006,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk_3016
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2948,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk_3017
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_branch_with_delay,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr_2943
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_2945
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_2984
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i_2982
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold : FDR
    port map (
      C => Clk,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o
,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_2985
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold : FDR
    port map (
      C => Clk,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o
,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_2986
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_dbg,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock : FDC
    port map (
      C => Clk,
      CLR => U0_Debug_mdm_0_update,
      D => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_3022
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_7_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_tdi,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_7_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_7_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_6_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_7_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_6_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_5_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_6_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_5_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_4_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_5_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_4_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_3_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(19),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(18),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(17),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_4_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_3_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_2_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(23),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(22),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(21),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(20),
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_3_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_2_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_1_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(27),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(26),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(25),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(24),
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_2_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_1_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_0_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(29),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(28),
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_1_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_0_Q,
      Q15 => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_0_SRLC16E_I_Use_unisim_MB_SRL16CE_I1_Q15_UNCONNECTED

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_1_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_1_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_1_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_2_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_2_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_2_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_3_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_3_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_3_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_4_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_4_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_4_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_5_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_5_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_5_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_6_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_6_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_6_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_7_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_7_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_7_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_7_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_8_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_8_Q,
      DI => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt_3469
,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_0_MUXCY_I : 
MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_0_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_1_Q
    );
  U0_dlmb_POR_FF_I : FDS
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      S => U0_LMB_Rst_404,
      Q => U0_dlmb_LMB_Rst
    );
  U0_dlmb_cntlr_lmb_as : FDR
    port map (
      C => Clk,
      D => U0_dlmb_M_AddrStrobe,
      R => U0_dlmb_LMB_Rst,
      Q => U0_dlmb_cntlr_lmb_as_3154
    );
  U0_dlmb_cntlr_Sl_Rdy : FDR
    port map (
      C => Clk,
      D => U0_dlmb_cntlr_lmb_select,
      R => U0_dlmb_LMB_Rst,
      Q => U0_dlmb_cntlr_Sl_Rdy_3153
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_31_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(7),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_31_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_30_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(6),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_30_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_29_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(5),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_29_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_28_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(4),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_28_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_27_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(3),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_27_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_26_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(2),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_26_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_25_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(1),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_25_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_24_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(0),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_24_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      D => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_3 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_2 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_0 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27_Q,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11_Q,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4_Q,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3_Q,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3_local_sel_n,
      I1 => NlwRenamedSig_OI_N1,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4_local_sel_n
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2_local_sel_n,
      I1 => NlwRenamedSig_OI_N1,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3_local_sel_n
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1_local_sel_n,
      I1 => NlwRenamedSig_OI_N1,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2_local_sel_n
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0_local_sel_n,
      I1 => NlwRenamedSig_OI_N1,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1_local_sel_n
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0128,
      I1 => NlwRenamedSig_OI_N1,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0_local_sel_n
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2 : SRL16E
    generic map(
      INIT => X"584D"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_2
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1 : SRL16E
    generic map(
      INIT => X"4443"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_1
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2 : SRL16E
    generic map(
      INIT => X"4227"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_2
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1 : SRL16E
    generic map(
      INIT => X"0167"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_1
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(4),
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(3),
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(2),
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(1),
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(0),
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_3214,
      D => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_FDC_I : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4_local_sel_n,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_0 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_2 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_3 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_4 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_5 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_6 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_7 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_379_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i_398
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_379_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_3255
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_379_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_397
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_0 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_1 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_2 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_3 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_4 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_5 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_6 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_7 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_379_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i_3190
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_7_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_6_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_5_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_4_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_3_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_2_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_1_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_0_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(3),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I_rt_3476,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(2),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_3470,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(1),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_3471,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_XORCY_I : XORCY
    port map (
      CI => NlwRenamedSig_OI_N1,
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_3472,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(2),
      DI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_3470,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(1),
      DI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_3471,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_N1,
      DI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_3472,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(3),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(2),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(1),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(0),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(3),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I_rt_3477,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(2),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_3473,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(1),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_3474,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_XORCY_I : XORCY
    port map (
      CI => NlwRenamedSig_OI_N1,
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_3475,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(2),
      DI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_3473,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(1),
      DI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_3474,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_N1,
      DI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_3475,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(3),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(2),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(1),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(0),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0)
    );
  U0_filter_reset_reset_vec_2_filter_reset_reset_vec_1_OR_2_o1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_filter_reset_reset_vec(1),
      I1 => U0_filter_reset_reset_vec(0),
      I2 => U0_filter_reset_reset_vec(2),
      O => U0_filter_reset_reset_vec_2_filter_reset_reset_vec_1_OR_2_o
    );
  U0_Debug_SYS_Rst_Reset_OR_1_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_397,
      I1 => Reset,
      O => U0_Debug_SYS_Rst_Reset_OR_1_o
    );
  U0_iomodule_0_Mmux_intc_write_cimr11 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_399_o1,
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(5),
      O => U0_iomodule_0_intc_write_cimr
    );
  U0_iomodule_0_uart_status_read1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_lmb_reg_read_640,
      O => U0_iomodule_0_uart_status_read
    );
  U0_iomodule_0_uart_rx_read1 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_lmb_reg_read_640,
      O => U0_iomodule_0_uart_rx_read
    );
  U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_dlmb_M_ABus(1),
      I3 => U0_dlmb_M_AddrStrobe,
      O => U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o
    );
  U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => U0_dlmb_M_ReadStrobe,
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_dlmb_M_ABus(1),
      I3 => U0_dlmb_M_AddrStrobe,
      O => U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o
    );
  U0_iomodule_0_Mmux_gpo2_write11 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_399_o1,
      I4 => U0_iomodule_0_lmb_abus_Q(5),
      O => U0_iomodule_0_gpo2_write
    );
  U0_iomodule_0_Mmux_gpo1_write11 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_399_o1,
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(5),
      O => U0_iomodule_0_gpo1_write
    );
  U0_iomodule_0_Mmux_gpo4_write11 : LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_399_o1,
      O => U0_iomodule_0_gpo4_write
    );
  U0_iomodule_0_Mmux_gpo3_write11 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_399_o1,
      O => U0_iomodule_0_gpo3_write
    );
  U0_iomodule_0_Mmux_uart_tx_write11 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_399_o1,
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(4),
      O => U0_iomodule_0_uart_tx_write
    );
  U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_411_o11 : LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_reg_write_639,
      O => U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_411_o1
    );
  U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_399_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(2),
      I2 => U0_iomodule_0_lmb_reg_write_639,
      O => U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_399_o1
    );
  U0_iomodule_0_Mmux_intc_write_cier11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_411_o1,
      O => U0_iomodule_0_intc_write_cier
    );
  U0_iomodule_0_Mmux_intc_write_ciar11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_GND_4440_o_lmb_reg_write_AND_411_o1,
      O => U0_iomodule_0_intc_write_ciar
    );
  U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => IO_Ready,
      I1 => U0_iomodule_0_Using_IO_Bus_io_read_keep_631,
      O => U0_iomodule_0_IO_Ready_Using_IO_Bus_io_read_keep_AND_397_o_inv
    );
  U0_iomodule_0_intc_write_civar1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_lmb_reg_write_639,
      O => U0_iomodule_0_intc_write_civar
    );
  U0_iomodule_0_Sl_Ready1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_641,
      I1 => U0_iomodule_0_lmb_reg_write_639,
      I2 => U0_iomodule_0_io_ready_Q_638,
      O => U0_dlmb_Sl_Ready(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(2),
      I4 => U0_iomodule_0_lmb_reg_read_640,
      I5 => U0_iomodule_0_lmb_abus_Q(1),
      O => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_Read_inv
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv1 : LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_lmb_reg_read_640,
      O => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_Read_inv
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv1 : LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_lmb_reg_read_640,
      O => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_Read_inv
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(2),
      I4 => U0_iomodule_0_lmb_reg_read_640,
      I5 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv1 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0912_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0908_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0904_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv1 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0900_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(3),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0896_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv1 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(3),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0892_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv1 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(3),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0888_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv1 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0884_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(2),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0880_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv1 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(2),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0876_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv1 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(2),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0872_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv1 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(2),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0868_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv1 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(2),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0864_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv1 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(2),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0860_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv1 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(2),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0856_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv1 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0852_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0848_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv1 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(1),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0844_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv1 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(1),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0840_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv1 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0836_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv1 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(3),
      I1 => U0_iomodule_0_lmb_abus_Q(1),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0832_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv1 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0828_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv1 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0824_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv1 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(2),
      I4 => U0_iomodule_0_lmb_abus_Q(5),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0820_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv1 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(2),
      I1 => U0_iomodule_0_lmb_abus_Q(1),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(3),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0816_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv1 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(2),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(3),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0812_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv1 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(2),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(3),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0808_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv1 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0804_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv1 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(2),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(4),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0800_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv1 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0796_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv1 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0792_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv1 : LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_intc_write_civar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0788_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_24_OR_316_o1 : LUT6
    generic map(
      INIT => X"8888F88888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(24),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_16_4_1,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_24_OR_316_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_25_OR_315_o1 : LUT6
    generic map(
      INIT => X"8888F88888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(25),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_17_4_1,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_25_OR_315_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_26_OR_314_o1 : LUT6
    generic map(
      INIT => X"8888F88888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(26),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_18_4_1,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_26_OR_314_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_27_OR_313_o1 : LUT6
    generic map(
      INIT => X"8888F88888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(27),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_19_4_1,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_27_OR_313_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_20_OR_320_o1 : LUT6
    generic map(
      INIT => X"8888F88888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(20),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_16_4_1,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_20_OR_320_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_21_OR_319_o1 : LUT6
    generic map(
      INIT => X"8888F88888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(21),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_17_4_1,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_21_OR_319_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_22_OR_318_o1 : LUT6
    generic map(
      INIT => X"8888F88888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(22),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_18_4_1,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_22_OR_318_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_23_OR_317_o1 : LUT6
    generic map(
      INIT => X"8888F88888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(23),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_19_4_1,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_23_OR_317_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_28_OR_312_o1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(28),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_16_4_1,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_28_OR_312_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_29_OR_311_o1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(29),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_17_4_1,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_29_OR_311_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_30_OR_310_o1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(30),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_18_4_1,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_30_OR_310_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_31_OR_309_o1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(31),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_19_4_1,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_31_OR_309_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_16_OR_324_o1 : LUT6
    generic map(
      INIT => X"888888F888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(16),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_16_4_1,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_16_OR_324_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_17_OR_323_o1 : LUT6
    generic map(
      INIT => X"888888F888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(17),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_17_4_1,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_17_OR_323_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_18_OR_322_o1 : LUT6
    generic map(
      INIT => X"888888F888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(18),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_18_4_1,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_18_OR_322_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_19_OR_321_o1 : LUT6
    generic map(
      INIT => X"888888F888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(19),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_19_4_1,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_19_OR_321_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_fast_state_1_GND_4535_o_Mux_21_o11 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_1656,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_has_fast,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_1655,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_1_GND_4535_o_Mux_21_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_In1 : LUT4
    generic map(
      INIT => X"4644"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_1655,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_1656,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_In
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_51 : LUT6
    generic map(
      INIT => X"FFFFFFFF05450040"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_8_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_511,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_512,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_7_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_16_4_11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_16_4_1
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_17_4_11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_17_4_1
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_18_4_11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_18_4_1
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_19_4_11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_4_Decoder_26_OUT_19_4_1
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_fast_state_1_GND_4535_o_Mux_19_o11 : LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_1656,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_1655,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_1_GND_4535_o_Mux_19_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv1 : LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_lmb_reg_read_640,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0749_1_1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_1656,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_1655,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0749
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_7_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_1180,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_1204,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_7_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_8_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_1181,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_8_1206,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_8_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_1182,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_16_1208,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_1183,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_17_1210,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_18_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_18_1184,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_18_1212,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_18_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_19_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_19_1185,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_19_1214,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_19_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_20_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_20_1186,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_20_1216,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_20_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_21_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_21_1187,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_21_1218,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_21_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_22_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_22_1188,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_22_1220,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_22_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_23_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_23_1189,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_23_1222,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_23_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_24_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_24_1190,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_24_1224,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_24_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_25_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_25_1191,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_25_1226,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_25_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_26_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_26_1192,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_26_1228,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_26_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_27_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_27_1193,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_27_1230,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_27_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_28_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_28_1194,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_28_1232,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_28_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_29_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_29_1195,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_29_1234,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_29_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_30_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_30_1196,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_30_1236,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_30_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_31_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_31_1197,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_31_1238,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_31_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd1 : LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(3),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(2),
      I4 => U0_iomodule_0_lmb_reg_read_640,
      I5 => U0_iomodule_0_lmb_abus_Q(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_433_o1 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_1726,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_1728,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_1727,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_433_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_4511 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(4),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(5),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_2311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_0111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_6711 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(6),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(7),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_8_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_7_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_6_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_4_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_3_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_5_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_2_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_1_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle1 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_stop_Bit_Position_GND_4504_o_MUX_4862_o11 : LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => U0_LMB_Rst_404,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_GND_4504_o_MUX_4862_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_previous_RX_GND_4504_o_MUX_4843_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_LMB_Rst_404,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_GND_4504_o_MUX_4843_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_RX_PWR_145_o_MUX_4840_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_LMB_Rst_404,
      I1 => UART_Rx,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_PWR_145_o_MUX_4840_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_start_Edge_Detected_GND_4504_o_MUX_4845_o11 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_LMB_Rst_404,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_1765,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_1763,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_GND_4504_o_MUX_4845_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_n0073_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_LMB_Rst_404,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_n0073_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_ilmb_cntlr_Sl_Rdy_386,
      I1 => U0_ilmb_cntlr_lmb_as_385,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready
    );
  U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i_3190,
      I1 => U0_ilmb_LMB_Rst,
      O => U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Mmux_reg_write_I11 : LUT4
    generic map(
      INIT => X"5504"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_dbg,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay_2822,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(30),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(31),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n1 : LUT4
    generic map(
      INIT => X"FDDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_1927,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_21 : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_1924,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_1925,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_111 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_1924,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_1925,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Mmux_msb11 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_1922,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II11 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_2802,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II31 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2816,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_5_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(4),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_4_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(7),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(8),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_3_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(15),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(16),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_2_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(21),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(22),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_1_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(26),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(27),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(28),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_0_1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_inHibit_EX_MUX_4288_o11 : LUT6
    generic map(
      INIT => X"0000008000800080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_inHibit_EX_MUX_4288_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o1 : LUT5
    generic map(
      INIT => X"00080808"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ok_To_Stop1 : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4186_o11 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4186_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4185_o11 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4185_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_3_MUX_4188_o11 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_3_MUX_4188_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Mem_Strobe11 : LUT5
    generic map(
      INIT => X"40400040"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_2791,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_2799,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_mem_Strobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe1 : LUT6
    generic map(
      INIT => X"4000400000004000"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_2809,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_2791,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_2799,
      O => U0_dlmb_M_WriteStrobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Write_Carry_i1 : LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_2792,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_2791,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Write_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Read_Strobe1 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_2809,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793,
      O => U0_dlmb_M_ReadStrobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_D_AS1 : LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_2818,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_2791,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_2799,
      O => U0_dlmb_M_AddrStrobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0_instr_OF_6_mux_19_OUT31 : LUT4
    generic map(
      INIT => X"7545"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2816,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0_instr_OF_6_mux_19_OUT41 : LUT4
    generic map(
      INIT => X"7545"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2816,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0_instr_OF_6_mux_19_OUT21 : LUT4
    generic map(
      INIT => X"7545"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2816,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o151 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o15
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Set_BIP1 : LUT5
    generic map(
      INIT => X"8F888888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2816,
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_2801,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_set_BIP
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n09431 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_2820,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep_1945,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_2819,
      I4 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_2808,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0943
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable31 : LUT6
    generic map(
      INIT => X"FFFFFFFF04040400"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_dlmb_LMB_Ready,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_2813,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II21 : LUT6
    generic map(
      INIT => X"1410101010101010"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4177_o11 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4177_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I1 => U0_Ext_BRK,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_22_o1 : LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_22_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o2 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1821 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182_2688
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_N_i11 : LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4329_o11 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4329_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o11 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o111,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4241_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4242_o11 : LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o111,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4242_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_FSL_Atomic_AND_167_o11 : LUT6
    generic map(
      INIT => X"00002A002A002A00"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_2806,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_2805,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_FSL_Atomic_AND_167_o1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val2_n_i11 : LUT5
    generic map(
      INIT => X"FFFFFFB5"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ext_BRK_OR_91_o1 : LUT4
    generic map(
      INIT => X"FF54"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I1 => U0_Ext_BRK,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_FSL_Atomic_AND_167_o1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ext_BRK_OR_91_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I1 : LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i_2817,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_2805,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2814,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_DI_i11 : LUT5
    generic map(
      INIT => X"00088000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_S_i11 : LUT5
    generic map(
      INIT => X"00088000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0_instr_OF_6_mux_19_OUT51 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2816,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4397_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182_2688,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4397_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1811 : LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_take_intr_2nd_cycle_take_intr_MUX_4341_o11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2814,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_take_intr_MUX_4341_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_take_Break_2nd_cycle_take_Break_MUX_4344_o11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2816,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_take_Break_MUX_4344_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4231_o11 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4231_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_ALU_Carry11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_instr_OF_0_GND_12_o_MUX_4178_o11 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_0_GND_12_o_MUX_4178_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0_instr_OF_6_mux_19_OUT11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0_instr_OF_0_mux_46_OUT11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_instr_OF_0_mux_46_OUT_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0_instr_OF_0_mux_46_OUT21 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_instr_OF_0_mux_46_OUT_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_instr_OF_30_GND_12_o_MUX_4234_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_30_GND_12_o_MUX_4234_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_jump_carry3_sel11 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_2806,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1021_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1021_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Write1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_ilmb_M_AddrStrobe,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181_0_1 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_take_Intr_Now_AND_107_o1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_take_Intr_Now_AND_107_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_2806,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select1 : LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_2806,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_branch_with_delay_i1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_2806,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_branch_with_delay
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_ii1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_2805,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_MTSMSR_Write
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_S1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_2798,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_write_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break_2815,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_3_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_1_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_2_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Full_I1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT331 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3720_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_9_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT321 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3721_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_8_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT311 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3722_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_7_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT301 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3723_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT31 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3718_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_11_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT291 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3724_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT281 : LUT6
    generic map(
      INIT => X"F7F780F7F7808080"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3725_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT271 : LUT6
    generic map(
      INIT => X"F7F780F7F7808080"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3726_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT231 : LUT5
    generic map(
      INIT => X"F8880888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I4 => U0_microblaze_I_local_sig_3727_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT23 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3719_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_10_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT121 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3728_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT41 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3717_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_12_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT51 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3716_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_13_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT61 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3715_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_14_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT71 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3714_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_15_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT81 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3713_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_16_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT91 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3712_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_17_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT101 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3711_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_18_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT111 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3710_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_19_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT131 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3709_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_20_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT141 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3708_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_21_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT151 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3707_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_22_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT171 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3705_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_24_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT181 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3704_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_25_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT161 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3706_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_23_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT191 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3703_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_26_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT201 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3702_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_27_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT211 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3701_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_28_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT221 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3700_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_29_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT241 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3699_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_30_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT251 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3698_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_31_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT261 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_local_sig_3697_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_32_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT11 : LUT5
    generic map(
      INIT => X"FF545454"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_1906,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I4 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_1_11 : LUT4
    generic map(
      INIT => X"D782"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11 : LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_GND_164_o_PWR_65_o_MUX_4604_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO1111181 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO111118
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_11 : LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_3006,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec_2987,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2948,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_21 : LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_3006,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK_2991,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2948,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_single_Step_CPU11 : LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_3006,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2948,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv1 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_2990,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1_2989,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_3010,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_2985,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_3011,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_2986,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd
    );
  U0_dlmb_cntlr_Sl_Ready_i1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_3153,
      I1 => U0_dlmb_cntlr_lmb_as_3154,
      O => U0_dlmb_Sl_Ready(0)
    );
  U0_dlmb_cntlr_lmb_we_3_3_1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_dlmb_M_ABus(0),
      I1 => U0_dlmb_M_WriteStrobe,
      I2 => U0_dlmb_M_BE(3),
      O => U0_dlmb_port_BRAM_WEN(3)
    );
  U0_dlmb_cntlr_lmb_we_2_2_1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_dlmb_M_ABus(0),
      I1 => U0_dlmb_M_WriteStrobe,
      I2 => U0_dlmb_M_BE(2),
      O => U0_dlmb_port_BRAM_WEN(2)
    );
  U0_dlmb_cntlr_lmb_we_1_1_1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_dlmb_M_ABus(0),
      I1 => U0_dlmb_M_WriteStrobe,
      I2 => U0_dlmb_M_BE(1),
      O => U0_dlmb_port_BRAM_WEN(1)
    );
  U0_dlmb_cntlr_lmb_we_0_0_1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_dlmb_M_ABus(0),
      I1 => U0_dlmb_M_WriteStrobe,
      I2 => U0_dlmb_M_BE(0),
      O => U0_dlmb_port_BRAM_WEN(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_shift,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      I5 => U0_Debug_mdm_0_sel,
      O => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_MDM_SEL11 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      I4 => U0_Debug_mdm_0_sel,
      O => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_Old_MDM_SEL11 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I2 => U0_Debug_mdm_0_sel,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11 : LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(4),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_command_0_equal_17_o_0_1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_376_o1,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_command_0_equal_17_o
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_376_o11 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_376_o1
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT11 : LUT4
    generic map(
      INIT => X"7520"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_command_0_equal_17_o,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_0_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT31 : LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_command_0_equal_17_o,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(5),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(4),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_2_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_379_o1 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_376_o1,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_379_o
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT51 : LUT4
    generic map(
      INIT => X"7520"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_command_0_equal_17_o,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(3),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_4_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT61 : LUT4
    generic map(
      INIT => X"7520"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_command_0_equal_17_o,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(2),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_5_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT71 : LUT4
    generic map(
      INIT => X"7520"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_command_0_equal_17_o,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_6_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I61 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      O => U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_5_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I81 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      O => U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_7_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_shift,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_8_OR_325_o_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      O => N2
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_8_OR_325_o : LUT6
    generic map(
      INIT => X"FFFF001000100010"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I3 => N2,
      I4 => U0_iomodule_0_write_data(8),
      I5 => U0_iomodule_0_intc_write_ciar,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_8_OR_325_o_1130
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_7_OR_326_o_SW0 : LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_1658,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(4),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => N4
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_7_OR_326_o : LUT6
    generic map(
      INIT => X"888888F888888888"
    )
    port map (
      I0 => U0_iomodule_0_write_data(7),
      I1 => U0_iomodule_0_intc_write_ciar,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(3),
      I4 => N4,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_7_OR_326_o_1129
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_41 : LUT6
    generic map(
      INIT => X"1110111011101111"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_25_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_24_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_26_Q,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_27_Q,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_28_Q,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_29_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_4
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_42 : LUT6
    generic map(
      INIT => X"1110111011101111"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_18_Q,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_19_Q,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_20_Q,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_21_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_41_3306
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_43 : LUT6
    generic map(
      INIT => X"FFFFFFFF05450040"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_8_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_4,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_41_3306,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_7_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_21 : LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_26_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_28_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_29_Q,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_30_Q,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_27_Q,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_25_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_2
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_22 : LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_18_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_20_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_21_Q,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_22_Q,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_19_Q,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_21_3308
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_23 : LUT6
    generic map(
      INIT => X"0404040404AE0404"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_21_3308,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_Q,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_2,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_24_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_22_3309
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In : LUT6
    generic map(
      INIT => X"6604771577157715"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_1656,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_1655,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0),
      I4 => N6,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In_1085
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(9),
      I5 => N8,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(8),
      I5 => N10,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(7),
      I5 => N12,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(6),
      I5 => N14,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(5),
      I5 => N16,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(4),
      I5 => N18,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(3),
      I5 => N20,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(2),
      I5 => N22,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(23),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(22),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(21),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(20),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(1),
      I5 => N24,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(19),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(18),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(17),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(15),
      I5 => N28,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(14),
      I5 => N30,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(13),
      I5 => N32,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(12),
      I5 => N34,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(11),
      I5 => N36,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFFFFFF10111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(10),
      I5 => N38,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op2_I11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op2_I12 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op2_I1,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op2_I11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op2_I12 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op2_I1,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op2_I11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op2_I12 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op2_I1,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op2_I11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op2_I12 : LUT5
    generic map(
      INIT => X"FDB9ECA8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op2_I11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op2_I12 : LUT5
    generic map(
      INIT => X"FDB9ECA8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op2_I11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op2_I12 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op2_I1,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N40
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"1011100054555444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(0),
      I5 => N40,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_85_o_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      O => N42
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      O => N44
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1 : LUT6
    generic map(
      INIT => X"0000000100010001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => N44,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_GND_12_o_MUX_4276_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o_SW0 : LUT5
    generic map(
      INIT => X"151FB5BF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      O => N46
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0 : LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
    port map (
      I0 => U0_dlmb_LMB_Ready,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_2806,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2,
      O => N48
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1 : LUT5
    generic map(
      INIT => X"7F7F7F2A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_2821,
      I4 => N48,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_inHibit_EX_MUX_4104_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1053_inv : LUT6
    generic map(
      INIT => X"FFFFFFFF44404040"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_2801,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793,
      I4 => N50,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1053_inv_2695
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0922_SW0 : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_2801,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_2791,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_2792,
      O => N52
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0922 : LUT6
    generic map(
      INIT => X"0010001000100000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I3 => N52,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I5 => U0_dlmb_LMB_Ready,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0922_2759
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      O => N54
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2 : LUT6
    generic map(
      INIT => X"FFFFFFFF01100010"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I4 => N54,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11 : LUT4
    generic map(
      INIT => X"01AB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o12 : LUT6
    generic map(
      INIT => X"20FF75FF20FF20FF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11_3348
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_2821,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_2808,
      O => N56
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I : LUT6
    generic map(
      INIT => X"88880888AAAA0AAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I3 => N56,
      I4 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_2800,
      O => U0_ilmb_M_AddrStrobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1_SW0 : LUT4
    generic map(
      INIT => X"FB51"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_2791,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_2792,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_2799,
      O => N58
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1 : LUT5
    generic map(
      INIT => X"AA2AAAEA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I4 => N58,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFF1101FFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_2820,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_2795,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_2800,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_2821,
      I5 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => N60
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1 : LUT6
    generic map(
      INIT => X"5FFF555554445555"
    )
    port map (
      I0 => N60,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o15,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4150_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_2803,
      O => N62
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm : LUT6
    generic map(
      INIT => X"FFFFFFFF44444544"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I5 => N62,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      O => N64
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1 : LUT6
    generic map(
      INIT => X"FFFFFFFF45444444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => N64,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(7),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(6),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183_3355
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184_3356
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182_2688,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183_3355,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184_3356,
      O => U0_microblaze_I_MicroBlaze_Core_I_of_brki_0x18
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1_SW0 : LUT4
    generic map(
      INIT => X"FDDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      O => N66
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1 : LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => N66,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1_SW0 : LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => N68
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I5 => N68,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_PWR_12_o_MUX_4237_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_3010,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_2986,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_3011,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(6),
      I5 => N72,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_2900
    );
  U0_dlmb_DBus_Oring_tmp_or_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(0),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(0),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(0),
      O => N74
    );
  U0_dlmb_DBus_Oring_tmp_or : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_io_bus_read_data(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q,
      I3 => N74,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(31),
      O => U0_dlmb_LMB_ReadDBus(31)
    );
  U0_dlmb_DBus_Oring_Res_30_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(1),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(1),
      O => N76
    );
  U0_dlmb_DBus_Oring_Res_30_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(1),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(1),
      I3 => N76,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(30),
      O => U0_dlmb_LMB_ReadDBus(30)
    );
  U0_dlmb_DBus_Oring_Res_29_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(2),
      O => N78
    );
  U0_dlmb_DBus_Oring_Res_29_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(2),
      I3 => N78,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(29),
      O => U0_dlmb_LMB_ReadDBus(29)
    );
  U0_dlmb_DBus_Oring_Res_28_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(3),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(3),
      O => N80
    );
  U0_dlmb_DBus_Oring_Res_28_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_io_bus_read_data(3),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q,
      I3 => N80,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(28),
      O => U0_dlmb_LMB_ReadDBus(28)
    );
  U0_dlmb_DBus_Oring_Res_27_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(4),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(4),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(4),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(4),
      O => N82
    );
  U0_dlmb_DBus_Oring_Res_27_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(4),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(4),
      I3 => N82,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(27),
      O => U0_dlmb_LMB_ReadDBus(27)
    );
  U0_dlmb_DBus_Oring_Res_26_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(5),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(5),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(5),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(5),
      I5 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(5),
      O => N84
    );
  U0_dlmb_DBus_Oring_Res_26_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_io_bus_read_data(5),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q,
      I3 => N84,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(26),
      O => U0_dlmb_LMB_ReadDBus(26)
    );
  U0_dlmb_DBus_Oring_Res_25_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(6),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(6),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(6),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(6),
      I5 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(6),
      O => N86
    );
  U0_dlmb_DBus_Oring_Res_25_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_io_bus_read_data(6),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q,
      I3 => N86,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(25),
      O => U0_dlmb_LMB_ReadDBus(25)
    );
  U0_dlmb_DBus_Oring_Res_24_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_7_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(7),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(7),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(7),
      I5 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(7),
      O => N88
    );
  U0_dlmb_DBus_Oring_Res_24_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_io_bus_read_data(7),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(7),
      I3 => N88,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(24),
      O => U0_dlmb_LMB_ReadDBus(24)
    );
  U0_dlmb_DBus_Oring_Res_23_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(8),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(8),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(8),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(8),
      O => N90
    );
  U0_dlmb_DBus_Oring_Res_23_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_8_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(8),
      I3 => N90,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(23),
      O => U0_dlmb_LMB_ReadDBus(23)
    );
  U0_dlmb_DBus_Oring_Res_22_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(9),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(9),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(9),
      O => N92
    );
  U0_dlmb_DBus_Oring_Res_22_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_io_bus_read_data(9),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(9),
      I3 => N92,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(22),
      O => U0_dlmb_LMB_ReadDBus(22)
    );
  U0_dlmb_DBus_Oring_Res_21_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(10),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(10),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(10),
      O => N94
    );
  U0_dlmb_DBus_Oring_Res_21_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_io_bus_read_data(10),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(10),
      I3 => N94,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(21),
      O => U0_dlmb_LMB_ReadDBus(21)
    );
  U0_dlmb_DBus_Oring_Res_20_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(11),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(11),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(11),
      O => N96
    );
  U0_dlmb_DBus_Oring_Res_20_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_io_bus_read_data(11),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(11),
      I3 => N96,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(20),
      O => U0_dlmb_LMB_ReadDBus(20)
    );
  U0_dlmb_DBus_Oring_Res_19_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(12),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(12),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(12),
      O => N98
    );
  U0_dlmb_DBus_Oring_Res_19_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_io_bus_read_data(12),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(12),
      I3 => N98,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(19),
      O => U0_dlmb_LMB_ReadDBus(19)
    );
  U0_dlmb_DBus_Oring_Res_18_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(13),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(13),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(13),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(13),
      O => N100
    );
  U0_dlmb_DBus_Oring_Res_18_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_io_bus_read_data(13),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(13),
      I3 => N100,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(18),
      O => U0_dlmb_LMB_ReadDBus(18)
    );
  U0_dlmb_DBus_Oring_Res_17_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(14),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(14),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(14),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(14),
      O => N102
    );
  U0_dlmb_DBus_Oring_Res_17_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_io_bus_read_data(14),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(14),
      I3 => N102,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(17),
      O => U0_dlmb_LMB_ReadDBus(17)
    );
  U0_dlmb_DBus_Oring_Res_16_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(15),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(15),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(15),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(15),
      O => N104
    );
  U0_dlmb_DBus_Oring_Res_16_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_io_bus_read_data(15),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(15),
      I3 => N104,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(16),
      O => U0_dlmb_LMB_ReadDBus(16)
    );
  U0_dlmb_DBus_Oring_Res_15_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(16),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(16),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(16),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(16),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(16),
      O => N106
    );
  U0_dlmb_DBus_Oring_Res_15_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_16_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(16),
      I3 => N106,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(15),
      O => U0_dlmb_LMB_ReadDBus(15)
    );
  U0_dlmb_DBus_Oring_Res_14_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(17),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(17),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(17),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(17),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(17),
      O => N108
    );
  U0_dlmb_DBus_Oring_Res_14_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_17_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(17),
      I3 => N108,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(14),
      O => U0_dlmb_LMB_ReadDBus(14)
    );
  U0_dlmb_DBus_Oring_Res_13_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(18),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(18),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(18),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(18),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(18),
      O => N110
    );
  U0_dlmb_DBus_Oring_Res_13_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_18_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(18),
      I3 => N110,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(13),
      O => U0_dlmb_LMB_ReadDBus(13)
    );
  U0_dlmb_DBus_Oring_Res_12_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(19),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(19),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(19),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(19),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(19),
      O => N112
    );
  U0_dlmb_DBus_Oring_Res_12_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_19_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(19),
      I3 => N112,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(12),
      O => U0_dlmb_LMB_ReadDBus(12)
    );
  U0_dlmb_DBus_Oring_Res_11_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(20),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(20),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(20),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(20),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(20),
      O => N114
    );
  U0_dlmb_DBus_Oring_Res_11_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_20_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(20),
      I3 => N114,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(11),
      O => U0_dlmb_LMB_ReadDBus(11)
    );
  U0_dlmb_DBus_Oring_Res_10_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(21),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(21),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(21),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(21),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(21),
      O => N116
    );
  U0_dlmb_DBus_Oring_Res_10_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_21_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(21),
      I3 => N116,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(10),
      O => U0_dlmb_LMB_ReadDBus(10)
    );
  U0_dlmb_DBus_Oring_Res_9_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(22),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(22),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(22),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(22),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(22),
      O => N118
    );
  U0_dlmb_DBus_Oring_Res_9_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_22_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(22),
      I3 => N118,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(9),
      O => U0_dlmb_LMB_ReadDBus(9)
    );
  U0_dlmb_DBus_Oring_Res_8_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(23),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(23),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(23),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(23),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(23),
      O => N120
    );
  U0_dlmb_DBus_Oring_Res_8_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_23_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(23),
      I3 => N120,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(8),
      O => U0_dlmb_LMB_ReadDBus(8)
    );
  U0_dlmb_DBus_Oring_Res_7_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(24),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(24),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(24),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(24),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(24),
      O => N122
    );
  U0_dlmb_DBus_Oring_Res_7_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_24_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(24),
      I3 => N122,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(7),
      O => U0_dlmb_LMB_ReadDBus(7)
    );
  U0_dlmb_DBus_Oring_Res_6_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(25),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(25),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(25),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(25),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(25),
      O => N124
    );
  U0_dlmb_DBus_Oring_Res_6_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_25_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(25),
      I3 => N124,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(6),
      O => U0_dlmb_LMB_ReadDBus(6)
    );
  U0_dlmb_DBus_Oring_Res_5_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(26),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(26),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(26),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(26),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(26),
      O => N126
    );
  U0_dlmb_DBus_Oring_Res_5_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_26_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(26),
      I3 => N126,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(5),
      O => U0_dlmb_LMB_ReadDBus(5)
    );
  U0_dlmb_DBus_Oring_Res_4_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(27),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(27),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(27),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(27),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(27),
      O => N128
    );
  U0_dlmb_DBus_Oring_Res_4_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_27_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(27),
      I3 => N128,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(4),
      O => U0_dlmb_LMB_ReadDBus(4)
    );
  U0_dlmb_DBus_Oring_Res_3_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(28),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(28),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(28),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(28),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(28),
      O => N130
    );
  U0_dlmb_DBus_Oring_Res_3_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_28_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(28),
      I3 => N130,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(3),
      O => U0_dlmb_LMB_ReadDBus(3)
    );
  U0_dlmb_DBus_Oring_Res_2_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(29),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(29),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(29),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(29),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(29),
      O => N132
    );
  U0_dlmb_DBus_Oring_Res_2_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_29_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(29),
      I3 => N132,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(2),
      O => U0_dlmb_LMB_ReadDBus(2)
    );
  U0_dlmb_DBus_Oring_Res_1_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(30),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(30),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(30),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(30),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(30),
      O => N134
    );
  U0_dlmb_DBus_Oring_Res_1_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_30_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(30),
      I3 => N134,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(1),
      O => U0_dlmb_LMB_ReadDBus(1)
    );
  U0_dlmb_DBus_Oring_Res_0_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_iomodule_0_io_bus_read_data(31),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I2_GPI_In(31),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(31),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I4_GPI_In(31),
      I4 => U0_iomodule_0_IOModule_Core_I1_GPI_I3_GPI_In(31),
      O => N136
    );
  U0_dlmb_DBus_Oring_Res_0_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_31_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(31),
      I3 => N136,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(0),
      O => U0_dlmb_LMB_ReadDBus(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i12 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(7),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i11
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i14 : LUT5
    generic map(
      INIT => X"88800800"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(4),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_1,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_2,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i13
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(4),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_1,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_2,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i14_3394
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16_Q,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i110_3397
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i112 : LUT5
    generic map(
      INIT => X"B931A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17_Q,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111_3398
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113 : LUT5
    generic map(
      INIT => X"B931A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24_Q,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i112_3399
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114 : LUT6
    generic map(
      INIT => X"AA8AA88822022000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111_3398,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i110_3397,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i112_3399,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113_3400
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0_Q,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114_3401
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124 : LUT6
    generic map(
      INIT => X"FFFFFFFFEEAE4404"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO111118,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(16),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123_3405
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125 : LUT6
    generic map(
      INIT => X"5515541445054404"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(27),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(3),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(11),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124_3406
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126 : LUT6
    generic map(
      INIT => X"8A820A0288800800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(15),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(31),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(7),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125_3407
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(23),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126_3408
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128 : LUT5
    generic map(
      INIT => X"BBBBBBB0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO111118,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125_3407,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126_3408,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124_3406,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127_3409
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129 : LUT5
    generic map(
      INIT => X"F7E6B3A2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(25),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(9),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128_3410
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i130 : LUT5
    generic map(
      INIT => X"B931A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(29),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(5),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129_3411
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i131 : LUT6
    generic map(
      INIT => X"DFDDDDDD8F888888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129_3411,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(21),
      I5 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128_3410,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i130_3412
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132 : LUT6
    generic map(
      INIT => X"EEAEFFFF4404FFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i130_3412,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO111118,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(17),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I5 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127_3409,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i131_3413
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133 : LUT6
    generic map(
      INIT => X"AAAAAAAAA2808080"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(32),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123_3405,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i131_3413,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_7_Q,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_3414
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA8880"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i19,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_3414,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133_3415,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134_3416,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115_3402,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15_3395,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135_3417
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137 : LUT6
    generic map(
      INIT => X"FFFFFFAEFFFFFF04"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1_Q,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      I5 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135_3417,
      O => U0_Debug_mdm_0_tdo
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      O => N138
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1 : LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
    port map (
      I0 => U0_Debug_mdm_0_shift,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_376_o1,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I5 => N138,
      O => U0_microblaze_0_mdm_bus_Dbg_Shift
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT2_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      O => N140
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT2 : LUT6
    generic map(
      INIT => X"DF5FD5558A0A8000"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_command_0_equal_17_o,
      I3 => N140,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(6),
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(5),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_1_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT4_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      O => N142
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT4 : LUT6
    generic map(
      INIT => X"DF5FD5558A0A8000"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_command_0_equal_17_o,
      I3 => N142,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(4),
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_3_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0 : LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(6),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      O => N144
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(4),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(5),
      I4 => N144,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_3214
    );
  U0_iomodule_0_lmb_io_select_keep : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_lmb_io_select_keep_glue_set_3422,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_lmb_io_select_keep_630
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_glue_set_3423,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_1182
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_18 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_18_glue_set_3424,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_18_1184
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_19 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_19_glue_set_3425,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_19_1185
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_glue_set_3426,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_1183
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_20 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_20_glue_set_3427,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_20_1186
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_21 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_21_glue_set_3428,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_21_1187
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_22 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_22_glue_set_3429,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_22_1188
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_23 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_23_glue_set_3430,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_23_1189
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_25 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_25_glue_set_3431,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_25_1191
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_26 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_26_glue_set_3432,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_26_1192
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_24 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_24_glue_set_3433,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_24_1190
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_28 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_28_glue_set_3434,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_28_1194
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_29 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_29_glue_set_3435,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_29_1195
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_27 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_27_glue_set_3436,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_27_1193
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_31 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_31_glue_set_3437,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_31_1197
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_30 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_30_glue_set_3438,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_30_1196
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_glue_set_3439,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_1180
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_glue_set_3440,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_1181
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst_3441,
      S => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_758
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set_3442,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_1780
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set_3443,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_1781
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_3444,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_3446,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_3447,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set_3449,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i_398,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set_3449
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set_3450,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set_3451,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_2776
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_0_glue_set_3452,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_1_glue_set_3453,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set_3454,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_2798
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set : LUT5
    generic map(
      INIT => X"FFFF0222"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o111,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4177_o,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set_3454
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set_3456,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_1923
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_PWR_12_o_MUX_4237_o,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set_3456
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set_3457,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_1940
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set_3458,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_1941
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set_3459,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_2795
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n : FDS
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst_3461,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_2796
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set_3462,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_2797
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set_3463,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_2799
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set_3464,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_2800
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_Instr_Fetch_FDRSE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_2900,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU,
      Q => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Dbg_Inhibit_EX_FDRSE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_point_hit,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_1,
      Q => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_CPU_FDRSE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_point_hit,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_2,
      Q => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set_3465,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_2983
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1_2989,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_2988,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set_3465
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE : FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_3255,
      Q => U0_Ext_BRK
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_3466
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_2810,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_3467
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_2796,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_3468
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_2941,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt_3469

    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_3470
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_3471
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_3472
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_3473
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_3474
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_3475
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I_rt_3476
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I_rt_3477
    );
  U0_iomodule_0_Using_IO_Bus_io_read_keep : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_Using_IO_Bus_io_read_keep_rstpot_3481,
      R => U0_LMB_Rst_404,
      Q => U0_iomodule_0_Using_IO_Bus_io_read_keep_631
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I2_toggle_i : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I2_toggle_i_rstpot_3482,
      R => U0_LMB_Rst_404,
      Q => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I2_toggle_i
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i_rstpot_3483,
      R => U0_LMB_Rst_404,
      Q => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot_3484,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_2807
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot_3485,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot_3486,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_2941,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot_3487
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot_3487,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot_3488,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2948
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N : FDS
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot_3489,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_2941
    );
  U0_iomodule_0_io_ready_Q : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_io_ready_Q_rstpot_3490,
      Q => U0_iomodule_0_io_ready_Q_638
    );
  U0_iomodule_0_IO_Addr_Strobe : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IO_Addr_Strobe_rstpot_3491,
      Q => U0_iomodule_0_IO_Addr_Strobe_375
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1_709,
      I1 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_711,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot_3492
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot_3492,
      Q => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1_713,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_732,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_731,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot_3493
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot_3493,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_732
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_not_First_Out1_715,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_733,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_732,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_rstpot_3494
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_rstpot_3494,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_733
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_not_First_Out1_717,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_734,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_733,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_rstpot_3495
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_rstpot_3495,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_734
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_not_First_Out1_719,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_735,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_734,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_rstpot_3496
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_rstpot_3496,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_735
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_not_First_Out1_721,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_736,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_735,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_rstpot_3497
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_rstpot_3497,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_736
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_not_First_Out1_723,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_737,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_736,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_rstpot_3498
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_rstpot_3498,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_737
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_not_First_Out1_725,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_738,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_737,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_rstpot_3499
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_rstpot_3499,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_738
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_not_First_Out1_727,
      I1 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_738,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i_rstpot_3500
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i_rstpot_3500,
      Q => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_16 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_16_rstpot_3501,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_16_1660
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_17 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_17_rstpot_3502,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_17_1663
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_18 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_18_rstpot_3503,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_18_1666
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_19 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_19_rstpot_3504,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_19_1669
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_20 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_20_rstpot_3505,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_20_1672
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_21 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_21_rstpot_3506,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_21_1675
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_22 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_22_rstpot_3507,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_22_1678
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_23 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_23_rstpot_3508,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_23_1681
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_24 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_24_rstpot_3509,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_24_1684
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_25 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_25_rstpot_3510,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_25_1687
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_26 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_26_rstpot_3511,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_26_1690
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_27 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_27_rstpot_3512,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_27_1693
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_28 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_28_rstpot_3513,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_28_1696
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_29 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_29_rstpot_3514,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_29_1699
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_30 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_30_rstpot_3515,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_30_1702
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_31 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_31_rstpot_3516,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_31_1705
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot_3517,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_759
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot_3518,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_1726
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot_3519,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_1728
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot_3520,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_2813
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot_3521,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_1906
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_rstpot_3522,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2814
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot_3523,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_2819
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot_3524,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot_3525,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_3007
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot_3526,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_3008
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot_3527,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_3006
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot_3528,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_3009
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot_3529,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_3010
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot_3530,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_3011
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot_3531,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot_3532,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_1788
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1_3533,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX : FDE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_n0073_inv,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_GND_4504_o_MUX_4843_o,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_1765
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_n0073_inv,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_GND_4504_o_MUX_4845_o,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_1764
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_GND_4504_o_MUX_4862_o,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_749
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_PWR_145_o_MUX_4840_o,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_1767
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count7,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count6,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count5,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count4,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count3,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count2,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(1),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_32 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(32),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(32)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1_3073,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_2945,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr_2943,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1_2944,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mem_Strobe,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1_3070,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1_3072,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_local_sig_2_Q,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1_3071,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1_0 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(1),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK_3067
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1_3073
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_GND_164_o_PWR_65_o_MUX_4604_o,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_3069
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_2984,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1_3070
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_3022,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1_3072
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1_3068
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_1788,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1_3071
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_22 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_23 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_24 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_25 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_26 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_27 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_28 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_29 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_30 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_31 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot_3478,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_1763
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot_3479,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot_3480,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_748
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i110_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3),
      O => N146
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i110 : LUT6
    generic map(
      INIT => X"8080808080008080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_2861,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I5 => N146,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i19
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot : LUT5
    generic map(
      INIT => X"FFDFAA8A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2948,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_3009,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot_3488
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot : LUT5
    generic map(
      INIT => X"14440444"
    )
    port map (
      I0 => U0_LMB_Rst_404,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot_3479
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_758,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_uart_tx_write,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_759,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst_3441
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce : LUT5
    generic map(
      INIT => X"FF7FAA2A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_2796,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I3 => U0_ilmb_M_AddrStrobe,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce_3460
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot : LUT6
    generic map(
      INIT => X"5555444404444444"
    )
    port map (
      I0 => U0_LMB_Rst_404,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_1763,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_1762,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_746,
      I5 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_1764,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot_3478
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => U0_LMB_Rst_404,
      I1 => U0_iomodule_0_uart_rx_read,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_749,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_748,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot_3480
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1 : LUT4
    generic map(
      INIT => X"1410"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1_3533
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set : LUT4
    generic map(
      INIT => X"8F88"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_749,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_748,
      I2 => U0_iomodule_0_uart_status_read,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_1780,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set_3442
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot : LUT4
    generic map(
      INIT => X"BA10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_ilmb_M_AddrStrobe,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_2807,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o15,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot_3484
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_rstpot : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I1 => U0_Ext_BRK,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_FSL_Atomic_AND_167_o1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_rstpot_3522
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot : LUT5
    generic map(
      INIT => X"A2A2F3A2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_2796,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce_3455,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot_3531
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set : LUT5
    generic map(
      INIT => X"FFF88F88"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set_3450
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => U0_LMB_Rst_404,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot_3517
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => U0_LMB_Rst_404,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_1728,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_758,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_1726,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot_3518
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot : LUT5
    generic map(
      INIT => X"11101010"
    )
    port map (
      I0 => U0_LMB_Rst_404,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_759,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_1728,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_1726,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot_3519
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_1788,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup_594,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot_3523
    );
  U0_iomodule_0_lmb_io_select_keep_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => IO_Ready,
      I1 => U0_iomodule_0_lmb_io_select_keep_630,
      I2 => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      O => U0_iomodule_0_lmb_io_select_keep_glue_set_3422
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_16_OR_324_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_1182,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_16_1660,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_16_glue_set_3423
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_18_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_18_OR_322_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_18_1184,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_18_1666,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_18_glue_set_3424
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_19_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_19_OR_321_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_19_1185,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_19_1669,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_19_glue_set_3425
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_17_OR_323_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_1183,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_17_1663,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_17_glue_set_3426
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_20_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_20_OR_320_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_20_1186,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_20_1672,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_20_glue_set_3427
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_21_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_21_OR_319_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_21_1187,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_21_1675,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_21_glue_set_3428
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_22_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_22_OR_318_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_22_1188,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_22_1678,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_22_glue_set_3429
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_23_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_23_OR_317_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_23_1189,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_23_1681,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_23_glue_set_3430
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_25_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_25_OR_315_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_25_1191,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_25_1687,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_25_glue_set_3431
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_26_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_26_OR_314_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_26_1192,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_26_1690,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_26_glue_set_3432
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_24_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_24_OR_316_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_24_1190,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_24_1684,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_24_glue_set_3433
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_28_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_28_OR_312_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_28_1194,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_28_1696,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_28_glue_set_3434
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_29_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_29_OR_311_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_29_1195,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_29_1699,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_29_glue_set_3435
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_27_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_27_OR_313_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_27_1193,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_27_1693,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_27_glue_set_3436
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_31_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_31_OR_309_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_31_1197,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_31_1705,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_31_glue_set_3437
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_30_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_30_OR_310_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_30_1196,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_30_1702,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_30_glue_set_3438
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_7_OR_326_o_1129,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_1180,
      I2 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_glue_set_3439
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_8_OR_325_o_1130,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_1181,
      I2 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_glue_set_3440
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_uart_status_read,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_1781,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set_3443
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set : LUT6
    generic map(
      INIT => X"5555555504044404"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11_3348,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set_3451
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce : LUT6
    generic map(
      INIT => X"5555002055750020"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => N42,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce_3455
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_2819,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_2795,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0943,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set_3459
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1053_inv_2695,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_2799,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0922_2759,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set_3463
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I2_toggle_i_rstpot : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I2_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i,
      I1 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I2_toggle_i,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I2_toggle_i_rstpot_3482
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i_rstpot : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i,
      I1 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i_rstpot_3483
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set : LUT5
    generic map(
      INIT => X"BAFFFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set_3457
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set : LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set_3458
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst : LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce_3460,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_2796,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I5 => U0_ilmb_M_AddrStrobe,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst_3461
    );
  U0_iomodule_0_Using_IO_Bus_io_read_keep_rstpot : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => U0_iomodule_0_GND_4440_o_LMB_ReadStrobe_MUX_4799_o,
      I1 => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o,
      I2 => IO_Ready,
      I3 => U0_iomodule_0_Using_IO_Bus_io_read_keep_631,
      O => U0_iomodule_0_Using_IO_Bus_io_read_keep_rstpot_3481
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_inHibit_EX_MUX_4104_o,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot_3485
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_GND_12_o_MUX_4276_o,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot_3486
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot : LUT5
    generic map(
      INIT => X"FFDFAA8A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_2948,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_2941,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot_3489
    );
  U0_iomodule_0_io_ready_Q_rstpot : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_lmb_io_select_keep_630,
      I1 => IO_Ready,
      O => U0_iomodule_0_io_ready_Q_rstpot_3490
    );
  U0_iomodule_0_IO_Addr_Strobe_rstpot : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => U0_dlmb_M_ABus(1),
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_LMB_Rst_404,
      I3 => U0_dlmb_M_AddrStrobe,
      O => U0_iomodule_0_IO_Addr_Strobe_rstpot_3491
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_16_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_16_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1659,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_16_1661,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_16_rstpot_3501
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_17_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_17_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1662,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_17_1664,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_17_rstpot_3502
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_18_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_18_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1665,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_18_1667,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_18_rstpot_3503
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_19_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_19_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1668,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_19_1670,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_19_rstpot_3504
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_20_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_20_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1671,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_20_1673,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_20_rstpot_3505
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_21_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_21_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1674,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_21_1676,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_21_rstpot_3506
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_22_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_22_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1677,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_22_1679,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_22_rstpot_3507
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_23_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_23_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1680,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_23_1682,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_23_rstpot_3508
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_24_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_24_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1683,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_24_1685,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_24_rstpot_3509
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_25_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_25_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1686,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_25_1688,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_25_rstpot_3510
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_26_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_26_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1689,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_26_1691,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_26_rstpot_3511
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_27_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_27_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1692,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_27_1694,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_27_rstpot_3512
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_28_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_28_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1695,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_28_1697,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_28_rstpot_3513
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_29_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_29_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1698,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_29_1700,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_29_rstpot_3514
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_30_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_30_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1701,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_30_1703,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_30_rstpot_3515
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_31_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_All_INTR_Bits_31_Using_Intr_Ext_Intr_Edge_Reg_INTR_s1_1704,
      I1 => U0_LMB_Rst_404,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_interrupt_31_1657,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_intr_present_31_rstpot_3516
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot_3521
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot_3524
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot_3525
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot_3526
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot_3527
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot_3528
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11_3004,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot_3529
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot_3530
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(16),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16_SW0 : LUT5
    generic map(
      INIT => X"FFFF1110"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i13,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i14_3394,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i11,
      O => N148
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16 : LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3),
      I4 => N148,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15_3395
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o111 : LUT6
    generic map(
      INIT => X"5555555555555557"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3),
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_2861
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n01281 : LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I1 => U0_Debug_mdm_0_sel,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0128
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      I5 => U0_Debug_mdm_0_sel,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_7_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_6_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_5_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_4_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_3_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_2_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_1_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_0_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(0)
    );
  U0_iomodule_0_Mmux_GND_4440_o_LMB_WriteStrobe_MUX_4801_o11 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_dlmb_M_AddrStrobe,
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_dlmb_M_ABus(1),
      I3 => U0_dlmb_M_WriteStrobe,
      O => U0_iomodule_0_GND_4440_o_LMB_WriteStrobe_MUX_4801_o
    );
  U0_iomodule_0_GND_4440_o_LMB_ReadStrobe_MUX_4799_o1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_dlmb_M_AddrStrobe,
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_dlmb_M_ABus(1),
      I3 => U0_dlmb_M_ReadStrobe,
      O => U0_iomodule_0_GND_4440_o_LMB_ReadStrobe_MUX_4799_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros_2_23_1 : LUT6
    generic map(
      INIT => X"0000010001000100"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_21_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_22_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_23_Q,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_512,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_20_1216,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_20_1186,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros_3_31_1 : LUT6
    generic map(
      INIT => X"0000010001000100"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_29_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_30_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_31_Q,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_511,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_28_1232,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_28_1194,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(3),
      I1 => U0_iomodule_0_lmb_reg_read_640,
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_lmb_abus_Q(4),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(1),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_reg_read_640,
      I5 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Mmux_data_Read_Mask_16_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_1941,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_1925,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II21 : LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_2798,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry,
      I4 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I11 : LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_2793,
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_Sl_Ready(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_2813,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr1 : LUT6
    generic map(
      INIT => X"0707070700070707"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_2797,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_2807,
      I5 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force1_i11 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_10_MUX_4402_o11 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_10_MUX_4402_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4396_o11 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4396_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low21 : LUT6
    generic map(
      INIT => X"4444444404040400"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_2809,
      I3 => U0_dlmb_Sl_Ready(1),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_2776,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_dbg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o1111 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o111
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val1_i11 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_2691,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II11 : LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg1 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o1 : 
LUT6
    generic map(
      INIT => X"0000000EEEEEEEEE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_3011,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_2986,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_3010,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_2985,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_1908,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed1 : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA02"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_2986,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_3011,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_1908,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_3010,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_2985,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o1 : LUT4
    generic map(
      INIT => X"8F88"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_brki_0x18,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_2984,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_Area_Debug_Control_point_hit11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_3010,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_2985,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_3011,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_2986,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_point_hit
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0345_inv1 : LUT5
    generic map(
      INIT => X"FFFF0222"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_3009,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0345_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_0_11 : LUT6
    generic map(
      INIT => X"A888AAAAABBBAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT81 : LUT6
    generic map(
      INIT => X"8808888888888888"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4411_o_data_cmd_AND_376_o1,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_7_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o1 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_sel,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      I5 => U0_Debug_mdm_0_shift,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Mmux_op2_I12 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Mmux_op2_I12 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Mmux_op2_I12 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Mmux_op2_I12 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Mmux_op2_I12 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Mmux_op2_I12 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Mmux_op2_I12 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o : LUT6
    generic map(
      INIT => X"0000002000200020"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => N46,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o_2719
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_SW0 : LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_2985,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182_2688,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183_3355,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184_3356,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q,
      O => N72
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134 : LUT6
    generic map(
      INIT => X"5140FFFFFFFFFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71_2863,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6_2862,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133_3415
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_2798,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce_3445,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_3446
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_0_glue_set : LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_2762,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_dynamic_instr_Address_old_IE_value_2812,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_0_glue_set_3452
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend_0_1 : LUT6
    generic map(
      INIT => X"FFEFBBAB54441000"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_1925,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_1924,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_1940,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set : LUT6
    generic map(
      INIT => X"0222022257770222"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_2797,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_1784,
      I2 => U0_ilmb_cntlr_Sl_Rdy_386,
      I3 => U0_ilmb_cntlr_lmb_as_385,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I5 => U0_ilmb_M_AddrStrobe,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set_3462
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot : LUT6
    generic map(
      INIT => X"1111111110001010"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_2819,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_2795,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_2800,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_1788,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot_3532
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set : LUT6
    generic map(
      INIT => X"BABABAAABABA8AAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_2805,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_2762,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_3447
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116 : LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114_3401,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113_3400,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115_3402
    );
  U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o1 : LUT6
    generic map(
      INIT => X"4000400000004000"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_dlmb_M_ABus(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_2818,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_2791,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_2799,
      O => U0_iomodule_0_lmb_io_select_LMB_AddrStrobe_AND_395_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o111 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit1 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182_2688,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183_3355,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184_3356,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce : LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Write_Carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_MTSMSR_Write,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_2799,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_2791,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce_3445
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAAA2A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_2805,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_set_BIP,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_3444
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_1_glue_set : LUT5
    generic map(
      INIT => X"10FF1010"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_dynamic_instr_Address_old_IE_value_2812,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_2762,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_2804,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_1_glue_set_3453
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_2791,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_1856,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_2799,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot_3520
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(9),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N8
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(8),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N10
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(7),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N12
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(6),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N14
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N16
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N18
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N20
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N22
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N24
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(15),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N28
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(14),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N30
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(13),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N32
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(12),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N34
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(11),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N36
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT5
    generic map(
      INIT => X"44044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_2297,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_1929,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N38
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_5121 : LUT6
    generic map(
      INIT => X"0000000000151515"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_17_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_19_1214,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_19_1185,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_18_1212,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_18_1184,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_16_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_512
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_61 : LUT6
    generic map(
      INIT => X"7777007000700070"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_1180,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_1204,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_1181,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_8_1206,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_71 : LUT6
    generic map(
      INIT => X"0000077707770777"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(3),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_1180,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_1204,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_1181,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_8_1206,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_5111 : LUT6
    generic map(
      INIT => X"0000000000151515"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_25_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_26_1228,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_26_1192,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_27_1230,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_27_1193,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_24_Q,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_511
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force2_i11 : LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o1 : 
LUT6
    generic map(
      INIT => X"EEE0E0E0EEEEEEEE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_3010,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_2985,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_2794,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o

    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_24 : LUT5
    generic map(
      INIT => X"FF2A2A2A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_22_3309,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_1181,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_8_1206,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_1180,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_1204,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In_SW0 : LUT5
    generic map(
      INIT => X"07770000"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_1180,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_1204,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_8_1206,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_8_1181,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_byte_zeros(2),
      O => N6
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1053_inv_SW0 : LUT5
    generic map(
      INIT => X"AAAAAA80"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_2791,
      I1 => U0_dlmb_cntlr_Sl_Rdy_3153,
      I2 => U0_dlmb_cntlr_lmb_as_3154,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I4 => U0_dlmb_Sl_Ready(1),
      O => N50
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      O => N152
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2),
      I4 => N152,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set : LUT6
    generic map(
      INIT => X"AA2AFFFFAA2AAA2A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      I1 => N56,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_2811,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_2800,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set_3464
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En_0_1 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_2861,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_0_1 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_2861,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o121 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_2861,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En
    );
  U0_dlmb_Ready_ORing_i1 : LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_write_639,
      I1 => U0_iomodule_0_io_ready_Q_638,
      I2 => U0_iomodule_0_lmb_reg_read_Q_641,
      I3 => U0_dlmb_cntlr_Sl_Rdy_3153,
      I4 => U0_dlmb_cntlr_lmb_as_3154,
      O => U0_dlmb_LMB_Ready
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120 : MUXF7
    port map (
      I0 => N154,
      I1 => N155,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120_F : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(22),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(18),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(2),
      O => N154
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120_G : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(30),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(26),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(10),
      O => N155
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123 : MUXF7
    port map (
      I0 => N156,
      I1 => N157,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123_F : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(12),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(8),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(0),
      O => N156
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123_G : LUT5
    generic map(
      INIT => X"FBD97351"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(20),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(28),
      O => N157
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135 : MUXF7
    port map (
      I0 => N158,
      I1 => N159,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134_3416
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135_F : LUT6
    generic map(
      INIT => X"8A820A0288800800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(7),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_6_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_14_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_4_Q,
      O => N158
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135_G : LUT6
    generic map(
      INIT => X"8A820A0288800800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(7),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_7_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_15_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_5_Q,
      O => N159
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_0_11_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_1_11_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_2_11_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy_3_1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_1728,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_313_o1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_758,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_313_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n09271_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0927
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_2800,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_2809,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_1788,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping
    );
  U0_dlmb_cntlr_lmb_mux_I_one_lmb_pselect_mask_lmb_CS_0_1_INV_0 : INV
    port map (
      I => U0_dlmb_M_ABus(0),
      O => U0_dlmb_cntlr_lmb_select
    );
  U0_Debug_mdm_0_MDM_Core_I1_SEL_inv1_INV_0 : INV
    port map (
      I => U0_Debug_mdm_0_sel,
      O => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv
    );
  U0_Debug_mdm_0_MDM_Core_I1_SHIFT_inv1_INV_0 : INV
    port map (
      I => U0_Debug_mdm_0_shift,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_0_11_INV_0 : INV
    port map (
      I => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv1_INV_0 : INV
    port map (
      I => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4_3543,
      Q15 => NLW_U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4_Q15_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => NlwRenamedSig_OI_N1,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27_3544,
      Q15 => NLW_U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27_Q15_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11_3545,
      Q15 => NLW_U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11_Q15_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1_3546
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1_3546,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2_3547
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2_3547,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_3548
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_3548,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4_3549
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4_3549,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_3550
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_3550,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6_3551
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6_3551,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7_3552
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7_3552,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8_3553
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8_3553,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9_3554
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9_3554,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10_3555
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10_3555,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11_3556
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11_3556,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12_3557
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12_3557,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13_3558
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13_3558,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14_3559
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27_3544,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_3548,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271_3560
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271_3560,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4_3543,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_3550,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41_3561
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41_3561,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11_3545,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14_3559,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111_3562
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111_3562,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11_Q
    );
  U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1 : RAMB36
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "dut_monitor.lmb_bram_7.mem",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      SIM_COLLISION_CHECK => "NONE",
      SIM_MODE => "SAFE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
    port map (
      REGCEB => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLKA => Clk,
      ENB => U0_dlmb_M_AddrStrobe,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      CASCADEOUTREGA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTLATB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED,
      REGCEA => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CASCADEOUTREGB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED,
      SSRB => NlwRenamedSig_OI_N1,
      CASCADEOUTLATA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED,
      CASCADEINLATB => NlwRenamedSig_OI_N1,
      CASCADEINLATA => NlwRenamedSig_OI_N1,
      CASCADEINREGB => NlwRenamedSig_OI_N1,
      SSRA => NlwRenamedSig_OI_N1,
      CASCADEINREGA => NlwRenamedSig_OI_N1,
      DIA(31) => NlwRenamedSig_OI_N1,
      DIA(30) => NlwRenamedSig_OI_N1,
      DIA(29) => NlwRenamedSig_OI_N1,
      DIA(28) => NlwRenamedSig_OI_N1,
      DIA(27) => NlwRenamedSig_OI_N1,
      DIA(26) => NlwRenamedSig_OI_N1,
      DIA(25) => NlwRenamedSig_OI_N1,
      DIA(24) => NlwRenamedSig_OI_N1,
      DIA(23) => NlwRenamedSig_OI_N1,
      DIA(22) => NlwRenamedSig_OI_N1,
      DIA(21) => NlwRenamedSig_OI_N1,
      DIA(20) => NlwRenamedSig_OI_N1,
      DIA(19) => NlwRenamedSig_OI_N1,
      DIA(18) => NlwRenamedSig_OI_N1,
      DIA(17) => NlwRenamedSig_OI_N1,
      DIA(16) => NlwRenamedSig_OI_N1,
      DIA(15) => NlwRenamedSig_OI_N1,
      DIA(14) => NlwRenamedSig_OI_N1,
      DIA(13) => NlwRenamedSig_OI_N1,
      DIA(12) => NlwRenamedSig_OI_N1,
      DIA(11) => NlwRenamedSig_OI_N1,
      DIA(10) => NlwRenamedSig_OI_N1,
      DIA(9) => NlwRenamedSig_OI_N1,
      DIA(8) => NlwRenamedSig_OI_N1,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DIB(31) => NlwRenamedSig_OI_N1,
      DIB(30) => NlwRenamedSig_OI_N1,
      DIB(29) => NlwRenamedSig_OI_N1,
      DIB(28) => NlwRenamedSig_OI_N1,
      DIB(27) => NlwRenamedSig_OI_N1,
      DIB(26) => NlwRenamedSig_OI_N1,
      DIB(25) => NlwRenamedSig_OI_N1,
      DIB(24) => NlwRenamedSig_OI_N1,
      DIB(23) => NlwRenamedSig_OI_N1,
      DIB(22) => NlwRenamedSig_OI_N1,
      DIB(21) => NlwRenamedSig_OI_N1,
      DIB(20) => NlwRenamedSig_OI_N1,
      DIB(19) => NlwRenamedSig_OI_N1,
      DIB(18) => NlwRenamedSig_OI_N1,
      DIB(17) => NlwRenamedSig_OI_N1,
      DIB(16) => NlwRenamedSig_OI_N1,
      DIB(15) => NlwRenamedSig_OI_N1,
      DIB(14) => NlwRenamedSig_OI_N1,
      DIB(13) => NlwRenamedSig_OI_N1,
      DIB(12) => NlwRenamedSig_OI_N1,
      DIB(11) => NlwRenamedSig_OI_N1,
      DIB(10) => NlwRenamedSig_OI_N1,
      DIB(9) => NlwRenamedSig_OI_N1,
      DIB(8) => NlwRenamedSig_OI_N1,
      DIB(7) => NlwRenamedSig_OI_N1,
      DIB(6) => NlwRenamedSig_OI_N1,
      DIB(5) => NlwRenamedSig_OI_N1,
      DIB(4) => NlwRenamedSig_OI_N1,
      DIB(3) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(28),
      DIB(2) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(29),
      DIB(1) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(30),
      DIB(0) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(31),
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_8_UNCONNECTED,
      DOA(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_7_UNCONNECTED,
      DOA(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_6_UNCONNECTED,
      DOA(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_5_UNCONNECTED,
      DOA(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOA_4_UNCONNECTED,
      DOA(3) => U0_ilmb_port_BRAM_Din(28),
      DOA(2) => U0_ilmb_port_BRAM_Din(29),
      DOA(1) => U0_ilmb_port_BRAM_Din(30),
      DOA(0) => U0_ilmb_port_BRAM_Din(31),
      ADDRA(15) => NlwRenamedSig_OI_N1,
      ADDRA(14) => U0_ilmb_M_ABus(17),
      ADDRA(13) => U0_ilmb_M_ABus(18),
      ADDRA(12) => U0_ilmb_M_ABus(19),
      ADDRA(11) => U0_ilmb_M_ABus(20),
      ADDRA(10) => U0_ilmb_M_ABus(21),
      ADDRA(9) => U0_ilmb_M_ABus(22),
      ADDRA(8) => U0_ilmb_M_ABus(23),
      ADDRA(7) => U0_ilmb_M_ABus(24),
      ADDRA(6) => U0_ilmb_M_ABus(25),
      ADDRA(5) => U0_ilmb_M_ABus(26),
      ADDRA(4) => U0_ilmb_M_ABus(27),
      ADDRA(3) => U0_ilmb_M_ABus(28),
      ADDRA(2) => U0_ilmb_M_ABus(29),
      ADDRA(1) => NlwRenamedSig_OI_N1,
      ADDRA(0) => NlwRenamedSig_OI_N1,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_8_UNCONNECTED,
      DOB(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_7_UNCONNECTED,
      DOB(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_6_UNCONNECTED,
      DOB(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_5_UNCONNECTED,
      DOB(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOB_4_UNCONNECTED,
      DOB(3) => U0_dlmb_port_BRAM_Din(28),
      DOB(2) => U0_dlmb_port_BRAM_Din(29),
      DOB(1) => U0_dlmb_port_BRAM_Din(30),
      DOB(0) => U0_dlmb_port_BRAM_Din(31),
      ADDRB(15) => NlwRenamedSig_OI_N1,
      ADDRB(14) => U0_dlmb_M_ABus(17),
      ADDRB(13) => U0_dlmb_M_ABus(18),
      ADDRB(12) => U0_dlmb_M_ABus(19),
      ADDRB(11) => U0_dlmb_M_ABus(20),
      ADDRB(10) => U0_dlmb_M_ABus(21),
      ADDRB(9) => U0_dlmb_M_ABus(22),
      ADDRB(8) => U0_dlmb_M_ABus(23),
      ADDRB(7) => U0_dlmb_M_ABus(24),
      ADDRB(6) => U0_dlmb_M_ABus(25),
      ADDRB(5) => U0_dlmb_M_ABus(26),
      ADDRB(4) => U0_dlmb_M_ABus(27),
      ADDRB(3) => U0_dlmb_M_ABus(28),
      ADDRB(2) => U0_dlmb_M_ABus(29),
      ADDRB(1) => NlwRenamedSig_OI_N1,
      ADDRB(0) => NlwRenamedSig_OI_N1,
      WEB(3) => U0_dlmb_port_BRAM_WEN(3),
      WEB(2) => U0_dlmb_port_BRAM_WEN(3),
      WEB(1) => U0_dlmb_port_BRAM_WEN(3),
      WEB(0) => U0_dlmb_port_BRAM_WEN(3),
      DIPA(3) => NlwRenamedSig_OI_N1,
      DIPA(2) => NlwRenamedSig_OI_N1,
      DIPA(1) => NlwRenamedSig_OI_N1,
      DIPA(0) => NlwRenamedSig_OI_N1,
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPA_0_UNCONNECTED,
      DIPB(3) => NlwRenamedSig_OI_N1,
      DIPB(2) => NlwRenamedSig_OI_N1,
      DIPB(1) => NlwRenamedSig_OI_N1,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_7_RAMB36_I1_DOPB_0_UNCONNECTED
    );
  U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1 : RAMB36
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "dut_monitor.lmb_bram_6.mem",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      SIM_COLLISION_CHECK => "NONE",
      SIM_MODE => "SAFE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
    port map (
      REGCEB => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLKA => Clk,
      ENB => U0_dlmb_M_AddrStrobe,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      CASCADEOUTREGA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTLATB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED,
      REGCEA => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CASCADEOUTREGB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED,
      SSRB => NlwRenamedSig_OI_N1,
      CASCADEOUTLATA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED,
      CASCADEINLATB => NlwRenamedSig_OI_N1,
      CASCADEINLATA => NlwRenamedSig_OI_N1,
      CASCADEINREGB => NlwRenamedSig_OI_N1,
      SSRA => NlwRenamedSig_OI_N1,
      CASCADEINREGA => NlwRenamedSig_OI_N1,
      DIA(31) => NlwRenamedSig_OI_N1,
      DIA(30) => NlwRenamedSig_OI_N1,
      DIA(29) => NlwRenamedSig_OI_N1,
      DIA(28) => NlwRenamedSig_OI_N1,
      DIA(27) => NlwRenamedSig_OI_N1,
      DIA(26) => NlwRenamedSig_OI_N1,
      DIA(25) => NlwRenamedSig_OI_N1,
      DIA(24) => NlwRenamedSig_OI_N1,
      DIA(23) => NlwRenamedSig_OI_N1,
      DIA(22) => NlwRenamedSig_OI_N1,
      DIA(21) => NlwRenamedSig_OI_N1,
      DIA(20) => NlwRenamedSig_OI_N1,
      DIA(19) => NlwRenamedSig_OI_N1,
      DIA(18) => NlwRenamedSig_OI_N1,
      DIA(17) => NlwRenamedSig_OI_N1,
      DIA(16) => NlwRenamedSig_OI_N1,
      DIA(15) => NlwRenamedSig_OI_N1,
      DIA(14) => NlwRenamedSig_OI_N1,
      DIA(13) => NlwRenamedSig_OI_N1,
      DIA(12) => NlwRenamedSig_OI_N1,
      DIA(11) => NlwRenamedSig_OI_N1,
      DIA(10) => NlwRenamedSig_OI_N1,
      DIA(9) => NlwRenamedSig_OI_N1,
      DIA(8) => NlwRenamedSig_OI_N1,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DIB(31) => NlwRenamedSig_OI_N1,
      DIB(30) => NlwRenamedSig_OI_N1,
      DIB(29) => NlwRenamedSig_OI_N1,
      DIB(28) => NlwRenamedSig_OI_N1,
      DIB(27) => NlwRenamedSig_OI_N1,
      DIB(26) => NlwRenamedSig_OI_N1,
      DIB(25) => NlwRenamedSig_OI_N1,
      DIB(24) => NlwRenamedSig_OI_N1,
      DIB(23) => NlwRenamedSig_OI_N1,
      DIB(22) => NlwRenamedSig_OI_N1,
      DIB(21) => NlwRenamedSig_OI_N1,
      DIB(20) => NlwRenamedSig_OI_N1,
      DIB(19) => NlwRenamedSig_OI_N1,
      DIB(18) => NlwRenamedSig_OI_N1,
      DIB(17) => NlwRenamedSig_OI_N1,
      DIB(16) => NlwRenamedSig_OI_N1,
      DIB(15) => NlwRenamedSig_OI_N1,
      DIB(14) => NlwRenamedSig_OI_N1,
      DIB(13) => NlwRenamedSig_OI_N1,
      DIB(12) => NlwRenamedSig_OI_N1,
      DIB(11) => NlwRenamedSig_OI_N1,
      DIB(10) => NlwRenamedSig_OI_N1,
      DIB(9) => NlwRenamedSig_OI_N1,
      DIB(8) => NlwRenamedSig_OI_N1,
      DIB(7) => NlwRenamedSig_OI_N1,
      DIB(6) => NlwRenamedSig_OI_N1,
      DIB(5) => NlwRenamedSig_OI_N1,
      DIB(4) => NlwRenamedSig_OI_N1,
      DIB(3) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(24),
      DIB(2) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(25),
      DIB(1) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(26),
      DIB(0) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(27),
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_8_UNCONNECTED,
      DOA(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_7_UNCONNECTED,
      DOA(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_6_UNCONNECTED,
      DOA(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_5_UNCONNECTED,
      DOA(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOA_4_UNCONNECTED,
      DOA(3) => U0_ilmb_port_BRAM_Din(24),
      DOA(2) => U0_ilmb_port_BRAM_Din(25),
      DOA(1) => U0_ilmb_port_BRAM_Din(26),
      DOA(0) => U0_ilmb_port_BRAM_Din(27),
      ADDRA(15) => NlwRenamedSig_OI_N1,
      ADDRA(14) => U0_ilmb_M_ABus(17),
      ADDRA(13) => U0_ilmb_M_ABus(18),
      ADDRA(12) => U0_ilmb_M_ABus(19),
      ADDRA(11) => U0_ilmb_M_ABus(20),
      ADDRA(10) => U0_ilmb_M_ABus(21),
      ADDRA(9) => U0_ilmb_M_ABus(22),
      ADDRA(8) => U0_ilmb_M_ABus(23),
      ADDRA(7) => U0_ilmb_M_ABus(24),
      ADDRA(6) => U0_ilmb_M_ABus(25),
      ADDRA(5) => U0_ilmb_M_ABus(26),
      ADDRA(4) => U0_ilmb_M_ABus(27),
      ADDRA(3) => U0_ilmb_M_ABus(28),
      ADDRA(2) => U0_ilmb_M_ABus(29),
      ADDRA(1) => NlwRenamedSig_OI_N1,
      ADDRA(0) => NlwRenamedSig_OI_N1,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_8_UNCONNECTED,
      DOB(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_7_UNCONNECTED,
      DOB(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_6_UNCONNECTED,
      DOB(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_5_UNCONNECTED,
      DOB(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOB_4_UNCONNECTED,
      DOB(3) => U0_dlmb_port_BRAM_Din(24),
      DOB(2) => U0_dlmb_port_BRAM_Din(25),
      DOB(1) => U0_dlmb_port_BRAM_Din(26),
      DOB(0) => U0_dlmb_port_BRAM_Din(27),
      ADDRB(15) => NlwRenamedSig_OI_N1,
      ADDRB(14) => U0_dlmb_M_ABus(17),
      ADDRB(13) => U0_dlmb_M_ABus(18),
      ADDRB(12) => U0_dlmb_M_ABus(19),
      ADDRB(11) => U0_dlmb_M_ABus(20),
      ADDRB(10) => U0_dlmb_M_ABus(21),
      ADDRB(9) => U0_dlmb_M_ABus(22),
      ADDRB(8) => U0_dlmb_M_ABus(23),
      ADDRB(7) => U0_dlmb_M_ABus(24),
      ADDRB(6) => U0_dlmb_M_ABus(25),
      ADDRB(5) => U0_dlmb_M_ABus(26),
      ADDRB(4) => U0_dlmb_M_ABus(27),
      ADDRB(3) => U0_dlmb_M_ABus(28),
      ADDRB(2) => U0_dlmb_M_ABus(29),
      ADDRB(1) => NlwRenamedSig_OI_N1,
      ADDRB(0) => NlwRenamedSig_OI_N1,
      WEB(3) => U0_dlmb_port_BRAM_WEN(3),
      WEB(2) => U0_dlmb_port_BRAM_WEN(3),
      WEB(1) => U0_dlmb_port_BRAM_WEN(3),
      WEB(0) => U0_dlmb_port_BRAM_WEN(3),
      DIPA(3) => NlwRenamedSig_OI_N1,
      DIPA(2) => NlwRenamedSig_OI_N1,
      DIPA(1) => NlwRenamedSig_OI_N1,
      DIPA(0) => NlwRenamedSig_OI_N1,
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPA_0_UNCONNECTED,
      DIPB(3) => NlwRenamedSig_OI_N1,
      DIPB(2) => NlwRenamedSig_OI_N1,
      DIPB(1) => NlwRenamedSig_OI_N1,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_6_RAMB36_I1_DOPB_0_UNCONNECTED
    );
  U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1 : RAMB36
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "dut_monitor.lmb_bram_5.mem",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      SIM_COLLISION_CHECK => "NONE",
      SIM_MODE => "SAFE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
    port map (
      REGCEB => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLKA => Clk,
      ENB => U0_dlmb_M_AddrStrobe,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      CASCADEOUTREGA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTLATB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED,
      REGCEA => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CASCADEOUTREGB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED,
      SSRB => NlwRenamedSig_OI_N1,
      CASCADEOUTLATA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED,
      CASCADEINLATB => NlwRenamedSig_OI_N1,
      CASCADEINLATA => NlwRenamedSig_OI_N1,
      CASCADEINREGB => NlwRenamedSig_OI_N1,
      SSRA => NlwRenamedSig_OI_N1,
      CASCADEINREGA => NlwRenamedSig_OI_N1,
      DIA(31) => NlwRenamedSig_OI_N1,
      DIA(30) => NlwRenamedSig_OI_N1,
      DIA(29) => NlwRenamedSig_OI_N1,
      DIA(28) => NlwRenamedSig_OI_N1,
      DIA(27) => NlwRenamedSig_OI_N1,
      DIA(26) => NlwRenamedSig_OI_N1,
      DIA(25) => NlwRenamedSig_OI_N1,
      DIA(24) => NlwRenamedSig_OI_N1,
      DIA(23) => NlwRenamedSig_OI_N1,
      DIA(22) => NlwRenamedSig_OI_N1,
      DIA(21) => NlwRenamedSig_OI_N1,
      DIA(20) => NlwRenamedSig_OI_N1,
      DIA(19) => NlwRenamedSig_OI_N1,
      DIA(18) => NlwRenamedSig_OI_N1,
      DIA(17) => NlwRenamedSig_OI_N1,
      DIA(16) => NlwRenamedSig_OI_N1,
      DIA(15) => NlwRenamedSig_OI_N1,
      DIA(14) => NlwRenamedSig_OI_N1,
      DIA(13) => NlwRenamedSig_OI_N1,
      DIA(12) => NlwRenamedSig_OI_N1,
      DIA(11) => NlwRenamedSig_OI_N1,
      DIA(10) => NlwRenamedSig_OI_N1,
      DIA(9) => NlwRenamedSig_OI_N1,
      DIA(8) => NlwRenamedSig_OI_N1,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DIB(31) => NlwRenamedSig_OI_N1,
      DIB(30) => NlwRenamedSig_OI_N1,
      DIB(29) => NlwRenamedSig_OI_N1,
      DIB(28) => NlwRenamedSig_OI_N1,
      DIB(27) => NlwRenamedSig_OI_N1,
      DIB(26) => NlwRenamedSig_OI_N1,
      DIB(25) => NlwRenamedSig_OI_N1,
      DIB(24) => NlwRenamedSig_OI_N1,
      DIB(23) => NlwRenamedSig_OI_N1,
      DIB(22) => NlwRenamedSig_OI_N1,
      DIB(21) => NlwRenamedSig_OI_N1,
      DIB(20) => NlwRenamedSig_OI_N1,
      DIB(19) => NlwRenamedSig_OI_N1,
      DIB(18) => NlwRenamedSig_OI_N1,
      DIB(17) => NlwRenamedSig_OI_N1,
      DIB(16) => NlwRenamedSig_OI_N1,
      DIB(15) => NlwRenamedSig_OI_N1,
      DIB(14) => NlwRenamedSig_OI_N1,
      DIB(13) => NlwRenamedSig_OI_N1,
      DIB(12) => NlwRenamedSig_OI_N1,
      DIB(11) => NlwRenamedSig_OI_N1,
      DIB(10) => NlwRenamedSig_OI_N1,
      DIB(9) => NlwRenamedSig_OI_N1,
      DIB(8) => NlwRenamedSig_OI_N1,
      DIB(7) => NlwRenamedSig_OI_N1,
      DIB(6) => NlwRenamedSig_OI_N1,
      DIB(5) => NlwRenamedSig_OI_N1,
      DIB(4) => NlwRenamedSig_OI_N1,
      DIB(3) => U0_dlmb_M_DBus(20),
      DIB(2) => U0_dlmb_M_DBus(21),
      DIB(1) => U0_dlmb_M_DBus(22),
      DIB(0) => U0_dlmb_M_DBus(23),
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_8_UNCONNECTED,
      DOA(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_7_UNCONNECTED,
      DOA(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_6_UNCONNECTED,
      DOA(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_5_UNCONNECTED,
      DOA(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOA_4_UNCONNECTED,
      DOA(3) => U0_ilmb_port_BRAM_Din(20),
      DOA(2) => U0_ilmb_port_BRAM_Din(21),
      DOA(1) => U0_ilmb_port_BRAM_Din(22),
      DOA(0) => U0_ilmb_port_BRAM_Din(23),
      ADDRA(15) => NlwRenamedSig_OI_N1,
      ADDRA(14) => U0_ilmb_M_ABus(17),
      ADDRA(13) => U0_ilmb_M_ABus(18),
      ADDRA(12) => U0_ilmb_M_ABus(19),
      ADDRA(11) => U0_ilmb_M_ABus(20),
      ADDRA(10) => U0_ilmb_M_ABus(21),
      ADDRA(9) => U0_ilmb_M_ABus(22),
      ADDRA(8) => U0_ilmb_M_ABus(23),
      ADDRA(7) => U0_ilmb_M_ABus(24),
      ADDRA(6) => U0_ilmb_M_ABus(25),
      ADDRA(5) => U0_ilmb_M_ABus(26),
      ADDRA(4) => U0_ilmb_M_ABus(27),
      ADDRA(3) => U0_ilmb_M_ABus(28),
      ADDRA(2) => U0_ilmb_M_ABus(29),
      ADDRA(1) => NlwRenamedSig_OI_N1,
      ADDRA(0) => NlwRenamedSig_OI_N1,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_8_UNCONNECTED,
      DOB(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_7_UNCONNECTED,
      DOB(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_6_UNCONNECTED,
      DOB(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_5_UNCONNECTED,
      DOB(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOB_4_UNCONNECTED,
      DOB(3) => U0_dlmb_port_BRAM_Din(20),
      DOB(2) => U0_dlmb_port_BRAM_Din(21),
      DOB(1) => U0_dlmb_port_BRAM_Din(22),
      DOB(0) => U0_dlmb_port_BRAM_Din(23),
      ADDRB(15) => NlwRenamedSig_OI_N1,
      ADDRB(14) => U0_dlmb_M_ABus(17),
      ADDRB(13) => U0_dlmb_M_ABus(18),
      ADDRB(12) => U0_dlmb_M_ABus(19),
      ADDRB(11) => U0_dlmb_M_ABus(20),
      ADDRB(10) => U0_dlmb_M_ABus(21),
      ADDRB(9) => U0_dlmb_M_ABus(22),
      ADDRB(8) => U0_dlmb_M_ABus(23),
      ADDRB(7) => U0_dlmb_M_ABus(24),
      ADDRB(6) => U0_dlmb_M_ABus(25),
      ADDRB(5) => U0_dlmb_M_ABus(26),
      ADDRB(4) => U0_dlmb_M_ABus(27),
      ADDRB(3) => U0_dlmb_M_ABus(28),
      ADDRB(2) => U0_dlmb_M_ABus(29),
      ADDRB(1) => NlwRenamedSig_OI_N1,
      ADDRB(0) => NlwRenamedSig_OI_N1,
      WEB(3) => U0_dlmb_port_BRAM_WEN(2),
      WEB(2) => U0_dlmb_port_BRAM_WEN(2),
      WEB(1) => U0_dlmb_port_BRAM_WEN(2),
      WEB(0) => U0_dlmb_port_BRAM_WEN(2),
      DIPA(3) => NlwRenamedSig_OI_N1,
      DIPA(2) => NlwRenamedSig_OI_N1,
      DIPA(1) => NlwRenamedSig_OI_N1,
      DIPA(0) => NlwRenamedSig_OI_N1,
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPA_0_UNCONNECTED,
      DIPB(3) => NlwRenamedSig_OI_N1,
      DIPB(2) => NlwRenamedSig_OI_N1,
      DIPB(1) => NlwRenamedSig_OI_N1,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_5_RAMB36_I1_DOPB_0_UNCONNECTED
    );
  U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1 : RAMB36
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "dut_monitor.lmb_bram_4.mem",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      SIM_COLLISION_CHECK => "NONE",
      SIM_MODE => "SAFE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
    port map (
      REGCEB => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLKA => Clk,
      ENB => U0_dlmb_M_AddrStrobe,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      CASCADEOUTREGA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTLATB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED,
      REGCEA => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CASCADEOUTREGB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED,
      SSRB => NlwRenamedSig_OI_N1,
      CASCADEOUTLATA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED,
      CASCADEINLATB => NlwRenamedSig_OI_N1,
      CASCADEINLATA => NlwRenamedSig_OI_N1,
      CASCADEINREGB => NlwRenamedSig_OI_N1,
      SSRA => NlwRenamedSig_OI_N1,
      CASCADEINREGA => NlwRenamedSig_OI_N1,
      DIA(31) => NlwRenamedSig_OI_N1,
      DIA(30) => NlwRenamedSig_OI_N1,
      DIA(29) => NlwRenamedSig_OI_N1,
      DIA(28) => NlwRenamedSig_OI_N1,
      DIA(27) => NlwRenamedSig_OI_N1,
      DIA(26) => NlwRenamedSig_OI_N1,
      DIA(25) => NlwRenamedSig_OI_N1,
      DIA(24) => NlwRenamedSig_OI_N1,
      DIA(23) => NlwRenamedSig_OI_N1,
      DIA(22) => NlwRenamedSig_OI_N1,
      DIA(21) => NlwRenamedSig_OI_N1,
      DIA(20) => NlwRenamedSig_OI_N1,
      DIA(19) => NlwRenamedSig_OI_N1,
      DIA(18) => NlwRenamedSig_OI_N1,
      DIA(17) => NlwRenamedSig_OI_N1,
      DIA(16) => NlwRenamedSig_OI_N1,
      DIA(15) => NlwRenamedSig_OI_N1,
      DIA(14) => NlwRenamedSig_OI_N1,
      DIA(13) => NlwRenamedSig_OI_N1,
      DIA(12) => NlwRenamedSig_OI_N1,
      DIA(11) => NlwRenamedSig_OI_N1,
      DIA(10) => NlwRenamedSig_OI_N1,
      DIA(9) => NlwRenamedSig_OI_N1,
      DIA(8) => NlwRenamedSig_OI_N1,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DIB(31) => NlwRenamedSig_OI_N1,
      DIB(30) => NlwRenamedSig_OI_N1,
      DIB(29) => NlwRenamedSig_OI_N1,
      DIB(28) => NlwRenamedSig_OI_N1,
      DIB(27) => NlwRenamedSig_OI_N1,
      DIB(26) => NlwRenamedSig_OI_N1,
      DIB(25) => NlwRenamedSig_OI_N1,
      DIB(24) => NlwRenamedSig_OI_N1,
      DIB(23) => NlwRenamedSig_OI_N1,
      DIB(22) => NlwRenamedSig_OI_N1,
      DIB(21) => NlwRenamedSig_OI_N1,
      DIB(20) => NlwRenamedSig_OI_N1,
      DIB(19) => NlwRenamedSig_OI_N1,
      DIB(18) => NlwRenamedSig_OI_N1,
      DIB(17) => NlwRenamedSig_OI_N1,
      DIB(16) => NlwRenamedSig_OI_N1,
      DIB(15) => NlwRenamedSig_OI_N1,
      DIB(14) => NlwRenamedSig_OI_N1,
      DIB(13) => NlwRenamedSig_OI_N1,
      DIB(12) => NlwRenamedSig_OI_N1,
      DIB(11) => NlwRenamedSig_OI_N1,
      DIB(10) => NlwRenamedSig_OI_N1,
      DIB(9) => NlwRenamedSig_OI_N1,
      DIB(8) => NlwRenamedSig_OI_N1,
      DIB(7) => NlwRenamedSig_OI_N1,
      DIB(6) => NlwRenamedSig_OI_N1,
      DIB(5) => NlwRenamedSig_OI_N1,
      DIB(4) => NlwRenamedSig_OI_N1,
      DIB(3) => U0_dlmb_M_DBus(16),
      DIB(2) => U0_dlmb_M_DBus(17),
      DIB(1) => U0_dlmb_M_DBus(18),
      DIB(0) => U0_dlmb_M_DBus(19),
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_8_UNCONNECTED,
      DOA(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_7_UNCONNECTED,
      DOA(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_6_UNCONNECTED,
      DOA(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_5_UNCONNECTED,
      DOA(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOA_4_UNCONNECTED,
      DOA(3) => U0_ilmb_port_BRAM_Din(16),
      DOA(2) => U0_ilmb_port_BRAM_Din(17),
      DOA(1) => U0_ilmb_port_BRAM_Din(18),
      DOA(0) => U0_ilmb_port_BRAM_Din(19),
      ADDRA(15) => NlwRenamedSig_OI_N1,
      ADDRA(14) => U0_ilmb_M_ABus(17),
      ADDRA(13) => U0_ilmb_M_ABus(18),
      ADDRA(12) => U0_ilmb_M_ABus(19),
      ADDRA(11) => U0_ilmb_M_ABus(20),
      ADDRA(10) => U0_ilmb_M_ABus(21),
      ADDRA(9) => U0_ilmb_M_ABus(22),
      ADDRA(8) => U0_ilmb_M_ABus(23),
      ADDRA(7) => U0_ilmb_M_ABus(24),
      ADDRA(6) => U0_ilmb_M_ABus(25),
      ADDRA(5) => U0_ilmb_M_ABus(26),
      ADDRA(4) => U0_ilmb_M_ABus(27),
      ADDRA(3) => U0_ilmb_M_ABus(28),
      ADDRA(2) => U0_ilmb_M_ABus(29),
      ADDRA(1) => NlwRenamedSig_OI_N1,
      ADDRA(0) => NlwRenamedSig_OI_N1,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_8_UNCONNECTED,
      DOB(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_7_UNCONNECTED,
      DOB(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_6_UNCONNECTED,
      DOB(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_5_UNCONNECTED,
      DOB(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOB_4_UNCONNECTED,
      DOB(3) => U0_dlmb_port_BRAM_Din(16),
      DOB(2) => U0_dlmb_port_BRAM_Din(17),
      DOB(1) => U0_dlmb_port_BRAM_Din(18),
      DOB(0) => U0_dlmb_port_BRAM_Din(19),
      ADDRB(15) => NlwRenamedSig_OI_N1,
      ADDRB(14) => U0_dlmb_M_ABus(17),
      ADDRB(13) => U0_dlmb_M_ABus(18),
      ADDRB(12) => U0_dlmb_M_ABus(19),
      ADDRB(11) => U0_dlmb_M_ABus(20),
      ADDRB(10) => U0_dlmb_M_ABus(21),
      ADDRB(9) => U0_dlmb_M_ABus(22),
      ADDRB(8) => U0_dlmb_M_ABus(23),
      ADDRB(7) => U0_dlmb_M_ABus(24),
      ADDRB(6) => U0_dlmb_M_ABus(25),
      ADDRB(5) => U0_dlmb_M_ABus(26),
      ADDRB(4) => U0_dlmb_M_ABus(27),
      ADDRB(3) => U0_dlmb_M_ABus(28),
      ADDRB(2) => U0_dlmb_M_ABus(29),
      ADDRB(1) => NlwRenamedSig_OI_N1,
      ADDRB(0) => NlwRenamedSig_OI_N1,
      WEB(3) => U0_dlmb_port_BRAM_WEN(2),
      WEB(2) => U0_dlmb_port_BRAM_WEN(2),
      WEB(1) => U0_dlmb_port_BRAM_WEN(2),
      WEB(0) => U0_dlmb_port_BRAM_WEN(2),
      DIPA(3) => NlwRenamedSig_OI_N1,
      DIPA(2) => NlwRenamedSig_OI_N1,
      DIPA(1) => NlwRenamedSig_OI_N1,
      DIPA(0) => NlwRenamedSig_OI_N1,
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPA_0_UNCONNECTED,
      DIPB(3) => NlwRenamedSig_OI_N1,
      DIPB(2) => NlwRenamedSig_OI_N1,
      DIPB(1) => NlwRenamedSig_OI_N1,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_4_RAMB36_I1_DOPB_0_UNCONNECTED
    );
  U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1 : RAMB36
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "dut_monitor.lmb_bram_3.mem",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      SIM_COLLISION_CHECK => "NONE",
      SIM_MODE => "SAFE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
    port map (
      REGCEB => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLKA => Clk,
      ENB => U0_dlmb_M_AddrStrobe,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      CASCADEOUTREGA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTLATB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED,
      REGCEA => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CASCADEOUTREGB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED,
      SSRB => NlwRenamedSig_OI_N1,
      CASCADEOUTLATA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED,
      CASCADEINLATB => NlwRenamedSig_OI_N1,
      CASCADEINLATA => NlwRenamedSig_OI_N1,
      CASCADEINREGB => NlwRenamedSig_OI_N1,
      SSRA => NlwRenamedSig_OI_N1,
      CASCADEINREGA => NlwRenamedSig_OI_N1,
      DIA(31) => NlwRenamedSig_OI_N1,
      DIA(30) => NlwRenamedSig_OI_N1,
      DIA(29) => NlwRenamedSig_OI_N1,
      DIA(28) => NlwRenamedSig_OI_N1,
      DIA(27) => NlwRenamedSig_OI_N1,
      DIA(26) => NlwRenamedSig_OI_N1,
      DIA(25) => NlwRenamedSig_OI_N1,
      DIA(24) => NlwRenamedSig_OI_N1,
      DIA(23) => NlwRenamedSig_OI_N1,
      DIA(22) => NlwRenamedSig_OI_N1,
      DIA(21) => NlwRenamedSig_OI_N1,
      DIA(20) => NlwRenamedSig_OI_N1,
      DIA(19) => NlwRenamedSig_OI_N1,
      DIA(18) => NlwRenamedSig_OI_N1,
      DIA(17) => NlwRenamedSig_OI_N1,
      DIA(16) => NlwRenamedSig_OI_N1,
      DIA(15) => NlwRenamedSig_OI_N1,
      DIA(14) => NlwRenamedSig_OI_N1,
      DIA(13) => NlwRenamedSig_OI_N1,
      DIA(12) => NlwRenamedSig_OI_N1,
      DIA(11) => NlwRenamedSig_OI_N1,
      DIA(10) => NlwRenamedSig_OI_N1,
      DIA(9) => NlwRenamedSig_OI_N1,
      DIA(8) => NlwRenamedSig_OI_N1,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DIB(31) => NlwRenamedSig_OI_N1,
      DIB(30) => NlwRenamedSig_OI_N1,
      DIB(29) => NlwRenamedSig_OI_N1,
      DIB(28) => NlwRenamedSig_OI_N1,
      DIB(27) => NlwRenamedSig_OI_N1,
      DIB(26) => NlwRenamedSig_OI_N1,
      DIB(25) => NlwRenamedSig_OI_N1,
      DIB(24) => NlwRenamedSig_OI_N1,
      DIB(23) => NlwRenamedSig_OI_N1,
      DIB(22) => NlwRenamedSig_OI_N1,
      DIB(21) => NlwRenamedSig_OI_N1,
      DIB(20) => NlwRenamedSig_OI_N1,
      DIB(19) => NlwRenamedSig_OI_N1,
      DIB(18) => NlwRenamedSig_OI_N1,
      DIB(17) => NlwRenamedSig_OI_N1,
      DIB(16) => NlwRenamedSig_OI_N1,
      DIB(15) => NlwRenamedSig_OI_N1,
      DIB(14) => NlwRenamedSig_OI_N1,
      DIB(13) => NlwRenamedSig_OI_N1,
      DIB(12) => NlwRenamedSig_OI_N1,
      DIB(11) => NlwRenamedSig_OI_N1,
      DIB(10) => NlwRenamedSig_OI_N1,
      DIB(9) => NlwRenamedSig_OI_N1,
      DIB(8) => NlwRenamedSig_OI_N1,
      DIB(7) => NlwRenamedSig_OI_N1,
      DIB(6) => NlwRenamedSig_OI_N1,
      DIB(5) => NlwRenamedSig_OI_N1,
      DIB(4) => NlwRenamedSig_OI_N1,
      DIB(3) => U0_dlmb_M_DBus(12),
      DIB(2) => U0_dlmb_M_DBus(13),
      DIB(1) => U0_dlmb_M_DBus(14),
      DIB(0) => U0_dlmb_M_DBus(15),
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_8_UNCONNECTED,
      DOA(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_7_UNCONNECTED,
      DOA(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_6_UNCONNECTED,
      DOA(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_5_UNCONNECTED,
      DOA(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOA_4_UNCONNECTED,
      DOA(3) => U0_ilmb_port_BRAM_Din(12),
      DOA(2) => U0_ilmb_port_BRAM_Din(13),
      DOA(1) => U0_ilmb_port_BRAM_Din(14),
      DOA(0) => U0_ilmb_port_BRAM_Din(15),
      ADDRA(15) => NlwRenamedSig_OI_N1,
      ADDRA(14) => U0_ilmb_M_ABus(17),
      ADDRA(13) => U0_ilmb_M_ABus(18),
      ADDRA(12) => U0_ilmb_M_ABus(19),
      ADDRA(11) => U0_ilmb_M_ABus(20),
      ADDRA(10) => U0_ilmb_M_ABus(21),
      ADDRA(9) => U0_ilmb_M_ABus(22),
      ADDRA(8) => U0_ilmb_M_ABus(23),
      ADDRA(7) => U0_ilmb_M_ABus(24),
      ADDRA(6) => U0_ilmb_M_ABus(25),
      ADDRA(5) => U0_ilmb_M_ABus(26),
      ADDRA(4) => U0_ilmb_M_ABus(27),
      ADDRA(3) => U0_ilmb_M_ABus(28),
      ADDRA(2) => U0_ilmb_M_ABus(29),
      ADDRA(1) => NlwRenamedSig_OI_N1,
      ADDRA(0) => NlwRenamedSig_OI_N1,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_8_UNCONNECTED,
      DOB(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_7_UNCONNECTED,
      DOB(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_6_UNCONNECTED,
      DOB(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_5_UNCONNECTED,
      DOB(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOB_4_UNCONNECTED,
      DOB(3) => U0_dlmb_port_BRAM_Din(12),
      DOB(2) => U0_dlmb_port_BRAM_Din(13),
      DOB(1) => U0_dlmb_port_BRAM_Din(14),
      DOB(0) => U0_dlmb_port_BRAM_Din(15),
      ADDRB(15) => NlwRenamedSig_OI_N1,
      ADDRB(14) => U0_dlmb_M_ABus(17),
      ADDRB(13) => U0_dlmb_M_ABus(18),
      ADDRB(12) => U0_dlmb_M_ABus(19),
      ADDRB(11) => U0_dlmb_M_ABus(20),
      ADDRB(10) => U0_dlmb_M_ABus(21),
      ADDRB(9) => U0_dlmb_M_ABus(22),
      ADDRB(8) => U0_dlmb_M_ABus(23),
      ADDRB(7) => U0_dlmb_M_ABus(24),
      ADDRB(6) => U0_dlmb_M_ABus(25),
      ADDRB(5) => U0_dlmb_M_ABus(26),
      ADDRB(4) => U0_dlmb_M_ABus(27),
      ADDRB(3) => U0_dlmb_M_ABus(28),
      ADDRB(2) => U0_dlmb_M_ABus(29),
      ADDRB(1) => NlwRenamedSig_OI_N1,
      ADDRB(0) => NlwRenamedSig_OI_N1,
      WEB(3) => U0_dlmb_port_BRAM_WEN(1),
      WEB(2) => U0_dlmb_port_BRAM_WEN(1),
      WEB(1) => U0_dlmb_port_BRAM_WEN(1),
      WEB(0) => U0_dlmb_port_BRAM_WEN(1),
      DIPA(3) => NlwRenamedSig_OI_N1,
      DIPA(2) => NlwRenamedSig_OI_N1,
      DIPA(1) => NlwRenamedSig_OI_N1,
      DIPA(0) => NlwRenamedSig_OI_N1,
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPA_0_UNCONNECTED,
      DIPB(3) => NlwRenamedSig_OI_N1,
      DIPB(2) => NlwRenamedSig_OI_N1,
      DIPB(1) => NlwRenamedSig_OI_N1,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_3_RAMB36_I1_DOPB_0_UNCONNECTED
    );
  U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1 : RAMB36
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "dut_monitor.lmb_bram_2.mem",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      SIM_COLLISION_CHECK => "NONE",
      SIM_MODE => "SAFE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
    port map (
      REGCEB => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLKA => Clk,
      ENB => U0_dlmb_M_AddrStrobe,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      CASCADEOUTREGA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTLATB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED,
      REGCEA => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CASCADEOUTREGB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED,
      SSRB => NlwRenamedSig_OI_N1,
      CASCADEOUTLATA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED,
      CASCADEINLATB => NlwRenamedSig_OI_N1,
      CASCADEINLATA => NlwRenamedSig_OI_N1,
      CASCADEINREGB => NlwRenamedSig_OI_N1,
      SSRA => NlwRenamedSig_OI_N1,
      CASCADEINREGA => NlwRenamedSig_OI_N1,
      DIA(31) => NlwRenamedSig_OI_N1,
      DIA(30) => NlwRenamedSig_OI_N1,
      DIA(29) => NlwRenamedSig_OI_N1,
      DIA(28) => NlwRenamedSig_OI_N1,
      DIA(27) => NlwRenamedSig_OI_N1,
      DIA(26) => NlwRenamedSig_OI_N1,
      DIA(25) => NlwRenamedSig_OI_N1,
      DIA(24) => NlwRenamedSig_OI_N1,
      DIA(23) => NlwRenamedSig_OI_N1,
      DIA(22) => NlwRenamedSig_OI_N1,
      DIA(21) => NlwRenamedSig_OI_N1,
      DIA(20) => NlwRenamedSig_OI_N1,
      DIA(19) => NlwRenamedSig_OI_N1,
      DIA(18) => NlwRenamedSig_OI_N1,
      DIA(17) => NlwRenamedSig_OI_N1,
      DIA(16) => NlwRenamedSig_OI_N1,
      DIA(15) => NlwRenamedSig_OI_N1,
      DIA(14) => NlwRenamedSig_OI_N1,
      DIA(13) => NlwRenamedSig_OI_N1,
      DIA(12) => NlwRenamedSig_OI_N1,
      DIA(11) => NlwRenamedSig_OI_N1,
      DIA(10) => NlwRenamedSig_OI_N1,
      DIA(9) => NlwRenamedSig_OI_N1,
      DIA(8) => NlwRenamedSig_OI_N1,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DIB(31) => NlwRenamedSig_OI_N1,
      DIB(30) => NlwRenamedSig_OI_N1,
      DIB(29) => NlwRenamedSig_OI_N1,
      DIB(28) => NlwRenamedSig_OI_N1,
      DIB(27) => NlwRenamedSig_OI_N1,
      DIB(26) => NlwRenamedSig_OI_N1,
      DIB(25) => NlwRenamedSig_OI_N1,
      DIB(24) => NlwRenamedSig_OI_N1,
      DIB(23) => NlwRenamedSig_OI_N1,
      DIB(22) => NlwRenamedSig_OI_N1,
      DIB(21) => NlwRenamedSig_OI_N1,
      DIB(20) => NlwRenamedSig_OI_N1,
      DIB(19) => NlwRenamedSig_OI_N1,
      DIB(18) => NlwRenamedSig_OI_N1,
      DIB(17) => NlwRenamedSig_OI_N1,
      DIB(16) => NlwRenamedSig_OI_N1,
      DIB(15) => NlwRenamedSig_OI_N1,
      DIB(14) => NlwRenamedSig_OI_N1,
      DIB(13) => NlwRenamedSig_OI_N1,
      DIB(12) => NlwRenamedSig_OI_N1,
      DIB(11) => NlwRenamedSig_OI_N1,
      DIB(10) => NlwRenamedSig_OI_N1,
      DIB(9) => NlwRenamedSig_OI_N1,
      DIB(8) => NlwRenamedSig_OI_N1,
      DIB(7) => NlwRenamedSig_OI_N1,
      DIB(6) => NlwRenamedSig_OI_N1,
      DIB(5) => NlwRenamedSig_OI_N1,
      DIB(4) => NlwRenamedSig_OI_N1,
      DIB(3) => U0_dlmb_M_DBus(8),
      DIB(2) => U0_dlmb_M_DBus(9),
      DIB(1) => U0_dlmb_M_DBus(10),
      DIB(0) => U0_dlmb_M_DBus(11),
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_8_UNCONNECTED,
      DOA(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_7_UNCONNECTED,
      DOA(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_6_UNCONNECTED,
      DOA(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_5_UNCONNECTED,
      DOA(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOA_4_UNCONNECTED,
      DOA(3) => U0_ilmb_port_BRAM_Din(8),
      DOA(2) => U0_ilmb_port_BRAM_Din(9),
      DOA(1) => U0_ilmb_port_BRAM_Din(10),
      DOA(0) => U0_ilmb_port_BRAM_Din(11),
      ADDRA(15) => NlwRenamedSig_OI_N1,
      ADDRA(14) => U0_ilmb_M_ABus(17),
      ADDRA(13) => U0_ilmb_M_ABus(18),
      ADDRA(12) => U0_ilmb_M_ABus(19),
      ADDRA(11) => U0_ilmb_M_ABus(20),
      ADDRA(10) => U0_ilmb_M_ABus(21),
      ADDRA(9) => U0_ilmb_M_ABus(22),
      ADDRA(8) => U0_ilmb_M_ABus(23),
      ADDRA(7) => U0_ilmb_M_ABus(24),
      ADDRA(6) => U0_ilmb_M_ABus(25),
      ADDRA(5) => U0_ilmb_M_ABus(26),
      ADDRA(4) => U0_ilmb_M_ABus(27),
      ADDRA(3) => U0_ilmb_M_ABus(28),
      ADDRA(2) => U0_ilmb_M_ABus(29),
      ADDRA(1) => NlwRenamedSig_OI_N1,
      ADDRA(0) => NlwRenamedSig_OI_N1,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_8_UNCONNECTED,
      DOB(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_7_UNCONNECTED,
      DOB(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_6_UNCONNECTED,
      DOB(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_5_UNCONNECTED,
      DOB(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOB_4_UNCONNECTED,
      DOB(3) => U0_dlmb_port_BRAM_Din(8),
      DOB(2) => U0_dlmb_port_BRAM_Din(9),
      DOB(1) => U0_dlmb_port_BRAM_Din(10),
      DOB(0) => U0_dlmb_port_BRAM_Din(11),
      ADDRB(15) => NlwRenamedSig_OI_N1,
      ADDRB(14) => U0_dlmb_M_ABus(17),
      ADDRB(13) => U0_dlmb_M_ABus(18),
      ADDRB(12) => U0_dlmb_M_ABus(19),
      ADDRB(11) => U0_dlmb_M_ABus(20),
      ADDRB(10) => U0_dlmb_M_ABus(21),
      ADDRB(9) => U0_dlmb_M_ABus(22),
      ADDRB(8) => U0_dlmb_M_ABus(23),
      ADDRB(7) => U0_dlmb_M_ABus(24),
      ADDRB(6) => U0_dlmb_M_ABus(25),
      ADDRB(5) => U0_dlmb_M_ABus(26),
      ADDRB(4) => U0_dlmb_M_ABus(27),
      ADDRB(3) => U0_dlmb_M_ABus(28),
      ADDRB(2) => U0_dlmb_M_ABus(29),
      ADDRB(1) => NlwRenamedSig_OI_N1,
      ADDRB(0) => NlwRenamedSig_OI_N1,
      WEB(3) => U0_dlmb_port_BRAM_WEN(1),
      WEB(2) => U0_dlmb_port_BRAM_WEN(1),
      WEB(1) => U0_dlmb_port_BRAM_WEN(1),
      WEB(0) => U0_dlmb_port_BRAM_WEN(1),
      DIPA(3) => NlwRenamedSig_OI_N1,
      DIPA(2) => NlwRenamedSig_OI_N1,
      DIPA(1) => NlwRenamedSig_OI_N1,
      DIPA(0) => NlwRenamedSig_OI_N1,
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPA_0_UNCONNECTED,
      DIPB(3) => NlwRenamedSig_OI_N1,
      DIPB(2) => NlwRenamedSig_OI_N1,
      DIPB(1) => NlwRenamedSig_OI_N1,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_2_RAMB36_I1_DOPB_0_UNCONNECTED
    );
  U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1 : RAMB36
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "dut_monitor.lmb_bram_1.mem",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      SIM_COLLISION_CHECK => "NONE",
      SIM_MODE => "SAFE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
    port map (
      REGCEB => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLKA => Clk,
      ENB => U0_dlmb_M_AddrStrobe,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      CASCADEOUTREGA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTLATB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED,
      REGCEA => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CASCADEOUTREGB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED,
      SSRB => NlwRenamedSig_OI_N1,
      CASCADEOUTLATA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED,
      CASCADEINLATB => NlwRenamedSig_OI_N1,
      CASCADEINLATA => NlwRenamedSig_OI_N1,
      CASCADEINREGB => NlwRenamedSig_OI_N1,
      SSRA => NlwRenamedSig_OI_N1,
      CASCADEINREGA => NlwRenamedSig_OI_N1,
      DIA(31) => NlwRenamedSig_OI_N1,
      DIA(30) => NlwRenamedSig_OI_N1,
      DIA(29) => NlwRenamedSig_OI_N1,
      DIA(28) => NlwRenamedSig_OI_N1,
      DIA(27) => NlwRenamedSig_OI_N1,
      DIA(26) => NlwRenamedSig_OI_N1,
      DIA(25) => NlwRenamedSig_OI_N1,
      DIA(24) => NlwRenamedSig_OI_N1,
      DIA(23) => NlwRenamedSig_OI_N1,
      DIA(22) => NlwRenamedSig_OI_N1,
      DIA(21) => NlwRenamedSig_OI_N1,
      DIA(20) => NlwRenamedSig_OI_N1,
      DIA(19) => NlwRenamedSig_OI_N1,
      DIA(18) => NlwRenamedSig_OI_N1,
      DIA(17) => NlwRenamedSig_OI_N1,
      DIA(16) => NlwRenamedSig_OI_N1,
      DIA(15) => NlwRenamedSig_OI_N1,
      DIA(14) => NlwRenamedSig_OI_N1,
      DIA(13) => NlwRenamedSig_OI_N1,
      DIA(12) => NlwRenamedSig_OI_N1,
      DIA(11) => NlwRenamedSig_OI_N1,
      DIA(10) => NlwRenamedSig_OI_N1,
      DIA(9) => NlwRenamedSig_OI_N1,
      DIA(8) => NlwRenamedSig_OI_N1,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DIB(31) => NlwRenamedSig_OI_N1,
      DIB(30) => NlwRenamedSig_OI_N1,
      DIB(29) => NlwRenamedSig_OI_N1,
      DIB(28) => NlwRenamedSig_OI_N1,
      DIB(27) => NlwRenamedSig_OI_N1,
      DIB(26) => NlwRenamedSig_OI_N1,
      DIB(25) => NlwRenamedSig_OI_N1,
      DIB(24) => NlwRenamedSig_OI_N1,
      DIB(23) => NlwRenamedSig_OI_N1,
      DIB(22) => NlwRenamedSig_OI_N1,
      DIB(21) => NlwRenamedSig_OI_N1,
      DIB(20) => NlwRenamedSig_OI_N1,
      DIB(19) => NlwRenamedSig_OI_N1,
      DIB(18) => NlwRenamedSig_OI_N1,
      DIB(17) => NlwRenamedSig_OI_N1,
      DIB(16) => NlwRenamedSig_OI_N1,
      DIB(15) => NlwRenamedSig_OI_N1,
      DIB(14) => NlwRenamedSig_OI_N1,
      DIB(13) => NlwRenamedSig_OI_N1,
      DIB(12) => NlwRenamedSig_OI_N1,
      DIB(11) => NlwRenamedSig_OI_N1,
      DIB(10) => NlwRenamedSig_OI_N1,
      DIB(9) => NlwRenamedSig_OI_N1,
      DIB(8) => NlwRenamedSig_OI_N1,
      DIB(7) => NlwRenamedSig_OI_N1,
      DIB(6) => NlwRenamedSig_OI_N1,
      DIB(5) => NlwRenamedSig_OI_N1,
      DIB(4) => NlwRenamedSig_OI_N1,
      DIB(3) => U0_dlmb_M_DBus(4),
      DIB(2) => U0_dlmb_M_DBus(5),
      DIB(1) => U0_dlmb_M_DBus(6),
      DIB(0) => U0_dlmb_M_DBus(7),
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_8_UNCONNECTED,
      DOA(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_7_UNCONNECTED,
      DOA(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_6_UNCONNECTED,
      DOA(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_5_UNCONNECTED,
      DOA(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOA_4_UNCONNECTED,
      DOA(3) => U0_ilmb_port_BRAM_Din(4),
      DOA(2) => U0_ilmb_port_BRAM_Din(5),
      DOA(1) => U0_ilmb_port_BRAM_Din(6),
      DOA(0) => U0_ilmb_port_BRAM_Din(7),
      ADDRA(15) => NlwRenamedSig_OI_N1,
      ADDRA(14) => U0_ilmb_M_ABus(17),
      ADDRA(13) => U0_ilmb_M_ABus(18),
      ADDRA(12) => U0_ilmb_M_ABus(19),
      ADDRA(11) => U0_ilmb_M_ABus(20),
      ADDRA(10) => U0_ilmb_M_ABus(21),
      ADDRA(9) => U0_ilmb_M_ABus(22),
      ADDRA(8) => U0_ilmb_M_ABus(23),
      ADDRA(7) => U0_ilmb_M_ABus(24),
      ADDRA(6) => U0_ilmb_M_ABus(25),
      ADDRA(5) => U0_ilmb_M_ABus(26),
      ADDRA(4) => U0_ilmb_M_ABus(27),
      ADDRA(3) => U0_ilmb_M_ABus(28),
      ADDRA(2) => U0_ilmb_M_ABus(29),
      ADDRA(1) => NlwRenamedSig_OI_N1,
      ADDRA(0) => NlwRenamedSig_OI_N1,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_8_UNCONNECTED,
      DOB(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_7_UNCONNECTED,
      DOB(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_6_UNCONNECTED,
      DOB(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_5_UNCONNECTED,
      DOB(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOB_4_UNCONNECTED,
      DOB(3) => U0_dlmb_port_BRAM_Din(4),
      DOB(2) => U0_dlmb_port_BRAM_Din(5),
      DOB(1) => U0_dlmb_port_BRAM_Din(6),
      DOB(0) => U0_dlmb_port_BRAM_Din(7),
      ADDRB(15) => NlwRenamedSig_OI_N1,
      ADDRB(14) => U0_dlmb_M_ABus(17),
      ADDRB(13) => U0_dlmb_M_ABus(18),
      ADDRB(12) => U0_dlmb_M_ABus(19),
      ADDRB(11) => U0_dlmb_M_ABus(20),
      ADDRB(10) => U0_dlmb_M_ABus(21),
      ADDRB(9) => U0_dlmb_M_ABus(22),
      ADDRB(8) => U0_dlmb_M_ABus(23),
      ADDRB(7) => U0_dlmb_M_ABus(24),
      ADDRB(6) => U0_dlmb_M_ABus(25),
      ADDRB(5) => U0_dlmb_M_ABus(26),
      ADDRB(4) => U0_dlmb_M_ABus(27),
      ADDRB(3) => U0_dlmb_M_ABus(28),
      ADDRB(2) => U0_dlmb_M_ABus(29),
      ADDRB(1) => NlwRenamedSig_OI_N1,
      ADDRB(0) => NlwRenamedSig_OI_N1,
      WEB(3) => U0_dlmb_port_BRAM_WEN(0),
      WEB(2) => U0_dlmb_port_BRAM_WEN(0),
      WEB(1) => U0_dlmb_port_BRAM_WEN(0),
      WEB(0) => U0_dlmb_port_BRAM_WEN(0),
      DIPA(3) => NlwRenamedSig_OI_N1,
      DIPA(2) => NlwRenamedSig_OI_N1,
      DIPA(1) => NlwRenamedSig_OI_N1,
      DIPA(0) => NlwRenamedSig_OI_N1,
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPA_0_UNCONNECTED,
      DIPB(3) => NlwRenamedSig_OI_N1,
      DIPB(2) => NlwRenamedSig_OI_N1,
      DIPB(1) => NlwRenamedSig_OI_N1,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_1_RAMB36_I1_DOPB_0_UNCONNECTED
    );
  U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1 : RAMB36
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "dut_monitor.lmb_bram_0.mem",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      SIM_COLLISION_CHECK => "NONE",
      SIM_MODE => "SAFE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
    port map (
      REGCEB => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLKA => Clk,
      ENB => U0_dlmb_M_AddrStrobe,
      CLKB => Clk,
      ENA => U0_ilmb_M_AddrStrobe,
      CASCADEOUTREGA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTLATB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED,
      REGCEA => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CASCADEOUTREGB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED,
      SSRB => NlwRenamedSig_OI_N1,
      CASCADEOUTLATA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED,
      CASCADEINLATB => NlwRenamedSig_OI_N1,
      CASCADEINLATA => NlwRenamedSig_OI_N1,
      CASCADEINREGB => NlwRenamedSig_OI_N1,
      SSRA => NlwRenamedSig_OI_N1,
      CASCADEINREGA => NlwRenamedSig_OI_N1,
      DIA(31) => NlwRenamedSig_OI_N1,
      DIA(30) => NlwRenamedSig_OI_N1,
      DIA(29) => NlwRenamedSig_OI_N1,
      DIA(28) => NlwRenamedSig_OI_N1,
      DIA(27) => NlwRenamedSig_OI_N1,
      DIA(26) => NlwRenamedSig_OI_N1,
      DIA(25) => NlwRenamedSig_OI_N1,
      DIA(24) => NlwRenamedSig_OI_N1,
      DIA(23) => NlwRenamedSig_OI_N1,
      DIA(22) => NlwRenamedSig_OI_N1,
      DIA(21) => NlwRenamedSig_OI_N1,
      DIA(20) => NlwRenamedSig_OI_N1,
      DIA(19) => NlwRenamedSig_OI_N1,
      DIA(18) => NlwRenamedSig_OI_N1,
      DIA(17) => NlwRenamedSig_OI_N1,
      DIA(16) => NlwRenamedSig_OI_N1,
      DIA(15) => NlwRenamedSig_OI_N1,
      DIA(14) => NlwRenamedSig_OI_N1,
      DIA(13) => NlwRenamedSig_OI_N1,
      DIA(12) => NlwRenamedSig_OI_N1,
      DIA(11) => NlwRenamedSig_OI_N1,
      DIA(10) => NlwRenamedSig_OI_N1,
      DIA(9) => NlwRenamedSig_OI_N1,
      DIA(8) => NlwRenamedSig_OI_N1,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DIB(31) => NlwRenamedSig_OI_N1,
      DIB(30) => NlwRenamedSig_OI_N1,
      DIB(29) => NlwRenamedSig_OI_N1,
      DIB(28) => NlwRenamedSig_OI_N1,
      DIB(27) => NlwRenamedSig_OI_N1,
      DIB(26) => NlwRenamedSig_OI_N1,
      DIB(25) => NlwRenamedSig_OI_N1,
      DIB(24) => NlwRenamedSig_OI_N1,
      DIB(23) => NlwRenamedSig_OI_N1,
      DIB(22) => NlwRenamedSig_OI_N1,
      DIB(21) => NlwRenamedSig_OI_N1,
      DIB(20) => NlwRenamedSig_OI_N1,
      DIB(19) => NlwRenamedSig_OI_N1,
      DIB(18) => NlwRenamedSig_OI_N1,
      DIB(17) => NlwRenamedSig_OI_N1,
      DIB(16) => NlwRenamedSig_OI_N1,
      DIB(15) => NlwRenamedSig_OI_N1,
      DIB(14) => NlwRenamedSig_OI_N1,
      DIB(13) => NlwRenamedSig_OI_N1,
      DIB(12) => NlwRenamedSig_OI_N1,
      DIB(11) => NlwRenamedSig_OI_N1,
      DIB(10) => NlwRenamedSig_OI_N1,
      DIB(9) => NlwRenamedSig_OI_N1,
      DIB(8) => NlwRenamedSig_OI_N1,
      DIB(7) => NlwRenamedSig_OI_N1,
      DIB(6) => NlwRenamedSig_OI_N1,
      DIB(5) => NlwRenamedSig_OI_N1,
      DIB(4) => NlwRenamedSig_OI_N1,
      DIB(3) => U0_dlmb_M_DBus(0),
      DIB(2) => U0_dlmb_M_DBus(1),
      DIB(1) => U0_dlmb_M_DBus(2),
      DIB(0) => U0_dlmb_M_DBus(3),
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_8_UNCONNECTED,
      DOA(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_7_UNCONNECTED,
      DOA(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_6_UNCONNECTED,
      DOA(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_5_UNCONNECTED,
      DOA(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOA_4_UNCONNECTED,
      DOA(3) => U0_ilmb_port_BRAM_Din(0),
      DOA(2) => U0_ilmb_port_BRAM_Din(1),
      DOA(1) => U0_ilmb_port_BRAM_Din(2),
      DOA(0) => U0_ilmb_port_BRAM_Din(3),
      ADDRA(15) => NlwRenamedSig_OI_N1,
      ADDRA(14) => U0_ilmb_M_ABus(17),
      ADDRA(13) => U0_ilmb_M_ABus(18),
      ADDRA(12) => U0_ilmb_M_ABus(19),
      ADDRA(11) => U0_ilmb_M_ABus(20),
      ADDRA(10) => U0_ilmb_M_ABus(21),
      ADDRA(9) => U0_ilmb_M_ABus(22),
      ADDRA(8) => U0_ilmb_M_ABus(23),
      ADDRA(7) => U0_ilmb_M_ABus(24),
      ADDRA(6) => U0_ilmb_M_ABus(25),
      ADDRA(5) => U0_ilmb_M_ABus(26),
      ADDRA(4) => U0_ilmb_M_ABus(27),
      ADDRA(3) => U0_ilmb_M_ABus(28),
      ADDRA(2) => U0_ilmb_M_ABus(29),
      ADDRA(1) => NlwRenamedSig_OI_N1,
      ADDRA(0) => NlwRenamedSig_OI_N1,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_8_UNCONNECTED,
      DOB(7) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_7_UNCONNECTED,
      DOB(6) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_6_UNCONNECTED,
      DOB(5) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_5_UNCONNECTED,
      DOB(4) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOB_4_UNCONNECTED,
      DOB(3) => U0_dlmb_port_BRAM_Din(0),
      DOB(2) => U0_dlmb_port_BRAM_Din(1),
      DOB(1) => U0_dlmb_port_BRAM_Din(2),
      DOB(0) => U0_dlmb_port_BRAM_Din(3),
      ADDRB(15) => NlwRenamedSig_OI_N1,
      ADDRB(14) => U0_dlmb_M_ABus(17),
      ADDRB(13) => U0_dlmb_M_ABus(18),
      ADDRB(12) => U0_dlmb_M_ABus(19),
      ADDRB(11) => U0_dlmb_M_ABus(20),
      ADDRB(10) => U0_dlmb_M_ABus(21),
      ADDRB(9) => U0_dlmb_M_ABus(22),
      ADDRB(8) => U0_dlmb_M_ABus(23),
      ADDRB(7) => U0_dlmb_M_ABus(24),
      ADDRB(6) => U0_dlmb_M_ABus(25),
      ADDRB(5) => U0_dlmb_M_ABus(26),
      ADDRB(4) => U0_dlmb_M_ABus(27),
      ADDRB(3) => U0_dlmb_M_ABus(28),
      ADDRB(2) => U0_dlmb_M_ABus(29),
      ADDRB(1) => NlwRenamedSig_OI_N1,
      ADDRB(0) => NlwRenamedSig_OI_N1,
      WEB(3) => U0_dlmb_port_BRAM_WEN(0),
      WEB(2) => U0_dlmb_port_BRAM_WEN(0),
      WEB(1) => U0_dlmb_port_BRAM_WEN(0),
      WEB(0) => U0_dlmb_port_BRAM_WEN(0),
      DIPA(3) => NlwRenamedSig_OI_N1,
      DIPA(2) => NlwRenamedSig_OI_N1,
      DIPA(1) => NlwRenamedSig_OI_N1,
      DIPA(0) => NlwRenamedSig_OI_N1,
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPA_0_UNCONNECTED,
      DIPB(3) => NlwRenamedSig_OI_N1,
      DIPB(2) => NlwRenamedSig_OI_N1,
      DIPB(1) => NlwRenamedSig_OI_N1,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B36_S4_The_BRAMs_0_RAMB36_I1_DOPB_0_UNCONNECTED
    );

end STRUCTURE;

-- synthesis translate_on

