// Seed: 2995846742
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  supply1 id_3;
  xnor primCall (id_1, id_2, id_3);
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  uwire id_4 = id_3 >= 1;
endmodule
program module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    output tri id_3,
    input wand id_4,
    output supply1 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  assign modCall_1.id_4 = 0;
endprogram
module module_2;
  assign id_1 = id_1;
  assign id_1 = 1;
  wire id_2;
endmodule
module module_3 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    input wand id_5,
    output supply0 id_6,
    input tri id_7,
    input wire id_8,
    input tri0 id_9,
    output supply1 id_10,
    input wand id_11,
    output wor id_12,
    output tri id_13,
    output supply0 id_14,
    output tri id_15,
    input tri id_16,
    input supply0 id_17
);
  assign id_15 = id_9;
  assign id_10 = 1;
endmodule
module module_4 (
    input  wor   id_0,
    input  wire  id_1,
    input  tri   id_2,
    output wor   id_3,
    input  wire  id_4,
    output wor   id_5,
    output wire  id_6,
    output logic id_7,
    input  logic id_8
);
  always id_7 = #1 id_8;
  module_3 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_0,
      id_4,
      id_1,
      id_6,
      id_1,
      id_0,
      id_2,
      id_6,
      id_0,
      id_5,
      id_6,
      id_3,
      id_6,
      id_2,
      id_4
  );
  assign modCall_1.id_7 = 0;
endmodule
