// Seed: 3735488209
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wand id_2,
    output tri0 id_3,
    input  tri  id_4,
    input  tri  id_5,
    input  wire id_6,
    output wire id_7,
    input  tri1 id_8
);
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wire id_6,
    output tri0 id_7,
    input wand id_8,
    input uwire id_9,
    output wand id_10,
    output supply0 id_11,
    input wire id_12,
    input tri1 id_13,
    input wand id_14
    , id_22,
    input supply1 id_15,
    input tri1 id_16,
    output uwire id_17,
    output supply1 id_18,
    input supply0 id_19,
    output supply1 id_20
);
  rpmos (1'b0, {!id_0, 1} == !id_14, id_4, 1, id_9);
  module_0(
      id_9, id_16, id_2, id_18, id_9, id_19, id_4, id_11, id_19
  );
  wire id_23;
  id_24(
      .id_0(1'd0), .id_1(id_10)
  );
endmodule
