-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is StructsNestedIOModule_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity StructsNestedIOModule_TopLevel is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		Clock : in std_logic;
		Reset : in std_logic;
		Value_l1_l2_boolValue0 : in std_logic;
		Value_l1_l2_boolValue1 : in std_logic;
		Value_l1_l2_bitArray : in unsigned (1 downto 0);
		Value_l1_l2Array0_boolValue0 : in std_logic;
		Value_l1_l2Array0_boolValue1 : in std_logic;
		Value_l1_l2Array0_bitArray : in unsigned (1 downto 0);
		Value_l1_l2Array1_boolValue0 : in std_logic;
		Value_l1_l2Array1_boolValue1 : in std_logic;
		Value_l1_l2Array1_bitArray : in unsigned (1 downto 0);
		Value_l1_byteValue : in unsigned (7 downto 0);
		Value_l1Array0_l2_boolValue0 : in std_logic;
		Value_l1Array0_l2_boolValue1 : in std_logic;
		Value_l1Array0_l2_bitArray : in unsigned (1 downto 0);
		Value_l1Array0_l2Array0_boolValue0 : in std_logic;
		Value_l1Array0_l2Array0_boolValue1 : in std_logic;
		Value_l1Array0_l2Array0_bitArray : in unsigned (1 downto 0);
		Value_l1Array0_l2Array1_boolValue0 : in std_logic;
		Value_l1Array0_l2Array1_boolValue1 : in std_logic;
		Value_l1Array0_l2Array1_bitArray : in unsigned (1 downto 0);
		Value_l1Array0_byteValue : in unsigned (7 downto 0);
		Value_l1Array1_l2_boolValue0 : in std_logic;
		Value_l1Array1_l2_boolValue1 : in std_logic;
		Value_l1Array1_l2_bitArray : in unsigned (1 downto 0);
		Value_l1Array1_l2Array0_boolValue0 : in std_logic;
		Value_l1Array1_l2Array0_boolValue1 : in std_logic;
		Value_l1Array1_l2Array0_bitArray : in unsigned (1 downto 0);
		Value_l1Array1_l2Array1_boolValue0 : in std_logic;
		Value_l1Array1_l2Array1_boolValue1 : in std_logic;
		Value_l1Array1_l2Array1_bitArray : in unsigned (1 downto 0);
		Value_l1Array1_byteValue : in unsigned (7 downto 0);
		Value_intValue : in unsigned (15 downto 0);
		oDirect_l1_l2_boolValue0 : out std_logic;
		oDirect_l1_l2_boolValue1 : out std_logic;
		oDirect_l1_l2_bitArray : out unsigned (1 downto 0);
		oDirect_l1_l2Array0_boolValue0 : out std_logic;
		oDirect_l1_l2Array0_boolValue1 : out std_logic;
		oDirect_l1_l2Array0_bitArray : out unsigned (1 downto 0);
		oDirect_l1_l2Array1_boolValue0 : out std_logic;
		oDirect_l1_l2Array1_boolValue1 : out std_logic;
		oDirect_l1_l2Array1_bitArray : out unsigned (1 downto 0);
		oDirect_l1_byteValue : out unsigned (7 downto 0);
		oDirect_l1Array0_l2_boolValue0 : out std_logic;
		oDirect_l1Array0_l2_boolValue1 : out std_logic;
		oDirect_l1Array0_l2_bitArray : out unsigned (1 downto 0);
		oDirect_l1Array0_l2Array0_boolValue0 : out std_logic;
		oDirect_l1Array0_l2Array0_boolValue1 : out std_logic;
		oDirect_l1Array0_l2Array0_bitArray : out unsigned (1 downto 0);
		oDirect_l1Array0_l2Array1_boolValue0 : out std_logic;
		oDirect_l1Array0_l2Array1_boolValue1 : out std_logic;
		oDirect_l1Array0_l2Array1_bitArray : out unsigned (1 downto 0);
		oDirect_l1Array0_byteValue : out unsigned (7 downto 0);
		oDirect_l1Array1_l2_boolValue0 : out std_logic;
		oDirect_l1Array1_l2_boolValue1 : out std_logic;
		oDirect_l1Array1_l2_bitArray : out unsigned (1 downto 0);
		oDirect_l1Array1_l2Array0_boolValue0 : out std_logic;
		oDirect_l1Array1_l2Array0_boolValue1 : out std_logic;
		oDirect_l1Array1_l2Array0_bitArray : out unsigned (1 downto 0);
		oDirect_l1Array1_l2Array1_boolValue0 : out std_logic;
		oDirect_l1Array1_l2Array1_boolValue1 : out std_logic;
		oDirect_l1Array1_l2Array1_bitArray : out unsigned (1 downto 0);
		oDirect_l1Array1_byteValue : out unsigned (7 downto 0);
		oDirect_intValue : out unsigned (15 downto 0)
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of StructsNestedIOModule_TopLevel is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	signal Inputs_Value_l1_l2_bitArray : unsigned(1 downto 0) := (others => '0');
	signal Inputs_Value_l1_l2Array0_bitArray : unsigned(1 downto 0) := (others => '0');
	signal Inputs_Value_l1_l2Array1_bitArray : unsigned(1 downto 0) := (others => '0');
	signal Inputs_Value_l1_byteValue : unsigned(7 downto 0) := (others => '0');
	signal Inputs_Value_l1Array0_l2_bitArray : unsigned(1 downto 0) := (others => '0');
	signal Inputs_Value_l1Array0_l2Array0_bitArray : unsigned(1 downto 0) := (others => '0');
	signal Inputs_Value_l1Array0_l2Array1_bitArray : unsigned(1 downto 0) := (others => '0');
	signal Inputs_Value_l1Array0_byteValue : unsigned(7 downto 0) := (others => '0');
	signal Inputs_Value_l1Array1_l2_bitArray : unsigned(1 downto 0) := (others => '0');
	signal Inputs_Value_l1Array1_l2Array0_bitArray : unsigned(1 downto 0) := (others => '0');
	signal Inputs_Value_l1Array1_l2Array1_bitArray : unsigned(1 downto 0) := (others => '0');
	signal Inputs_Value_l1Array1_byteValue : unsigned(7 downto 0) := (others => '0');
	signal Inputs_Value_intValue : unsigned(15 downto 0) := (others => '0');
	type Inputs_Value_l1_l2_boolValueArray is array (0 to 1) of std_logic;
	signal Inputs_Value_l1_l2_boolValue : Inputs_Value_l1_l2_boolValueArray := (others => '0');
	type Inputs_Value_l1_l2Array0_boolValueArray is array (0 to 1) of std_logic;
	signal Inputs_Value_l1_l2Array0_boolValue : Inputs_Value_l1_l2Array0_boolValueArray := (others => '0');
	type Inputs_Value_l1_l2Array1_boolValueArray is array (0 to 1) of std_logic;
	signal Inputs_Value_l1_l2Array1_boolValue : Inputs_Value_l1_l2Array1_boolValueArray := (others => '0');
	type Inputs_Value_l1Array0_l2_boolValueArray is array (0 to 1) of std_logic;
	signal Inputs_Value_l1Array0_l2_boolValue : Inputs_Value_l1Array0_l2_boolValueArray := (others => '0');
	type Inputs_Value_l1Array0_l2Array0_boolValueArray is array (0 to 1) of std_logic;
	signal Inputs_Value_l1Array0_l2Array0_boolValue : Inputs_Value_l1Array0_l2Array0_boolValueArray := (others => '0');
	type Inputs_Value_l1Array0_l2Array1_boolValueArray is array (0 to 1) of std_logic;
	signal Inputs_Value_l1Array0_l2Array1_boolValue : Inputs_Value_l1Array0_l2Array1_boolValueArray := (others => '0');
	type Inputs_Value_l1Array1_l2_boolValueArray is array (0 to 1) of std_logic;
	signal Inputs_Value_l1Array1_l2_boolValue : Inputs_Value_l1Array1_l2_boolValueArray := (others => '0');
	type Inputs_Value_l1Array1_l2Array0_boolValueArray is array (0 to 1) of std_logic;
	signal Inputs_Value_l1Array1_l2Array0_boolValue : Inputs_Value_l1Array1_l2Array0_boolValueArray := (others => '0');
	type Inputs_Value_l1Array1_l2Array1_boolValueArray is array (0 to 1) of std_logic;
	signal Inputs_Value_l1Array1_l2Array1_boolValue : Inputs_Value_l1Array1_l2Array1_boolValueArray := (others => '0');
begin
	process (Value_intValue, Value_l1_byteValue, Value_l1_l2_bitArray, Value_l1_l2_boolValue0, Value_l1_l2_boolValue1, Value_l1_l2Array0_bitArray, Value_l1_l2Array0_boolValue0, Value_l1_l2Array0_boolValue1, Value_l1_l2Array1_bitArray, Value_l1_l2Array1_boolValue0, Value_l1_l2Array1_boolValue1, Value_l1Array0_byteValue, Value_l1Array0_l2_bitArray, Value_l1Array0_l2_boolValue0, Value_l1Array0_l2_boolValue1, Value_l1Array0_l2Array0_bitArray, Value_l1Array0_l2Array0_boolValue0, Value_l1Array0_l2Array0_boolValue1, Value_l1Array0_l2Array1_bitArray, Value_l1Array0_l2Array1_boolValue0, Value_l1Array0_l2Array1_boolValue1, Value_l1Array1_byteValue, Value_l1Array1_l2_bitArray, Value_l1Array1_l2_boolValue0, Value_l1Array1_l2_boolValue1, Value_l1Array1_l2Array0_bitArray, Value_l1Array1_l2Array0_boolValue0, Value_l1Array1_l2Array0_boolValue1, Value_l1Array1_l2Array1_bitArray, Value_l1Array1_l2Array1_boolValue0, Value_l1Array1_l2Array1_boolValue1)
	begin
		Inputs_Value_l1_l2_boolValue(0) <= Value_l1_l2_boolValue0;
		Inputs_Value_l1_l2_boolValue(1) <= Value_l1_l2_boolValue1;
		Inputs_Value_l1_l2_bitArray <= Value_l1_l2_bitArray;
		Inputs_Value_l1_l2Array0_boolValue(0) <= Value_l1_l2Array0_boolValue0;
		Inputs_Value_l1_l2Array0_boolValue(1) <= Value_l1_l2Array0_boolValue1;
		Inputs_Value_l1_l2Array0_bitArray <= Value_l1_l2Array0_bitArray;
		Inputs_Value_l1_l2Array1_boolValue(0) <= Value_l1_l2Array1_boolValue0;
		Inputs_Value_l1_l2Array1_boolValue(1) <= Value_l1_l2Array1_boolValue1;
		Inputs_Value_l1_l2Array1_bitArray <= Value_l1_l2Array1_bitArray;
		Inputs_Value_l1_byteValue <= Value_l1_byteValue;
		Inputs_Value_l1Array0_l2_boolValue(0) <= Value_l1Array0_l2_boolValue0;
		Inputs_Value_l1Array0_l2_boolValue(1) <= Value_l1Array0_l2_boolValue1;
		Inputs_Value_l1Array0_l2_bitArray <= Value_l1Array0_l2_bitArray;
		Inputs_Value_l1Array0_l2Array0_boolValue(0) <= Value_l1Array0_l2Array0_boolValue0;
		Inputs_Value_l1Array0_l2Array0_boolValue(1) <= Value_l1Array0_l2Array0_boolValue1;
		Inputs_Value_l1Array0_l2Array0_bitArray <= Value_l1Array0_l2Array0_bitArray;
		Inputs_Value_l1Array0_l2Array1_boolValue(0) <= Value_l1Array0_l2Array1_boolValue0;
		Inputs_Value_l1Array0_l2Array1_boolValue(1) <= Value_l1Array0_l2Array1_boolValue1;
		Inputs_Value_l1Array0_l2Array1_bitArray <= Value_l1Array0_l2Array1_bitArray;
		Inputs_Value_l1Array0_byteValue <= Value_l1Array0_byteValue;
		Inputs_Value_l1Array1_l2_boolValue(0) <= Value_l1Array1_l2_boolValue0;
		Inputs_Value_l1Array1_l2_boolValue(1) <= Value_l1Array1_l2_boolValue1;
		Inputs_Value_l1Array1_l2_bitArray <= Value_l1Array1_l2_bitArray;
		Inputs_Value_l1Array1_l2Array0_boolValue(0) <= Value_l1Array1_l2Array0_boolValue0;
		Inputs_Value_l1Array1_l2Array0_boolValue(1) <= Value_l1Array1_l2Array0_boolValue1;
		Inputs_Value_l1Array1_l2Array0_bitArray <= Value_l1Array1_l2Array0_bitArray;
		Inputs_Value_l1Array1_l2Array1_boolValue(0) <= Value_l1Array1_l2Array1_boolValue0;
		Inputs_Value_l1Array1_l2Array1_boolValue(1) <= Value_l1Array1_l2Array1_boolValue1;
		Inputs_Value_l1Array1_l2Array1_bitArray <= Value_l1Array1_l2Array1_bitArray;
		Inputs_Value_l1Array1_byteValue <= Value_l1Array1_byteValue;
		Inputs_Value_intValue <= Value_intValue;
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
