C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt"   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile "D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\synlog\report\AND_logic_gate_premap.xml"  -oedif  "D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\AND_logic_gate.edf"  -conchk_prepass  "D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\AND_logic_gate_cck.rpt"   -autoconstraint  -freq 1.000   "D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\synwork\AND_logic_gate_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\synwork\AND_logic_gate_prem.srd"  -qsap  "D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\AND_logic_gate.sap"  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -ologparam  "D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\syntmp\AND_logic_gate.plg"  -osyn  "D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\synwork\AND_logic_gate_prem.srd"  -prjdir  "D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\"  -prjname  AND_logic_gate_syn  -log  "D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\synlog\AND_logic_gate_premap.srr" 
rc:0 success:1 runtime:0
file:D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\AND_logic_gate.edf|io:o|time:0|size:0|exec:0
file:D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\AND_logic_gate_cck.rpt|io:o|time:1739734824|size:1995|exec:0
file:D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\synwork\AND_logic_gate_mult.srs|io:i|time:1739734824|size:1314|exec:0
file:D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\synwork\AND_logic_gate_prem.srd|io:o|time:1739734824|size:1521|exec:0
file:D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\AND_logic_gate.sap|io:o|time:1739734824|size:121|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1734905425|size:224837|exec:0
file:"D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\syntmp\AND_logic_gate.plg"|io:o|time:0|size:0|exec:0
file:D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\synwork\AND_logic_gate_prem.srd|io:o|time:1739734824|size:1521|exec:0
file:D:\Users\Rui\Documents\FPGA\Capitulo 3\AND_logic_gate\AND_logic_gate_Implmnt\synlog\AND_logic_gate_premap.srr|io:o|time:1739734824|size:3029|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1734905421|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1734905423|size:32355840|exec:1
