 ** Message System Log
 ** Database: 
 ** Date:   Fri May 04 01:59:53 2018


****************
Macro Parameters
****************

Name                            : pll_80
Family                          : PA3
Output Format                   : VERILOG
Type                            : Static PLL
PowerDown                       : Active Low
Lock                            : Active High
Input Freq(Mhz)                 : 40.000000
CLKA Source                     : External I/O
Feedback Delay Value Index      : 1
Feedback Mux Select             : 1
XDLY Mux Select                 : No
Primary Freq(Mhz)               : 100.000000
Primary PhaseShift              : 0
Primary Delay Value Index       : 1
Primary Mux Select              : 4
Secondary1 Freq(Mhz)            : 1.000000
Use GLB                         : NO
Use YB                          : YES
GLB Delay Value Index           : 1
YB Delay Value Index            : 1
Secondary1 PhaseShift           : 0
Secondary1 Mux Select           : 2
Secondary2 Freq(Mhz)            : 1.000000
Use GLC                         : NO
Use YC                          : YES
GLC Delay Value Index           : 1
YC Delay Value Index            : 1
Secondary2 PhaseShift           : 0
Secondary2 Mux Select           : 2
Lock Control                    : No

Configuration Bits:
FINDIV[6:0]     0000111
FBDIV[6:0]      0010011
OADIV[4:0]      00000
OBDIV[4:0]      11111
OCDIV[4:0]      11111
OAMUX[2:0]      100
OBMUX[2:0]      010
OCMUX[2:0]      010
FBSEL[1:0]      01
FBDLY[4:0]      00000
XDLYSEL         0
DLYGLA[4:0]     00000
DLYGLB[4:0]     00000
DLYGLC[4:0]     00000
DLYYB[4:0]      00000
DLYYC[4:0]      00000
VCOSEL[2:0]     100

Primary Clock Frequency 100.000
Primary Clock Phase Shift 0.000
Primary Clock Output Delay from CLKA 1.695

Secondary1 Clock Frequency 3.125
Secondary1 Clock Phase Shift 0.000
Secondary1 Clock Core Output Delay from CLKA 2.950

Secondary2 Clock Frequency 3.125
Secondary2 Clock Phase Shift 0.000
Secondary2 Clock Core Output Delay from CLKA 2.950


**************
Compile Report
**************

Warning:  CMP801: Global Output GLC of PLL instance 'Core' is floating and the core output YC is being used. This will waste one global resource.
Warning:  CMP801: Global Output GLB of PLL instance 'Core' is floating and the core output YB is being used. This will waste one global resource.

Netlist Resource Report
=======================

    CORE                       Used:      0  Total:  38400   (0.00%)
    IO (W/ clocks)             Used:      0  Total:    147   (0.00%)
    Differential IO            Used:      0  Total:     65   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      3  Total:     18   (16.67%)
    PLL                        Used:      1  Total:      2   (50.00%)
    RAM/FIFO                   Used:      0  Total:     60   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to C:/PID Project/PID_Controller/smartgen\pll_80\pll_80.v.

 ** Log Ended:   Fri May 04 01:59:53 2018

