$date
	Sat Oct 18 20:15:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DEC3to8_tb $end
$var wire 8 ! y [0:7] $end
$var reg 1 " en $end
$var reg 3 # w [2:0] $end
$scope module DEC3to8_ins $end
$var wire 1 " en $end
$var wire 3 $ w [2:0] $end
$var reg 8 % y [0:7] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
b1000 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
b1000 &
b1 #
b1 $
b1 '
#20
b1000 &
b10 #
b10 $
b10 '
#30
b1000 &
b11 #
b11 $
b11 '
#40
b1000 &
b100 #
b100 $
b100 '
#50
b1000 &
b101 #
b101 $
b101 '
#60
b1000 &
b110 #
b110 $
b110 '
#70
b1000 &
b111 #
b111 $
b111 '
#80
b10000000 !
b10000000 %
b1000 &
b0 #
b0 $
1"
b0 (
b1000 '
#90
b1000 &
b1000000 !
b1000000 %
b1 #
b1 $
b1 (
#100
b1000 &
b100000 !
b100000 %
b10 #
b10 $
b10 (
#110
b1000 &
b10000 !
b10000 %
b11 #
b11 $
b11 (
#120
b1000 &
b1000 !
b1000 %
b100 #
b100 $
b100 (
#130
b1000 &
b100 !
b100 %
b101 #
b101 $
b101 (
#140
b1000 &
b10 !
b10 %
b110 #
b110 $
b110 (
#150
b1000 &
b1 !
b1 %
b111 #
b111 $
b111 (
#160
b1000 (
