Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado_2022.2/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LDPC_behav xil_defaultlib.tb_LDPC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "H:/workk/LDPC/calculate_vector.srcs/sources_1/new/calculate_vector.v" Line 3. Module LDPC has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/workk/LDPC/calculate_vector.srcs/sources_1/new/calculate_vector.v" Line 3. Module LDPC has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/workk/LDPC/calculate_vector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/workk/LDPC/calculate_vector.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bit_receiver
Compiling module xil_defaultlib.shift_register_processor
Compiling module xil_defaultlib.LDPC
Compiling module xil_defaultlib.tb_LDPC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LDPC_behav
