%=============================================================================
% Runtime Systems
%=============================================================================

@inproceedings{Clauss2011,
    author    = {Clauss, C. and Lankes, S. and Reble, P. and Bemmerl, T.},
    booktitle = {Intl. Conf. on High Performance Computing {\&} Simulation (HPCS)},
    doi       = {10.1109/HPCSim.2011.5999870},
    isbn      = {978-1-61284-380-3},
    month     = {jul},
    pages     = {525--532},
    publisher = {IEEE},
    title     = {{Evaluation and improvements of programming models for the Intel SCC many-core processor}},
    year      = {2011}
}

@article{Dinechin2013-1,
    author    = { de Dinechin, B. D. and
                  de Massas, P. G. and
                  Lager, G. and
                  L{\'{e}}ger, C. and
                  Orgogozo, B. and
                  Reybert, J. and
                  Strudel, T.
    },
    doi       = { 10.1016/j.procs.2013.05.333 },
    issn      = { 1877-0509 },
    journal   = { Procedia Computer Science },
    number    = { Intl. Conf. on Computational Science },
    pages     = { 1654--1663 },
    publisher = { Elsevier },
    title     = { A Distributed Run-Time Environment for the Kalray MPPA-256 Integrated Manycore Processor },
    year      = { 2013 }
}

@inproceedings{Gamell2012,
    address   = {New York, USA},
    author    = {Gamell, M. and Rodero, I. and Parashar, M. and Muralidhar, R.},
    booktitle = {Intl. Symp. on High-Performance Parallel and Distributed Computing (HPDC)},
    doi       = {10.1145/2287076.2287113},
    isbn      = {9781450308052},
    pages     = {235},
    publisher = {ACM Press},
    title     = {{Exploring cross-layer power management for PGAS applications on the SCC platform}},
    year      = {2012}
}

@inproceedings{Hascoet2017,
    address   = { Seoul },
    author    = { Hasco{\"{e}}t, J. and
                  de Dinechin, B. D. and
                  de Massas, P. G. and
                  Ho, M. Q.
    },
    booktitle = { Symp. on Embedded Systems for Real-Time Multimedia },
    doi       = { 10.1145/3139315.3139318 },
    isbn      = { 9781450351171 },
    month     = { oct },
    pages     = { 51--60 },
    publisher = { ACM Press },
    title     = { {Asynchronous One-Sided Communications and Synchronizations for a Clustered Manycore Processor}},
    year      = { 2017 }
}

@inproceedings{Quan2015,
    author    = { Ho, M. Q. and
                  Tourancheau, B. and
                  Obrecht, C. and
                  de Dinechin, B. D. and
                  Reybert, J. 
    },
    title     = { {MPI} communication on {MPPA} Many-Core {NoC}: Design, Modeling and performance Issues },
    booktitle = { Intl. Conf. on Parallel Computing },
    address   = { Edinburgh, UK },
    volume    = { 27 },
    pages     = { 113--122 },
    publisher = { {IOS} Press },
    year      = { 2015 },
    doi       = { 10.3233/978-1-61499-621-7-113 },
}

@inproceedings{Kelly2003,
    author    = {Kelly, B. and Gardner, W. B. and Kyo, S.},
    title     = {AutoPilot: Message Passing Parallel Programming for a Cache Incoherent Embedded Manycore Processor},
    year      = {2013},
    isbn      = {9781450320634},
    publisher = {Association for Computing Machinery},
    address   = {New York, NY, USA},
    doi       = {10.1145/2489068.2491624},
    booktitle = {Intl. Workshop on Many-Core Embedded Systems},
    pages     = {62–65},
    numpages  = {4},
    location  = {Tel-Aviv, Israel},
    series    = {MES ’13}
}

@article{Ross2016,
    archivePrefix = { arXiv },
    arxivId       = { arXiv:1604.04205 },
    author        = { Ross, J. and Richie, D. },
    doi           = { 10.1016/J.PROCS.2016.05.439 },
    eprint        = { arXiv:1604.04205 },
    journal       = { Procedia Computer Science },
    month         = { jan },
    number        = { C },
    pages         = { 2353--2356 },
    publisher     = { Elsevier },
    title         = { Implementing OpenSHMEM for the Adapteva Epiphany RISC Array Processor },
    volume        = { 80 },
    year          = { 2016 }
}

@inproceedings{Varghese2014,
    abstract = { With energy efficiency and power consumption being the
                 primary impediment in the path to exascale systems, low-power
                 high performance embedded systems are of increasing
                 interest. The Parallella System-on-module (SoM) created by
                 Adapteva combines the Epiphany-IV 64-core coprocessor with a
                 host ARM processor housed in a Zynq System-on-chip. The
                 Epiphany integrates low-power RISC cores on a 2D mesh
                 network and promises up to 70 GFLOPS/Watt of processing
                 efficiency. However, with just 32 KB of memory per eCore for
                 storing both data and code, and only low level inter-core
                 communication support, programming the Epiphany system
                 presents several challenges. In this paper we evaluate the
                 performance of the Epiphany system for a variety of basic
                 compute and communication operations. Guided by this data we
                 explore various strategies for implementing stencil based
                 application codes on the Epiphany system. With future
                 systems expected to house 4096 eCores, the merits of the
                 Epiphany architecture as a path to exascale is compared to
                 other competing power efficient systems.
    },
    address   = { Phoenix, USA },
    author    = { Varghese, A. and
                  Edwards, B. and
                  Mitra, G. and
                  Rendell, A. P.
    },
    booktitle = { Intl. Parallel and Distributed Processing Symp. Workshops (IPDPSW) },
    doi       = { 10.1109/IPDPSW.2014.112 },
    isbn      = { 978-1-4799-4116-2 },
    language  = { english },
    pages     = { 984--992 },
    publisher = { IEEE },
    series    = { IPDPSW `14 },
    title     = { Programming the Adapteva Epiphany 64-Core Network-on-Chip Coprocessor },
    year      = { 2014 }
}

@article{Wijngaart2011,
    author     = {van der Wijngaart, R. F. and Mattson, T. G. and Haas, W.},
    title      = {Light-Weight Communications on Intel’s Single-Chip Cloud Computer Processor},
    year       = {2011},
    issue_date = {January 2011},
    publisher  = {Association for Computing Machinery},
    address    = {New York, NY, USA},
    volume     = {45},
    number     = {1},
    issn       = {0163-5980},
    doi        = {10.1145/1945023.1945033},
    journal    = {SIGOPS Operating Systems Review (OSR)},
    month      = {feb},
    pages      = {73–83},
    numpages   = {11},
}

@article{Richie2017,
    author = {Richie, D. and Ross, J. and Infantolino, J.},
    doi = {10.1016/J.PROCS.2017.05.221},
    issn = {1877-0509},
    journal = {Procedia Computer Science},
    publisher = {Elsevier},
    title = {{A Distributed Shared Memory Model and C++ Templated Meta-Programming Interface for the Epiphany RISC Array Processor}},
    year = {2017}
}

%=============================================================================
% Operating Systems
%=============================================================================

@inproceedings{Kluge2014,
    address   = { Reno, Nevada },
    author    = { Kluge, F. and
                 Gerdes, M. and
                 Ungerer, T.
    },
    booktitle = { Intl. Symp. on Object/Component/Service-Oriented
                  Real-Time Distributed Computing
    },
    doi       = { 10.1109/ISORC.2014.30 },
    isbn      = { 978-1-4799-4430-9 },
    month     = { sep },
    pages     = { 238--245 },
    publisher = { IEEE },
    series    = { ISORC `14 },
    title     = { {An Operating System for Safety-Critical Applications on Manycore Processors} },
    year      = { 2014 }
}

@inproceedings{Asmussen2016,
    address   = { Atlanta, Georgia },
    author    = { Asmussen, N. and
                  Völp, M. and
                  Nöthen, B. and
                  Härtig, H. and
                  Fettweis, G.
    },
    booktitle = { Intl. Conf. on Architectural Support for
                  Programming Languages and Operating Systems
    },
    doi       = { 10.1145/2872362.2872371 },
    isbn      = { 9781450340915 },
    publisher = { ACM },
    title     = { {M3: A Hardware/Operating-System Co-Design to Tame Heterogeneous Manycores} },
    year      = { 2016 }
}

@inproceedings{Penna2019-3,
    title     = { {On the Performance and Isolation of Asymmetric
                   Microkernel Design for Lightweight Manycores}
    },
    author    = { Penna, P. and
                  Souto, J. and
                  Lima, D. and
                  Castro, M. and
                  Broquedis, F. and
                  Cota de Freitas, H. and
                  Méhaut, Jean-F.
    },
    booktitle = { Brazilian Symp. on Computing Systems Engineering },
    address   = { Natal, Brazil },
    doi       = { 10.1109/SBESC49506.2019.9046080 },
    issn      = { 2324-7894},
    year      = { 2019 },
    month     = { november },
    pages     = { 1-8 }
}

%=============================================================================
% Lightweight Manycores
%=============================================================================

@article{Francesquini2015,
    title = { {On the Energy Efficiency and Performance of Irregular
               Application Executions on Multicore, NUMA and Manycore Platforms}
    },
    author = { Francesquini, E. and
               Castro, M. and
               Penna, P. H. and
               Dupros, F. and
               Freitas, H. and
               Navaux, P. and
               Méhaut, Jean-F.
    },
    doi       = { 10.1016/j.jpdc.2014.11.002 },
    journal   = { Journal of Parallel and Distributed Computing (JPDC) },
    issn      = { 0743-7315 },
    address   = { Orlando },
    volume    = { 76 },
    number    = { C },
    publisher = { Elsevier - Academic Press },
    year      = { 2015 },
    month     = { february },
    pages     = { 32--48 },
}

@inproceedings{Souto2020,
    address   = { Porto Alegre, RS, Brasil },
    author    = { Souto, J. V. and
                  Penna, P. H. and
                  Castro, M. and
                  Freitas, H.
    },
    booktitle = { Escola Regional de Alto Desempenho da Região Sul },
    issn      = { 2595-4164 },
    location  = { Santa Maria, Brazil },
    pages     = { 1--4 },
    publisher = { SBC },
    series    = { ERAD/RS `20 },
    title     = { Mecanismos de Comunicação entre Clusters para Lightweight
                  Manycores no Nanvix OS},
    year      = { 2020 },
}

@article{Souza2017,
    title = { CAP Bench: A Benchmark Suite for Performance
              and Energy Evaluation of Low-Power Many-Core Processors
    },
    author = { Souza, M. and
               Penna, P. H. and
               Queiroz, M. and
               Pereira, A. and
               Góes, L. F. and
               Freitas, H. and
               Castro, M. and
               Navaux, P. and
               Méhaut, Jean-F.
    },
    doi       = { 10.1002/cpe.3892 },
    journal   = { Concurrency and Computation: Practice and Experience (CCPE) },
    issn      = { 1532-0626 },
    volume    = { 29 },
    number    = { 4 },
    publisher = { Wiley Online Library },
    year      = { 2017 },
    month     = { february },
    pages     = { 1--18 }
}

%=============================================================================
% Computer Architecture
%=============================================================================

@inproceedings{DeDinechin2013-2,
    address   = { Waltham, USA},
    author    = { de Dinechin, B. D. and
                  Ayrignac, R. and
                  Beaucamps, Pierre-E. and
                  Couvert, P. and
                  Ganne, B. and
                  de Massas, P. and
                  Jacquet, F. and
                  Jones, S. and
                  Chaisemartin, N. and
                  Riss, F. and
                  Strudel, T.
    },
    booktitle = { IEEE High Performance Extreme Computing Conf. },
    doi       = { 10.1109/HPEC.2013.6670342 },
    isbn      = { 978-1-4799-1365-7 },
    month     = { sep },
    pages     = { 1--6 },
    publisher = { IEEE },
    title     = { {A Clustered Manycore Processor Architecture for Embedded and Accelerated Applications} },
    year      = { 2013 }
}

@article{Olofsson2016,
    journal   = { ArXiv },
    author    = { Olofsson, A. },
    pages     = { 1--15 },
    publisher = { Cornell University },
    title     = { Epiphany-V: A 1024 Processor 64-bit RISC System-On-Chip },
    volume    = { 1610.01832 },
    year      = { 2016 }
}

@inproceedings{Wallentowitz2012,
    address   = { Oslo },
    author    = { Wallentowitz, S. and
                  Lankes, A. and
                  Zaib, A. and
                  Wild, T. and
                  Herkersdorf, A.
    },
    booktitle = { Intl. Conf. on Field Programmable Logic and Applications },
    doi       = { 10.1109/FPL.2012.6339273 },
    isbn      = { 978-1-4673-2256-0 },
    month     = { aug },
    pages     = { 535--538 },
    publisher = { IEEE },
    series    = { FPL `2012 },
    title     = { {A Framework for Open Tiled Manycore System-On-Chip} },
    year      = { 2012 }
}
