# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../schemas/proc_cert_model_schema.json

$schema: proc_cert_model_schema.json#
kind: processor certificate model
name: MC200-32
long_name: Intermediate 32-bit Microcontroller Certificate
class:
  $ref: proc_cert_class/MC.yaml#

# Semantic versions within the model
versions:
  - version: "1.0.0"

# MXLEN used by rakefile
base: 32

$inherits: "proc_cert_model/MC100-32.yaml#"

revision_history:
  - revision: "0.1.0"
    date: "2024-11-27"
    changes:
      - First created

introduction: |
  The MC200 Processor Certificate targets intermediate RISC-V microcontrollers.
  It supports either a 32-bit (MC200-32) or 64-bit (MC200-64) base ISA.
  The MC200 adds the following mandatory extensions to the MC100:

  * M extension (mandatory)
  * U extension (User-mode privilege level)
  * Smpmp extension (M-mode PMP)
  * B (Bitfield) extension
  * Zce extension (additional 16-bit instructions suitable for microcontrollers)
  * CLIC extension (if/when ratified)

# Specification versions
tsc_profile_release: null # None for MC200
unpriv_isa_manual_revision: "20191213"
priv_isa_manual_revision: "20190608-Priv-MSU-Ratified"
debug_manual_revision: "0.13.2"

# TODO: No ratified CLIC yet. It will be multiple extensions.

extensions:
  M:
    presence: mandatory
  B:
    presence: mandatory
  Zce:
    presence: mandatory
  U:
    presence: mandatory
  Smpmp:
    presence: mandatory
