Function Stack,Clockticks:Total,Clockticks:Self,Instructions Retired:Total,Instructions Retired:Self,CPI Rate:Total,CPI Rate:Self,Front-End Bound:Total(%),Front-End Bound:Front-End Latency:Total(%),Front-End Bound:Front-End Latency:ICache Misses:Total(%),Front-End Bound:Front-End Latency:ITLB Overhead:Total(%),Front-End Bound:Front-End Latency:Branch Resteers:Total(%),Front-End Bound:Front-End Latency:DSB Switches:Total(%),Front-End Bound:Front-End Latency:Length Changing Prefixes:Total(%),Front-End Bound:Front-End Latency:MS Switches:Total(%),Front-End Bound:Front-End Bandwidth:Total(%),Front-End Bound:Front-End Bandwidth:Front-End Bandwidth MITE:Total(%),Front-End Bound:Front-End Bandwidth:Front-End Bandwidth DSB:Total(%),Front-End Bound:Front-End Bandwidth:Front-End Bandwidth LSD:Total(%),Front-End Bound:Front-End Bandwidth:(Info) DSB Coverage:Total(%),Front-End Bound:Front-End Bandwidth:(Info) LSD Coverage:Total(%),Front-End Bound:Self(%),Front-End Bound:Front-End Latency:Self(%),Front-End Bound:Front-End Latency:ICache Misses:Self(%),Front-End Bound:Front-End Latency:ITLB Overhead:Self(%),Front-End Bound:Front-End Latency:Branch Resteers:Self(%),Front-End Bound:Front-End Latency:DSB Switches:Self(%),Front-End Bound:Front-End Latency:Length Changing Prefixes:Self(%),Front-End Bound:Front-End Latency:MS Switches:Self(%),Front-End Bound:Front-End Bandwidth:Self(%),Front-End Bound:Front-End Bandwidth:Front-End Bandwidth MITE:Self(%),Front-End Bound:Front-End Bandwidth:Front-End Bandwidth DSB:Self(%),Front-End Bound:Front-End Bandwidth:Front-End Bandwidth LSD:Self(%),Front-End Bound:Front-End Bandwidth:(Info) DSB Coverage:Self(%),Front-End Bound:Front-End Bandwidth:(Info) LSD Coverage:Self(%),Bad Speculation:Total(%),Bad Speculation:Branch Mispredict:Total(%),Bad Speculation:Machine Clears:Total(%),Bad Speculation:Self(%),Bad Speculation:Branch Mispredict:Self(%),Bad Speculation:Machine Clears:Self(%),Back-End Bound:Total(%),Back-End Bound:Memory Bound:Total(%),Back-End Bound:Memory Bound:L1 Bound:Total(%),Back-End Bound:Memory Bound:L1 Bound:DTLB Overhead:Total(%),Back-End Bound:Memory Bound:L1 Bound:Loads Blocked by Store Forwarding:Total(%),Back-End Bound:Memory Bound:L1 Bound:Lock Latency:Total(%),Back-End Bound:Memory Bound:L1 Bound:Split Loads:Total(%),Back-End Bound:Memory Bound:L1 Bound:4K Aliasing:Total(%),Back-End Bound:Memory Bound:L1 Bound:FB Full:Total(%),Back-End Bound:Memory Bound:L2 Bound:Total(%),Back-End Bound:Memory Bound:L3 Bound:Total(%),Back-End Bound:Memory Bound:L3 Bound:Contested Accesses:Total(%),Back-End Bound:Memory Bound:L3 Bound:Data Sharing:Total(%),Back-End Bound:Memory Bound:L3 Bound:L3 Latency:Total(%),Back-End Bound:Memory Bound:L3 Bound:SQ Full:Total(%),Back-End Bound:Memory Bound:DRAM Bound:Total(%),Back-End Bound:Memory Bound:DRAM Bound:Memory Bandwidth:Total(%),Back-End Bound:Memory Bound:DRAM Bound:Memory Latency:Total(%),Back-End Bound:Memory Bound:DRAM Bound:Memory Latency:LLC Miss:Total(%),Back-End Bound:Memory Bound:Store Bound:Total(%),Back-End Bound:Memory Bound:Store Bound:Store Latency:Total(%),Back-End Bound:Memory Bound:Store Bound:False Sharing:Total(%),Back-End Bound:Memory Bound:Store Bound:Split Stores:Total(%),Back-End Bound:Memory Bound:Store Bound:DTLB Store Overhead:Total(%),Back-End Bound:Core Bound:Total(%),Back-End Bound:Core Bound:Divider:Total(%),Back-End Bound:Core Bound:Port Utilization:Total(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 0 Ports Utilized:Total(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 1 Port Utilized:Total(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 2 Ports Utilized:Total(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Total(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Port 0:Total(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Port 1:Total(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Port 2:Total(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Port 3:Total(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Port 4:Total(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Port 5:Total(%),Back-End Bound:Core Bound:Port Utilization:Vector Capacity Usage (FPU):Total(%),Back-End Bound:Self(%),Back-End Bound:Memory Bound:Self(%),Back-End Bound:Memory Bound:L1 Bound:Self(%),Back-End Bound:Memory Bound:L1 Bound:DTLB Overhead:Self(%),Back-End Bound:Memory Bound:L1 Bound:Loads Blocked by Store Forwarding:Self(%),Back-End Bound:Memory Bound:L1 Bound:Lock Latency:Self(%),Back-End Bound:Memory Bound:L1 Bound:Split Loads:Self(%),Back-End Bound:Memory Bound:L1 Bound:4K Aliasing:Self(%),Back-End Bound:Memory Bound:L1 Bound:FB Full:Self(%),Back-End Bound:Memory Bound:L2 Bound:Self(%),Back-End Bound:Memory Bound:L3 Bound:Self(%),Back-End Bound:Memory Bound:L3 Bound:Contested Accesses:Self(%),Back-End Bound:Memory Bound:L3 Bound:Data Sharing:Self(%),Back-End Bound:Memory Bound:L3 Bound:L3 Latency:Self(%),Back-End Bound:Memory Bound:L3 Bound:SQ Full:Self(%),Back-End Bound:Memory Bound:DRAM Bound:Self(%),Back-End Bound:Memory Bound:DRAM Bound:Memory Bandwidth:Self(%),Back-End Bound:Memory Bound:DRAM Bound:Memory Latency:Self(%),Back-End Bound:Memory Bound:DRAM Bound:Memory Latency:LLC Miss:Self(%),Back-End Bound:Memory Bound:Store Bound:Self(%),Back-End Bound:Memory Bound:Store Bound:Store Latency:Self(%),Back-End Bound:Memory Bound:Store Bound:False Sharing:Self(%),Back-End Bound:Memory Bound:Store Bound:Split Stores:Self(%),Back-End Bound:Memory Bound:Store Bound:DTLB Store Overhead:Self(%),Back-End Bound:Core Bound:Self(%),Back-End Bound:Core Bound:Divider:Self(%),Back-End Bound:Core Bound:Port Utilization:Self(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 0 Ports Utilized:Self(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 1 Port Utilized:Self(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 2 Ports Utilized:Self(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Self(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Port 0:Self(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Port 1:Self(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Port 2:Self(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Port 3:Self(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Port 4:Self(%),Back-End Bound:Core Bound:Port Utilization:Cycles of 3+ Ports Utilized:Port 5:Self(%),Back-End Bound:Core Bound:Port Utilization:Vector Capacity Usage (FPU):Self(%),Retiring:Total(%),Retiring:General Retirement:Total(%),Retiring:General Retirement:FP Arithmetic:Total(%),Retiring:General Retirement:FP Arithmetic:FP x87:Total(%),Retiring:General Retirement:FP Arithmetic:FP Scalar:Total(%),Retiring:General Retirement:FP Arithmetic:FP Vector:Total(%),Retiring:General Retirement:Other:Total(%),Retiring:Microcode Sequencer:Total(%),Retiring:Microcode Sequencer:Assists:Total(%),Retiring:Self(%),Retiring:General Retirement:Self(%),Retiring:General Retirement:FP Arithmetic:Self(%),Retiring:General Retirement:FP Arithmetic:FP x87:Self(%),Retiring:General Retirement:FP Arithmetic:FP Scalar:Self(%),Retiring:General Retirement:FP Arithmetic:FP Vector:Self(%),Retiring:General Retirement:Other:Self(%),Retiring:Microcode Sequencer:Self(%),Retiring:Microcode Sequencer:Assists:Self(%),Module,Function (Full),Source File,Start Address
Total,100.000000,0,100.000000,0,100.000000,0.0,,,,,,,,,,,,,10000.0,10000.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,,,,0.0,0.0,0.0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,100.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,100.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,,,,,,,,,,0.0,0.0,0.0,0.0,0.0,0.0,100.0,0.0,0.0,[Unknown],[Unknown],[Unknown],[Unknown]
 GraphParallelExp::IntersectNeighborSets,100.000000,417302400000,100.000000,264758000000,100.000000,1.576165,,,,,,,,,,,,,10000.0,10000.0,26.0,8.2,0.0,0.0,53.3,1.6,0.0,0.0,17.7,5.2,43.7,0.5,94.4,1.1,,,,42.7,42.7,0.0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,7.5,2.5,17.0,3.1,0.0,0.0,0.0,0.0,0.0,0.0,0.4,0.4,0.0,0.6,0.0,23.1,2.3,65.6,1.6,0.0,87.5,0.0,0.0,0.1,4.9,0.0,54.8,63.6,21.8,23.9,18.0,25.5,22.6,14.0,14.2,0.0,51.6,0.0,,,,,,,,,,23.9,23.8,0.0,0.0,0.0,0.0,100.0,0.0,0.0,pSCANParallelExp0,"GraphParallelExp::IntersectNeighborSets(int, int, int)",GraphParallelExp.cpp,0x4061f0
