
---------- Begin Simulation Statistics ---------
sim_seconds                                  1.238756                       # Number of seconds simulated
sim_ticks                                1238755880500                       # Number of ticks simulated
final_tick                               1238755880500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 673225                       # Simulator instruction rate (inst/s)
host_op_rate                                   981478                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1667923085                       # Simulator tick rate (ticks/s)
host_mem_usage                                 832956                       # Number of bytes of host memory used
host_seconds                                   742.69                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     728937824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           61184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       176203776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          176264960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        61184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     93040384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93040384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2753184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2754140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1453756                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1453756                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              49391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          142242534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             142291926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         49391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            49391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        75107925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75107925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        75107925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             49391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         142242534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217399851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2754140                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1453756                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2754140                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1453756                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              176035520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  229440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93007168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               176264960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93040384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3585                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   501                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      1283497                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            172028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            173069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            169493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            169645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            168952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            171123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            170188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            167907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            168085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           171690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           172005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           175165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           173986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           174463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           179084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             90536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             90407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93784                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1234423707500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2754140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1453756                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2714985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  88423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  88552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  89093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  88863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  89180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  88878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  88843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  88853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  88878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  89214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  88831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  88823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       860206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    312.765417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.898565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.608860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       415130     48.26%     48.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       133287     15.49%     63.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39552      4.60%     68.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34470      4.01%     72.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        77386      9.00%     81.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11399      1.33%     82.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9791      1.14%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9159      1.06%     84.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130032     15.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       860206                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        88820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.967282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.687411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.822355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         88769     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           40      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88820                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.361596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.344442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            72456     81.58%     81.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              804      0.91%     82.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15388     17.32%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              160      0.18%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88820                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  25682882000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             77255788250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                13752775000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9337.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28087.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       142.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    142.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.12                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2166099                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1177487                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.02                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     293358.89                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3210013800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1751495625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             10671726000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4698421200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          80909353200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         334879335990                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         449498410500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           885618756315                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            714.927240                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 745382652250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   41364700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  452006351500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3293143560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1796854125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             10782603000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4718554560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          80909353200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         341650019430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         443559214500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           886709742375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            715.807952                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 735439940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   41364700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  461949063750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2477511761                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     728937824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310589                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    843                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105501                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310589                       # number of integer instructions
system.cpu.num_fp_insts                           843                       # number of float instructions
system.cpu.num_int_register_reads          1714991297                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733141                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1319                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720629                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518979                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821783                       # number of memory refs
system.cpu.num_load_insts                   228115222                       # Number of load instructions
system.cpu.num_store_insts                   76706561                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2477511761                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073397                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960306      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024114     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115222     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706561     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937824                       # Class of executed instruction
system.cpu.dcache.tags.replacements           5467723                       # number of replacements
system.cpu.dcache.tags.tagsinuse           505.951359                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           299353558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5468235                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.744092                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21691920500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   505.951359                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.988186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         310290028                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        310290028                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224492228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224492228                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     74861330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74861330                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     299353558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        299353558                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    299353558                       # number of overall hits
system.cpu.dcache.overall_hits::total       299353558                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3557468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3557468                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1845231                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1845231                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      5402699                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5402699                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5468235                       # number of overall misses
system.cpu.dcache.overall_misses::total       5468235                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 134097990000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 134097990000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 116772382000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 116772382000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 250870372000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 250870372000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 250870372000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 250870372000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821793                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.015600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015600                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.024056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024056                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.017728                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017728                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.017939                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017939                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37694.784605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37694.784605                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63283.340677                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63283.340677                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 46434.267761                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46434.267761                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45877.759826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45877.759826                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1203093                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             19787                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.802193                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2794385                       # number of writebacks
system.cpu.dcache.writebacks::total           2794385                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3557468                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3557468                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1845231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1845231                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5402699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5402699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5468235                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5468235                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 130540522000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 130540522000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 114927151000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 114927151000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   5620685914                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5620685914                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 245467673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245467673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 251088358914                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 251088358914                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.015600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.017728                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017728                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.017939                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017939                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 36694.784605                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36694.784605                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62283.340677                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62283.340677                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85764.860748                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85764.860748                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45434.267761                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45434.267761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45917.624044                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45917.624044                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               450                       # number of replacements
system.cpu.icache.tags.tagsinuse           471.340383                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687817843                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               962                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          714987.362786                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1129341984500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   471.340383                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.920587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.920587                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5502551402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5502551402                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687817843                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687817843                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687817843                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687817843                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687817843                       # number of overall hits
system.cpu.icache.overall_hits::total       687817843                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          962                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           962                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          962                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            962                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          962                       # number of overall misses
system.cpu.icache.overall_misses::total           962                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     76658500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76658500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     76658500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76658500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     76658500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76658500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79686.590437                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79686.590437                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79686.590437                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79686.590437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79686.590437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79686.590437                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          450                       # number of writebacks
system.cpu.icache.writebacks::total               450                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          962                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          962                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          962                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          962                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          962                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          962                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     75696500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75696500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     75696500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75696500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     75696500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75696500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78686.590437                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78686.590437                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78686.590437                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78686.590437                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78686.590437                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78686.590437                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2750070                       # number of replacements
system.l2.tags.tagsinuse                 15987.957133                       # Cycle average of tags in use
system.l2.tags.total_refs                     6303362                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2766450                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.278502                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               45312572500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7894.213605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          7.391806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8086.351722                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.481825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.493552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975827                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16240                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15549050                       # Number of tag accesses
system.l2.tags.data_accesses                 15549050                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2794385                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2794385                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          450                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              450                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             502208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                502208                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2212843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2212843                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     6                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2715051                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2715057                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    6                       # number of overall hits
system.l2.overall_hits::cpu.data              2715051                       # number of overall hits
system.l2.overall_hits::total                 2715057                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          1343023                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1343023                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              956                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1410161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1410161                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 956                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2753184                       # number of demand (read+write) misses
system.l2.demand_misses::total                2754140                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                956                       # number of overall misses
system.l2.overall_misses::cpu.data            2753184                       # number of overall misses
system.l2.overall_misses::total               2754140                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 106885970000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  106885970000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     74189500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74189500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 107484617000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 107484617000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      74189500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  214370587000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     214444776500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     74189500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 214370587000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    214444776500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2794385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2794385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          450                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          450                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1845231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1845231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3623004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3623004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               962                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           5468235                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5469197                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              962                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          5468235                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5469197                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.727835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.727835                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.993763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993763                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.389224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.389224                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.993763                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.503487                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.503573                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.993763                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.503487                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.503573                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79586.105376                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79586.105376                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77604.079498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77604.079498                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 76221.521514                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76221.521514                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77604.079498                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77862.789774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77862.699972                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77604.079498                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77862.789774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77862.699972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1453756                       # number of writebacks
system.l2.writebacks::total                   1453756                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        22302                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         22302                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      1343023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1343023                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          956                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1410161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1410161                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2753184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2754140                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2753184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2754140                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  93455740000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  93455740000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     64629500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64629500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  93383007000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  93383007000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     64629500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 186838747000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186903376500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     64629500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 186838747000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 186903376500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.727835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.727835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.993763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.389224                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.389224                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.993763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.503487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.503573                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.993763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.503487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.503573                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69586.105376                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69586.105376                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67604.079498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67604.079498                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 66221.521514                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66221.521514                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67604.079498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 67862.789774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67862.699972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67604.079498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 67862.789774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67862.699972                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            1411117                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1453756                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1283497                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1343023                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1343023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1411117                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8245533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8245533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8245533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    269305344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    269305344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               269305344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5491393                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5491393    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5491393                       # Request fanout histogram
system.membus.reqLayer2.occupancy         11337504500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14617749500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     10937370                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5468173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          35119                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        35119                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           3623966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4248141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          450                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3969651                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1845231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1845231                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           962                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3623004                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     16404192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16406566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    528807680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              528898048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2750070                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          8219267                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004273                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065228                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8184147     99.57%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  35120      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8219267                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8263520000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1443000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8202352500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
