module top_module( 
    input a, b, sel,
    output reg out ); 
    always@(*)
    begin
    if(sel==0)
         out=a;
    else
         out=b;
    end
endmodule
