Analysis & Synthesis report for lab7dk1051
Tue Nov 26 21:12:55 2024
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for instruction_memory:instr_mem|altsyncram:mem_rtl_0|altsyncram_4291:auto_generated
 16. Parameter Settings for Inferred Entity Instance: instruction_memory:instr_mem|altsyncram:mem_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "display:disp_inst"
 19. Port Connectivity Checks: "data_memory:d_mem"
 20. Port Connectivity Checks: "instruction_memory:instr_mem"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 26 21:12:55 2024      ;
; Quartus II 64-Bit Version          ; 15.0.2 Build 153 07/15/2015 SJ Web Edition ;
; Revision Name                      ; lab7dk1051                                 ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 16,727                                     ;
;     Total combinational functions  ; 7,500                                      ;
;     Dedicated logic registers      ; 9,463                                      ;
; Total registers                    ; 9463                                       ;
; Total pins                         ; 339                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 8,192                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top                ; lab7dk1051         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                        ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                     ; Library ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; data_memory.sv                                         ; yes             ; User SystemVerilog HDL File                           ; /home/user/Desktop/Lab8/data_memory.sv                                           ;         ;
; SignExtend.sv                                          ; yes             ; User SystemVerilog HDL File                           ; /home/user/Desktop/Lab8/SignExtend.sv                                            ;         ;
; top.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; /home/user/Desktop/Lab8/top.sv                                                   ;         ;
; register_file.sv                                       ; yes             ; User SystemVerilog HDL File                           ; /home/user/Desktop/Lab8/register_file.sv                                         ;         ;
; ALU.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; /home/user/Desktop/Lab8/ALU.sv                                                   ;         ;
; display.sv                                             ; yes             ; User SystemVerilog HDL File                           ; /home/user/Desktop/Lab8/display.sv                                               ;         ;
; instruction_memory.sv                                  ; yes             ; User SystemVerilog HDL File                           ; /home/user/Desktop/Lab8/instruction_memory.sv                                    ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                          ; /home/software/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                          ; /home/software/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                          ; /home/software/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                          ; /home/software/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                                         ; yes             ; Megafunction                                          ; /home/software/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                          ; /home/software/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                             ; yes             ; Megafunction                                          ; /home/software/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                             ; yes             ; Megafunction                                          ; /home/software/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                                          ; /home/software/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4291.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; /home/user/Desktop/Lab8/db/altsyncram_4291.tdf                                   ;         ;
; db/lab7dk1051.ram0_instruction_memory_68fd8bb8.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/user/Desktop/Lab8/db/lab7dk1051.ram0_instruction_memory_68fd8bb8.hdl.mif   ;         ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 16,727    ;
;                                             ;           ;
; Total combinational functions               ; 7500      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 6971      ;
;     -- 3 input functions                    ; 453       ;
;     -- <=2 input functions                  ; 76        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 7463      ;
;     -- arithmetic mode                      ; 37        ;
;                                             ;           ;
; Total registers                             ; 9463      ;
;     -- Dedicated logic registers            ; 9463      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 339       ;
; Total memory bits                           ; 8192      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 9495      ;
; Total fan-out                               ; 67994     ;
; Average fan-out                             ; 3.85      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; |top                                      ; 7500 (292)        ; 9463 (246)   ; 8192        ; 0            ; 0       ; 0         ; 339  ; 0            ; |top                                                                                  ; work         ;
;    |ALU:alu_inst|                         ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ALU:alu_inst                                                                     ; work         ;
;    |data_memory:d_mem|                    ; 5723 (5723)       ; 8192 (8192)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_memory:d_mem                                                                ; work         ;
;    |display:disp_inst|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:disp_inst                                                                ; work         ;
;    |instruction_memory:instr_mem|         ; 28 (28)           ; 1 (1)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|instruction_memory:instr_mem                                                     ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|instruction_memory:instr_mem|altsyncram:mem_rtl_0                                ; work         ;
;          |altsyncram_4291:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|instruction_memory:instr_mem|altsyncram:mem_rtl_0|altsyncram_4291:auto_generated ; work         ;
;    |register_file:r_f|                    ; 1386 (1386)       ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|register_file:r_f                                                                ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+
; Name                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                    ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+
; instruction_memory:instr_mem|altsyncram:mem_rtl_0|altsyncram_4291:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 32           ; --           ; --           ; 8192 ; db/lab7dk1051.ram0_instruction_memory_68fd8bb8.hdl.mif ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; ID_EX_RegDst                           ; Stuck at GND due to stuck port data_in ;
; ID_EX_ALUControl[0,2]                  ; Stuck at GND due to stuck port data_in ;
; ID_EX_RD[0..4]                         ; Lost fanout                            ;
; ID_EX_SignExtImm[15..30]               ; Merged with ID_EX_SignExtImm[31]       ;
; PC[10..31]                             ; Lost fanout                            ;
; Total Number of Removed Registers = 46 ;                                        ;
+----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                 ;
+---------------+---------------------------+-----------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                          ;
+---------------+---------------------------+-----------------------------------------------------------------+
; ID_EX_RegDst  ; Stuck at GND              ; ID_EX_RD[4], ID_EX_RD[3], ID_EX_RD[2], ID_EX_RD[1], ID_EX_RD[0] ;
;               ; due to stuck port data_in ;                                                                 ;
+---------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9463  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 9463  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9225  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; register_file:r_f|rf[9][0]             ; 3       ;
; register_file:r_f|rf[9][3]             ; 3       ;
; data_memory:d_mem|mem[7][0]            ; 3       ;
; data_memory:d_mem|mem[7][1]            ; 3       ;
; data_memory:d_mem|mem[7][2]            ; 3       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                             ;
+--------------------------+----------------------------------------+------+
; Register Name            ; Megafunction                           ; Type ;
+--------------------------+----------------------------------------+------+
; IF_ID_Instruction[0..31] ; instruction_memory:instr_mem|mem_rtl_0 ; RAM  ;
+--------------------------+----------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|ForwardedB[24]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|ALU_SrcA[24]            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|Mux2                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|Mux1                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |top|register_file:r_f|Mux59 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |top|register_file:r_f|Mux21 ;
; 256:1              ; 32 bits   ; 5440 LEs      ; 5440 LEs             ; 0 LEs                  ; No         ; |top|data_memory:d_mem|Mux15 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_memory:instr_mem|altsyncram:mem_rtl_0|altsyncram_4291:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instruction_memory:instr_mem|altsyncram:mem_rtl_0           ;
+------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                  ; Type           ;
+------------------------------------+--------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped        ;
; WIDTH_A                            ; 32                                                     ; Untyped        ;
; WIDTHAD_A                          ; 8                                                      ; Untyped        ;
; NUMWORDS_A                         ; 256                                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WIDTH_B                            ; 1                                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; INIT_FILE                          ; db/lab7dk1051.ram0_instruction_memory_68fd8bb8.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_4291                                        ; Untyped        ;
+------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; instruction_memory:instr_mem|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:disp_inst"                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data_in[31..4]" will be connected to GND. ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "data_memory:d_mem"      ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; prode ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "instruction_memory:instr_mem" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; A[1..0] ; Input ; Info     ; Stuck at GND                ;
+---------+-------+----------+-----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 339                         ;
; cycloneiii_ff         ; 9463                        ;
;     CLR               ; 238                         ;
;     ENA CLR           ; 9225                        ;
; cycloneiii_lcell_comb ; 7508                        ;
;     arith             ; 37                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 32                          ;
;     normal            ; 7471                        ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 421                         ;
;         4 data inputs ; 6971                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 10.10                       ;
; Average LUT depth     ; 5.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
    Info: Processing started: Tue Nov 26 21:12:28 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7dk1051 -c lab7dk1051
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: data_memory
Info (12021): Found 1 design units, including 1 entities, in source file MUX_MemtoReg.sv
    Info (12023): Found entity 1: MUX_MemtoReg
Info (12021): Found 1 design units, including 1 entities, in source file MUX_ALUSrc.sv
    Info (12023): Found entity 1: MUX_ALUSrc
Info (12021): Found 1 design units, including 1 entities, in source file MUX_RegDst.sv
    Info (12023): Found entity 1: MUX_RegDst
Info (12021): Found 1 design units, including 1 entities, in source file SignExtend.sv
    Info (12023): Found entity 1: SignExtend
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file ALU.sv
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file display.sv
    Info (12023): Found entity 1: display
Info (12021): Found 1 design units, including 1 entities, in source file top1.sv
    Info (12023): Found entity 1: top1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: instruction_memory
Warning (10236): Verilog HDL Implicit Net warning at top1.sv(129): created implicit net for "WB_WriteData"
Warning (10236): Verilog HDL Implicit Net warning at top1.sv(264): created implicit net for "ALU_SrcA"
Warning (10236): Verilog HDL Implicit Net warning at top1.sv(265): created implicit net for "ALU_SrcB"
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.sv(30): object "ID_EX_PC" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at top.sv(55): inferring latch(es) for variable "PC", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "PC[0]" at top.sv(55)
Info (10041): Inferred latch for "PC[1]" at top.sv(55)
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:instr_mem"
Warning (10030): Net "mem.data_a" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:r_f"
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:sign_ext"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_inst"
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:d_mem"
Warning (10034): Output port "prode" at data_memory.sv(7) has no driver
Info (12128): Elaborating entity "display" for hierarchy "display:disp_inst"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instruction_memory:instr_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab7dk1051.ram0_instruction_memory_68fd8bb8.hdl.mif
Info (12130): Elaborated megafunction instantiation "instruction_memory:instr_mem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "instruction_memory:instr_mem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab7dk1051.ram0_instruction_memory_68fd8bb8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4291.tdf
    Info (12023): Found entity 1: altsyncram_4291
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 17276 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 335 output pins
    Info (21061): Implemented 16905 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1084 megabytes
    Info: Processing ended: Tue Nov 26 21:12:55 2024
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:39


