
MouseTreadmillSTM32Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000130dc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .RamFunc      00000048  08013264  08013264  00023264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000012d8  080132ac  080132ac  000232ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08014584  08014584  00024584  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM          00000008  08014584  08014584  00024584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0801458c  0801458c  0003046c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000008  0801458c  0801458c  0002458c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08014594  08014594  00024594  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         0000046c  20000000  08014598  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000165c  2000046c  08014a04  0003046c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001ac8  08014a04  00031ac8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003046c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002b1fb  00000000  00000000  0003049c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000442e  00000000  00000000  0005b697  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0001b75e  00000000  00000000  0005fac5  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001680  00000000  00000000  0007b228  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001df8  00000000  00000000  0007c8a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0002b17a  00000000  00000000  0007e6a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00016ef1  00000000  00000000  000a981a  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000fafd5  00000000  00000000  000c070b  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  001bb6e0  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003ef8  00000000  00000000  001bb75c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000046c 	.word	0x2000046c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08013248 	.word	0x08013248

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000470 	.word	0x20000470
 80001c4:	08013248 	.word	0x08013248

080001c8 <_mainCRTStartup>:
 80001c8:	4b15      	ldr	r3, [pc, #84]	; (8000220 <_mainCRTStartup+0x58>)
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	bf08      	it	eq
 80001ce:	4b13      	ldreq	r3, [pc, #76]	; (800021c <_mainCRTStartup+0x54>)
 80001d0:	469d      	mov	sp, r3
 80001d2:	f5a3 3a80 	sub.w	sl, r3, #65536	; 0x10000
 80001d6:	2100      	movs	r1, #0
 80001d8:	468b      	mov	fp, r1
 80001da:	460f      	mov	r7, r1
 80001dc:	4813      	ldr	r0, [pc, #76]	; (800022c <_mainCRTStartup+0x64>)
 80001de:	4a14      	ldr	r2, [pc, #80]	; (8000230 <_mainCRTStartup+0x68>)
 80001e0:	1a12      	subs	r2, r2, r0
 80001e2:	f012 ff3b 	bl	801305c <memset>
 80001e6:	4b0f      	ldr	r3, [pc, #60]	; (8000224 <_mainCRTStartup+0x5c>)
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	d000      	beq.n	80001ee <_mainCRTStartup+0x26>
 80001ec:	4798      	blx	r3
 80001ee:	4b0e      	ldr	r3, [pc, #56]	; (8000228 <_mainCRTStartup+0x60>)
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d000      	beq.n	80001f6 <_mainCRTStartup+0x2e>
 80001f4:	4798      	blx	r3
 80001f6:	2000      	movs	r0, #0
 80001f8:	2100      	movs	r1, #0
 80001fa:	0004      	movs	r4, r0
 80001fc:	000d      	movs	r5, r1
 80001fe:	480d      	ldr	r0, [pc, #52]	; (8000234 <_mainCRTStartup+0x6c>)
 8000200:	2800      	cmp	r0, #0
 8000202:	d002      	beq.n	800020a <_mainCRTStartup+0x42>
 8000204:	480c      	ldr	r0, [pc, #48]	; (8000238 <_mainCRTStartup+0x70>)
 8000206:	f012 ffa3 	bl	8013150 <atexit>
 800020a:	f012 fee9 	bl	8012fe0 <__libc_init_array>
 800020e:	0020      	movs	r0, r4
 8000210:	0029      	movs	r1, r5
 8000212:	f003 feb1 	bl	8003f78 <main>
 8000216:	f012 fed3 	bl	8012fc0 <exit>
 800021a:	bf00      	nop
 800021c:	00080000 	.word	0x00080000
	...
 800022c:	2000046c 	.word	0x2000046c
 8000230:	20001ac8 	.word	0x20001ac8
 8000234:	08013151 	.word	0x08013151
 8000238:	0801315d 	.word	0x0801315d
 800023c:	08014598 	.word	0x08014598
 8000240:	20000000 	.word	0x20000000
 8000244:	2000046c 	.word	0x2000046c
 8000248:	2000046c 	.word	0x2000046c
 800024c:	20001ac8 	.word	0x20001ac8

08000250 <__aeabi_uldivmod>:
 8000250:	b953      	cbnz	r3, 8000268 <__aeabi_uldivmod+0x18>
 8000252:	b94a      	cbnz	r2, 8000268 <__aeabi_uldivmod+0x18>
 8000254:	2900      	cmp	r1, #0
 8000256:	bf08      	it	eq
 8000258:	2800      	cmpeq	r0, #0
 800025a:	bf1c      	itt	ne
 800025c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000260:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000264:	f000 b972 	b.w	800054c <__aeabi_idiv0>
 8000268:	f1ad 0c08 	sub.w	ip, sp, #8
 800026c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000270:	f000 f806 	bl	8000280 <__udivmoddi4>
 8000274:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000278:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800027c:	b004      	add	sp, #16
 800027e:	4770      	bx	lr

08000280 <__udivmoddi4>:
 8000280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000284:	9e08      	ldr	r6, [sp, #32]
 8000286:	4604      	mov	r4, r0
 8000288:	4688      	mov	r8, r1
 800028a:	2b00      	cmp	r3, #0
 800028c:	d14b      	bne.n	8000326 <__udivmoddi4+0xa6>
 800028e:	428a      	cmp	r2, r1
 8000290:	4615      	mov	r5, r2
 8000292:	d967      	bls.n	8000364 <__udivmoddi4+0xe4>
 8000294:	fab2 f282 	clz	r2, r2
 8000298:	b14a      	cbz	r2, 80002ae <__udivmoddi4+0x2e>
 800029a:	f1c2 0720 	rsb	r7, r2, #32
 800029e:	fa01 f302 	lsl.w	r3, r1, r2
 80002a2:	fa20 f707 	lsr.w	r7, r0, r7
 80002a6:	4095      	lsls	r5, r2
 80002a8:	ea47 0803 	orr.w	r8, r7, r3
 80002ac:	4094      	lsls	r4, r2
 80002ae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002b2:	0c23      	lsrs	r3, r4, #16
 80002b4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002b8:	fa1f fc85 	uxth.w	ip, r5
 80002bc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002c0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002c4:	fb07 f10c 	mul.w	r1, r7, ip
 80002c8:	4299      	cmp	r1, r3
 80002ca:	d909      	bls.n	80002e0 <__udivmoddi4+0x60>
 80002cc:	18eb      	adds	r3, r5, r3
 80002ce:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002d2:	f080 811b 	bcs.w	800050c <__udivmoddi4+0x28c>
 80002d6:	4299      	cmp	r1, r3
 80002d8:	f240 8118 	bls.w	800050c <__udivmoddi4+0x28c>
 80002dc:	3f02      	subs	r7, #2
 80002de:	442b      	add	r3, r5
 80002e0:	1a5b      	subs	r3, r3, r1
 80002e2:	b2a4      	uxth	r4, r4
 80002e4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002e8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002ec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002f0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002f4:	45a4      	cmp	ip, r4
 80002f6:	d909      	bls.n	800030c <__udivmoddi4+0x8c>
 80002f8:	192c      	adds	r4, r5, r4
 80002fa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fe:	f080 8107 	bcs.w	8000510 <__udivmoddi4+0x290>
 8000302:	45a4      	cmp	ip, r4
 8000304:	f240 8104 	bls.w	8000510 <__udivmoddi4+0x290>
 8000308:	3802      	subs	r0, #2
 800030a:	442c      	add	r4, r5
 800030c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000310:	eba4 040c 	sub.w	r4, r4, ip
 8000314:	2700      	movs	r7, #0
 8000316:	b11e      	cbz	r6, 8000320 <__udivmoddi4+0xa0>
 8000318:	40d4      	lsrs	r4, r2
 800031a:	2300      	movs	r3, #0
 800031c:	e9c6 4300 	strd	r4, r3, [r6]
 8000320:	4639      	mov	r1, r7
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	428b      	cmp	r3, r1
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0xbe>
 800032a:	2e00      	cmp	r6, #0
 800032c:	f000 80eb 	beq.w	8000506 <__udivmoddi4+0x286>
 8000330:	2700      	movs	r7, #0
 8000332:	e9c6 0100 	strd	r0, r1, [r6]
 8000336:	4638      	mov	r0, r7
 8000338:	4639      	mov	r1, r7
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	fab3 f783 	clz	r7, r3
 8000342:	2f00      	cmp	r7, #0
 8000344:	d147      	bne.n	80003d6 <__udivmoddi4+0x156>
 8000346:	428b      	cmp	r3, r1
 8000348:	d302      	bcc.n	8000350 <__udivmoddi4+0xd0>
 800034a:	4282      	cmp	r2, r0
 800034c:	f200 80fa 	bhi.w	8000544 <__udivmoddi4+0x2c4>
 8000350:	1a84      	subs	r4, r0, r2
 8000352:	eb61 0303 	sbc.w	r3, r1, r3
 8000356:	2001      	movs	r0, #1
 8000358:	4698      	mov	r8, r3
 800035a:	2e00      	cmp	r6, #0
 800035c:	d0e0      	beq.n	8000320 <__udivmoddi4+0xa0>
 800035e:	e9c6 4800 	strd	r4, r8, [r6]
 8000362:	e7dd      	b.n	8000320 <__udivmoddi4+0xa0>
 8000364:	b902      	cbnz	r2, 8000368 <__udivmoddi4+0xe8>
 8000366:	deff      	udf	#255	; 0xff
 8000368:	fab2 f282 	clz	r2, r2
 800036c:	2a00      	cmp	r2, #0
 800036e:	f040 808f 	bne.w	8000490 <__udivmoddi4+0x210>
 8000372:	1b49      	subs	r1, r1, r5
 8000374:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000378:	fa1f f885 	uxth.w	r8, r5
 800037c:	2701      	movs	r7, #1
 800037e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000382:	0c23      	lsrs	r3, r4, #16
 8000384:	fb0e 111c 	mls	r1, lr, ip, r1
 8000388:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800038c:	fb08 f10c 	mul.w	r1, r8, ip
 8000390:	4299      	cmp	r1, r3
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0x124>
 8000394:	18eb      	adds	r3, r5, r3
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x122>
 800039c:	4299      	cmp	r1, r3
 800039e:	f200 80cd 	bhi.w	800053c <__udivmoddi4+0x2bc>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1a59      	subs	r1, r3, r1
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1410 	mls	r4, lr, r0, r1
 80003b0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x14c>
 80003bc:	192c      	adds	r4, r5, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x14a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80b6 	bhi.w	8000536 <__udivmoddi4+0x2b6>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e79f      	b.n	8000316 <__udivmoddi4+0x96>
 80003d6:	f1c7 0c20 	rsb	ip, r7, #32
 80003da:	40bb      	lsls	r3, r7
 80003dc:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003e0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003e4:	fa01 f407 	lsl.w	r4, r1, r7
 80003e8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003ec:	fa21 f30c 	lsr.w	r3, r1, ip
 80003f0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003f4:	4325      	orrs	r5, r4
 80003f6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003fa:	0c2c      	lsrs	r4, r5, #16
 80003fc:	fb08 3319 	mls	r3, r8, r9, r3
 8000400:	fa1f fa8e 	uxth.w	sl, lr
 8000404:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000408:	fb09 f40a 	mul.w	r4, r9, sl
 800040c:	429c      	cmp	r4, r3
 800040e:	fa02 f207 	lsl.w	r2, r2, r7
 8000412:	fa00 f107 	lsl.w	r1, r0, r7
 8000416:	d90b      	bls.n	8000430 <__udivmoddi4+0x1b0>
 8000418:	eb1e 0303 	adds.w	r3, lr, r3
 800041c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000420:	f080 8087 	bcs.w	8000532 <__udivmoddi4+0x2b2>
 8000424:	429c      	cmp	r4, r3
 8000426:	f240 8084 	bls.w	8000532 <__udivmoddi4+0x2b2>
 800042a:	f1a9 0902 	sub.w	r9, r9, #2
 800042e:	4473      	add	r3, lr
 8000430:	1b1b      	subs	r3, r3, r4
 8000432:	b2ad      	uxth	r5, r5
 8000434:	fbb3 f0f8 	udiv	r0, r3, r8
 8000438:	fb08 3310 	mls	r3, r8, r0, r3
 800043c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000440:	fb00 fa0a 	mul.w	sl, r0, sl
 8000444:	45a2      	cmp	sl, r4
 8000446:	d908      	bls.n	800045a <__udivmoddi4+0x1da>
 8000448:	eb1e 0404 	adds.w	r4, lr, r4
 800044c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000450:	d26b      	bcs.n	800052a <__udivmoddi4+0x2aa>
 8000452:	45a2      	cmp	sl, r4
 8000454:	d969      	bls.n	800052a <__udivmoddi4+0x2aa>
 8000456:	3802      	subs	r0, #2
 8000458:	4474      	add	r4, lr
 800045a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800045e:	fba0 8902 	umull	r8, r9, r0, r2
 8000462:	eba4 040a 	sub.w	r4, r4, sl
 8000466:	454c      	cmp	r4, r9
 8000468:	46c2      	mov	sl, r8
 800046a:	464b      	mov	r3, r9
 800046c:	d354      	bcc.n	8000518 <__udivmoddi4+0x298>
 800046e:	d051      	beq.n	8000514 <__udivmoddi4+0x294>
 8000470:	2e00      	cmp	r6, #0
 8000472:	d069      	beq.n	8000548 <__udivmoddi4+0x2c8>
 8000474:	ebb1 050a 	subs.w	r5, r1, sl
 8000478:	eb64 0403 	sbc.w	r4, r4, r3
 800047c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000480:	40fd      	lsrs	r5, r7
 8000482:	40fc      	lsrs	r4, r7
 8000484:	ea4c 0505 	orr.w	r5, ip, r5
 8000488:	e9c6 5400 	strd	r5, r4, [r6]
 800048c:	2700      	movs	r7, #0
 800048e:	e747      	b.n	8000320 <__udivmoddi4+0xa0>
 8000490:	f1c2 0320 	rsb	r3, r2, #32
 8000494:	fa20 f703 	lsr.w	r7, r0, r3
 8000498:	4095      	lsls	r5, r2
 800049a:	fa01 f002 	lsl.w	r0, r1, r2
 800049e:	fa21 f303 	lsr.w	r3, r1, r3
 80004a2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004a6:	4338      	orrs	r0, r7
 80004a8:	0c01      	lsrs	r1, r0, #16
 80004aa:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ae:	fa1f f885 	uxth.w	r8, r5
 80004b2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ba:	fb07 f308 	mul.w	r3, r7, r8
 80004be:	428b      	cmp	r3, r1
 80004c0:	fa04 f402 	lsl.w	r4, r4, r2
 80004c4:	d907      	bls.n	80004d6 <__udivmoddi4+0x256>
 80004c6:	1869      	adds	r1, r5, r1
 80004c8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004cc:	d22f      	bcs.n	800052e <__udivmoddi4+0x2ae>
 80004ce:	428b      	cmp	r3, r1
 80004d0:	d92d      	bls.n	800052e <__udivmoddi4+0x2ae>
 80004d2:	3f02      	subs	r7, #2
 80004d4:	4429      	add	r1, r5
 80004d6:	1acb      	subs	r3, r1, r3
 80004d8:	b281      	uxth	r1, r0
 80004da:	fbb3 f0fe 	udiv	r0, r3, lr
 80004de:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004e6:	fb00 f308 	mul.w	r3, r0, r8
 80004ea:	428b      	cmp	r3, r1
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x27e>
 80004ee:	1869      	adds	r1, r5, r1
 80004f0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004f4:	d217      	bcs.n	8000526 <__udivmoddi4+0x2a6>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d915      	bls.n	8000526 <__udivmoddi4+0x2a6>
 80004fa:	3802      	subs	r0, #2
 80004fc:	4429      	add	r1, r5
 80004fe:	1ac9      	subs	r1, r1, r3
 8000500:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000504:	e73b      	b.n	800037e <__udivmoddi4+0xfe>
 8000506:	4637      	mov	r7, r6
 8000508:	4630      	mov	r0, r6
 800050a:	e709      	b.n	8000320 <__udivmoddi4+0xa0>
 800050c:	4607      	mov	r7, r0
 800050e:	e6e7      	b.n	80002e0 <__udivmoddi4+0x60>
 8000510:	4618      	mov	r0, r3
 8000512:	e6fb      	b.n	800030c <__udivmoddi4+0x8c>
 8000514:	4541      	cmp	r1, r8
 8000516:	d2ab      	bcs.n	8000470 <__udivmoddi4+0x1f0>
 8000518:	ebb8 0a02 	subs.w	sl, r8, r2
 800051c:	eb69 020e 	sbc.w	r2, r9, lr
 8000520:	3801      	subs	r0, #1
 8000522:	4613      	mov	r3, r2
 8000524:	e7a4      	b.n	8000470 <__udivmoddi4+0x1f0>
 8000526:	4660      	mov	r0, ip
 8000528:	e7e9      	b.n	80004fe <__udivmoddi4+0x27e>
 800052a:	4618      	mov	r0, r3
 800052c:	e795      	b.n	800045a <__udivmoddi4+0x1da>
 800052e:	4667      	mov	r7, ip
 8000530:	e7d1      	b.n	80004d6 <__udivmoddi4+0x256>
 8000532:	4681      	mov	r9, r0
 8000534:	e77c      	b.n	8000430 <__udivmoddi4+0x1b0>
 8000536:	3802      	subs	r0, #2
 8000538:	442c      	add	r4, r5
 800053a:	e747      	b.n	80003cc <__udivmoddi4+0x14c>
 800053c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000540:	442b      	add	r3, r5
 8000542:	e72f      	b.n	80003a4 <__udivmoddi4+0x124>
 8000544:	4638      	mov	r0, r7
 8000546:	e708      	b.n	800035a <__udivmoddi4+0xda>
 8000548:	4637      	mov	r7, r6
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0xa0>

0800054c <__aeabi_idiv0>:
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop

08000550 <mavlink_sha256_update>:
    G += GG;
    H += HH;
}

MAVLINK_HELPER void mavlink_sha256_update(mavlink_sha256_ctx *m, const void *v, uint32_t len)
{
 8000550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000554:	b0df      	sub	sp, #380	; 0x17c
 8000556:	9004      	str	r0, [sp, #16]
 8000558:	9103      	str	r1, [sp, #12]
 800055a:	9202      	str	r2, [sp, #8]
    const unsigned char *p = (const unsigned char *)v;
    uint32_t old_sz = m->sz[0];
 800055c:	6806      	ldr	r6, [r0, #0]
    uint32_t offset;

    m->sz[0] += len * 8;
 800055e:	eb06 03c2 	add.w	r3, r6, r2, lsl #3
 8000562:	6003      	str	r3, [r0, #0]
    if (m->sz[0] < old_sz)
 8000564:	42b3      	cmp	r3, r6
 8000566:	d202      	bcs.n	800056e <mavlink_sha256_update+0x1e>
	++m->sz[1];
 8000568:	6843      	ldr	r3, [r0, #4]
 800056a:	3301      	adds	r3, #1
 800056c:	6043      	str	r3, [r0, #4]
    offset = (old_sz / 8) % 64;
 800056e:	f3c6 06c5 	ubfx	r6, r6, #3, #6
    while(len > 0){
 8000572:	9b02      	ldr	r3, [sp, #8]
 8000574:	2b00      	cmp	r3, #0
 8000576:	f000 80c3 	beq.w	8000700 <mavlink_sha256_update+0x1b0>
 800057a:	ab1d      	add	r3, sp, #116	; 0x74
 800057c:	930d      	str	r3, [sp, #52]	; 0x34
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 800057e:	f8df 8188 	ldr.w	r8, [pc, #392]	; 8000708 <mavlink_sha256_update+0x1b8>
 8000582:	e053      	b.n	800062c <mavlink_sha256_update+0xdc>
    for (i = 0; i < 64; i++) {
 8000584:	4635      	mov	r5, r6
 8000586:	4606      	mov	r6, r0
	AA = T1 + T2;
 8000588:	4618      	mov	r0, r3
    for (i = 0; i < 64; i++) {
 800058a:	4667      	mov	r7, ip
 800058c:	468c      	mov	ip, r1
	EE = DD + T1;
 800058e:	4659      	mov	r1, fp
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8000590:	ea4f 23f1 	mov.w	r3, r1, ror #11
 8000594:	ea83 13b1 	eor.w	r3, r3, r1, ror #6
 8000598:	ea83 6a71 	eor.w	sl, r3, r1, ror #25
 800059c:	ea27 0301 	bic.w	r3, r7, r1
 80005a0:	ea01 0b0c 	and.w	fp, r1, ip
 80005a4:	ea83 030b 	eor.w	r3, r3, fp
 80005a8:	4453      	add	r3, sl
 80005aa:	f859 2024 	ldr.w	r2, [r9, r4, lsl #2]
 80005ae:	4413      	add	r3, r2
 80005b0:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 80005b4:	4413      	add	r3, r2
 80005b6:	9a01      	ldr	r2, [sp, #4]
 80005b8:	4413      	add	r3, r2
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 80005ba:	ea4f 3270 	mov.w	r2, r0, ror #13
 80005be:	ea82 02b0 	eor.w	r2, r2, r0, ror #2
 80005c2:	ea82 52b0 	eor.w	r2, r2, r0, ror #22
 80005c6:	ea86 0a05 	eor.w	sl, r6, r5
 80005ca:	ea0a 0a00 	and.w	sl, sl, r0
 80005ce:	ea06 0b05 	and.w	fp, r6, r5
 80005d2:	ea8a 0a0b 	eor.w	sl, sl, fp
 80005d6:	4452      	add	r2, sl
	EE = DD + T1;
 80005d8:	eb03 0b0e 	add.w	fp, r3, lr
	AA = T1 + T2;
 80005dc:	4413      	add	r3, r2
    for (i = 0; i < 64; i++) {
 80005de:	3401      	adds	r4, #1
 80005e0:	9701      	str	r7, [sp, #4]
 80005e2:	46ae      	mov	lr, r5
 80005e4:	2c40      	cmp	r4, #64	; 0x40
 80005e6:	d1cd      	bne.n	8000584 <mavlink_sha256_update+0x34>
    A += AA;
 80005e8:	9a05      	ldr	r2, [sp, #20]
 80005ea:	441a      	add	r2, r3
 80005ec:	4613      	mov	r3, r2
 80005ee:	9a04      	ldr	r2, [sp, #16]
 80005f0:	6093      	str	r3, [r2, #8]
    B += BB;
 80005f2:	9b06      	ldr	r3, [sp, #24]
 80005f4:	4403      	add	r3, r0
 80005f6:	4618      	mov	r0, r3
 80005f8:	60d0      	str	r0, [r2, #12]
    C += CC;
 80005fa:	9b07      	ldr	r3, [sp, #28]
 80005fc:	4433      	add	r3, r6
 80005fe:	461e      	mov	r6, r3
 8000600:	6116      	str	r6, [r2, #16]
    D += DD;
 8000602:	9b08      	ldr	r3, [sp, #32]
 8000604:	442b      	add	r3, r5
 8000606:	461d      	mov	r5, r3
 8000608:	6155      	str	r5, [r2, #20]
    E += EE;
 800060a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800060c:	445b      	add	r3, fp
 800060e:	6193      	str	r3, [r2, #24]
    F += FF;
 8000610:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000612:	440b      	add	r3, r1
 8000614:	4619      	mov	r1, r3
 8000616:	61d1      	str	r1, [r2, #28]
    G += GG;
 8000618:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800061a:	4463      	add	r3, ip
 800061c:	6213      	str	r3, [r2, #32]
    H += HH;
 800061e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000620:	443b      	add	r3, r7
 8000622:	6253      	str	r3, [r2, #36]	; 0x24
                p2[1] = p1[2];
                p2[2] = p1[1];
                p2[3] = p1[0];
	    }
	    mavlink_sha256_calc(m, current);
	    offset = 0;
 8000624:	2600      	movs	r6, #0
    while(len > 0){
 8000626:	9b02      	ldr	r3, [sp, #8]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d069      	beq.n	8000700 <mavlink_sha256_update+0x1b0>
	uint32_t l = 64 - offset;
 800062c:	f1c6 0540 	rsb	r5, r6, #64	; 0x40
 8000630:	9f02      	ldr	r7, [sp, #8]
 8000632:	42bd      	cmp	r5, r7
 8000634:	bf28      	it	cs
 8000636:	463d      	movcs	r5, r7
	memcpy(m->u.save_bytes + offset, p, l);
 8000638:	9b04      	ldr	r3, [sp, #16]
 800063a:	f103 0428 	add.w	r4, r3, #40	; 0x28
 800063e:	462a      	mov	r2, r5
 8000640:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8000644:	4649      	mov	r1, r9
 8000646:	19a0      	adds	r0, r4, r6
 8000648:	f012 fcfd 	bl	8013046 <memcpy>
	offset += l;
 800064c:	442e      	add	r6, r5
	p += l;
 800064e:	464b      	mov	r3, r9
 8000650:	442b      	add	r3, r5
 8000652:	9303      	str	r3, [sp, #12]
	len -= l;
 8000654:	1b7b      	subs	r3, r7, r5
 8000656:	9302      	str	r3, [sp, #8]
	if(offset == 64){
 8000658:	2e40      	cmp	r6, #64	; 0x40
 800065a:	d1e4      	bne.n	8000626 <mavlink_sha256_update+0xd6>
 800065c:	4622      	mov	r2, r4
 800065e:	a81e      	add	r0, sp, #120	; 0x78
 8000660:	ab0e      	add	r3, sp, #56	; 0x38
                p2[0] = p1[3];
 8000662:	78d1      	ldrb	r1, [r2, #3]
 8000664:	7019      	strb	r1, [r3, #0]
                p2[1] = p1[2];
 8000666:	7891      	ldrb	r1, [r2, #2]
 8000668:	7059      	strb	r1, [r3, #1]
                p2[2] = p1[1];
 800066a:	7851      	ldrb	r1, [r2, #1]
 800066c:	7099      	strb	r1, [r3, #2]
                p2[3] = p1[0];
 800066e:	f812 1b04 	ldrb.w	r1, [r2], #4
 8000672:	70d9      	strb	r1, [r3, #3]
 8000674:	3304      	adds	r3, #4
	    for (i = 0; i < 16; i++){
 8000676:	4283      	cmp	r3, r0
 8000678:	d1f3      	bne.n	8000662 <mavlink_sha256_update+0x112>
    AA = A;
 800067a:	9b04      	ldr	r3, [sp, #16]
 800067c:	689a      	ldr	r2, [r3, #8]
 800067e:	9205      	str	r2, [sp, #20]
    BB = B;
 8000680:	68da      	ldr	r2, [r3, #12]
 8000682:	9206      	str	r2, [sp, #24]
    CC = C;
 8000684:	691a      	ldr	r2, [r3, #16]
 8000686:	9207      	str	r2, [sp, #28]
    DD = D;
 8000688:	695a      	ldr	r2, [r3, #20]
 800068a:	9208      	str	r2, [sp, #32]
    EE = E;
 800068c:	699a      	ldr	r2, [r3, #24]
 800068e:	9209      	str	r2, [sp, #36]	; 0x24
    FF = F;
 8000690:	69da      	ldr	r2, [r3, #28]
 8000692:	920a      	str	r2, [sp, #40]	; 0x28
    GG = G;
 8000694:	6a1a      	ldr	r2, [r3, #32]
 8000696:	920b      	str	r2, [sp, #44]	; 0x2c
    HH = H;
 8000698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800069a:	930c      	str	r3, [sp, #48]	; 0x30
 800069c:	ab0d      	add	r3, sp, #52	; 0x34
 800069e:	aa1d      	add	r2, sp, #116	; 0x74
 80006a0:	980d      	ldr	r0, [sp, #52]	; 0x34
	data[i] = in[i];
 80006a2:	f853 1f04 	ldr.w	r1, [r3, #4]!
 80006a6:	f842 1f04 	str.w	r1, [r2, #4]!
    for (i = 0; i < 16; ++i)
 80006aa:	4298      	cmp	r0, r3
 80006ac:	d1f9      	bne.n	80006a2 <mavlink_sha256_update+0x152>
 80006ae:	ac1e      	add	r4, sp, #120	; 0x78
 80006b0:	ad4e      	add	r5, sp, #312	; 0x138
 80006b2:	4620      	mov	r0, r4
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80006b4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
	    sigma0(data[i-15]) + data[i - 16];
 80006b6:	f854 1f04 	ldr.w	r1, [r4, #4]!
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80006ba:	ea4f 43f2 	mov.w	r3, r2, ror #19
 80006be:	ea83 4372 	eor.w	r3, r3, r2, ror #17
 80006c2:	ea83 2392 	eor.w	r3, r3, r2, lsr #10
	    sigma0(data[i-15]) + data[i - 16];
 80006c6:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80006c8:	6800      	ldr	r0, [r0, #0]
 80006ca:	4402      	add	r2, r0
 80006cc:	4413      	add	r3, r2
 80006ce:	ea4f 42b1 	mov.w	r2, r1, ror #18
 80006d2:	ea82 12f1 	eor.w	r2, r2, r1, ror #7
 80006d6:	ea82 02d1 	eor.w	r2, r2, r1, lsr #3
 80006da:	4413      	add	r3, r2
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80006dc:	63e3      	str	r3, [r4, #60]	; 0x3c
    for (i = 16; i < 64; ++i)
 80006de:	42a5      	cmp	r5, r4
 80006e0:	d1e7      	bne.n	80006b2 <mavlink_sha256_update+0x162>
    DD = D;
 80006e2:	f8dd e020 	ldr.w	lr, [sp, #32]
    CC = C;
 80006e6:	9d07      	ldr	r5, [sp, #28]
    BB = B;
 80006e8:	9e06      	ldr	r6, [sp, #24]
    AA = A;
 80006ea:	9805      	ldr	r0, [sp, #20]
    GG = G;
 80006ec:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    FF = F;
 80006ee:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    HH = H;
 80006f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    EE = E;
 80006f4:	9909      	ldr	r1, [sp, #36]	; 0x24
    for (i = 0; i < 64; i++) {
 80006f6:	2400      	movs	r4, #0
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 80006f8:	f10d 0978 	add.w	r9, sp, #120	; 0x78
 80006fc:	9201      	str	r2, [sp, #4]
 80006fe:	e747      	b.n	8000590 <mavlink_sha256_update+0x40>
	}
    }
}
 8000700:	b05f      	add	sp, #380	; 0x17c
 8000702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000706:	bf00      	nop
 8000708:	080132ac 	.word	0x080132ac

0800070c <mouseDriver_initSetpoint>:
static int send_msg = 1;
/* Private functions for mouseDriver.c*/
/* Private Init functions */

void mouseDriver_initSetpoint(void){
	actual_speed_setpoint.setpoint_x = 0;
 800070c:	4b02      	ldr	r3, [pc, #8]	; (8000718 <mouseDriver_initSetpoint+0xc>)
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
	actual_speed_setpoint.setpoint_y = 0;
 8000712:	605a      	str	r2, [r3, #4]
}
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	200004c8 	.word	0x200004c8

0800071c <mouseDriver_initMode>:


void mouseDriver_initMode(void){
	actual_mode = MOUSE_MODE_STOP;
 800071c:	4b01      	ldr	r3, [pc, #4]	; (8000724 <mouseDriver_initMode+0x8>)
 800071e:	2200      	movs	r2, #0
 8000720:	701a      	strb	r2, [r3, #0]
}
 8000722:	4770      	bx	lr
 8000724:	2000048d 	.word	0x2000048d

08000728 <mouseDriver_getSpeedFromSensors>:

void mouseDriver_getSpeedFromSensors(void){
	actual_speed_measure.speed_x = 1;
 8000728:	4b03      	ldr	r3, [pc, #12]	; (8000738 <mouseDriver_getSpeedFromSensors+0x10>)
 800072a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800072e:	605a      	str	r2, [r3, #4]
	actual_speed_measure.speed_y = 2;
 8000730:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000734:	609a      	str	r2, [r3, #8]
}
 8000736:	4770      	bx	lr
 8000738:	200004bc 	.word	0x200004bc

0800073c <mouseDriver_initPoints>:
void mouseDriver_initPoints(void){
 800073c:	b470      	push	{r4, r5, r6}
 800073e:	4c0e      	ldr	r4, [pc, #56]	; (8000778 <mouseDriver_initPoints+0x3c>)
	for(int i=0; i<MAX_POINTS; i++){
 8000740:	2300      	movs	r3, #0
		points[i].duration = 0;
 8000742:	4626      	mov	r6, r4
 8000744:	4619      	mov	r1, r3
		points[i].setpoint_x = 0;
 8000746:	2500      	movs	r5, #0
		points[i].duration = 0;
 8000748:	eb03 0043 	add.w	r0, r3, r3, lsl #1
 800074c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8000750:	1832      	adds	r2, r6, r0
 8000752:	5431      	strb	r1, [r6, r0]
 8000754:	7051      	strb	r1, [r2, #1]
 8000756:	7091      	strb	r1, [r2, #2]
 8000758:	70d1      	strb	r1, [r2, #3]
		points[i].setpoint_x = 0;
 800075a:	6055      	str	r5, [r2, #4]
		points[i].setpoint_y = 0;
 800075c:	6095      	str	r5, [r2, #8]
		points[i].point_id = 0;
 800075e:	7321      	strb	r1, [r4, #12]
	for(int i=0; i<MAX_POINTS; i++){
 8000760:	3301      	adds	r3, #1
 8000762:	340d      	adds	r4, #13
 8000764:	2bff      	cmp	r3, #255	; 0xff
 8000766:	d1ef      	bne.n	8000748 <mouseDriver_initPoints+0xc>
	}
	actual_point = 0;
 8000768:	2300      	movs	r3, #0
 800076a:	4a04      	ldr	r2, [pc, #16]	; (800077c <mouseDriver_initPoints+0x40>)
 800076c:	7013      	strb	r3, [r2, #0]
	actual_point_start_time = 0;
 800076e:	4a04      	ldr	r2, [pc, #16]	; (8000780 <mouseDriver_initPoints+0x44>)
 8000770:	6013      	str	r3, [r2, #0]
}
 8000772:	bc70      	pop	{r4, r5, r6}
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	20000724 	.word	0x20000724
 800077c:	2000049c 	.word	0x2000049c
 8000780:	200004a0 	.word	0x200004a0

08000784 <mouseDriver_setSetpoint>:
/* Private set/get functions */
void mouseDriver_setSetpoint(const mavlink_speed_setpoint_t speed){
 8000784:	b082      	sub	sp, #8
 8000786:	ed8d 0a00 	vstr	s0, [sp]
 800078a:	edcd 0a01 	vstr	s1, [sp, #4]
	actual_speed_setpoint = speed;
 800078e:	4b04      	ldr	r3, [pc, #16]	; (80007a0 <mouseDriver_setSetpoint+0x1c>)
 8000790:	aa02      	add	r2, sp, #8
 8000792:	e912 0003 	ldmdb	r2, {r0, r1}
 8000796:	e883 0003 	stmia.w	r3, {r0, r1}
}
 800079a:	b002      	add	sp, #8
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	200004c8 	.word	0x200004c8

080007a4 <mouseDriver_sendMsg>:


/* Private message functions */
void mouseDriver_sendMsg(uint32_t msgid){
 80007a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80007a8:	b0fe      	sub	sp, #504	; 0x1f8
 80007aa:	4605      	mov	r5, r0
	static uint8_t outBuffer[MAX_BYTE_BUFFER_SIZE];
	static uint16_t msg_size = 0;

	while (main_get_huart_tx_state() == HAL_BUSY){
		/*Wait for other messages to be sent*/
		HAL_Delay(1);
 80007ac:	2401      	movs	r4, #1
	while (main_get_huart_tx_state() == HAL_BUSY){
 80007ae:	e002      	b.n	80007b6 <mouseDriver_sendMsg+0x12>
		HAL_Delay(1);
 80007b0:	4620      	mov	r0, r4
 80007b2:	f004 f8e1 	bl	8004978 <HAL_Delay>
	while (main_get_huart_tx_state() == HAL_BUSY){
 80007b6:	f002 fbd1 	bl	8002f5c <main_get_huart_tx_state>
 80007ba:	2802      	cmp	r0, #2
 80007bc:	d0f8      	beq.n	80007b0 <mouseDriver_sendMsg+0xc>
	}

	switch(msgid){
 80007be:	2d08      	cmp	r5, #8
 80007c0:	f200 811b 	bhi.w	80009fa <mouseDriver_sendMsg+0x256>
 80007c4:	e8df f015 	tbh	[pc, r5, lsl #1]
 80007c8:	05c70009 	.word	0x05c70009
 80007cc:	011901eb 	.word	0x011901eb
 80007d0:	09b203e4 	.word	0x09b203e4
 80007d4:	07c40b9e 	.word	0x07c40b9e
 80007d8:	0d83      	.short	0x0d83
		case MAVLINK_MSG_ID_HEARTBEAT:
			mavlink_msg_heartbeat_pack(SYS_ID,COMP_ID, &msg, actual_mode, mouseDriver_getTime());
 80007da:	4b98      	ldr	r3, [pc, #608]	; (8000a3c <mouseDriver_sendMsg+0x298>)
 80007dc:	781c      	ldrb	r4, [r3, #0]

	/* Init sensor as well */
	sensorDriver_init();
}
uint32_t mouseDriver_getTime (void){
	return (HAL_GetTick());
 80007de:	f004 f8a1 	bl	8004924 <HAL_GetTick>
 80007e2:	4602      	mov	r2, r0
    _mav_put_uint8_t(buf, 4, mode);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_HEARTBEAT_LEN);
#else
    mavlink_heartbeat_t packet;
    packet.time = time;
 80007e4:	466b      	mov	r3, sp
 80007e6:	6018      	str	r0, [r3, #0]
    packet.mode = mode;
 80007e8:	711c      	strb	r4, [r3, #4]

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 80007ea:	e893 0003 	ldmia.w	r3, {r0, r1}
 80007ee:	9238      	str	r2, [sp, #224]	; 0xe0
 80007f0:	f88d 10e4 	strb.w	r1, [sp, #228]	; 0xe4
#endif

    msg->msgid = MAVLINK_MSG_ID_HEARTBEAT;
 80007f4:	2300      	movs	r3, #0
 80007f6:	f88d 30dd 	strb.w	r3, [sp, #221]	; 0xdd
 80007fa:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 80007fe:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 * @param length Message length
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message_buffer(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      mavlink_status_t* status, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8000802:	4b8f      	ldr	r3, [pc, #572]	; (8000a40 <mouseDriver_sendMsg+0x29c>)
 8000804:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8000806:	f013 0602 	ands.w	r6, r3, #2
 800080a:	d12e      	bne.n	800086a <mouseDriver_sendMsg+0xc6>
 800080c:	4b8c      	ldr	r3, [pc, #560]	; (8000a40 <mouseDriver_sendMsg+0x29c>)
 800080e:	691b      	ldr	r3, [r3, #16]
 8000810:	2b00      	cmp	r3, #0
 8000812:	f000 80f5 	beq.w	8000a00 <mouseDriver_sendMsg+0x25c>
 8000816:	7818      	ldrb	r0, [r3, #0]
 8000818:	f000 0001 	and.w	r0, r0, #1
	uint8_t buf[MAVLINK_CORE_HEADER_LEN+1];
	if (mavlink1) {
		msg->magic = MAVLINK_STX_MAVLINK1;
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
	} else {
		msg->magic = MAVLINK_STX;
 800081c:	23fd      	movs	r3, #253	; 0xfd
 800081e:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8000822:	f89d 30e4 	ldrb.w	r3, [sp, #228]	; 0xe4
 8000826:	2b00      	cmp	r3, #0
 8000828:	f040 80ec 	bne.w	8000a04 <mouseDriver_sendMsg+0x260>
 800082c:	f89d 30e3 	ldrb.w	r3, [sp, #227]	; 0xe3
 8000830:	2b00      	cmp	r3, #0
 8000832:	f040 80e9 	bne.w	8000a08 <mouseDriver_sendMsg+0x264>
 8000836:	f89d 30e2 	ldrb.w	r3, [sp, #226]	; 0xe2
 800083a:	2b00      	cmp	r3, #0
 800083c:	f040 80e6 	bne.w	8000a0c <mouseDriver_sendMsg+0x268>
 8000840:	f89d 30e1 	ldrb.w	r3, [sp, #225]	; 0xe1
		length--;
 8000844:	2b00      	cmp	r3, #0
 8000846:	bf0c      	ite	eq
 8000848:	2301      	moveq	r3, #1
 800084a:	2302      	movne	r3, #2
	}
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 800084c:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8000850:	2200      	movs	r2, #0
 8000852:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8000856:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	msg->incompat_flags = 0;
	if (signing) {
 800085a:	2800      	cmp	r0, #0
 800085c:	f000 80d8 	beq.w	8000a10 <mouseDriver_sendMsg+0x26c>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8000860:	2201      	movs	r2, #1
 8000862:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 8000866:	240a      	movs	r4, #10
 8000868:	e00e      	b.n	8000888 <mouseDriver_sendMsg+0xe4>
		msg->magic = MAVLINK_STX_MAVLINK1;
 800086a:	23fe      	movs	r3, #254	; 0xfe
 800086c:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8000870:	2305      	movs	r3, #5
 8000872:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8000876:	2000      	movs	r0, #0
 8000878:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 800087c:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8000880:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 8000882:	2200      	movs	r2, #0
 8000884:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	}
	msg->compat_flags = 0;
 8000888:	2200      	movs	r2, #0
 800088a:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 800088e:	496c      	ldr	r1, [pc, #432]	; (8000a40 <mouseDriver_sendMsg+0x29c>)
 8000890:	798a      	ldrb	r2, [r1, #6]
 8000892:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 8000896:	1c55      	adds	r5, r2, #1
 8000898:	718d      	strb	r5, [r1, #6]

	// form the header as a byte array for the crc
	buf[0] = msg->magic;
 800089a:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 800089e:	f88d 1014 	strb.w	r1, [sp, #20]
	buf[1] = msg->len;
 80008a2:	f88d 3015 	strb.w	r3, [sp, #21]
	if (mavlink1) {
 80008a6:	2e00      	cmp	r6, #0
 80008a8:	f000 80b4 	beq.w	8000a14 <mouseDriver_sendMsg+0x270>
		buf[2] = msg->seq;
 80008ac:	f88d 2016 	strb.w	r2, [sp, #22]
		buf[3] = msg->sysid;
 80008b0:	2300      	movs	r3, #0
 80008b2:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->compid;
 80008b6:	f88d 3018 	strb.w	r3, [sp, #24]
		buf[5] = msg->msgid & 0xFF;
 80008ba:	f88d 3019 	strb.w	r3, [sp, #25]
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
        uint16_t crcTmp;
        crc_init(&crcTmp);
	while (length--) {
 80008be:	1ea6      	subs	r6, r4, #2
 80008c0:	b2b6      	uxth	r6, r6
 80008c2:	ab7e      	add	r3, sp, #504	; 0x1f8
 80008c4:	441e      	add	r6, r3
 80008c6:	f5a6 76f1 	sub.w	r6, r6, #482	; 0x1e2
        *crcAccum = X25_INIT_CRC;
 80008ca:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 80008ce:	f10d 0515 	add.w	r5, sp, #21
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80008d2:	f815 2b01 	ldrb.w	r2, [r5], #1
 80008d6:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 80008d8:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 80008dc:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80008de:	0913      	lsrs	r3, r2, #4
 80008e0:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 80008e4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80008e8:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 80008ec:	42b5      	cmp	r5, r6
 80008ee:	d1f0      	bne.n	80008d2 <mouseDriver_sendMsg+0x12e>
		buf[8] = (msg->msgid >> 8) & 0xFF;
		buf[9] = (msg->msgid >> 16) & 0xFF;
	}
	
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 80008f0:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 80008f4:	b2ba      	uxth	r2, r7
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
	const uint8_t *p = (const uint8_t *)pBuffer;
	while (length--) {
 80008f6:	1e53      	subs	r3, r2, #1
 80008f8:	b29b      	uxth	r3, r3
 80008fa:	b1a2      	cbz	r2, 8000926 <mouseDriver_sendMsg+0x182>
 80008fc:	aa7e      	add	r2, sp, #504	; 0x1f8
 80008fe:	4413      	add	r3, r2
 8000900:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 8000904:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000906:	f815 3b01 	ldrb.w	r3, [r5], #1
 800090a:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 800090c:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8000910:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8000912:	091a      	lsrs	r2, r3, #4
 8000914:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8000918:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 800091c:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 8000920:	b299      	uxth	r1, r3
	while (length--) {
 8000922:	42b5      	cmp	r5, r6
 8000924:	d1ef      	bne.n	8000906 <mouseDriver_sendMsg+0x162>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000926:	f081 0389 	eor.w	r3, r1, #137	; 0x89
        tmp ^= (tmp<<4);
 800092a:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 800092e:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8000930:	0913      	lsrs	r3, r2, #4
 8000932:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000936:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 800093a:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 800093e:	b21b      	sxth	r3, r3
 8000940:	b29a      	uxth	r2, r3
	crc_accumulate(crc_extra, &checksum);
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8000942:	a938      	add	r1, sp, #224	; 0xe0
 8000944:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8000946:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 800094a:	0a15      	lsrs	r5, r2, #8
 800094c:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 8000950:	54cd      	strb	r5, [r1, r3]

	msg->checksum = checksum;
 8000952:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4

	if (signing) {
 8000956:	2800      	cmp	r0, #0
 8000958:	d176      	bne.n	8000a48 <mouseDriver_sendMsg+0x2a4>
				    (const uint8_t *)buf, header_len,
				    (const uint8_t *)_MAV_PAYLOAD(msg), msg->len,
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
	}
	
	return msg->len + header_len + 2 + signature_len;
 800095a:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
{
	uint8_t signature_len, header_len;
	uint8_t *ck;
        uint8_t length = msg->len;
        
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 800095e:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8000962:	29fe      	cmp	r1, #254	; 0xfe
 8000964:	f000 8101 	beq.w	8000b6a <mouseDriver_sendMsg+0x3c6>
	while (length > 1 && payload[length-1] == 0) {
 8000968:	2c01      	cmp	r4, #1
 800096a:	d911      	bls.n	8000990 <mouseDriver_sendMsg+0x1ec>
 800096c:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 8000970:	5d1b      	ldrb	r3, [r3, r4]
 8000972:	b96b      	cbnz	r3, 8000990 <mouseDriver_sendMsg+0x1ec>
 8000974:	1e63      	subs	r3, r4, #1
 8000976:	aa7e      	add	r2, sp, #504	; 0x1f8
 8000978:	fa52 f383 	uxtab	r3, r2, r3
 800097c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 8000980:	3c01      	subs	r4, #1
 8000982:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 8000984:	2c01      	cmp	r4, #1
 8000986:	d003      	beq.n	8000990 <mouseDriver_sendMsg+0x1ec>
 8000988:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800098c:	2a00      	cmp	r2, #0
 800098e:	d0f7      	beq.n	8000980 <mouseDriver_sendMsg+0x1dc>
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
		ck = buf + header_len + 1 + (uint16_t)msg->len;
	} else {
		length = _mav_trim_payload(_MAV_PAYLOAD(msg), length);
		header_len = MAVLINK_CORE_HEADER_LEN;
		buf[0] = msg->magic;
 8000990:	4d2c      	ldr	r5, [pc, #176]	; (8000a44 <mouseDriver_sendMsg+0x2a0>)
 8000992:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 8000994:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 8000996:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 800099a:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 800099c:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 80009a0:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 80009a2:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 80009a6:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 80009a8:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 80009ac:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 80009ae:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 80009b2:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 80009b4:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80009b6:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80009ba:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80009bc:	121a      	asrs	r2, r3, #8
 80009be:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80009c0:	141b      	asrs	r3, r3, #16
 80009c2:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 80009c4:	4622      	mov	r2, r4
 80009c6:	a938      	add	r1, sp, #224	; 0xe0
 80009c8:	f105 000a 	add.w	r0, r5, #10
 80009cc:	f012 fb3b 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 80009d0:	f104 020a 	add.w	r2, r4, #10
 80009d4:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 80009d6:	f016 0f01 	tst.w	r6, #1
 80009da:	f041 868d 	bne.w	80026f8 <mouseDriver_sendMsg+0x1f54>
		header_len = MAVLINK_CORE_HEADER_LEN;
 80009de:	2109      	movs	r1, #9
	}
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 80009e0:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 80009e4:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 80009e6:	0a12      	lsrs	r2, r2, #8
 80009e8:	705a      	strb	r2, [r3, #1]
 80009ea:	2300      	movs	r3, #0
	if (signature_len > 0) {
		memcpy(&ck[2], msg->signature, signature_len);
	}

	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 80009ec:	4421      	add	r1, r4
 80009ee:	3103      	adds	r1, #3
 80009f0:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 80009f2:	b289      	uxth	r1, r1
 80009f4:	4813      	ldr	r0, [pc, #76]	; (8000a44 <mouseDriver_sendMsg+0x2a0>)
 80009f6:	f002 fab9 	bl	8002f6c <main_transmit_buffer>
}
 80009fa:	b07e      	add	sp, #504	; 0x1f8
 80009fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8000a00:	2000      	movs	r0, #0
 8000a02:	e70b      	b.n	800081c <mouseDriver_sendMsg+0x78>
	while (length > 1 && payload[length-1] == 0) {
 8000a04:	2305      	movs	r3, #5
 8000a06:	e721      	b.n	800084c <mouseDriver_sendMsg+0xa8>
		length--;
 8000a08:	2304      	movs	r3, #4
 8000a0a:	e71f      	b.n	800084c <mouseDriver_sendMsg+0xa8>
 8000a0c:	2303      	movs	r3, #3
 8000a0e:	e71d      	b.n	800084c <mouseDriver_sendMsg+0xa8>
	if (signing) {
 8000a10:	240a      	movs	r4, #10
 8000a12:	e736      	b.n	8000882 <mouseDriver_sendMsg+0xde>
		buf[2] = msg->incompat_flags;
 8000a14:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 8000a18:	f88d 3016 	strb.w	r3, [sp, #22]
		buf[3] = msg->compat_flags;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->seq;
 8000a22:	f88d 2018 	strb.w	r2, [sp, #24]
		buf[5] = msg->sysid;
 8000a26:	f88d 3019 	strb.w	r3, [sp, #25]
		buf[6] = msg->compid;
 8000a2a:	f88d 301a 	strb.w	r3, [sp, #26]
		buf[7] = msg->msgid & 0xFF;
 8000a2e:	f88d 301b 	strb.w	r3, [sp, #27]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8000a32:	f88d 301c 	strb.w	r3, [sp, #28]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8000a36:	f88d 301d 	strb.w	r3, [sp, #29]
 8000a3a:	e740      	b.n	80008be <mouseDriver_sendMsg+0x11a>
 8000a3c:	2000048d 	.word	0x2000048d
 8000a40:	200004d0 	.word	0x200004d0
 8000a44:	20000530 	.word	0x20000530
		mavlink_sign_packet(status->signing,
 8000a48:	4b76      	ldr	r3, [pc, #472]	; (8000c24 <mouseDriver_sendMsg+0x480>)
 8000a4a:	6919      	ldr	r1, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8000a4c:	2900      	cmp	r1, #0
 8000a4e:	d084      	beq.n	800095a <mouseDriver_sendMsg+0x1b6>
 8000a50:	780b      	ldrb	r3, [r1, #0]
 8000a52:	f013 0f01 	tst.w	r3, #1
 8000a56:	d080      	beq.n	800095a <mouseDriver_sendMsg+0x1b6>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8000a58:	f89d 50d7 	ldrb.w	r5, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 8000a5c:	784b      	ldrb	r3, [r1, #1]
 8000a5e:	f88d 31ea 	strb.w	r3, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 8000a62:	688b      	ldr	r3, [r1, #8]
 8000a64:	68ca      	ldr	r2, [r1, #12]
 8000a66:	9302      	str	r3, [sp, #8]
 8000a68:	9203      	str	r2, [sp, #12]
	memcpy(&signature[1], tstamp.t8, 6);
 8000a6a:	f8cd 31eb 	str.w	r3, [sp, #491]	; 0x1eb
 8000a6e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8000a72:	f8ad 31ef 	strh.w	r3, [sp, #495]	; 0x1ef
	signing->timestamp++;
 8000a76:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8000a7a:	1c56      	adds	r6, r2, #1
 8000a7c:	f143 0700 	adc.w	r7, r3, #0
 8000a80:	e9c1 6702 	strd	r6, r7, [r1, #8]
    m->sz[0] = 0;
 8000a84:	2600      	movs	r6, #0
 8000a86:	961b      	str	r6, [sp, #108]	; 0x6c
    m->sz[1] = 0;
 8000a88:	961c      	str	r6, [sp, #112]	; 0x70
    A = 0x6a09e667;
 8000a8a:	4b67      	ldr	r3, [pc, #412]	; (8000c28 <mouseDriver_sendMsg+0x484>)
 8000a8c:	931d      	str	r3, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 8000a8e:	4b67      	ldr	r3, [pc, #412]	; (8000c2c <mouseDriver_sendMsg+0x488>)
 8000a90:	931e      	str	r3, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 8000a92:	4b67      	ldr	r3, [pc, #412]	; (8000c30 <mouseDriver_sendMsg+0x48c>)
 8000a94:	931f      	str	r3, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 8000a96:	4b67      	ldr	r3, [pc, #412]	; (8000c34 <mouseDriver_sendMsg+0x490>)
 8000a98:	9320      	str	r3, [sp, #128]	; 0x80
    E = 0x510e527f;
 8000a9a:	4b67      	ldr	r3, [pc, #412]	; (8000c38 <mouseDriver_sendMsg+0x494>)
 8000a9c:	9321      	str	r3, [sp, #132]	; 0x84
    F = 0x9b05688c;
 8000a9e:	4b67      	ldr	r3, [pc, #412]	; (8000c3c <mouseDriver_sendMsg+0x498>)
 8000aa0:	9322      	str	r3, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 8000aa2:	4b67      	ldr	r3, [pc, #412]	; (8000c40 <mouseDriver_sendMsg+0x49c>)
 8000aa4:	9323      	str	r3, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 8000aa6:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
 8000aaa:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
 8000aae:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
 8000ab2:	9324      	str	r3, [sp, #144]	; 0x90
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8000ab4:	2220      	movs	r2, #32
 8000ab6:	3110      	adds	r1, #16
 8000ab8:	a81b      	add	r0, sp, #108	; 0x6c
 8000aba:	f7ff fd49 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 8000abe:	4622      	mov	r2, r4
 8000ac0:	a905      	add	r1, sp, #20
 8000ac2:	a81b      	add	r0, sp, #108	; 0x6c
 8000ac4:	f7ff fd44 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8000ac8:	462a      	mov	r2, r5
 8000aca:	a938      	add	r1, sp, #224	; 0xe0
 8000acc:	a81b      	add	r0, sp, #108	; 0x6c
 8000ace:	f7ff fd3f 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8000ad2:	2202      	movs	r2, #2
 8000ad4:	ab38      	add	r3, sp, #224	; 0xe0
 8000ad6:	1959      	adds	r1, r3, r5
 8000ad8:	a81b      	add	r0, sp, #108	; 0x6c
 8000ada:	f7ff fd39 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8000ade:	2207      	movs	r2, #7
 8000ae0:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 8000ae4:	a81b      	add	r0, sp, #108	; 0x6c
 8000ae6:	f7ff fd33 	bl	8000550 <mavlink_sha256_update>
  get first 48 bits of final sha256 hash
 */
MAVLINK_HELPER void mavlink_sha256_final_48(mavlink_sha256_ctx *m, uint8_t result[6])
{
    unsigned char zeros[72];
    unsigned offset = (m->sz[0] / 8) % 64;
 8000aea:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8000aec:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8000af0:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 8000af4:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    uint8_t *p = (uint8_t *)&m->counter[0];
    
    *zeros = 0x80;
 8000af8:	2380      	movs	r3, #128	; 0x80
 8000afa:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8000afe:	2247      	movs	r2, #71	; 0x47
 8000b00:	4631      	mov	r1, r6
 8000b02:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 8000b06:	f012 faa9 	bl	801305c <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8000b0a:	ab09      	add	r3, sp, #36	; 0x24
 8000b0c:	442b      	add	r3, r5
 8000b0e:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8000b10:	0a22      	lsrs	r2, r4, #8
 8000b12:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8000b14:	0c22      	lsrs	r2, r4, #16
 8000b16:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8000b18:	0e24      	lsrs	r4, r4, #24
 8000b1a:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8000b1c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8000b1e:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8000b20:	0a11      	lsrs	r1, r2, #8
 8000b22:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8000b24:	0c11      	lsrs	r1, r2, #16
 8000b26:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8000b28:	0e12      	lsrs	r2, r2, #24
 8000b2a:	705a      	strb	r2, [r3, #1]

    mavlink_sha256_update(m, zeros, dstart + 8);
 8000b2c:	f105 0209 	add.w	r2, r5, #9
 8000b30:	a909      	add	r1, sp, #36	; 0x24
 8000b32:	a81b      	add	r0, sp, #108	; 0x6c
 8000b34:	f7ff fd0c 	bl	8000550 <mavlink_sha256_update>

    // this ordering makes the result consistent with taking the first
    // 6 bytes of more conventional sha256 functions. It assumes
    // little-endian ordering of m->counter
    result[0] = p[3];
 8000b38:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 8000b3c:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 8000b40:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8000b44:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 8000b48:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8000b4c:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 8000b50:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 8000b54:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 8000b58:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8000b5c:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 8000b60:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 8000b64:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 8000b68:	e6f7      	b.n	800095a <mouseDriver_sendMsg+0x1b6>
		buf[0] = msg->magic;
 8000b6a:	4d36      	ldr	r5, [pc, #216]	; (8000c44 <mouseDriver_sendMsg+0x4a0>)
 8000b6c:	23fe      	movs	r3, #254	; 0xfe
 8000b6e:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 8000b70:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 8000b72:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8000b76:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 8000b78:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8000b7c:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 8000b7e:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8000b82:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 8000b84:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8000b86:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8000b8a:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8000b8c:	4622      	mov	r2, r4
 8000b8e:	a938      	add	r1, sp, #224	; 0xe0
 8000b90:	1da8      	adds	r0, r5, #6
 8000b92:	f012 fa58 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8000b96:	1da3      	adds	r3, r4, #6
 8000b98:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8000b9a:	2105      	movs	r1, #5
 8000b9c:	e720      	b.n	80009e0 <mouseDriver_sendMsg+0x23c>
 * @param msg The MAVLink message to compress the data into
 * @param speed_setpoint C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_speed_setpoint_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_speed_setpoint_t* speed_setpoint)
{
    return mavlink_msg_speed_setpoint_pack(system_id, component_id, msg, speed_setpoint->setpoint_x, speed_setpoint->setpoint_y);
 8000b9e:	4a2a      	ldr	r2, [pc, #168]	; (8000c48 <mouseDriver_sendMsg+0x4a4>)
 8000ba0:	6851      	ldr	r1, [r2, #4]
    packet.setpoint_x = setpoint_x;
 8000ba2:	ab02      	add	r3, sp, #8
 8000ba4:	6812      	ldr	r2, [r2, #0]
 8000ba6:	9202      	str	r2, [sp, #8]
    packet.setpoint_y = setpoint_y;
 8000ba8:	9103      	str	r1, [sp, #12]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN);
 8000baa:	aa38      	add	r2, sp, #224	; 0xe0
 8000bac:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000bb0:	e882 0003 	stmia.w	r2, {r0, r1}
    msg->msgid = MAVLINK_MSG_ID_SPEED_SETPOINT;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 8000bbc:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 8000bc0:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8000bc4:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <mouseDriver_sendMsg+0x480>)
 8000bc6:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8000bc8:	ea13 0602 	ands.w	r6, r3, r2
 8000bcc:	d13e      	bne.n	8000c4c <mouseDriver_sendMsg+0x4a8>
 8000bce:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <mouseDriver_sendMsg+0x480>)
 8000bd0:	691b      	ldr	r3, [r3, #16]
 8000bd2:	b123      	cbz	r3, 8000bde <mouseDriver_sendMsg+0x43a>
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	f013 0f01 	tst.w	r3, #1
 8000bda:	f041 864e 	bne.w	800287a <mouseDriver_sendMsg+0x20d6>
		msg->magic = MAVLINK_STX;
 8000bde:	23fd      	movs	r3, #253	; 0xfd
 8000be0:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8000be4:	f89d 30e7 	ldrb.w	r3, [sp, #231]	; 0xe7
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	f040 80f9 	bne.w	8000de0 <mouseDriver_sendMsg+0x63c>
 8000bee:	2000      	movs	r0, #0
 8000bf0:	f10d 02e7 	add.w	r2, sp, #231	; 0xe7
		length--;
 8000bf4:	2307      	movs	r3, #7
	while (length > 1 && payload[length-1] == 0) {
 8000bf6:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 8000bfa:	b919      	cbnz	r1, 8000c04 <mouseDriver_sendMsg+0x460>
		length--;
 8000bfc:	3b01      	subs	r3, #1
 8000bfe:	b2db      	uxtb	r3, r3
	while (length > 1 && payload[length-1] == 0) {
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d1f8      	bne.n	8000bf6 <mouseDriver_sendMsg+0x452>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8000c04:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8000c08:	2200      	movs	r2, #0
 8000c0a:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8000c0e:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 8000c12:	2800      	cmp	r0, #0
 8000c14:	f000 80e7 	beq.w	8000de6 <mouseDriver_sendMsg+0x642>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8000c18:	2201      	movs	r2, #1
 8000c1a:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 8000c1e:	240a      	movs	r4, #10
 8000c20:	e023      	b.n	8000c6a <mouseDriver_sendMsg+0x4c6>
 8000c22:	bf00      	nop
 8000c24:	200004d0 	.word	0x200004d0
 8000c28:	6a09e667 	.word	0x6a09e667
 8000c2c:	bb67ae85 	.word	0xbb67ae85
 8000c30:	3c6ef372 	.word	0x3c6ef372
 8000c34:	a54ff53a 	.word	0xa54ff53a
 8000c38:	510e527f 	.word	0x510e527f
 8000c3c:	9b05688c 	.word	0x9b05688c
 8000c40:	1f83d9ab 	.word	0x1f83d9ab
 8000c44:	20000530 	.word	0x20000530
 8000c48:	200004c8 	.word	0x200004c8
		msg->magic = MAVLINK_STX_MAVLINK1;
 8000c4c:	23fe      	movs	r3, #254	; 0xfe
 8000c4e:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8000c52:	2308      	movs	r3, #8
 8000c54:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8000c58:	2000      	movs	r0, #0
 8000c5a:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8000c5e:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8000c62:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 8000c64:	2200      	movs	r2, #0
 8000c66:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 8000c70:	49be      	ldr	r1, [pc, #760]	; (8000f6c <mouseDriver_sendMsg+0x7c8>)
 8000c72:	798a      	ldrb	r2, [r1, #6]
 8000c74:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 8000c78:	1c55      	adds	r5, r2, #1
 8000c7a:	718d      	strb	r5, [r1, #6]
	buf[0] = msg->magic;
 8000c7c:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8000c80:	f88d 1014 	strb.w	r1, [sp, #20]
	buf[1] = msg->len;
 8000c84:	f88d 3015 	strb.w	r3, [sp, #21]
	if (mavlink1) {
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	f000 80ae 	beq.w	8000dea <mouseDriver_sendMsg+0x646>
		buf[2] = msg->seq;
 8000c8e:	f88d 2016 	strb.w	r2, [sp, #22]
		buf[3] = msg->sysid;
 8000c92:	2300      	movs	r3, #0
 8000c94:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->compid;
 8000c98:	f88d 3018 	strb.w	r3, [sp, #24]
		buf[5] = msg->msgid & 0xFF;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	f88d 3019 	strb.w	r3, [sp, #25]
	while (length--) {
 8000ca2:	1ea6      	subs	r6, r4, #2
 8000ca4:	b2b6      	uxth	r6, r6
 8000ca6:	ab7e      	add	r3, sp, #504	; 0x1f8
 8000ca8:	441e      	add	r6, r3
 8000caa:	f5a6 76f1 	sub.w	r6, r6, #482	; 0x1e2
        *crcAccum = X25_INIT_CRC;
 8000cae:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 8000cb2:	f10d 0515 	add.w	r5, sp, #21
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000cb6:	f815 2b01 	ldrb.w	r2, [r5], #1
 8000cba:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 8000cbc:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 8000cc0:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8000cc2:	0913      	lsrs	r3, r2, #4
 8000cc4:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000cc8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000ccc:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 8000cd0:	42b5      	cmp	r5, r6
 8000cd2:	d1f0      	bne.n	8000cb6 <mouseDriver_sendMsg+0x512>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8000cd4:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 8000cd8:	b2ba      	uxth	r2, r7
	while (length--) {
 8000cda:	1e53      	subs	r3, r2, #1
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	b1a2      	cbz	r2, 8000d0a <mouseDriver_sendMsg+0x566>
 8000ce0:	aa7e      	add	r2, sp, #504	; 0x1f8
 8000ce2:	4413      	add	r3, r2
 8000ce4:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 8000ce8:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000cea:	f815 3b01 	ldrb.w	r3, [r5], #1
 8000cee:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 8000cf0:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8000cf4:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8000cf6:	091a      	lsrs	r2, r3, #4
 8000cf8:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8000cfc:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 8000d00:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 8000d04:	b299      	uxth	r1, r3
	while (length--) {
 8000d06:	42b5      	cmp	r5, r6
 8000d08:	d1ef      	bne.n	8000cea <mouseDriver_sendMsg+0x546>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000d0a:	f081 0326 	eor.w	r3, r1, #38	; 0x26
        tmp ^= (tmp<<4);
 8000d0e:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 8000d12:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8000d14:	0913      	lsrs	r3, r2, #4
 8000d16:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000d1a:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 8000d1e:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 8000d22:	b21b      	sxth	r3, r3
 8000d24:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8000d26:	a938      	add	r1, sp, #224	; 0xe0
 8000d28:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8000d2a:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 8000d2e:	0a15      	lsrs	r5, r2, #8
 8000d30:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 8000d34:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 8000d36:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 8000d3a:	2800      	cmp	r0, #0
 8000d3c:	d16a      	bne.n	8000e14 <mouseDriver_sendMsg+0x670>
	return msg->len + header_len + 2 + signature_len;
 8000d3e:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8000d42:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8000d46:	29fe      	cmp	r1, #254	; 0xfe
 8000d48:	f000 80f5 	beq.w	8000f36 <mouseDriver_sendMsg+0x792>
	while (length > 1 && payload[length-1] == 0) {
 8000d4c:	2c01      	cmp	r4, #1
 8000d4e:	d911      	bls.n	8000d74 <mouseDriver_sendMsg+0x5d0>
 8000d50:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 8000d54:	5d1b      	ldrb	r3, [r3, r4]
 8000d56:	b96b      	cbnz	r3, 8000d74 <mouseDriver_sendMsg+0x5d0>
 8000d58:	1e63      	subs	r3, r4, #1
 8000d5a:	aa7e      	add	r2, sp, #504	; 0x1f8
 8000d5c:	fa52 f383 	uxtab	r3, r2, r3
 8000d60:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 8000d64:	3c01      	subs	r4, #1
 8000d66:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 8000d68:	2c01      	cmp	r4, #1
 8000d6a:	d003      	beq.n	8000d74 <mouseDriver_sendMsg+0x5d0>
 8000d6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8000d70:	2a00      	cmp	r2, #0
 8000d72:	d0f7      	beq.n	8000d64 <mouseDriver_sendMsg+0x5c0>
		buf[0] = msg->magic;
 8000d74:	4d7e      	ldr	r5, [pc, #504]	; (8000f70 <mouseDriver_sendMsg+0x7cc>)
 8000d76:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 8000d78:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 8000d7a:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 8000d7e:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 8000d80:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 8000d84:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 8000d86:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8000d8a:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 8000d8c:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8000d90:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 8000d92:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8000d96:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 8000d98:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8000d9a:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8000d9e:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8000da0:	121a      	asrs	r2, r3, #8
 8000da2:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8000da4:	141b      	asrs	r3, r3, #16
 8000da6:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 8000da8:	4622      	mov	r2, r4
 8000daa:	a938      	add	r1, sp, #224	; 0xe0
 8000dac:	f105 000a 	add.w	r0, r5, #10
 8000db0:	f012 f949 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8000db4:	f104 020a 	add.w	r2, r4, #10
 8000db8:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8000dba:	f016 0f01 	tst.w	r6, #1
 8000dbe:	f041 84b2 	bne.w	8002726 <mouseDriver_sendMsg+0x1f82>
		header_len = MAVLINK_CORE_HEADER_LEN;
 8000dc2:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8000dc4:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 8000dc8:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8000dca:	0a12      	lsrs	r2, r2, #8
 8000dcc:	705a      	strb	r2, [r3, #1]
 8000dce:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8000dd0:	4421      	add	r1, r4
 8000dd2:	3103      	adds	r1, #3
 8000dd4:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 8000dd6:	b289      	uxth	r1, r1
 8000dd8:	4865      	ldr	r0, [pc, #404]	; (8000f70 <mouseDriver_sendMsg+0x7cc>)
 8000dda:	f002 f8c7 	bl	8002f6c <main_transmit_buffer>
			break;
 8000dde:	e60c      	b.n	80009fa <mouseDriver_sendMsg+0x256>
	while (length > 1 && payload[length-1] == 0) {
 8000de0:	2000      	movs	r0, #0
 8000de2:	2308      	movs	r3, #8
 8000de4:	e70e      	b.n	8000c04 <mouseDriver_sendMsg+0x460>
	if (signing) {
 8000de6:	240a      	movs	r4, #10
 8000de8:	e73c      	b.n	8000c64 <mouseDriver_sendMsg+0x4c0>
		buf[2] = msg->incompat_flags;
 8000dea:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 8000dee:	f88d 3016 	strb.w	r3, [sp, #22]
		buf[3] = msg->compat_flags;
 8000df2:	2300      	movs	r3, #0
 8000df4:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->seq;
 8000df8:	f88d 2018 	strb.w	r2, [sp, #24]
		buf[5] = msg->sysid;
 8000dfc:	f88d 3019 	strb.w	r3, [sp, #25]
		buf[6] = msg->compid;
 8000e00:	f88d 301a 	strb.w	r3, [sp, #26]
		buf[7] = msg->msgid & 0xFF;
 8000e04:	2202      	movs	r2, #2
 8000e06:	f88d 201b 	strb.w	r2, [sp, #27]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8000e0a:	f88d 301c 	strb.w	r3, [sp, #28]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8000e0e:	f88d 301d 	strb.w	r3, [sp, #29]
 8000e12:	e746      	b.n	8000ca2 <mouseDriver_sendMsg+0x4fe>
		mavlink_sign_packet(status->signing,
 8000e14:	4b55      	ldr	r3, [pc, #340]	; (8000f6c <mouseDriver_sendMsg+0x7c8>)
 8000e16:	6919      	ldr	r1, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8000e18:	2900      	cmp	r1, #0
 8000e1a:	d090      	beq.n	8000d3e <mouseDriver_sendMsg+0x59a>
 8000e1c:	780b      	ldrb	r3, [r1, #0]
 8000e1e:	f013 0f01 	tst.w	r3, #1
 8000e22:	d08c      	beq.n	8000d3e <mouseDriver_sendMsg+0x59a>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8000e24:	f89d 50d7 	ldrb.w	r5, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 8000e28:	784b      	ldrb	r3, [r1, #1]
 8000e2a:	f88d 31ea 	strb.w	r3, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 8000e2e:	688b      	ldr	r3, [r1, #8]
 8000e30:	68ca      	ldr	r2, [r1, #12]
 8000e32:	9300      	str	r3, [sp, #0]
 8000e34:	9201      	str	r2, [sp, #4]
	memcpy(&signature[1], tstamp.t8, 6);
 8000e36:	f8cd 31eb 	str.w	r3, [sp, #491]	; 0x1eb
 8000e3a:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8000e3e:	f8ad 31ef 	strh.w	r3, [sp, #495]	; 0x1ef
	signing->timestamp++;
 8000e42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8000e46:	1c56      	adds	r6, r2, #1
 8000e48:	f143 0700 	adc.w	r7, r3, #0
 8000e4c:	e9c1 6702 	strd	r6, r7, [r1, #8]
    m->sz[0] = 0;
 8000e50:	2600      	movs	r6, #0
 8000e52:	961b      	str	r6, [sp, #108]	; 0x6c
    m->sz[1] = 0;
 8000e54:	961c      	str	r6, [sp, #112]	; 0x70
    A = 0x6a09e667;
 8000e56:	4b47      	ldr	r3, [pc, #284]	; (8000f74 <mouseDriver_sendMsg+0x7d0>)
 8000e58:	931d      	str	r3, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 8000e5a:	4b47      	ldr	r3, [pc, #284]	; (8000f78 <mouseDriver_sendMsg+0x7d4>)
 8000e5c:	931e      	str	r3, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 8000e5e:	4b47      	ldr	r3, [pc, #284]	; (8000f7c <mouseDriver_sendMsg+0x7d8>)
 8000e60:	931f      	str	r3, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 8000e62:	4b47      	ldr	r3, [pc, #284]	; (8000f80 <mouseDriver_sendMsg+0x7dc>)
 8000e64:	9320      	str	r3, [sp, #128]	; 0x80
    E = 0x510e527f;
 8000e66:	4b47      	ldr	r3, [pc, #284]	; (8000f84 <mouseDriver_sendMsg+0x7e0>)
 8000e68:	9321      	str	r3, [sp, #132]	; 0x84
    F = 0x9b05688c;
 8000e6a:	4b47      	ldr	r3, [pc, #284]	; (8000f88 <mouseDriver_sendMsg+0x7e4>)
 8000e6c:	9322      	str	r3, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 8000e6e:	4b47      	ldr	r3, [pc, #284]	; (8000f8c <mouseDriver_sendMsg+0x7e8>)
 8000e70:	9323      	str	r3, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 8000e72:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
 8000e76:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
 8000e7a:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
 8000e7e:	9324      	str	r3, [sp, #144]	; 0x90
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8000e80:	2220      	movs	r2, #32
 8000e82:	3110      	adds	r1, #16
 8000e84:	a81b      	add	r0, sp, #108	; 0x6c
 8000e86:	f7ff fb63 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 8000e8a:	4622      	mov	r2, r4
 8000e8c:	a905      	add	r1, sp, #20
 8000e8e:	a81b      	add	r0, sp, #108	; 0x6c
 8000e90:	f7ff fb5e 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8000e94:	462a      	mov	r2, r5
 8000e96:	a938      	add	r1, sp, #224	; 0xe0
 8000e98:	a81b      	add	r0, sp, #108	; 0x6c
 8000e9a:	f7ff fb59 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	ab38      	add	r3, sp, #224	; 0xe0
 8000ea2:	1959      	adds	r1, r3, r5
 8000ea4:	a81b      	add	r0, sp, #108	; 0x6c
 8000ea6:	f7ff fb53 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8000eaa:	2207      	movs	r2, #7
 8000eac:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 8000eb0:	a81b      	add	r0, sp, #108	; 0x6c
 8000eb2:	f7ff fb4d 	bl	8000550 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 8000eb6:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8000eb8:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8000ebc:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 8000ec0:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 8000ec4:	2380      	movs	r3, #128	; 0x80
 8000ec6:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8000eca:	2247      	movs	r2, #71	; 0x47
 8000ecc:	4631      	mov	r1, r6
 8000ece:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 8000ed2:	f012 f8c3 	bl	801305c <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8000ed6:	ab09      	add	r3, sp, #36	; 0x24
 8000ed8:	442b      	add	r3, r5
 8000eda:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8000edc:	0a22      	lsrs	r2, r4, #8
 8000ede:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8000ee0:	0c22      	lsrs	r2, r4, #16
 8000ee2:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8000ee4:	0e24      	lsrs	r4, r4, #24
 8000ee6:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8000ee8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8000eea:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8000eec:	0a11      	lsrs	r1, r2, #8
 8000eee:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8000ef0:	0c11      	lsrs	r1, r2, #16
 8000ef2:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8000ef4:	0e12      	lsrs	r2, r2, #24
 8000ef6:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 8000ef8:	f105 0209 	add.w	r2, r5, #9
 8000efc:	a909      	add	r1, sp, #36	; 0x24
 8000efe:	a81b      	add	r0, sp, #108	; 0x6c
 8000f00:	f7ff fb26 	bl	8000550 <mavlink_sha256_update>
    result[0] = p[3];
 8000f04:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 8000f08:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 8000f0c:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8000f10:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 8000f14:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8000f18:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 8000f1c:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 8000f20:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 8000f24:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8000f28:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 8000f2c:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 8000f30:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 8000f34:	e703      	b.n	8000d3e <mouseDriver_sendMsg+0x59a>
		buf[0] = msg->magic;
 8000f36:	4d0e      	ldr	r5, [pc, #56]	; (8000f70 <mouseDriver_sendMsg+0x7cc>)
 8000f38:	23fe      	movs	r3, #254	; 0xfe
 8000f3a:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 8000f3c:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 8000f3e:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8000f42:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 8000f44:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8000f48:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 8000f4a:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8000f4e:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 8000f50:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8000f52:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8000f56:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8000f58:	4622      	mov	r2, r4
 8000f5a:	a938      	add	r1, sp, #224	; 0xe0
 8000f5c:	1da8      	adds	r0, r5, #6
 8000f5e:	f012 f872 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8000f62:	1da3      	adds	r3, r4, #6
 8000f64:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8000f66:	2105      	movs	r1, #5
 8000f68:	e72c      	b.n	8000dc4 <mouseDriver_sendMsg+0x620>
 8000f6a:	bf00      	nop
 8000f6c:	200004d0 	.word	0x200004d0
 8000f70:	20000530 	.word	0x20000530
 8000f74:	6a09e667 	.word	0x6a09e667
 8000f78:	bb67ae85 	.word	0xbb67ae85
 8000f7c:	3c6ef372 	.word	0x3c6ef372
 8000f80:	a54ff53a 	.word	0xa54ff53a
 8000f84:	510e527f 	.word	0x510e527f
 8000f88:	9b05688c 	.word	0x9b05688c
 8000f8c:	1f83d9ab 	.word	0x1f83d9ab
 * @param msg The MAVLink message to compress the data into
 * @param motor_setpoint C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_motor_setpoint_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_motor_setpoint_t* motor_setpoint)
{
    return mavlink_msg_motor_setpoint_pack(system_id, component_id, msg, motor_setpoint->time, motor_setpoint->motor_x, motor_setpoint->motor_y);
 8000f90:	4a93      	ldr	r2, [pc, #588]	; (80011e0 <mouseDriver_sendMsg+0xa3c>)
 8000f92:	6850      	ldr	r0, [r2, #4]
 8000f94:	6891      	ldr	r1, [r2, #8]
    packet.time = time;
 8000f96:	ab05      	add	r3, sp, #20
 8000f98:	6812      	ldr	r2, [r2, #0]
 8000f9a:	9205      	str	r2, [sp, #20]
    packet.motor_x = motor_x;
 8000f9c:	9006      	str	r0, [sp, #24]
    packet.motor_y = motor_y;
 8000f9e:	9107      	str	r1, [sp, #28]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_MOTOR_SETPOINT_LEN);
 8000fa0:	ac38      	add	r4, sp, #224	; 0xe0
 8000fa2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000fa6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    msg->msgid = MAVLINK_MSG_ID_MOTOR_SETPOINT;
 8000faa:	2300      	movs	r3, #0
 8000fac:	2204      	movs	r2, #4
 8000fae:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 8000fb2:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 8000fb6:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8000fba:	4b8a      	ldr	r3, [pc, #552]	; (80011e4 <mouseDriver_sendMsg+0xa40>)
 8000fbc:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8000fbe:	f013 0602 	ands.w	r6, r3, #2
 8000fc2:	d129      	bne.n	8001018 <mouseDriver_sendMsg+0x874>
 8000fc4:	4b87      	ldr	r3, [pc, #540]	; (80011e4 <mouseDriver_sendMsg+0xa40>)
 8000fc6:	691b      	ldr	r3, [r3, #16]
 8000fc8:	b123      	cbz	r3, 8000fd4 <mouseDriver_sendMsg+0x830>
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	f013 0f01 	tst.w	r3, #1
 8000fd0:	f041 8468 	bne.w	80028a4 <mouseDriver_sendMsg+0x2100>
		msg->magic = MAVLINK_STX;
 8000fd4:	23fd      	movs	r3, #253	; 0xfd
 8000fd6:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8000fda:	f89d 30eb 	ldrb.w	r3, [sp, #235]	; 0xeb
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	f040 80e4 	bne.w	80011ac <mouseDriver_sendMsg+0xa08>
 8000fe4:	2000      	movs	r0, #0
 8000fe6:	f10d 02eb 	add.w	r2, sp, #235	; 0xeb
		length--;
 8000fea:	230b      	movs	r3, #11
	while (length > 1 && payload[length-1] == 0) {
 8000fec:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 8000ff0:	b919      	cbnz	r1, 8000ffa <mouseDriver_sendMsg+0x856>
		length--;
 8000ff2:	3b01      	subs	r3, #1
 8000ff4:	b2db      	uxtb	r3, r3
	while (length > 1 && payload[length-1] == 0) {
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d1f8      	bne.n	8000fec <mouseDriver_sendMsg+0x848>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8000ffa:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8000ffe:	2200      	movs	r2, #0
 8001000:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001004:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 8001008:	2800      	cmp	r0, #0
 800100a:	f000 80d2 	beq.w	80011b2 <mouseDriver_sendMsg+0xa0e>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 800100e:	2201      	movs	r2, #1
 8001010:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 8001014:	240a      	movs	r4, #10
 8001016:	e00e      	b.n	8001036 <mouseDriver_sendMsg+0x892>
		msg->magic = MAVLINK_STX_MAVLINK1;
 8001018:	23fe      	movs	r3, #254	; 0xfe
 800101a:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 800101e:	230c      	movs	r3, #12
 8001020:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8001024:	2000      	movs	r0, #0
 8001026:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 800102a:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 800102e:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 8001030:	2200      	movs	r2, #0
 8001032:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 8001036:	2200      	movs	r2, #0
 8001038:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 800103c:	4969      	ldr	r1, [pc, #420]	; (80011e4 <mouseDriver_sendMsg+0xa40>)
 800103e:	798a      	ldrb	r2, [r1, #6]
 8001040:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 8001044:	1c55      	adds	r5, r2, #1
 8001046:	718d      	strb	r5, [r1, #6]
	buf[0] = msg->magic;
 8001048:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 800104c:	f88d 1008 	strb.w	r1, [sp, #8]
	buf[1] = msg->len;
 8001050:	f88d 3009 	strb.w	r3, [sp, #9]
	if (mavlink1) {
 8001054:	2e00      	cmp	r6, #0
 8001056:	f000 80ae 	beq.w	80011b6 <mouseDriver_sendMsg+0xa12>
		buf[2] = msg->seq;
 800105a:	f88d 200a 	strb.w	r2, [sp, #10]
		buf[3] = msg->sysid;
 800105e:	2300      	movs	r3, #0
 8001060:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->compid;
 8001064:	f88d 300c 	strb.w	r3, [sp, #12]
		buf[5] = msg->msgid & 0xFF;
 8001068:	2304      	movs	r3, #4
 800106a:	f88d 300d 	strb.w	r3, [sp, #13]
	while (length--) {
 800106e:	1ea6      	subs	r6, r4, #2
 8001070:	b2b6      	uxth	r6, r6
 8001072:	ab7e      	add	r3, sp, #504	; 0x1f8
 8001074:	441e      	add	r6, r3
 8001076:	f5a6 76f7 	sub.w	r6, r6, #494	; 0x1ee
        *crcAccum = X25_INIT_CRC;
 800107a:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 800107e:	f10d 0509 	add.w	r5, sp, #9
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001082:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001086:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 8001088:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 800108c:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 800108e:	0913      	lsrs	r3, r2, #4
 8001090:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8001094:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001098:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 800109c:	42b5      	cmp	r5, r6
 800109e:	d1f0      	bne.n	8001082 <mouseDriver_sendMsg+0x8de>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 80010a0:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 80010a4:	b2ba      	uxth	r2, r7
	while (length--) {
 80010a6:	1e53      	subs	r3, r2, #1
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	b1a2      	cbz	r2, 80010d6 <mouseDriver_sendMsg+0x932>
 80010ac:	aa7e      	add	r2, sp, #504	; 0x1f8
 80010ae:	4413      	add	r3, r2
 80010b0:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 80010b4:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80010b6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80010ba:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 80010bc:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 80010c0:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80010c2:	091a      	lsrs	r2, r3, #4
 80010c4:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 80010c8:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 80010cc:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 80010d0:	b299      	uxth	r1, r3
	while (length--) {
 80010d2:	42b5      	cmp	r5, r6
 80010d4:	d1ef      	bne.n	80010b6 <mouseDriver_sendMsg+0x912>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80010d6:	f081 0370 	eor.w	r3, r1, #112	; 0x70
        tmp ^= (tmp<<4);
 80010da:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 80010de:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80010e0:	0913      	lsrs	r3, r2, #4
 80010e2:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 80010e6:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 80010ea:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 80010f2:	a938      	add	r1, sp, #224	; 0xe0
 80010f4:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 80010f6:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 80010fa:	0a15      	lsrs	r5, r2, #8
 80010fc:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 8001100:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 8001102:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 8001106:	2800      	cmp	r0, #0
 8001108:	d170      	bne.n	80011ec <mouseDriver_sendMsg+0xa48>
	return msg->len + header_len + 2 + signature_len;
 800110a:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 800110e:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8001112:	29fe      	cmp	r1, #254	; 0xfe
 8001114:	f000 8105 	beq.w	8001322 <mouseDriver_sendMsg+0xb7e>
	while (length > 1 && payload[length-1] == 0) {
 8001118:	2c01      	cmp	r4, #1
 800111a:	d911      	bls.n	8001140 <mouseDriver_sendMsg+0x99c>
 800111c:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 8001120:	5d1b      	ldrb	r3, [r3, r4]
 8001122:	b96b      	cbnz	r3, 8001140 <mouseDriver_sendMsg+0x99c>
 8001124:	1e63      	subs	r3, r4, #1
 8001126:	aa7e      	add	r2, sp, #504	; 0x1f8
 8001128:	fa52 f383 	uxtab	r3, r2, r3
 800112c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 8001130:	3c01      	subs	r4, #1
 8001132:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 8001134:	2c01      	cmp	r4, #1
 8001136:	d003      	beq.n	8001140 <mouseDriver_sendMsg+0x99c>
 8001138:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800113c:	2a00      	cmp	r2, #0
 800113e:	d0f7      	beq.n	8001130 <mouseDriver_sendMsg+0x98c>
		buf[0] = msg->magic;
 8001140:	4d29      	ldr	r5, [pc, #164]	; (80011e8 <mouseDriver_sendMsg+0xa44>)
 8001142:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 8001144:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 8001146:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 800114a:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 800114c:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 8001150:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 8001152:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8001156:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 8001158:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 800115c:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 800115e:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8001162:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 8001164:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8001166:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800116a:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 800116c:	121a      	asrs	r2, r3, #8
 800116e:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001170:	141b      	asrs	r3, r3, #16
 8001172:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 8001174:	4622      	mov	r2, r4
 8001176:	a938      	add	r1, sp, #224	; 0xe0
 8001178:	f105 000a 	add.w	r0, r5, #10
 800117c:	f011 ff63 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8001180:	f104 020a 	add.w	r2, r4, #10
 8001184:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8001186:	f016 0f01 	tst.w	r6, #1
 800118a:	f041 82e3 	bne.w	8002754 <mouseDriver_sendMsg+0x1fb0>
		header_len = MAVLINK_CORE_HEADER_LEN;
 800118e:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8001190:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 8001194:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8001196:	0a12      	lsrs	r2, r2, #8
 8001198:	705a      	strb	r2, [r3, #1]
 800119a:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 800119c:	4421      	add	r1, r4
 800119e:	3103      	adds	r1, #3
 80011a0:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 80011a2:	b289      	uxth	r1, r1
 80011a4:	4810      	ldr	r0, [pc, #64]	; (80011e8 <mouseDriver_sendMsg+0xa44>)
 80011a6:	f001 fee1 	bl	8002f6c <main_transmit_buffer>
			break;
 80011aa:	e426      	b.n	80009fa <mouseDriver_sendMsg+0x256>
	while (length > 1 && payload[length-1] == 0) {
 80011ac:	2000      	movs	r0, #0
 80011ae:	230c      	movs	r3, #12
 80011b0:	e723      	b.n	8000ffa <mouseDriver_sendMsg+0x856>
	if (signing) {
 80011b2:	240a      	movs	r4, #10
 80011b4:	e73c      	b.n	8001030 <mouseDriver_sendMsg+0x88c>
		buf[2] = msg->incompat_flags;
 80011b6:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 80011ba:	f88d 300a 	strb.w	r3, [sp, #10]
		buf[3] = msg->compat_flags;
 80011be:	2300      	movs	r3, #0
 80011c0:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->seq;
 80011c4:	f88d 200c 	strb.w	r2, [sp, #12]
		buf[5] = msg->sysid;
 80011c8:	f88d 300d 	strb.w	r3, [sp, #13]
		buf[6] = msg->compid;
 80011cc:	f88d 300e 	strb.w	r3, [sp, #14]
		buf[7] = msg->msgid & 0xFF;
 80011d0:	2204      	movs	r2, #4
 80011d2:	f88d 200f 	strb.w	r2, [sp, #15]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80011d6:	f88d 3010 	strb.w	r3, [sp, #16]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80011da:	f88d 3011 	strb.w	r3, [sp, #17]
 80011de:	e746      	b.n	800106e <mouseDriver_sendMsg+0x8ca>
 80011e0:	20000490 	.word	0x20000490
 80011e4:	200004d0 	.word	0x200004d0
 80011e8:	20000530 	.word	0x20000530
		mavlink_sign_packet(status->signing,
 80011ec:	4b7d      	ldr	r3, [pc, #500]	; (80013e4 <mouseDriver_sendMsg+0xc40>)
 80011ee:	691d      	ldr	r5, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 80011f0:	2d00      	cmp	r5, #0
 80011f2:	d08a      	beq.n	800110a <mouseDriver_sendMsg+0x966>
 80011f4:	782a      	ldrb	r2, [r5, #0]
 80011f6:	f012 0f01 	tst.w	r2, #1
 80011fa:	d086      	beq.n	800110a <mouseDriver_sendMsg+0x966>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 80011fc:	f89d 80d7 	ldrb.w	r8, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 8001200:	786a      	ldrb	r2, [r5, #1]
 8001202:	f88d 21ea 	strb.w	r2, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 8001206:	68aa      	ldr	r2, [r5, #8]
 8001208:	68e9      	ldr	r1, [r5, #12]
 800120a:	9200      	str	r2, [sp, #0]
 800120c:	9101      	str	r1, [sp, #4]
	memcpy(&signature[1], tstamp.t8, 6);
 800120e:	f8cd 21eb 	str.w	r2, [sp, #491]	; 0x1eb
 8001212:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8001216:	f8ad 21ef 	strh.w	r2, [sp, #495]	; 0x1ef
	signing->timestamp++;
 800121a:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
 800121e:	1c42      	adds	r2, r0, #1
 8001220:	f141 0300 	adc.w	r3, r1, #0
 8001224:	e9c5 2302 	strd	r2, r3, [r5, #8]
    m->sz[1] = 0;
 8001228:	2700      	movs	r7, #0
 800122a:	971c      	str	r7, [sp, #112]	; 0x70
    A = 0x6a09e667;
 800122c:	4a6e      	ldr	r2, [pc, #440]	; (80013e8 <mouseDriver_sendMsg+0xc44>)
 800122e:	921d      	str	r2, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 8001230:	4a6e      	ldr	r2, [pc, #440]	; (80013ec <mouseDriver_sendMsg+0xc48>)
 8001232:	921e      	str	r2, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 8001234:	4a6e      	ldr	r2, [pc, #440]	; (80013f0 <mouseDriver_sendMsg+0xc4c>)
 8001236:	921f      	str	r2, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 8001238:	4a6e      	ldr	r2, [pc, #440]	; (80013f4 <mouseDriver_sendMsg+0xc50>)
 800123a:	9220      	str	r2, [sp, #128]	; 0x80
    E = 0x510e527f;
 800123c:	4a6e      	ldr	r2, [pc, #440]	; (80013f8 <mouseDriver_sendMsg+0xc54>)
 800123e:	9221      	str	r2, [sp, #132]	; 0x84
    F = 0x9b05688c;
 8001240:	4a6e      	ldr	r2, [pc, #440]	; (80013fc <mouseDriver_sendMsg+0xc58>)
 8001242:	9222      	str	r2, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 8001244:	4a6e      	ldr	r2, [pc, #440]	; (8001400 <mouseDriver_sendMsg+0xc5c>)
 8001246:	9223      	str	r2, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 8001248:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
 800124c:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
 8001250:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
 8001254:	9224      	str	r2, [sp, #144]	; 0x90
    m->sz[0] += len * 8;
 8001256:	f44f 7280 	mov.w	r2, #256	; 0x100
 800125a:	921b      	str	r2, [sp, #108]	; 0x6c
	memcpy(m->u.save_bytes + offset, p, l);
 800125c:	ae25      	add	r6, sp, #148	; 0x94
 800125e:	f855 0f10 	ldr.w	r0, [r5, #16]!
 8001262:	6869      	ldr	r1, [r5, #4]
 8001264:	68aa      	ldr	r2, [r5, #8]
 8001266:	68eb      	ldr	r3, [r5, #12]
 8001268:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800126a:	6928      	ldr	r0, [r5, #16]
 800126c:	6969      	ldr	r1, [r5, #20]
 800126e:	69aa      	ldr	r2, [r5, #24]
 8001270:	69eb      	ldr	r3, [r5, #28]
 8001272:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, header, header_len);
 8001274:	4622      	mov	r2, r4
 8001276:	a902      	add	r1, sp, #8
 8001278:	a81b      	add	r0, sp, #108	; 0x6c
 800127a:	f7ff f969 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 800127e:	4642      	mov	r2, r8
 8001280:	a938      	add	r1, sp, #224	; 0xe0
 8001282:	a81b      	add	r0, sp, #108	; 0x6c
 8001284:	f7ff f964 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8001288:	2202      	movs	r2, #2
 800128a:	ab38      	add	r3, sp, #224	; 0xe0
 800128c:	eb03 0108 	add.w	r1, r3, r8
 8001290:	a81b      	add	r0, sp, #108	; 0x6c
 8001292:	f7ff f95d 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8001296:	2207      	movs	r2, #7
 8001298:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 800129c:	a81b      	add	r0, sp, #108	; 0x6c
 800129e:	f7ff f957 	bl	8000550 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 80012a2:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 80012a4:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 80012a8:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 80012ac:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 80012b0:	2380      	movs	r3, #128	; 0x80
 80012b2:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 80012b6:	2247      	movs	r2, #71	; 0x47
 80012b8:	4639      	mov	r1, r7
 80012ba:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 80012be:	f011 fecd 	bl	801305c <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 80012c2:	ab09      	add	r3, sp, #36	; 0x24
 80012c4:	442b      	add	r3, r5
 80012c6:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 80012c8:	0a22      	lsrs	r2, r4, #8
 80012ca:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 80012cc:	0c22      	lsrs	r2, r4, #16
 80012ce:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 80012d0:	0e24      	lsrs	r4, r4, #24
 80012d2:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 80012d4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80012d6:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 80012d8:	0a11      	lsrs	r1, r2, #8
 80012da:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 80012dc:	0c11      	lsrs	r1, r2, #16
 80012de:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 80012e0:	0e12      	lsrs	r2, r2, #24
 80012e2:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 80012e4:	f105 0209 	add.w	r2, r5, #9
 80012e8:	a909      	add	r1, sp, #36	; 0x24
 80012ea:	a81b      	add	r0, sp, #108	; 0x6c
 80012ec:	f7ff f930 	bl	8000550 <mavlink_sha256_update>
    result[0] = p[3];
 80012f0:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 80012f4:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 80012f8:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 80012fc:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 8001300:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8001304:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 8001308:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 800130c:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 8001310:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8001314:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 8001318:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 800131c:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 8001320:	e6f3      	b.n	800110a <mouseDriver_sendMsg+0x966>
		buf[0] = msg->magic;
 8001322:	4d38      	ldr	r5, [pc, #224]	; (8001404 <mouseDriver_sendMsg+0xc60>)
 8001324:	23fe      	movs	r3, #254	; 0xfe
 8001326:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 8001328:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 800132a:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 800132e:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 8001330:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8001334:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 8001336:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 800133a:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 800133c:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800133e:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001342:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8001344:	4622      	mov	r2, r4
 8001346:	a938      	add	r1, sp, #224	; 0xe0
 8001348:	1da8      	adds	r0, r5, #6
 800134a:	f011 fe7c 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 800134e:	1da3      	adds	r3, r4, #6
 8001350:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8001352:	2105      	movs	r1, #5
 8001354:	e71c      	b.n	8001190 <mouseDriver_sendMsg+0x9ec>
	return (HAL_GetTick());
 8001356:	f003 fae5 	bl	8004924 <HAL_GetTick>
				actual_speed_measure.time = mouseDriver_getTime();
 800135a:	4b2b      	ldr	r3, [pc, #172]	; (8001408 <mouseDriver_sendMsg+0xc64>)
 800135c:	6018      	str	r0, [r3, #0]
 * @param msg The MAVLink message to compress the data into
 * @param speed_info C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_speed_info_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_speed_info_t* speed_info)
{
    return mavlink_msg_speed_info_pack(system_id, component_id, msg, speed_info->time, speed_info->speed_x, speed_info->speed_y);
 800135e:	6859      	ldr	r1, [r3, #4]
 8001360:	689a      	ldr	r2, [r3, #8]
    packet.time = time;
 8001362:	ab05      	add	r3, sp, #20
 8001364:	9005      	str	r0, [sp, #20]
    packet.speed_x = speed_x;
 8001366:	9106      	str	r1, [sp, #24]
    packet.speed_y = speed_y;
 8001368:	9207      	str	r2, [sp, #28]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_SPEED_INFO_LEN);
 800136a:	ac38      	add	r4, sp, #224	; 0xe0
 800136c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001370:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    msg->msgid = MAVLINK_MSG_ID_SPEED_INFO;
 8001374:	2300      	movs	r3, #0
 8001376:	2201      	movs	r2, #1
 8001378:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 800137c:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 8001380:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8001384:	4b17      	ldr	r3, [pc, #92]	; (80013e4 <mouseDriver_sendMsg+0xc40>)
 8001386:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001388:	f013 0602 	ands.w	r6, r3, #2
 800138c:	d13e      	bne.n	800140c <mouseDriver_sendMsg+0xc68>
 800138e:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <mouseDriver_sendMsg+0xc40>)
 8001390:	691b      	ldr	r3, [r3, #16]
 8001392:	b123      	cbz	r3, 800139e <mouseDriver_sendMsg+0xbfa>
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	f013 0f01 	tst.w	r3, #1
 800139a:	f041 8298 	bne.w	80028ce <mouseDriver_sendMsg+0x212a>
		msg->magic = MAVLINK_STX;
 800139e:	23fd      	movs	r3, #253	; 0xfd
 80013a0:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 80013a4:	f89d 30eb 	ldrb.w	r3, [sp, #235]	; 0xeb
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	f040 80fa 	bne.w	80015a2 <mouseDriver_sendMsg+0xdfe>
 80013ae:	2000      	movs	r0, #0
 80013b0:	f10d 02eb 	add.w	r2, sp, #235	; 0xeb
		length--;
 80013b4:	230b      	movs	r3, #11
	while (length > 1 && payload[length-1] == 0) {
 80013b6:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 80013ba:	b919      	cbnz	r1, 80013c4 <mouseDriver_sendMsg+0xc20>
		length--;
 80013bc:	3b01      	subs	r3, #1
 80013be:	b2db      	uxtb	r3, r3
	while (length > 1 && payload[length-1] == 0) {
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d1f8      	bne.n	80013b6 <mouseDriver_sendMsg+0xc12>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 80013c4:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 80013c8:	2200      	movs	r2, #0
 80013ca:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 80013ce:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 80013d2:	2800      	cmp	r0, #0
 80013d4:	f000 80e8 	beq.w	80015a8 <mouseDriver_sendMsg+0xe04>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 80013d8:	2201      	movs	r2, #1
 80013da:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 80013de:	240a      	movs	r4, #10
 80013e0:	e023      	b.n	800142a <mouseDriver_sendMsg+0xc86>
 80013e2:	bf00      	nop
 80013e4:	200004d0 	.word	0x200004d0
 80013e8:	6a09e667 	.word	0x6a09e667
 80013ec:	bb67ae85 	.word	0xbb67ae85
 80013f0:	3c6ef372 	.word	0x3c6ef372
 80013f4:	a54ff53a 	.word	0xa54ff53a
 80013f8:	510e527f 	.word	0x510e527f
 80013fc:	9b05688c 	.word	0x9b05688c
 8001400:	1f83d9ab 	.word	0x1f83d9ab
 8001404:	20000530 	.word	0x20000530
 8001408:	200004bc 	.word	0x200004bc
		msg->magic = MAVLINK_STX_MAVLINK1;
 800140c:	23fe      	movs	r3, #254	; 0xfe
 800140e:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001412:	230c      	movs	r3, #12
 8001414:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8001418:	2000      	movs	r0, #0
 800141a:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 800141e:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8001422:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 8001424:	2200      	movs	r2, #0
 8001426:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 800142a:	2200      	movs	r2, #0
 800142c:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 8001430:	49be      	ldr	r1, [pc, #760]	; (800172c <mouseDriver_sendMsg+0xf88>)
 8001432:	798a      	ldrb	r2, [r1, #6]
 8001434:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 8001438:	1c55      	adds	r5, r2, #1
 800143a:	718d      	strb	r5, [r1, #6]
	buf[0] = msg->magic;
 800143c:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8001440:	f88d 1008 	strb.w	r1, [sp, #8]
	buf[1] = msg->len;
 8001444:	f88d 3009 	strb.w	r3, [sp, #9]
	if (mavlink1) {
 8001448:	2e00      	cmp	r6, #0
 800144a:	f000 80af 	beq.w	80015ac <mouseDriver_sendMsg+0xe08>
		buf[2] = msg->seq;
 800144e:	f88d 200a 	strb.w	r2, [sp, #10]
		buf[3] = msg->sysid;
 8001452:	2300      	movs	r3, #0
 8001454:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->compid;
 8001458:	f88d 300c 	strb.w	r3, [sp, #12]
		buf[5] = msg->msgid & 0xFF;
 800145c:	2301      	movs	r3, #1
 800145e:	f88d 300d 	strb.w	r3, [sp, #13]
	while (length--) {
 8001462:	1ea6      	subs	r6, r4, #2
 8001464:	b2b6      	uxth	r6, r6
 8001466:	ab7e      	add	r3, sp, #504	; 0x1f8
 8001468:	441e      	add	r6, r3
 800146a:	f5a6 76f7 	sub.w	r6, r6, #494	; 0x1ee
        *crcAccum = X25_INIT_CRC;
 800146e:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 8001472:	f10d 0509 	add.w	r5, sp, #9
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001476:	f815 2b01 	ldrb.w	r2, [r5], #1
 800147a:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 800147c:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 8001480:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001482:	0913      	lsrs	r3, r2, #4
 8001484:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8001488:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800148c:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 8001490:	42b5      	cmp	r5, r6
 8001492:	d1f0      	bne.n	8001476 <mouseDriver_sendMsg+0xcd2>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8001494:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 8001498:	b2ba      	uxth	r2, r7
	while (length--) {
 800149a:	1e53      	subs	r3, r2, #1
 800149c:	b29b      	uxth	r3, r3
 800149e:	b1a2      	cbz	r2, 80014ca <mouseDriver_sendMsg+0xd26>
 80014a0:	aa7e      	add	r2, sp, #504	; 0x1f8
 80014a2:	4413      	add	r3, r2
 80014a4:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 80014a8:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80014aa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80014ae:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 80014b0:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 80014b4:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80014b6:	091a      	lsrs	r2, r3, #4
 80014b8:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 80014bc:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 80014c0:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 80014c4:	b299      	uxth	r1, r3
	while (length--) {
 80014c6:	42b5      	cmp	r5, r6
 80014c8:	d1ef      	bne.n	80014aa <mouseDriver_sendMsg+0xd06>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80014ca:	f081 034c 	eor.w	r3, r1, #76	; 0x4c
        tmp ^= (tmp<<4);
 80014ce:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 80014d2:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80014d4:	0913      	lsrs	r3, r2, #4
 80014d6:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 80014da:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 80014de:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 80014e2:	b21b      	sxth	r3, r3
 80014e4:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 80014e6:	a938      	add	r1, sp, #224	; 0xe0
 80014e8:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 80014ea:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 80014ee:	0a15      	lsrs	r5, r2, #8
 80014f0:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 80014f4:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 80014f6:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 80014fa:	2800      	cmp	r0, #0
 80014fc:	d16b      	bne.n	80015d6 <mouseDriver_sendMsg+0xe32>
	return msg->len + header_len + 2 + signature_len;
 80014fe:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8001502:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8001506:	29fe      	cmp	r1, #254	; 0xfe
 8001508:	f000 80f6 	beq.w	80016f8 <mouseDriver_sendMsg+0xf54>
	while (length > 1 && payload[length-1] == 0) {
 800150c:	2c01      	cmp	r4, #1
 800150e:	d911      	bls.n	8001534 <mouseDriver_sendMsg+0xd90>
 8001510:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 8001514:	5d1b      	ldrb	r3, [r3, r4]
 8001516:	b96b      	cbnz	r3, 8001534 <mouseDriver_sendMsg+0xd90>
 8001518:	1e63      	subs	r3, r4, #1
 800151a:	aa7e      	add	r2, sp, #504	; 0x1f8
 800151c:	fa52 f383 	uxtab	r3, r2, r3
 8001520:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 8001524:	3c01      	subs	r4, #1
 8001526:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 8001528:	2c01      	cmp	r4, #1
 800152a:	d003      	beq.n	8001534 <mouseDriver_sendMsg+0xd90>
 800152c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8001530:	2a00      	cmp	r2, #0
 8001532:	d0f7      	beq.n	8001524 <mouseDriver_sendMsg+0xd80>
		buf[0] = msg->magic;
 8001534:	4d7e      	ldr	r5, [pc, #504]	; (8001730 <mouseDriver_sendMsg+0xf8c>)
 8001536:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 8001538:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 800153a:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 800153e:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 8001540:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 8001544:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 8001546:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 800154a:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 800154c:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8001550:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 8001552:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8001556:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 8001558:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800155a:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800155e:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001560:	121a      	asrs	r2, r3, #8
 8001562:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001564:	141b      	asrs	r3, r3, #16
 8001566:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 8001568:	4622      	mov	r2, r4
 800156a:	a938      	add	r1, sp, #224	; 0xe0
 800156c:	f105 000a 	add.w	r0, r5, #10
 8001570:	f011 fd69 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8001574:	f104 020a 	add.w	r2, r4, #10
 8001578:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 800157a:	f016 0f01 	tst.w	r6, #1
 800157e:	f041 8100 	bne.w	8002782 <mouseDriver_sendMsg+0x1fde>
		header_len = MAVLINK_CORE_HEADER_LEN;
 8001582:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8001584:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 8001588:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 800158a:	0a12      	lsrs	r2, r2, #8
 800158c:	705a      	strb	r2, [r3, #1]
 800158e:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8001590:	4421      	add	r1, r4
 8001592:	3103      	adds	r1, #3
 8001594:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 8001596:	b289      	uxth	r1, r1
 8001598:	4865      	ldr	r0, [pc, #404]	; (8001730 <mouseDriver_sendMsg+0xf8c>)
 800159a:	f001 fce7 	bl	8002f6c <main_transmit_buffer>
			break;
 800159e:	f7ff ba2c 	b.w	80009fa <mouseDriver_sendMsg+0x256>
	while (length > 1 && payload[length-1] == 0) {
 80015a2:	2000      	movs	r0, #0
 80015a4:	230c      	movs	r3, #12
 80015a6:	e70d      	b.n	80013c4 <mouseDriver_sendMsg+0xc20>
	if (signing) {
 80015a8:	240a      	movs	r4, #10
 80015aa:	e73b      	b.n	8001424 <mouseDriver_sendMsg+0xc80>
		buf[2] = msg->incompat_flags;
 80015ac:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 80015b0:	f88d 300a 	strb.w	r3, [sp, #10]
		buf[3] = msg->compat_flags;
 80015b4:	2300      	movs	r3, #0
 80015b6:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->seq;
 80015ba:	f88d 200c 	strb.w	r2, [sp, #12]
		buf[5] = msg->sysid;
 80015be:	f88d 300d 	strb.w	r3, [sp, #13]
		buf[6] = msg->compid;
 80015c2:	f88d 300e 	strb.w	r3, [sp, #14]
		buf[7] = msg->msgid & 0xFF;
 80015c6:	2201      	movs	r2, #1
 80015c8:	f88d 200f 	strb.w	r2, [sp, #15]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80015cc:	f88d 3010 	strb.w	r3, [sp, #16]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80015d0:	f88d 3011 	strb.w	r3, [sp, #17]
 80015d4:	e745      	b.n	8001462 <mouseDriver_sendMsg+0xcbe>
		mavlink_sign_packet(status->signing,
 80015d6:	4b55      	ldr	r3, [pc, #340]	; (800172c <mouseDriver_sendMsg+0xf88>)
 80015d8:	6919      	ldr	r1, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 80015da:	2900      	cmp	r1, #0
 80015dc:	d08f      	beq.n	80014fe <mouseDriver_sendMsg+0xd5a>
 80015de:	780b      	ldrb	r3, [r1, #0]
 80015e0:	f013 0f01 	tst.w	r3, #1
 80015e4:	d08b      	beq.n	80014fe <mouseDriver_sendMsg+0xd5a>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 80015e6:	f89d 50d7 	ldrb.w	r5, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 80015ea:	784b      	ldrb	r3, [r1, #1]
 80015ec:	f88d 31ea 	strb.w	r3, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 80015f0:	688b      	ldr	r3, [r1, #8]
 80015f2:	68ca      	ldr	r2, [r1, #12]
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	9201      	str	r2, [sp, #4]
	memcpy(&signature[1], tstamp.t8, 6);
 80015f8:	f8cd 31eb 	str.w	r3, [sp, #491]	; 0x1eb
 80015fc:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8001600:	f8ad 31ef 	strh.w	r3, [sp, #495]	; 0x1ef
	signing->timestamp++;
 8001604:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8001608:	1c56      	adds	r6, r2, #1
 800160a:	f143 0700 	adc.w	r7, r3, #0
 800160e:	e9c1 6702 	strd	r6, r7, [r1, #8]
    m->sz[0] = 0;
 8001612:	2600      	movs	r6, #0
 8001614:	961b      	str	r6, [sp, #108]	; 0x6c
    m->sz[1] = 0;
 8001616:	961c      	str	r6, [sp, #112]	; 0x70
    A = 0x6a09e667;
 8001618:	4b46      	ldr	r3, [pc, #280]	; (8001734 <mouseDriver_sendMsg+0xf90>)
 800161a:	931d      	str	r3, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 800161c:	4b46      	ldr	r3, [pc, #280]	; (8001738 <mouseDriver_sendMsg+0xf94>)
 800161e:	931e      	str	r3, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 8001620:	4b46      	ldr	r3, [pc, #280]	; (800173c <mouseDriver_sendMsg+0xf98>)
 8001622:	931f      	str	r3, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 8001624:	4b46      	ldr	r3, [pc, #280]	; (8001740 <mouseDriver_sendMsg+0xf9c>)
 8001626:	9320      	str	r3, [sp, #128]	; 0x80
    E = 0x510e527f;
 8001628:	4b46      	ldr	r3, [pc, #280]	; (8001744 <mouseDriver_sendMsg+0xfa0>)
 800162a:	9321      	str	r3, [sp, #132]	; 0x84
    F = 0x9b05688c;
 800162c:	4b46      	ldr	r3, [pc, #280]	; (8001748 <mouseDriver_sendMsg+0xfa4>)
 800162e:	9322      	str	r3, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 8001630:	4b46      	ldr	r3, [pc, #280]	; (800174c <mouseDriver_sendMsg+0xfa8>)
 8001632:	9323      	str	r3, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 8001634:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
 8001638:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
 800163c:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
 8001640:	9324      	str	r3, [sp, #144]	; 0x90
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8001642:	2220      	movs	r2, #32
 8001644:	3110      	adds	r1, #16
 8001646:	a81b      	add	r0, sp, #108	; 0x6c
 8001648:	f7fe ff82 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 800164c:	4622      	mov	r2, r4
 800164e:	a902      	add	r1, sp, #8
 8001650:	a81b      	add	r0, sp, #108	; 0x6c
 8001652:	f7fe ff7d 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8001656:	462a      	mov	r2, r5
 8001658:	a938      	add	r1, sp, #224	; 0xe0
 800165a:	a81b      	add	r0, sp, #108	; 0x6c
 800165c:	f7fe ff78 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8001660:	2202      	movs	r2, #2
 8001662:	ab38      	add	r3, sp, #224	; 0xe0
 8001664:	1959      	adds	r1, r3, r5
 8001666:	a81b      	add	r0, sp, #108	; 0x6c
 8001668:	f7fe ff72 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 800166c:	2207      	movs	r2, #7
 800166e:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 8001672:	a81b      	add	r0, sp, #108	; 0x6c
 8001674:	f7fe ff6c 	bl	8000550 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 8001678:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800167a:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 800167e:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 8001682:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 8001686:	2380      	movs	r3, #128	; 0x80
 8001688:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 800168c:	2247      	movs	r2, #71	; 0x47
 800168e:	4631      	mov	r1, r6
 8001690:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 8001694:	f011 fce2 	bl	801305c <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001698:	ab09      	add	r3, sp, #36	; 0x24
 800169a:	442b      	add	r3, r5
 800169c:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 800169e:	0a22      	lsrs	r2, r4, #8
 80016a0:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 80016a2:	0c22      	lsrs	r2, r4, #16
 80016a4:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 80016a6:	0e24      	lsrs	r4, r4, #24
 80016a8:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 80016aa:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80016ac:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 80016ae:	0a11      	lsrs	r1, r2, #8
 80016b0:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 80016b2:	0c11      	lsrs	r1, r2, #16
 80016b4:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 80016b6:	0e12      	lsrs	r2, r2, #24
 80016b8:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 80016ba:	f105 0209 	add.w	r2, r5, #9
 80016be:	a909      	add	r1, sp, #36	; 0x24
 80016c0:	a81b      	add	r0, sp, #108	; 0x6c
 80016c2:	f7fe ff45 	bl	8000550 <mavlink_sha256_update>
    result[0] = p[3];
 80016c6:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 80016ca:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 80016ce:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 80016d2:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 80016d6:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 80016da:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 80016de:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 80016e2:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 80016e6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80016ea:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 80016ee:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 80016f2:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 80016f6:	e702      	b.n	80014fe <mouseDriver_sendMsg+0xd5a>
		buf[0] = msg->magic;
 80016f8:	4d0d      	ldr	r5, [pc, #52]	; (8001730 <mouseDriver_sendMsg+0xf8c>)
 80016fa:	23fe      	movs	r3, #254	; 0xfe
 80016fc:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 80016fe:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 8001700:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8001704:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 8001706:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 800170a:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 800170c:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8001710:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 8001712:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8001714:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001718:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 800171a:	4622      	mov	r2, r4
 800171c:	a938      	add	r1, sp, #224	; 0xe0
 800171e:	1da8      	adds	r0, r5, #6
 8001720:	f011 fc91 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8001724:	1da3      	adds	r3, r4, #6
 8001726:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8001728:	2105      	movs	r1, #5
 800172a:	e72b      	b.n	8001584 <mouseDriver_sendMsg+0xde0>
 800172c:	200004d0 	.word	0x200004d0
 8001730:	20000530 	.word	0x20000530
 8001734:	6a09e667 	.word	0x6a09e667
 8001738:	bb67ae85 	.word	0xbb67ae85
 800173c:	3c6ef372 	.word	0x3c6ef372
 8001740:	a54ff53a 	.word	0xa54ff53a
 8001744:	510e527f 	.word	0x510e527f
 8001748:	9b05688c 	.word	0x9b05688c
 800174c:	1f83d9ab 	.word	0x1f83d9ab
 * @param msg The MAVLink message to compress the data into
 * @param error C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_error_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_error_t* error)
{
    return mavlink_msg_error_pack(system_id, component_id, msg, error->time, error->error);
 8001750:	4a98      	ldr	r2, [pc, #608]	; (80019b4 <mouseDriver_sendMsg+0x1210>)
 8001752:	7911      	ldrb	r1, [r2, #4]
    packet.time = time;
 8001754:	466b      	mov	r3, sp
 8001756:	6812      	ldr	r2, [r2, #0]
 8001758:	601a      	str	r2, [r3, #0]
    packet.error = error;
 800175a:	7119      	strb	r1, [r3, #4]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_ERROR_LEN);
 800175c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001760:	9238      	str	r2, [sp, #224]	; 0xe0
 8001762:	f88d 10e4 	strb.w	r1, [sp, #228]	; 0xe4
    msg->msgid = MAVLINK_MSG_ID_ERROR;
 8001766:	2300      	movs	r3, #0
 8001768:	2207      	movs	r2, #7
 800176a:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 800176e:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 8001772:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8001776:	4b90      	ldr	r3, [pc, #576]	; (80019b8 <mouseDriver_sendMsg+0x1214>)
 8001778:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 800177a:	f013 0602 	ands.w	r6, r3, #2
 800177e:	d12e      	bne.n	80017de <mouseDriver_sendMsg+0x103a>
 8001780:	4b8d      	ldr	r3, [pc, #564]	; (80019b8 <mouseDriver_sendMsg+0x1214>)
 8001782:	691b      	ldr	r3, [r3, #16]
 8001784:	2b00      	cmp	r3, #0
 8001786:	f000 80f5 	beq.w	8001974 <mouseDriver_sendMsg+0x11d0>
 800178a:	7818      	ldrb	r0, [r3, #0]
 800178c:	f000 0001 	and.w	r0, r0, #1
		msg->magic = MAVLINK_STX;
 8001790:	23fd      	movs	r3, #253	; 0xfd
 8001792:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8001796:	f89d 30e4 	ldrb.w	r3, [sp, #228]	; 0xe4
 800179a:	2b00      	cmp	r3, #0
 800179c:	f040 80ec 	bne.w	8001978 <mouseDriver_sendMsg+0x11d4>
 80017a0:	f89d 30e3 	ldrb.w	r3, [sp, #227]	; 0xe3
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	f040 80e9 	bne.w	800197c <mouseDriver_sendMsg+0x11d8>
 80017aa:	f89d 30e2 	ldrb.w	r3, [sp, #226]	; 0xe2
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	f040 80e6 	bne.w	8001980 <mouseDriver_sendMsg+0x11dc>
 80017b4:	f89d 30e1 	ldrb.w	r3, [sp, #225]	; 0xe1
		length--;
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	bf0c      	ite	eq
 80017bc:	2301      	moveq	r3, #1
 80017be:	2302      	movne	r3, #2
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 80017c0:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 80017c4:	2200      	movs	r2, #0
 80017c6:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 80017ca:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 80017ce:	2800      	cmp	r0, #0
 80017d0:	f000 80d8 	beq.w	8001984 <mouseDriver_sendMsg+0x11e0>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 80017d4:	2201      	movs	r2, #1
 80017d6:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 80017da:	240a      	movs	r4, #10
 80017dc:	e00e      	b.n	80017fc <mouseDriver_sendMsg+0x1058>
		msg->magic = MAVLINK_STX_MAVLINK1;
 80017de:	23fe      	movs	r3, #254	; 0xfe
 80017e0:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 80017e4:	2305      	movs	r3, #5
 80017e6:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 80017ea:	2000      	movs	r0, #0
 80017ec:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 80017f0:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 80017f4:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 80017f6:	2200      	movs	r2, #0
 80017f8:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 80017fc:	2200      	movs	r2, #0
 80017fe:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 8001802:	496d      	ldr	r1, [pc, #436]	; (80019b8 <mouseDriver_sendMsg+0x1214>)
 8001804:	798a      	ldrb	r2, [r1, #6]
 8001806:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 800180a:	1c55      	adds	r5, r2, #1
 800180c:	718d      	strb	r5, [r1, #6]
	buf[0] = msg->magic;
 800180e:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8001812:	f88d 1014 	strb.w	r1, [sp, #20]
	buf[1] = msg->len;
 8001816:	f88d 3015 	strb.w	r3, [sp, #21]
	if (mavlink1) {
 800181a:	2e00      	cmp	r6, #0
 800181c:	f000 80b4 	beq.w	8001988 <mouseDriver_sendMsg+0x11e4>
		buf[2] = msg->seq;
 8001820:	f88d 2016 	strb.w	r2, [sp, #22]
		buf[3] = msg->sysid;
 8001824:	2300      	movs	r3, #0
 8001826:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->compid;
 800182a:	f88d 3018 	strb.w	r3, [sp, #24]
		buf[5] = msg->msgid & 0xFF;
 800182e:	2307      	movs	r3, #7
 8001830:	f88d 3019 	strb.w	r3, [sp, #25]
	while (length--) {
 8001834:	1ea6      	subs	r6, r4, #2
 8001836:	b2b6      	uxth	r6, r6
 8001838:	ab7e      	add	r3, sp, #504	; 0x1f8
 800183a:	441e      	add	r6, r3
 800183c:	f5a6 76f1 	sub.w	r6, r6, #482	; 0x1e2
        *crcAccum = X25_INIT_CRC;
 8001840:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 8001844:	f10d 0515 	add.w	r5, sp, #21
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001848:	f815 2b01 	ldrb.w	r2, [r5], #1
 800184c:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 800184e:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 8001852:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001854:	0913      	lsrs	r3, r2, #4
 8001856:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 800185a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800185e:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 8001862:	42ae      	cmp	r6, r5
 8001864:	d1f0      	bne.n	8001848 <mouseDriver_sendMsg+0x10a4>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8001866:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 800186a:	b2ba      	uxth	r2, r7
	while (length--) {
 800186c:	1e53      	subs	r3, r2, #1
 800186e:	b29b      	uxth	r3, r3
 8001870:	b1a2      	cbz	r2, 800189c <mouseDriver_sendMsg+0x10f8>
 8001872:	aa7e      	add	r2, sp, #504	; 0x1f8
 8001874:	4413      	add	r3, r2
 8001876:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 800187a:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800187c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001880:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 8001882:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8001886:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001888:	091a      	lsrs	r2, r3, #4
 800188a:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 800188e:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 8001892:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 8001896:	b299      	uxth	r1, r3
	while (length--) {
 8001898:	42b5      	cmp	r5, r6
 800189a:	d1ef      	bne.n	800187c <mouseDriver_sendMsg+0x10d8>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800189c:	f081 0316 	eor.w	r3, r1, #22
        tmp ^= (tmp<<4);
 80018a0:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 80018a4:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80018a6:	0913      	lsrs	r3, r2, #4
 80018a8:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 80018ac:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 80018b0:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 80018b4:	b21b      	sxth	r3, r3
 80018b6:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 80018b8:	a938      	add	r1, sp, #224	; 0xe0
 80018ba:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 80018bc:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 80018c0:	0a15      	lsrs	r5, r2, #8
 80018c2:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 80018c6:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 80018c8:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 80018cc:	2800      	cmp	r0, #0
 80018ce:	d177      	bne.n	80019c0 <mouseDriver_sendMsg+0x121c>
	return msg->len + header_len + 2 + signature_len;
 80018d0:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 80018d4:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 80018d8:	29fe      	cmp	r1, #254	; 0xfe
 80018da:	f000 810d 	beq.w	8001af8 <mouseDriver_sendMsg+0x1354>
	while (length > 1 && payload[length-1] == 0) {
 80018de:	2c01      	cmp	r4, #1
 80018e0:	d911      	bls.n	8001906 <mouseDriver_sendMsg+0x1162>
 80018e2:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 80018e6:	5d1b      	ldrb	r3, [r3, r4]
 80018e8:	b96b      	cbnz	r3, 8001906 <mouseDriver_sendMsg+0x1162>
 80018ea:	1e63      	subs	r3, r4, #1
 80018ec:	aa7e      	add	r2, sp, #504	; 0x1f8
 80018ee:	fa52 f383 	uxtab	r3, r2, r3
 80018f2:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 80018f6:	3c01      	subs	r4, #1
 80018f8:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 80018fa:	2c01      	cmp	r4, #1
 80018fc:	d003      	beq.n	8001906 <mouseDriver_sendMsg+0x1162>
 80018fe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8001902:	2a00      	cmp	r2, #0
 8001904:	d0f7      	beq.n	80018f6 <mouseDriver_sendMsg+0x1152>
		buf[0] = msg->magic;
 8001906:	4d2d      	ldr	r5, [pc, #180]	; (80019bc <mouseDriver_sendMsg+0x1218>)
 8001908:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 800190a:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 800190c:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 8001910:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 8001912:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 8001916:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 8001918:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 800191c:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 800191e:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8001922:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 8001924:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8001928:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 800192a:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800192c:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001930:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001932:	121a      	asrs	r2, r3, #8
 8001934:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001936:	141b      	asrs	r3, r3, #16
 8001938:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 800193a:	4622      	mov	r2, r4
 800193c:	a938      	add	r1, sp, #224	; 0xe0
 800193e:	f105 000a 	add.w	r0, r5, #10
 8001942:	f011 fb80 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8001946:	f104 020a 	add.w	r2, r4, #10
 800194a:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 800194c:	f016 0f01 	tst.w	r6, #1
 8001950:	f040 872e 	bne.w	80027b0 <mouseDriver_sendMsg+0x200c>
		header_len = MAVLINK_CORE_HEADER_LEN;
 8001954:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8001956:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 800195a:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 800195c:	0a12      	lsrs	r2, r2, #8
 800195e:	705a      	strb	r2, [r3, #1]
 8001960:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8001962:	4421      	add	r1, r4
 8001964:	3103      	adds	r1, #3
 8001966:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 8001968:	b289      	uxth	r1, r1
 800196a:	4814      	ldr	r0, [pc, #80]	; (80019bc <mouseDriver_sendMsg+0x1218>)
 800196c:	f001 fafe 	bl	8002f6c <main_transmit_buffer>
			break;
 8001970:	f7ff b843 	b.w	80009fa <mouseDriver_sendMsg+0x256>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001974:	2000      	movs	r0, #0
 8001976:	e70b      	b.n	8001790 <mouseDriver_sendMsg+0xfec>
	while (length > 1 && payload[length-1] == 0) {
 8001978:	2305      	movs	r3, #5
 800197a:	e721      	b.n	80017c0 <mouseDriver_sendMsg+0x101c>
		length--;
 800197c:	2304      	movs	r3, #4
 800197e:	e71f      	b.n	80017c0 <mouseDriver_sendMsg+0x101c>
 8001980:	2303      	movs	r3, #3
 8001982:	e71d      	b.n	80017c0 <mouseDriver_sendMsg+0x101c>
	if (signing) {
 8001984:	240a      	movs	r4, #10
 8001986:	e736      	b.n	80017f6 <mouseDriver_sendMsg+0x1052>
		buf[2] = msg->incompat_flags;
 8001988:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 800198c:	f88d 3016 	strb.w	r3, [sp, #22]
		buf[3] = msg->compat_flags;
 8001990:	2300      	movs	r3, #0
 8001992:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->seq;
 8001996:	f88d 2018 	strb.w	r2, [sp, #24]
		buf[5] = msg->sysid;
 800199a:	f88d 3019 	strb.w	r3, [sp, #25]
		buf[6] = msg->compid;
 800199e:	f88d 301a 	strb.w	r3, [sp, #26]
		buf[7] = msg->msgid & 0xFF;
 80019a2:	2207      	movs	r2, #7
 80019a4:	f88d 201b 	strb.w	r2, [sp, #27]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80019a8:	f88d 301c 	strb.w	r3, [sp, #28]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80019ac:	f88d 301d 	strb.w	r3, [sp, #29]
 80019b0:	e740      	b.n	8001834 <mouseDriver_sendMsg+0x1090>
 80019b2:	bf00      	nop
 80019b4:	20000488 	.word	0x20000488
 80019b8:	200004d0 	.word	0x200004d0
 80019bc:	20000530 	.word	0x20000530
		mavlink_sign_packet(status->signing,
 80019c0:	4b70      	ldr	r3, [pc, #448]	; (8001b84 <mouseDriver_sendMsg+0x13e0>)
 80019c2:	691d      	ldr	r5, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 80019c4:	2d00      	cmp	r5, #0
 80019c6:	d083      	beq.n	80018d0 <mouseDriver_sendMsg+0x112c>
 80019c8:	782a      	ldrb	r2, [r5, #0]
 80019ca:	f012 0f01 	tst.w	r2, #1
 80019ce:	f43f af7f 	beq.w	80018d0 <mouseDriver_sendMsg+0x112c>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 80019d2:	f89d 80d7 	ldrb.w	r8, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 80019d6:	786a      	ldrb	r2, [r5, #1]
 80019d8:	f88d 21ea 	strb.w	r2, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 80019dc:	68aa      	ldr	r2, [r5, #8]
 80019de:	68e9      	ldr	r1, [r5, #12]
 80019e0:	9202      	str	r2, [sp, #8]
 80019e2:	9103      	str	r1, [sp, #12]
	memcpy(&signature[1], tstamp.t8, 6);
 80019e4:	f8cd 21eb 	str.w	r2, [sp, #491]	; 0x1eb
 80019e8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 80019ec:	f8ad 21ef 	strh.w	r2, [sp, #495]	; 0x1ef
	signing->timestamp++;
 80019f0:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
 80019f4:	1c42      	adds	r2, r0, #1
 80019f6:	f141 0300 	adc.w	r3, r1, #0
 80019fa:	e9c5 2302 	strd	r2, r3, [r5, #8]
    m->sz[1] = 0;
 80019fe:	2700      	movs	r7, #0
 8001a00:	971c      	str	r7, [sp, #112]	; 0x70
    A = 0x6a09e667;
 8001a02:	4a61      	ldr	r2, [pc, #388]	; (8001b88 <mouseDriver_sendMsg+0x13e4>)
 8001a04:	921d      	str	r2, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 8001a06:	4a61      	ldr	r2, [pc, #388]	; (8001b8c <mouseDriver_sendMsg+0x13e8>)
 8001a08:	921e      	str	r2, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 8001a0a:	4a61      	ldr	r2, [pc, #388]	; (8001b90 <mouseDriver_sendMsg+0x13ec>)
 8001a0c:	921f      	str	r2, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 8001a0e:	4a61      	ldr	r2, [pc, #388]	; (8001b94 <mouseDriver_sendMsg+0x13f0>)
 8001a10:	9220      	str	r2, [sp, #128]	; 0x80
    E = 0x510e527f;
 8001a12:	4a61      	ldr	r2, [pc, #388]	; (8001b98 <mouseDriver_sendMsg+0x13f4>)
 8001a14:	9221      	str	r2, [sp, #132]	; 0x84
    F = 0x9b05688c;
 8001a16:	4a61      	ldr	r2, [pc, #388]	; (8001b9c <mouseDriver_sendMsg+0x13f8>)
 8001a18:	9222      	str	r2, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 8001a1a:	4a61      	ldr	r2, [pc, #388]	; (8001ba0 <mouseDriver_sendMsg+0x13fc>)
 8001a1c:	9223      	str	r2, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 8001a1e:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
 8001a22:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
 8001a26:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
 8001a2a:	9224      	str	r2, [sp, #144]	; 0x90
    m->sz[0] += len * 8;
 8001a2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a30:	921b      	str	r2, [sp, #108]	; 0x6c
	memcpy(m->u.save_bytes + offset, p, l);
 8001a32:	ae25      	add	r6, sp, #148	; 0x94
 8001a34:	f855 0f10 	ldr.w	r0, [r5, #16]!
 8001a38:	6869      	ldr	r1, [r5, #4]
 8001a3a:	68aa      	ldr	r2, [r5, #8]
 8001a3c:	68eb      	ldr	r3, [r5, #12]
 8001a3e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001a40:	6928      	ldr	r0, [r5, #16]
 8001a42:	6969      	ldr	r1, [r5, #20]
 8001a44:	69aa      	ldr	r2, [r5, #24]
 8001a46:	69eb      	ldr	r3, [r5, #28]
 8001a48:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, header, header_len);
 8001a4a:	4622      	mov	r2, r4
 8001a4c:	a905      	add	r1, sp, #20
 8001a4e:	a81b      	add	r0, sp, #108	; 0x6c
 8001a50:	f7fe fd7e 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8001a54:	4642      	mov	r2, r8
 8001a56:	a938      	add	r1, sp, #224	; 0xe0
 8001a58:	a81b      	add	r0, sp, #108	; 0x6c
 8001a5a:	f7fe fd79 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8001a5e:	2202      	movs	r2, #2
 8001a60:	ab38      	add	r3, sp, #224	; 0xe0
 8001a62:	eb03 0108 	add.w	r1, r3, r8
 8001a66:	a81b      	add	r0, sp, #108	; 0x6c
 8001a68:	f7fe fd72 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8001a6c:	2207      	movs	r2, #7
 8001a6e:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 8001a72:	a81b      	add	r0, sp, #108	; 0x6c
 8001a74:	f7fe fd6c 	bl	8000550 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 8001a78:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8001a7a:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8001a7e:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 8001a82:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 8001a86:	2380      	movs	r3, #128	; 0x80
 8001a88:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8001a8c:	2247      	movs	r2, #71	; 0x47
 8001a8e:	4639      	mov	r1, r7
 8001a90:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 8001a94:	f011 fae2 	bl	801305c <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001a98:	ab09      	add	r3, sp, #36	; 0x24
 8001a9a:	442b      	add	r3, r5
 8001a9c:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8001a9e:	0a22      	lsrs	r2, r4, #8
 8001aa0:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8001aa2:	0c22      	lsrs	r2, r4, #16
 8001aa4:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001aa6:	0e24      	lsrs	r4, r4, #24
 8001aa8:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001aaa:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8001aac:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8001aae:	0a11      	lsrs	r1, r2, #8
 8001ab0:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8001ab2:	0c11      	lsrs	r1, r2, #16
 8001ab4:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8001ab6:	0e12      	lsrs	r2, r2, #24
 8001ab8:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 8001aba:	f105 0209 	add.w	r2, r5, #9
 8001abe:	a909      	add	r1, sp, #36	; 0x24
 8001ac0:	a81b      	add	r0, sp, #108	; 0x6c
 8001ac2:	f7fe fd45 	bl	8000550 <mavlink_sha256_update>
    result[0] = p[3];
 8001ac6:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 8001aca:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 8001ace:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8001ad2:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 8001ad6:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8001ada:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 8001ade:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 8001ae2:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 8001ae6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8001aea:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 8001aee:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 8001af2:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 8001af6:	e6eb      	b.n	80018d0 <mouseDriver_sendMsg+0x112c>
		buf[0] = msg->magic;
 8001af8:	4d2a      	ldr	r5, [pc, #168]	; (8001ba4 <mouseDriver_sendMsg+0x1400>)
 8001afa:	23fe      	movs	r3, #254	; 0xfe
 8001afc:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 8001afe:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 8001b00:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8001b04:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 8001b06:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8001b0a:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 8001b0c:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8001b10:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 8001b12:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8001b14:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001b18:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8001b1a:	4622      	mov	r2, r4
 8001b1c:	a938      	add	r1, sp, #224	; 0xe0
 8001b1e:	1da8      	adds	r0, r5, #6
 8001b20:	f011 fa91 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8001b24:	1da3      	adds	r3, r4, #6
 8001b26:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8001b28:	2105      	movs	r1, #5
 8001b2a:	e714      	b.n	8001956 <mouseDriver_sendMsg+0x11b2>
			mavlink_msg_point_loaded_pack(SYS_ID,COMP_ID,&msg,actual_point);
 8001b2c:	4b1e      	ldr	r3, [pc, #120]	; (8001ba8 <mouseDriver_sendMsg+0x1404>)
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_POINT_LOADED_LEN);
#else
    mavlink_point_loaded_t packet;
    packet.point_id = point_id;

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_POINT_LOADED_LEN);
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	f88d 30e0 	strb.w	r3, [sp, #224]	; 0xe0
#endif

    msg->msgid = MAVLINK_MSG_ID_POINT_LOADED;
 8001b34:	2300      	movs	r3, #0
 8001b36:	2205      	movs	r2, #5
 8001b38:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 8001b3c:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 8001b40:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8001b44:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <mouseDriver_sendMsg+0x13e0>)
 8001b46:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001b48:	f013 0502 	ands.w	r5, r3, #2
 8001b4c:	d12e      	bne.n	8001bac <mouseDriver_sendMsg+0x1408>
 8001b4e:	4b0d      	ldr	r3, [pc, #52]	; (8001b84 <mouseDriver_sendMsg+0x13e0>)
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f000 80f6 	beq.w	8001d44 <mouseDriver_sendMsg+0x15a0>
 8001b58:	7818      	ldrb	r0, [r3, #0]
 8001b5a:	f000 0001 	and.w	r0, r0, #1
		msg->magic = MAVLINK_STX;
 8001b5e:	23fd      	movs	r3, #253	; 0xfd
 8001b60:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001b64:	2301      	movs	r3, #1
 8001b66:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001b70:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 8001b74:	2800      	cmp	r0, #0
 8001b76:	f000 80e7 	beq.w	8001d48 <mouseDriver_sendMsg+0x15a4>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	f88d 30d8 	strb.w	r3, [sp, #216]	; 0xd8
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 8001b80:	240a      	movs	r4, #10
 8001b82:	e022      	b.n	8001bca <mouseDriver_sendMsg+0x1426>
 8001b84:	200004d0 	.word	0x200004d0
 8001b88:	6a09e667 	.word	0x6a09e667
 8001b8c:	bb67ae85 	.word	0xbb67ae85
 8001b90:	3c6ef372 	.word	0x3c6ef372
 8001b94:	a54ff53a 	.word	0xa54ff53a
 8001b98:	510e527f 	.word	0x510e527f
 8001b9c:	9b05688c 	.word	0x9b05688c
 8001ba0:	1f83d9ab 	.word	0x1f83d9ab
 8001ba4:	20000530 	.word	0x20000530
 8001ba8:	2000049c 	.word	0x2000049c
		msg->magic = MAVLINK_STX_MAVLINK1;
 8001bac:	23fe      	movs	r3, #254	; 0xfe
 8001bae:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8001bb8:	2000      	movs	r0, #0
 8001bba:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001bbe:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8001bc2:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	f88d 30d8 	strb.w	r3, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 8001bd0:	4ac3      	ldr	r2, [pc, #780]	; (8001ee0 <mouseDriver_sendMsg+0x173c>)
 8001bd2:	7993      	ldrb	r3, [r2, #6]
 8001bd4:	f88d 30da 	strb.w	r3, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 8001bd8:	1c59      	adds	r1, r3, #1
 8001bda:	7191      	strb	r1, [r2, #6]
	buf[0] = msg->magic;
 8001bdc:	f89d 20d6 	ldrb.w	r2, [sp, #214]	; 0xd6
 8001be0:	f88d 2014 	strb.w	r2, [sp, #20]
	buf[1] = msg->len;
 8001be4:	2201      	movs	r2, #1
 8001be6:	f88d 2015 	strb.w	r2, [sp, #21]
	if (mavlink1) {
 8001bea:	2d00      	cmp	r5, #0
 8001bec:	f000 80ae 	beq.w	8001d4c <mouseDriver_sendMsg+0x15a8>
		buf[2] = msg->seq;
 8001bf0:	f88d 3016 	strb.w	r3, [sp, #22]
		buf[3] = msg->sysid;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	f88d 3017 	strb.w	r3, [sp, #23]
		buf[4] = msg->compid;
 8001bfa:	f88d 3018 	strb.w	r3, [sp, #24]
		buf[5] = msg->msgid & 0xFF;
 8001bfe:	2305      	movs	r3, #5
 8001c00:	f88d 3019 	strb.w	r3, [sp, #25]
	while (length--) {
 8001c04:	1ea6      	subs	r6, r4, #2
 8001c06:	b2b6      	uxth	r6, r6
 8001c08:	ab7e      	add	r3, sp, #504	; 0x1f8
 8001c0a:	441e      	add	r6, r3
 8001c0c:	f5a6 76f1 	sub.w	r6, r6, #482	; 0x1e2
        *crcAccum = X25_INIT_CRC;
 8001c10:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 8001c14:	f10d 0515 	add.w	r5, sp, #21
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001c18:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001c1c:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 8001c1e:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 8001c22:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001c24:	0913      	lsrs	r3, r2, #4
 8001c26:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8001c2a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001c2e:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 8001c32:	42b5      	cmp	r5, r6
 8001c34:	d1f0      	bne.n	8001c18 <mouseDriver_sendMsg+0x1474>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8001c36:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 8001c3a:	b2ba      	uxth	r2, r7
	while (length--) {
 8001c3c:	1e53      	subs	r3, r2, #1
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	b1a2      	cbz	r2, 8001c6c <mouseDriver_sendMsg+0x14c8>
 8001c42:	aa7e      	add	r2, sp, #504	; 0x1f8
 8001c44:	4413      	add	r3, r2
 8001c46:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 8001c4a:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001c4c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001c50:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 8001c52:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8001c56:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001c58:	091a      	lsrs	r2, r3, #4
 8001c5a:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8001c5e:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 8001c62:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 8001c66:	b299      	uxth	r1, r3
	while (length--) {
 8001c68:	42b5      	cmp	r5, r6
 8001c6a:	d1ef      	bne.n	8001c4c <mouseDriver_sendMsg+0x14a8>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001c6c:	f081 039b 	eor.w	r3, r1, #155	; 0x9b
        tmp ^= (tmp<<4);
 8001c70:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 8001c74:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001c76:	0913      	lsrs	r3, r2, #4
 8001c78:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8001c7c:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 8001c80:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 8001c84:	b21b      	sxth	r3, r3
 8001c86:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8001c88:	a938      	add	r1, sp, #224	; 0xe0
 8001c8a:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8001c8c:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 8001c90:	0a15      	lsrs	r5, r2, #8
 8001c92:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 8001c96:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 8001c98:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 8001c9c:	2800      	cmp	r0, #0
 8001c9e:	d16a      	bne.n	8001d76 <mouseDriver_sendMsg+0x15d2>
	return msg->len + header_len + 2 + signature_len;
 8001ca0:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8001ca4:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8001ca8:	29fe      	cmp	r1, #254	; 0xfe
 8001caa:	f000 80ff 	beq.w	8001eac <mouseDriver_sendMsg+0x1708>
	while (length > 1 && payload[length-1] == 0) {
 8001cae:	2c01      	cmp	r4, #1
 8001cb0:	d911      	bls.n	8001cd6 <mouseDriver_sendMsg+0x1532>
 8001cb2:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 8001cb6:	5d1b      	ldrb	r3, [r3, r4]
 8001cb8:	b96b      	cbnz	r3, 8001cd6 <mouseDriver_sendMsg+0x1532>
 8001cba:	1e63      	subs	r3, r4, #1
 8001cbc:	aa7e      	add	r2, sp, #504	; 0x1f8
 8001cbe:	fa52 f383 	uxtab	r3, r2, r3
 8001cc2:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 8001cc6:	3c01      	subs	r4, #1
 8001cc8:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 8001cca:	2c01      	cmp	r4, #1
 8001ccc:	d003      	beq.n	8001cd6 <mouseDriver_sendMsg+0x1532>
 8001cce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8001cd2:	2a00      	cmp	r2, #0
 8001cd4:	d0f7      	beq.n	8001cc6 <mouseDriver_sendMsg+0x1522>
		buf[0] = msg->magic;
 8001cd6:	4d83      	ldr	r5, [pc, #524]	; (8001ee4 <mouseDriver_sendMsg+0x1740>)
 8001cd8:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 8001cda:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 8001cdc:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 8001ce0:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 8001ce2:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 8001ce6:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 8001ce8:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8001cec:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 8001cee:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8001cf2:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 8001cf4:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8001cf8:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 8001cfa:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8001cfc:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001d00:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001d02:	121a      	asrs	r2, r3, #8
 8001d04:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001d06:	141b      	asrs	r3, r3, #16
 8001d08:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 8001d0a:	4622      	mov	r2, r4
 8001d0c:	a938      	add	r1, sp, #224	; 0xe0
 8001d0e:	f105 000a 	add.w	r0, r5, #10
 8001d12:	f011 f998 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8001d16:	f104 020a 	add.w	r2, r4, #10
 8001d1a:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8001d1c:	f016 0f01 	tst.w	r6, #1
 8001d20:	f040 855d 	bne.w	80027de <mouseDriver_sendMsg+0x203a>
		header_len = MAVLINK_CORE_HEADER_LEN;
 8001d24:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8001d26:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 8001d2a:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8001d2c:	0a12      	lsrs	r2, r2, #8
 8001d2e:	705a      	strb	r2, [r3, #1]
 8001d30:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8001d32:	4421      	add	r1, r4
 8001d34:	3103      	adds	r1, #3
 8001d36:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 8001d38:	b289      	uxth	r1, r1
 8001d3a:	486a      	ldr	r0, [pc, #424]	; (8001ee4 <mouseDriver_sendMsg+0x1740>)
 8001d3c:	f001 f916 	bl	8002f6c <main_transmit_buffer>
			break;
 8001d40:	f7fe be5b 	b.w	80009fa <mouseDriver_sendMsg+0x256>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001d44:	2000      	movs	r0, #0
 8001d46:	e70a      	b.n	8001b5e <mouseDriver_sendMsg+0x13ba>
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 8001d48:	240a      	movs	r4, #10
 8001d4a:	e73b      	b.n	8001bc4 <mouseDriver_sendMsg+0x1420>
		buf[2] = msg->incompat_flags;
 8001d4c:	f89d 20d8 	ldrb.w	r2, [sp, #216]	; 0xd8
 8001d50:	f88d 2016 	strb.w	r2, [sp, #22]
		buf[3] = msg->compat_flags;
 8001d54:	2200      	movs	r2, #0
 8001d56:	f88d 2017 	strb.w	r2, [sp, #23]
		buf[4] = msg->seq;
 8001d5a:	f88d 3018 	strb.w	r3, [sp, #24]
		buf[5] = msg->sysid;
 8001d5e:	f88d 2019 	strb.w	r2, [sp, #25]
		buf[6] = msg->compid;
 8001d62:	f88d 201a 	strb.w	r2, [sp, #26]
		buf[7] = msg->msgid & 0xFF;
 8001d66:	2305      	movs	r3, #5
 8001d68:	f88d 301b 	strb.w	r3, [sp, #27]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001d6c:	f88d 201c 	strb.w	r2, [sp, #28]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001d70:	f88d 201d 	strb.w	r2, [sp, #29]
 8001d74:	e746      	b.n	8001c04 <mouseDriver_sendMsg+0x1460>
		mavlink_sign_packet(status->signing,
 8001d76:	4b5a      	ldr	r3, [pc, #360]	; (8001ee0 <mouseDriver_sendMsg+0x173c>)
 8001d78:	691d      	ldr	r5, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8001d7a:	2d00      	cmp	r5, #0
 8001d7c:	d090      	beq.n	8001ca0 <mouseDriver_sendMsg+0x14fc>
 8001d7e:	782a      	ldrb	r2, [r5, #0]
 8001d80:	f012 0f01 	tst.w	r2, #1
 8001d84:	d08c      	beq.n	8001ca0 <mouseDriver_sendMsg+0x14fc>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8001d86:	f89d 80d7 	ldrb.w	r8, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 8001d8a:	786a      	ldrb	r2, [r5, #1]
 8001d8c:	f88d 21ea 	strb.w	r2, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 8001d90:	68aa      	ldr	r2, [r5, #8]
 8001d92:	68e9      	ldr	r1, [r5, #12]
 8001d94:	9202      	str	r2, [sp, #8]
 8001d96:	9103      	str	r1, [sp, #12]
	memcpy(&signature[1], tstamp.t8, 6);
 8001d98:	f8cd 21eb 	str.w	r2, [sp, #491]	; 0x1eb
 8001d9c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8001da0:	f8ad 21ef 	strh.w	r2, [sp, #495]	; 0x1ef
	signing->timestamp++;
 8001da4:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
 8001da8:	1c42      	adds	r2, r0, #1
 8001daa:	f141 0300 	adc.w	r3, r1, #0
 8001dae:	e9c5 2302 	strd	r2, r3, [r5, #8]
    m->sz[1] = 0;
 8001db2:	2700      	movs	r7, #0
 8001db4:	971c      	str	r7, [sp, #112]	; 0x70
    A = 0x6a09e667;
 8001db6:	4a4c      	ldr	r2, [pc, #304]	; (8001ee8 <mouseDriver_sendMsg+0x1744>)
 8001db8:	921d      	str	r2, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 8001dba:	4a4c      	ldr	r2, [pc, #304]	; (8001eec <mouseDriver_sendMsg+0x1748>)
 8001dbc:	921e      	str	r2, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 8001dbe:	4a4c      	ldr	r2, [pc, #304]	; (8001ef0 <mouseDriver_sendMsg+0x174c>)
 8001dc0:	921f      	str	r2, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 8001dc2:	4a4c      	ldr	r2, [pc, #304]	; (8001ef4 <mouseDriver_sendMsg+0x1750>)
 8001dc4:	9220      	str	r2, [sp, #128]	; 0x80
    E = 0x510e527f;
 8001dc6:	4a4c      	ldr	r2, [pc, #304]	; (8001ef8 <mouseDriver_sendMsg+0x1754>)
 8001dc8:	9221      	str	r2, [sp, #132]	; 0x84
    F = 0x9b05688c;
 8001dca:	4a4c      	ldr	r2, [pc, #304]	; (8001efc <mouseDriver_sendMsg+0x1758>)
 8001dcc:	9222      	str	r2, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 8001dce:	4a4c      	ldr	r2, [pc, #304]	; (8001f00 <mouseDriver_sendMsg+0x175c>)
 8001dd0:	9223      	str	r2, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 8001dd2:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
 8001dd6:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
 8001dda:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
 8001dde:	9224      	str	r2, [sp, #144]	; 0x90
    m->sz[0] += len * 8;
 8001de0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001de4:	921b      	str	r2, [sp, #108]	; 0x6c
	memcpy(m->u.save_bytes + offset, p, l);
 8001de6:	ae25      	add	r6, sp, #148	; 0x94
 8001de8:	f855 0f10 	ldr.w	r0, [r5, #16]!
 8001dec:	6869      	ldr	r1, [r5, #4]
 8001dee:	68aa      	ldr	r2, [r5, #8]
 8001df0:	68eb      	ldr	r3, [r5, #12]
 8001df2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001df4:	6928      	ldr	r0, [r5, #16]
 8001df6:	6969      	ldr	r1, [r5, #20]
 8001df8:	69aa      	ldr	r2, [r5, #24]
 8001dfa:	69eb      	ldr	r3, [r5, #28]
 8001dfc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, header, header_len);
 8001dfe:	4622      	mov	r2, r4
 8001e00:	a905      	add	r1, sp, #20
 8001e02:	a81b      	add	r0, sp, #108	; 0x6c
 8001e04:	f7fe fba4 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8001e08:	4642      	mov	r2, r8
 8001e0a:	a938      	add	r1, sp, #224	; 0xe0
 8001e0c:	a81b      	add	r0, sp, #108	; 0x6c
 8001e0e:	f7fe fb9f 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8001e12:	2202      	movs	r2, #2
 8001e14:	ab38      	add	r3, sp, #224	; 0xe0
 8001e16:	eb03 0108 	add.w	r1, r3, r8
 8001e1a:	a81b      	add	r0, sp, #108	; 0x6c
 8001e1c:	f7fe fb98 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8001e20:	2207      	movs	r2, #7
 8001e22:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 8001e26:	a81b      	add	r0, sp, #108	; 0x6c
 8001e28:	f7fe fb92 	bl	8000550 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 8001e2c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8001e2e:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8001e32:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 8001e36:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 8001e3a:	2380      	movs	r3, #128	; 0x80
 8001e3c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8001e40:	2247      	movs	r2, #71	; 0x47
 8001e42:	4639      	mov	r1, r7
 8001e44:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 8001e48:	f011 f908 	bl	801305c <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001e4c:	ab09      	add	r3, sp, #36	; 0x24
 8001e4e:	442b      	add	r3, r5
 8001e50:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8001e52:	0a22      	lsrs	r2, r4, #8
 8001e54:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8001e56:	0c22      	lsrs	r2, r4, #16
 8001e58:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001e5a:	0e24      	lsrs	r4, r4, #24
 8001e5c:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001e5e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8001e60:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8001e62:	0a11      	lsrs	r1, r2, #8
 8001e64:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8001e66:	0c11      	lsrs	r1, r2, #16
 8001e68:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8001e6a:	0e12      	lsrs	r2, r2, #24
 8001e6c:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 8001e6e:	f105 0209 	add.w	r2, r5, #9
 8001e72:	a909      	add	r1, sp, #36	; 0x24
 8001e74:	a81b      	add	r0, sp, #108	; 0x6c
 8001e76:	f7fe fb6b 	bl	8000550 <mavlink_sha256_update>
    result[0] = p[3];
 8001e7a:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 8001e7e:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 8001e82:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8001e86:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 8001e8a:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8001e8e:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 8001e92:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 8001e96:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 8001e9a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8001e9e:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 8001ea2:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 8001ea6:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 8001eaa:	e6f9      	b.n	8001ca0 <mouseDriver_sendMsg+0x14fc>
		buf[0] = msg->magic;
 8001eac:	4d0d      	ldr	r5, [pc, #52]	; (8001ee4 <mouseDriver_sendMsg+0x1740>)
 8001eae:	23fe      	movs	r3, #254	; 0xfe
 8001eb0:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 8001eb2:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 8001eb4:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 8001eb8:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 8001eba:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 8001ebe:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 8001ec0:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8001ec4:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 8001ec6:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8001ec8:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001ecc:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8001ece:	4622      	mov	r2, r4
 8001ed0:	a938      	add	r1, sp, #224	; 0xe0
 8001ed2:	1da8      	adds	r0, r5, #6
 8001ed4:	f011 f8b7 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8001ed8:	1da3      	adds	r3, r4, #6
 8001eda:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8001edc:	2105      	movs	r1, #5
 8001ede:	e722      	b.n	8001d26 <mouseDriver_sendMsg+0x1582>
 8001ee0:	200004d0 	.word	0x200004d0
 8001ee4:	20000530 	.word	0x20000530
 8001ee8:	6a09e667 	.word	0x6a09e667
 8001eec:	bb67ae85 	.word	0xbb67ae85
 8001ef0:	3c6ef372 	.word	0x3c6ef372
 8001ef4:	a54ff53a 	.word	0xa54ff53a
 8001ef8:	510e527f 	.word	0x510e527f
 8001efc:	9b05688c 	.word	0x9b05688c
 8001f00:	1f83d9ab 	.word	0x1f83d9ab
			mavlink_msg_point_encode(SYS_ID,COMP_ID,&msg,&points[actual_point]);
 8001f04:	4b98      	ldr	r3, [pc, #608]	; (8002168 <mouseDriver_sendMsg+0x19c4>)
 8001f06:	781a      	ldrb	r2, [r3, #0]
 * @param msg The MAVLink message to compress the data into
 * @param point C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_point_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_point_t* point)
{
    return mavlink_msg_point_pack(system_id, component_id, msg, point->duration, point->point_id, point->setpoint_x, point->setpoint_y);
 8001f08:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8001f0c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001f10:	4a96      	ldr	r2, [pc, #600]	; (800216c <mouseDriver_sendMsg+0x19c8>)
 8001f12:	441a      	add	r2, r3
 8001f14:	7b11      	ldrb	r1, [r2, #12]
 8001f16:	6854      	ldr	r4, [r2, #4]
 8001f18:	6890      	ldr	r0, [r2, #8]
    packet.duration = duration;
 8001f1a:	ab05      	add	r3, sp, #20
    return mavlink_msg_point_pack(system_id, component_id, msg, point->duration, point->point_id, point->setpoint_x, point->setpoint_y);
 8001f1c:	6812      	ldr	r2, [r2, #0]
    packet.duration = duration;
 8001f1e:	9205      	str	r2, [sp, #20]
    packet.setpoint_x = setpoint_x;
 8001f20:	9406      	str	r4, [sp, #24]
    packet.setpoint_y = setpoint_y;
 8001f22:	9007      	str	r0, [sp, #28]
    packet.point_id = point_id;
 8001f24:	f88d 1020 	strb.w	r1, [sp, #32]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_POINT_LEN);
 8001f28:	ac38      	add	r4, sp, #224	; 0xe0
 8001f2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f2c:	c407      	stmia	r4!, {r0, r1, r2}
 8001f2e:	7023      	strb	r3, [r4, #0]
    msg->msgid = MAVLINK_MSG_ID_POINT;
 8001f30:	2300      	movs	r3, #0
 8001f32:	2206      	movs	r2, #6
 8001f34:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 8001f38:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 8001f3c:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8001f40:	4b8b      	ldr	r3, [pc, #556]	; (8002170 <mouseDriver_sendMsg+0x19cc>)
 8001f42:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001f44:	f013 0502 	ands.w	r5, r3, #2
 8001f48:	d128      	bne.n	8001f9c <mouseDriver_sendMsg+0x17f8>
 8001f4a:	4b89      	ldr	r3, [pc, #548]	; (8002170 <mouseDriver_sendMsg+0x19cc>)
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	b123      	cbz	r3, 8001f5a <mouseDriver_sendMsg+0x17b6>
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	f013 0f01 	tst.w	r3, #1
 8001f56:	f040 84cf 	bne.w	80028f8 <mouseDriver_sendMsg+0x2154>
		msg->magic = MAVLINK_STX;
 8001f5a:	23fd      	movs	r3, #253	; 0xfd
 8001f5c:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8001f60:	f89d 30ec 	ldrb.w	r3, [sp, #236]	; 0xec
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	f040 80e4 	bne.w	8002132 <mouseDriver_sendMsg+0x198e>
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	aa3b      	add	r2, sp, #236	; 0xec
		length--;
 8001f6e:	230c      	movs	r3, #12
	while (length > 1 && payload[length-1] == 0) {
 8001f70:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 8001f74:	b919      	cbnz	r1, 8001f7e <mouseDriver_sendMsg+0x17da>
		length--;
 8001f76:	3b01      	subs	r3, #1
 8001f78:	b2db      	uxtb	r3, r3
	while (length > 1 && payload[length-1] == 0) {
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d1f8      	bne.n	8001f70 <mouseDriver_sendMsg+0x17cc>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001f7e:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8001f82:	2200      	movs	r2, #0
 8001f84:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001f88:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 8001f8c:	2800      	cmp	r0, #0
 8001f8e:	f000 80d3 	beq.w	8002138 <mouseDriver_sendMsg+0x1994>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8001f92:	2201      	movs	r2, #1
 8001f94:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 8001f98:	240a      	movs	r4, #10
 8001f9a:	e00e      	b.n	8001fba <mouseDriver_sendMsg+0x1816>
		msg->magic = MAVLINK_STX_MAVLINK1;
 8001f9c:	23fe      	movs	r3, #254	; 0xfe
 8001f9e:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001fa2:	230d      	movs	r3, #13
 8001fa4:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8001fa8:	2000      	movs	r0, #0
 8001faa:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8001fae:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8001fb2:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 8001fc0:	496b      	ldr	r1, [pc, #428]	; (8002170 <mouseDriver_sendMsg+0x19cc>)
 8001fc2:	798a      	ldrb	r2, [r1, #6]
 8001fc4:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 8001fc8:	1c56      	adds	r6, r2, #1
 8001fca:	718e      	strb	r6, [r1, #6]
	buf[0] = msg->magic;
 8001fcc:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8001fd0:	f88d 1008 	strb.w	r1, [sp, #8]
	buf[1] = msg->len;
 8001fd4:	f88d 3009 	strb.w	r3, [sp, #9]
	if (mavlink1) {
 8001fd8:	2d00      	cmp	r5, #0
 8001fda:	f000 80af 	beq.w	800213c <mouseDriver_sendMsg+0x1998>
		buf[2] = msg->seq;
 8001fde:	f88d 200a 	strb.w	r2, [sp, #10]
		buf[3] = msg->sysid;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->compid;
 8001fe8:	f88d 300c 	strb.w	r3, [sp, #12]
		buf[5] = msg->msgid & 0xFF;
 8001fec:	2306      	movs	r3, #6
 8001fee:	f88d 300d 	strb.w	r3, [sp, #13]
	while (length--) {
 8001ff2:	1ea6      	subs	r6, r4, #2
 8001ff4:	b2b6      	uxth	r6, r6
 8001ff6:	ab7e      	add	r3, sp, #504	; 0x1f8
 8001ff8:	441e      	add	r6, r3
 8001ffa:	f5a6 76f7 	sub.w	r6, r6, #494	; 0x1ee
        *crcAccum = X25_INIT_CRC;
 8001ffe:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 8002002:	f10d 0509 	add.w	r5, sp, #9
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002006:	f815 2b01 	ldrb.w	r2, [r5], #1
 800200a:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 800200c:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 8002010:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002012:	0913      	lsrs	r3, r2, #4
 8002014:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8002018:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800201c:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 8002020:	42ae      	cmp	r6, r5
 8002022:	d1f0      	bne.n	8002006 <mouseDriver_sendMsg+0x1862>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8002024:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 8002028:	b2ba      	uxth	r2, r7
	while (length--) {
 800202a:	1e53      	subs	r3, r2, #1
 800202c:	b29b      	uxth	r3, r3
 800202e:	b1a2      	cbz	r2, 800205a <mouseDriver_sendMsg+0x18b6>
 8002030:	aa7e      	add	r2, sp, #504	; 0x1f8
 8002032:	4413      	add	r3, r2
 8002034:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 8002038:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800203a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800203e:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 8002040:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8002044:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002046:	091a      	lsrs	r2, r3, #4
 8002048:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 800204c:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 8002050:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 8002054:	b299      	uxth	r1, r3
	while (length--) {
 8002056:	42ae      	cmp	r6, r5
 8002058:	d1ef      	bne.n	800203a <mouseDriver_sendMsg+0x1896>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800205a:	f081 034b 	eor.w	r3, r1, #75	; 0x4b
        tmp ^= (tmp<<4);
 800205e:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 8002062:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002064:	0913      	lsrs	r3, r2, #4
 8002066:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 800206a:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 800206e:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 8002072:	b21b      	sxth	r3, r3
 8002074:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8002076:	a938      	add	r1, sp, #224	; 0xe0
 8002078:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 800207a:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 800207e:	0a15      	lsrs	r5, r2, #8
 8002080:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 8002084:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 8002086:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 800208a:	2800      	cmp	r0, #0
 800208c:	d174      	bne.n	8002178 <mouseDriver_sendMsg+0x19d4>
	return msg->len + header_len + 2 + signature_len;
 800208e:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8002092:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 8002096:	29fe      	cmp	r1, #254	; 0xfe
 8002098:	f000 80ff 	beq.w	800229a <mouseDriver_sendMsg+0x1af6>
	while (length > 1 && payload[length-1] == 0) {
 800209c:	2c01      	cmp	r4, #1
 800209e:	d911      	bls.n	80020c4 <mouseDriver_sendMsg+0x1920>
 80020a0:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 80020a4:	5d1b      	ldrb	r3, [r3, r4]
 80020a6:	b96b      	cbnz	r3, 80020c4 <mouseDriver_sendMsg+0x1920>
 80020a8:	1e63      	subs	r3, r4, #1
 80020aa:	aa7e      	add	r2, sp, #504	; 0x1f8
 80020ac:	fa52 f383 	uxtab	r3, r2, r3
 80020b0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 80020b4:	3c01      	subs	r4, #1
 80020b6:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 80020b8:	2c01      	cmp	r4, #1
 80020ba:	d003      	beq.n	80020c4 <mouseDriver_sendMsg+0x1920>
 80020bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80020c0:	2a00      	cmp	r2, #0
 80020c2:	d0f7      	beq.n	80020b4 <mouseDriver_sendMsg+0x1910>
		buf[0] = msg->magic;
 80020c4:	4d2b      	ldr	r5, [pc, #172]	; (8002174 <mouseDriver_sendMsg+0x19d0>)
 80020c6:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 80020c8:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 80020ca:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 80020ce:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 80020d0:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 80020d4:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 80020d6:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 80020da:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 80020dc:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 80020e0:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 80020e2:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 80020e6:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 80020e8:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80020ea:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80020ee:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80020f0:	121a      	asrs	r2, r3, #8
 80020f2:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80020f4:	141b      	asrs	r3, r3, #16
 80020f6:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 80020f8:	4622      	mov	r2, r4
 80020fa:	a938      	add	r1, sp, #224	; 0xe0
 80020fc:	f105 000a 	add.w	r0, r5, #10
 8002100:	f010 ffa1 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8002104:	f104 020a 	add.w	r2, r4, #10
 8002108:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 800210a:	f016 0f01 	tst.w	r6, #1
 800210e:	f040 837d 	bne.w	800280c <mouseDriver_sendMsg+0x2068>
		header_len = MAVLINK_CORE_HEADER_LEN;
 8002112:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8002114:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 8002118:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 800211a:	0a12      	lsrs	r2, r2, #8
 800211c:	705a      	strb	r2, [r3, #1]
 800211e:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8002120:	4421      	add	r1, r4
 8002122:	3103      	adds	r1, #3
 8002124:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);
 8002126:	b289      	uxth	r1, r1
 8002128:	4812      	ldr	r0, [pc, #72]	; (8002174 <mouseDriver_sendMsg+0x19d0>)
 800212a:	f000 ff1f 	bl	8002f6c <main_transmit_buffer>
			break;
 800212e:	f7fe bc64 	b.w	80009fa <mouseDriver_sendMsg+0x256>
	while (length > 1 && payload[length-1] == 0) {
 8002132:	2000      	movs	r0, #0
 8002134:	230d      	movs	r3, #13
 8002136:	e722      	b.n	8001f7e <mouseDriver_sendMsg+0x17da>
	if (signing) {
 8002138:	240a      	movs	r4, #10
 800213a:	e73b      	b.n	8001fb4 <mouseDriver_sendMsg+0x1810>
		buf[2] = msg->incompat_flags;
 800213c:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 8002140:	f88d 300a 	strb.w	r3, [sp, #10]
		buf[3] = msg->compat_flags;
 8002144:	2300      	movs	r3, #0
 8002146:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->seq;
 800214a:	f88d 200c 	strb.w	r2, [sp, #12]
		buf[5] = msg->sysid;
 800214e:	f88d 300d 	strb.w	r3, [sp, #13]
		buf[6] = msg->compid;
 8002152:	f88d 300e 	strb.w	r3, [sp, #14]
		buf[7] = msg->msgid & 0xFF;
 8002156:	2206      	movs	r2, #6
 8002158:	f88d 200f 	strb.w	r2, [sp, #15]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 800215c:	f88d 3010 	strb.w	r3, [sp, #16]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8002160:	f88d 3011 	strb.w	r3, [sp, #17]
 8002164:	e745      	b.n	8001ff2 <mouseDriver_sendMsg+0x184e>
 8002166:	bf00      	nop
 8002168:	2000049c 	.word	0x2000049c
 800216c:	20000724 	.word	0x20000724
 8002170:	200004d0 	.word	0x200004d0
 8002174:	20000530 	.word	0x20000530
		mavlink_sign_packet(status->signing,
 8002178:	4b7f      	ldr	r3, [pc, #508]	; (8002378 <mouseDriver_sendMsg+0x1bd4>)
 800217a:	6919      	ldr	r1, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 800217c:	2900      	cmp	r1, #0
 800217e:	d086      	beq.n	800208e <mouseDriver_sendMsg+0x18ea>
 8002180:	780b      	ldrb	r3, [r1, #0]
 8002182:	f013 0f01 	tst.w	r3, #1
 8002186:	d082      	beq.n	800208e <mouseDriver_sendMsg+0x18ea>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8002188:	f89d 50d7 	ldrb.w	r5, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 800218c:	784b      	ldrb	r3, [r1, #1]
 800218e:	f88d 31ea 	strb.w	r3, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 8002192:	688b      	ldr	r3, [r1, #8]
 8002194:	68ca      	ldr	r2, [r1, #12]
 8002196:	9300      	str	r3, [sp, #0]
 8002198:	9201      	str	r2, [sp, #4]
	memcpy(&signature[1], tstamp.t8, 6);
 800219a:	f8cd 31eb 	str.w	r3, [sp, #491]	; 0x1eb
 800219e:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80021a2:	f8ad 31ef 	strh.w	r3, [sp, #495]	; 0x1ef
	signing->timestamp++;
 80021a6:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 80021aa:	1c56      	adds	r6, r2, #1
 80021ac:	f143 0700 	adc.w	r7, r3, #0
 80021b0:	e9c1 6702 	strd	r6, r7, [r1, #8]
    m->sz[0] = 0;
 80021b4:	2600      	movs	r6, #0
 80021b6:	961b      	str	r6, [sp, #108]	; 0x6c
    m->sz[1] = 0;
 80021b8:	961c      	str	r6, [sp, #112]	; 0x70
    A = 0x6a09e667;
 80021ba:	4b70      	ldr	r3, [pc, #448]	; (800237c <mouseDriver_sendMsg+0x1bd8>)
 80021bc:	931d      	str	r3, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 80021be:	4b70      	ldr	r3, [pc, #448]	; (8002380 <mouseDriver_sendMsg+0x1bdc>)
 80021c0:	931e      	str	r3, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 80021c2:	4b70      	ldr	r3, [pc, #448]	; (8002384 <mouseDriver_sendMsg+0x1be0>)
 80021c4:	931f      	str	r3, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 80021c6:	4b70      	ldr	r3, [pc, #448]	; (8002388 <mouseDriver_sendMsg+0x1be4>)
 80021c8:	9320      	str	r3, [sp, #128]	; 0x80
    E = 0x510e527f;
 80021ca:	4b70      	ldr	r3, [pc, #448]	; (800238c <mouseDriver_sendMsg+0x1be8>)
 80021cc:	9321      	str	r3, [sp, #132]	; 0x84
    F = 0x9b05688c;
 80021ce:	4b70      	ldr	r3, [pc, #448]	; (8002390 <mouseDriver_sendMsg+0x1bec>)
 80021d0:	9322      	str	r3, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 80021d2:	4b70      	ldr	r3, [pc, #448]	; (8002394 <mouseDriver_sendMsg+0x1bf0>)
 80021d4:	9323      	str	r3, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 80021d6:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
 80021da:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
 80021de:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
 80021e2:	9324      	str	r3, [sp, #144]	; 0x90
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 80021e4:	2220      	movs	r2, #32
 80021e6:	3110      	adds	r1, #16
 80021e8:	a81b      	add	r0, sp, #108	; 0x6c
 80021ea:	f7fe f9b1 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 80021ee:	4622      	mov	r2, r4
 80021f0:	a902      	add	r1, sp, #8
 80021f2:	a81b      	add	r0, sp, #108	; 0x6c
 80021f4:	f7fe f9ac 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 80021f8:	462a      	mov	r2, r5
 80021fa:	a938      	add	r1, sp, #224	; 0xe0
 80021fc:	a81b      	add	r0, sp, #108	; 0x6c
 80021fe:	f7fe f9a7 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8002202:	2202      	movs	r2, #2
 8002204:	ab38      	add	r3, sp, #224	; 0xe0
 8002206:	1959      	adds	r1, r3, r5
 8002208:	a81b      	add	r0, sp, #108	; 0x6c
 800220a:	f7fe f9a1 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 800220e:	2207      	movs	r2, #7
 8002210:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 8002214:	a81b      	add	r0, sp, #108	; 0x6c
 8002216:	f7fe f99b 	bl	8000550 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 800221a:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800221c:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8002220:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 8002224:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 8002228:	2380      	movs	r3, #128	; 0x80
 800222a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 800222e:	2247      	movs	r2, #71	; 0x47
 8002230:	4631      	mov	r1, r6
 8002232:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 8002236:	f010 ff11 	bl	801305c <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 800223a:	ab09      	add	r3, sp, #36	; 0x24
 800223c:	442b      	add	r3, r5
 800223e:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8002240:	0a22      	lsrs	r2, r4, #8
 8002242:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8002244:	0c22      	lsrs	r2, r4, #16
 8002246:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8002248:	0e24      	lsrs	r4, r4, #24
 800224a:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 800224c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800224e:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8002250:	0a11      	lsrs	r1, r2, #8
 8002252:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8002254:	0c11      	lsrs	r1, r2, #16
 8002256:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8002258:	0e12      	lsrs	r2, r2, #24
 800225a:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 800225c:	f105 0209 	add.w	r2, r5, #9
 8002260:	a909      	add	r1, sp, #36	; 0x24
 8002262:	a81b      	add	r0, sp, #108	; 0x6c
 8002264:	f7fe f974 	bl	8000550 <mavlink_sha256_update>
    result[0] = p[3];
 8002268:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 800226c:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 8002270:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8002274:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 8002278:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 800227c:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 8002280:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 8002284:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 8002288:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800228c:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 8002290:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 8002294:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 8002298:	e6f9      	b.n	800208e <mouseDriver_sendMsg+0x18ea>
		buf[0] = msg->magic;
 800229a:	4d3f      	ldr	r5, [pc, #252]	; (8002398 <mouseDriver_sendMsg+0x1bf4>)
 800229c:	23fe      	movs	r3, #254	; 0xfe
 800229e:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 80022a0:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 80022a2:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 80022a6:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 80022a8:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 80022ac:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 80022ae:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 80022b2:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 80022b4:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80022b6:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80022ba:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 80022bc:	4622      	mov	r2, r4
 80022be:	a938      	add	r1, sp, #224	; 0xe0
 80022c0:	1da8      	adds	r0, r5, #6
 80022c2:	f010 fec0 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 80022c6:	1da3      	adds	r3, r4, #6
 80022c8:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 80022ca:	2105      	movs	r1, #5
 80022cc:	e722      	b.n	8002114 <mouseDriver_sendMsg+0x1970>
 * @param msg The MAVLink message to compress the data into
 * @param raw_sensor C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_raw_sensor_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_raw_sensor_t* raw_sensor)
{
    return mavlink_msg_raw_sensor_pack(system_id, component_id, msg, raw_sensor->time, raw_sensor->sensor_id, raw_sensor->delta_x, raw_sensor->delta_y, raw_sensor->squal, raw_sensor->lift, raw_sensor->product_id);
 80022ce:	4a33      	ldr	r2, [pc, #204]	; (800239c <mouseDriver_sendMsg+0x1bf8>)
 80022d0:	7a15      	ldrb	r5, [r2, #8]
 80022d2:	f9b2 7004 	ldrsh.w	r7, [r2, #4]
 80022d6:	f9b2 6006 	ldrsh.w	r6, [r2, #6]
 80022da:	7a54      	ldrb	r4, [r2, #9]
 80022dc:	7a90      	ldrb	r0, [r2, #10]
 80022de:	7ad1      	ldrb	r1, [r2, #11]
    packet.time = time;
 80022e0:	ab05      	add	r3, sp, #20
 80022e2:	6812      	ldr	r2, [r2, #0]
 80022e4:	9205      	str	r2, [sp, #20]
    packet.delta_x = delta_x;
 80022e6:	f8ad 7018 	strh.w	r7, [sp, #24]
    packet.delta_y = delta_y;
 80022ea:	f8ad 601a 	strh.w	r6, [sp, #26]
    packet.sensor_id = sensor_id;
 80022ee:	f88d 501c 	strb.w	r5, [sp, #28]
    packet.squal = squal;
 80022f2:	f88d 401d 	strb.w	r4, [sp, #29]
    packet.lift = lift;
 80022f6:	f88d 001e 	strb.w	r0, [sp, #30]
    packet.product_id = product_id;
 80022fa:	f88d 101f 	strb.w	r1, [sp, #31]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_RAW_SENSOR_LEN);
 80022fe:	ac38      	add	r4, sp, #224	; 0xe0
 8002300:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002304:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    msg->msgid = MAVLINK_MSG_ID_RAW_SENSOR;
 8002308:	2300      	movs	r3, #0
 800230a:	2208      	movs	r2, #8
 800230c:	f88d 20dd 	strb.w	r2, [sp, #221]	; 0xdd
 8002310:	f88d 30de 	strb.w	r3, [sp, #222]	; 0xde
 8002314:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8002318:	4b17      	ldr	r3, [pc, #92]	; (8002378 <mouseDriver_sendMsg+0x1bd4>)
 800231a:	7b1b      	ldrb	r3, [r3, #12]
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 800231c:	f013 0502 	ands.w	r5, r3, #2
 8002320:	d13e      	bne.n	80023a0 <mouseDriver_sendMsg+0x1bfc>
 8002322:	4b15      	ldr	r3, [pc, #84]	; (8002378 <mouseDriver_sendMsg+0x1bd4>)
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	b123      	cbz	r3, 8002332 <mouseDriver_sendMsg+0x1b8e>
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	f013 0f01 	tst.w	r3, #1
 800232e:	f040 82f7 	bne.w	8002920 <mouseDriver_sendMsg+0x217c>
		msg->magic = MAVLINK_STX;
 8002332:	23fd      	movs	r3, #253	; 0xfd
 8002334:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8002338:	f89d 30eb 	ldrb.w	r3, [sp, #235]	; 0xeb
 800233c:	2b00      	cmp	r3, #0
 800233e:	f040 80fa 	bne.w	8002536 <mouseDriver_sendMsg+0x1d92>
 8002342:	2000      	movs	r0, #0
 8002344:	f10d 02eb 	add.w	r2, sp, #235	; 0xeb
		length--;
 8002348:	230b      	movs	r3, #11
	while (length > 1 && payload[length-1] == 0) {
 800234a:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 800234e:	b919      	cbnz	r1, 8002358 <mouseDriver_sendMsg+0x1bb4>
		length--;
 8002350:	3b01      	subs	r3, #1
 8002352:	b2db      	uxtb	r3, r3
	while (length > 1 && payload[length-1] == 0) {
 8002354:	2b01      	cmp	r3, #1
 8002356:	d1f8      	bne.n	800234a <mouseDriver_sendMsg+0x1ba6>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8002358:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 800235c:	2200      	movs	r2, #0
 800235e:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8002362:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	if (signing) {
 8002366:	2800      	cmp	r0, #0
 8002368:	f000 80e8 	beq.w	800253c <mouseDriver_sendMsg+0x1d98>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 800236c:	2201      	movs	r2, #1
 800236e:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
 8002372:	240a      	movs	r4, #10
 8002374:	e023      	b.n	80023be <mouseDriver_sendMsg+0x1c1a>
 8002376:	bf00      	nop
 8002378:	200004d0 	.word	0x200004d0
 800237c:	6a09e667 	.word	0x6a09e667
 8002380:	bb67ae85 	.word	0xbb67ae85
 8002384:	3c6ef372 	.word	0x3c6ef372
 8002388:	a54ff53a 	.word	0xa54ff53a
 800238c:	510e527f 	.word	0x510e527f
 8002390:	9b05688c 	.word	0x9b05688c
 8002394:	1f83d9ab 	.word	0x1f83d9ab
 8002398:	20000530 	.word	0x20000530
 800239c:	200004a4 	.word	0x200004a4
		msg->magic = MAVLINK_STX_MAVLINK1;
 80023a0:	23fe      	movs	r3, #254	; 0xfe
 80023a2:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 80023a6:	230c      	movs	r3, #12
 80023a8:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 80023ac:	2000      	movs	r0, #0
 80023ae:	f88d 00db 	strb.w	r0, [sp, #219]	; 0xdb
	msg->compid = component_id;
 80023b2:	f88d 00dc 	strb.w	r0, [sp, #220]	; 0xdc
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 80023b6:	2406      	movs	r4, #6
	msg->incompat_flags = 0;
 80023b8:	2200      	movs	r2, #0
 80023ba:	f88d 20d8 	strb.w	r2, [sp, #216]	; 0xd8
	msg->compat_flags = 0;
 80023be:	2200      	movs	r2, #0
 80023c0:	f88d 20d9 	strb.w	r2, [sp, #217]	; 0xd9
	msg->seq = status->current_tx_seq;
 80023c4:	49c3      	ldr	r1, [pc, #780]	; (80026d4 <mouseDriver_sendMsg+0x1f30>)
 80023c6:	798a      	ldrb	r2, [r1, #6]
 80023c8:	f88d 20da 	strb.w	r2, [sp, #218]	; 0xda
	status->current_tx_seq = status->current_tx_seq + 1;
 80023cc:	1c56      	adds	r6, r2, #1
 80023ce:	718e      	strb	r6, [r1, #6]
	buf[0] = msg->magic;
 80023d0:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 80023d4:	f88d 1008 	strb.w	r1, [sp, #8]
	buf[1] = msg->len;
 80023d8:	f88d 3009 	strb.w	r3, [sp, #9]
	if (mavlink1) {
 80023dc:	2d00      	cmp	r5, #0
 80023de:	f000 80af 	beq.w	8002540 <mouseDriver_sendMsg+0x1d9c>
		buf[2] = msg->seq;
 80023e2:	f88d 200a 	strb.w	r2, [sp, #10]
		buf[3] = msg->sysid;
 80023e6:	2300      	movs	r3, #0
 80023e8:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->compid;
 80023ec:	f88d 300c 	strb.w	r3, [sp, #12]
		buf[5] = msg->msgid & 0xFF;
 80023f0:	2308      	movs	r3, #8
 80023f2:	f88d 300d 	strb.w	r3, [sp, #13]
	while (length--) {
 80023f6:	1ea6      	subs	r6, r4, #2
 80023f8:	b2b6      	uxth	r6, r6
 80023fa:	ab7e      	add	r3, sp, #504	; 0x1f8
 80023fc:	441e      	add	r6, r3
 80023fe:	f5a6 76f7 	sub.w	r6, r6, #494	; 0x1ee
        *crcAccum = X25_INIT_CRC;
 8002402:	f64f 71ff 	movw	r1, #65535	; 0xffff
	while (length--) {
 8002406:	f10d 0509 	add.w	r5, sp, #9
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800240a:	f815 2b01 	ldrb.w	r2, [r5], #1
 800240e:	404a      	eors	r2, r1
        tmp ^= (tmp<<4);
 8002410:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 8002414:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002416:	0913      	lsrs	r3, r2, #4
 8002418:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 800241c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002420:	ea83 01c2 	eor.w	r1, r3, r2, lsl #3
	while (length--) {
 8002424:	42ae      	cmp	r6, r5
 8002426:	d1f0      	bne.n	800240a <mouseDriver_sendMsg+0x1c66>
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8002428:	f89d 70d7 	ldrb.w	r7, [sp, #215]	; 0xd7
 800242c:	b2ba      	uxth	r2, r7
	while (length--) {
 800242e:	1e53      	subs	r3, r2, #1
 8002430:	b29b      	uxth	r3, r3
 8002432:	b1a2      	cbz	r2, 800245e <mouseDriver_sendMsg+0x1cba>
 8002434:	aa7e      	add	r2, sp, #504	; 0x1f8
 8002436:	4413      	add	r3, r2
 8002438:	f2a3 1617 	subw	r6, r3, #279	; 0x117
	const uint8_t *p = (const uint8_t *)pBuffer;
 800243c:	ad38      	add	r5, sp, #224	; 0xe0
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800243e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002442:	404b      	eors	r3, r1
        tmp ^= (tmp<<4);
 8002444:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8002448:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 800244a:	091a      	lsrs	r2, r3, #4
 800244c:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8002450:	ea82 2203 	eor.w	r2, r2, r3, lsl #8
 8002454:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
 8002458:	b299      	uxth	r1, r3
	while (length--) {
 800245a:	42ae      	cmp	r6, r5
 800245c:	d1ef      	bne.n	800243e <mouseDriver_sendMsg+0x1c9a>
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800245e:	f081 03f6 	eor.w	r3, r1, #246	; 0xf6
        tmp ^= (tmp<<4);
 8002462:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 8002466:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002468:	0913      	lsrs	r3, r2, #4
 800246a:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 800246e:	ea83 2302 	eor.w	r3, r3, r2, lsl #8
 8002472:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
 8002476:	b21b      	sxth	r3, r3
 8002478:	b29a      	uxth	r2, r3
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 800247a:	a938      	add	r1, sp, #224	; 0xe0
 800247c:	55cb      	strb	r3, [r1, r7]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 800247e:	f89d 30d7 	ldrb.w	r3, [sp, #215]	; 0xd7
 8002482:	0a15      	lsrs	r5, r2, #8
 8002484:	f10d 01e1 	add.w	r1, sp, #225	; 0xe1
 8002488:	54cd      	strb	r5, [r1, r3]
	msg->checksum = checksum;
 800248a:	f8ad 20d4 	strh.w	r2, [sp, #212]	; 0xd4
	if (signing) {
 800248e:	2800      	cmp	r0, #0
 8002490:	d16b      	bne.n	800256a <mouseDriver_sendMsg+0x1dc6>
	return msg->len + header_len + 2 + signature_len;
 8002492:	f89d 40d7 	ldrb.w	r4, [sp, #215]	; 0xd7
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8002496:	f89d 10d6 	ldrb.w	r1, [sp, #214]	; 0xd6
 800249a:	29fe      	cmp	r1, #254	; 0xfe
 800249c:	f000 8100 	beq.w	80026a0 <mouseDriver_sendMsg+0x1efc>
	while (length > 1 && payload[length-1] == 0) {
 80024a0:	2c01      	cmp	r4, #1
 80024a2:	d911      	bls.n	80024c8 <mouseDriver_sendMsg+0x1d24>
 80024a4:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
 80024a8:	5d1b      	ldrb	r3, [r3, r4]
 80024aa:	b96b      	cbnz	r3, 80024c8 <mouseDriver_sendMsg+0x1d24>
 80024ac:	1e63      	subs	r3, r4, #1
 80024ae:	aa7e      	add	r2, sp, #504	; 0x1f8
 80024b0:	fa52 f383 	uxtab	r3, r2, r3
 80024b4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
		length--;
 80024b8:	3c01      	subs	r4, #1
 80024ba:	b2e4      	uxtb	r4, r4
	while (length > 1 && payload[length-1] == 0) {
 80024bc:	2c01      	cmp	r4, #1
 80024be:	d003      	beq.n	80024c8 <mouseDriver_sendMsg+0x1d24>
 80024c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80024c4:	2a00      	cmp	r2, #0
 80024c6:	d0f7      	beq.n	80024b8 <mouseDriver_sendMsg+0x1d14>
		buf[0] = msg->magic;
 80024c8:	4d83      	ldr	r5, [pc, #524]	; (80026d8 <mouseDriver_sendMsg+0x1f34>)
 80024ca:	7029      	strb	r1, [r5, #0]
		buf[1] = length;
 80024cc:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->incompat_flags;
 80024ce:	f89d 60d8 	ldrb.w	r6, [sp, #216]	; 0xd8
 80024d2:	70ae      	strb	r6, [r5, #2]
		buf[3] = msg->compat_flags;
 80024d4:	f89d 30d9 	ldrb.w	r3, [sp, #217]	; 0xd9
 80024d8:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->seq;
 80024da:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 80024de:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->sysid;
 80024e0:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 80024e4:	716b      	strb	r3, [r5, #5]
		buf[6] = msg->compid;
 80024e6:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 80024ea:	71ab      	strb	r3, [r5, #6]
		buf[7] = msg->msgid & 0xFF;
 80024ec:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80024ee:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80024f2:	71eb      	strb	r3, [r5, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80024f4:	121a      	asrs	r2, r3, #8
 80024f6:	722a      	strb	r2, [r5, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80024f8:	141b      	asrs	r3, r3, #16
 80024fa:	726b      	strb	r3, [r5, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 80024fc:	4622      	mov	r2, r4
 80024fe:	a938      	add	r1, sp, #224	; 0xe0
 8002500:	f105 000a 	add.w	r0, r5, #10
 8002504:	f010 fd9f 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8002508:	f104 020a 	add.w	r2, r4, #10
 800250c:	18ab      	adds	r3, r5, r2
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 800250e:	f016 0f01 	tst.w	r6, #1
 8002512:	f040 8191 	bne.w	8002838 <mouseDriver_sendMsg+0x2094>
		header_len = MAVLINK_CORE_HEADER_LEN;
 8002516:	2109      	movs	r1, #9
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8002518:	f8bd 20d4 	ldrh.w	r2, [sp, #212]	; 0xd4
 800251c:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 800251e:	0a12      	lsrs	r2, r2, #8
 8002520:	705a      	strb	r2, [r3, #1]
 8002522:	2300      	movs	r3, #0
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8002524:	4421      	add	r1, r4
 8002526:	3103      	adds	r1, #3
 8002528:	4419      	add	r1, r3
			main_transmit_buffer(outBuffer, msg_size);/*
 800252a:	b289      	uxth	r1, r1
 800252c:	486a      	ldr	r0, [pc, #424]	; (80026d8 <mouseDriver_sendMsg+0x1f34>)
 800252e:	f000 fd1d 	bl	8002f6c <main_transmit_buffer>
}
 8002532:	f7fe ba62 	b.w	80009fa <mouseDriver_sendMsg+0x256>
	while (length > 1 && payload[length-1] == 0) {
 8002536:	2000      	movs	r0, #0
 8002538:	230c      	movs	r3, #12
 800253a:	e70d      	b.n	8002358 <mouseDriver_sendMsg+0x1bb4>
	if (signing) {
 800253c:	240a      	movs	r4, #10
 800253e:	e73b      	b.n	80023b8 <mouseDriver_sendMsg+0x1c14>
		buf[2] = msg->incompat_flags;
 8002540:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
 8002544:	f88d 300a 	strb.w	r3, [sp, #10]
		buf[3] = msg->compat_flags;
 8002548:	2300      	movs	r3, #0
 800254a:	f88d 300b 	strb.w	r3, [sp, #11]
		buf[4] = msg->seq;
 800254e:	f88d 200c 	strb.w	r2, [sp, #12]
		buf[5] = msg->sysid;
 8002552:	f88d 300d 	strb.w	r3, [sp, #13]
		buf[6] = msg->compid;
 8002556:	f88d 300e 	strb.w	r3, [sp, #14]
		buf[7] = msg->msgid & 0xFF;
 800255a:	2208      	movs	r2, #8
 800255c:	f88d 200f 	strb.w	r2, [sp, #15]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8002560:	f88d 3010 	strb.w	r3, [sp, #16]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8002564:	f88d 3011 	strb.w	r3, [sp, #17]
 8002568:	e745      	b.n	80023f6 <mouseDriver_sendMsg+0x1c52>
		mavlink_sign_packet(status->signing,
 800256a:	4b5a      	ldr	r3, [pc, #360]	; (80026d4 <mouseDriver_sendMsg+0x1f30>)
 800256c:	691d      	ldr	r5, [r3, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 800256e:	2d00      	cmp	r5, #0
 8002570:	d08f      	beq.n	8002492 <mouseDriver_sendMsg+0x1cee>
 8002572:	782a      	ldrb	r2, [r5, #0]
 8002574:	f012 0f01 	tst.w	r2, #1
 8002578:	d08b      	beq.n	8002492 <mouseDriver_sendMsg+0x1cee>
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 800257a:	f89d 80d7 	ldrb.w	r8, [sp, #215]	; 0xd7
	signature[0] = signing->link_id;
 800257e:	786a      	ldrb	r2, [r5, #1]
 8002580:	f88d 21ea 	strb.w	r2, [sp, #490]	; 0x1ea
	tstamp.t64 = signing->timestamp;
 8002584:	68aa      	ldr	r2, [r5, #8]
 8002586:	68e9      	ldr	r1, [r5, #12]
 8002588:	9200      	str	r2, [sp, #0]
 800258a:	9101      	str	r1, [sp, #4]
	memcpy(&signature[1], tstamp.t8, 6);
 800258c:	f8cd 21eb 	str.w	r2, [sp, #491]	; 0x1eb
 8002590:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8002594:	f8ad 21ef 	strh.w	r2, [sp, #495]	; 0x1ef
	signing->timestamp++;
 8002598:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
 800259c:	1c42      	adds	r2, r0, #1
 800259e:	f141 0300 	adc.w	r3, r1, #0
 80025a2:	e9c5 2302 	strd	r2, r3, [r5, #8]
    m->sz[1] = 0;
 80025a6:	2700      	movs	r7, #0
 80025a8:	971c      	str	r7, [sp, #112]	; 0x70
    A = 0x6a09e667;
 80025aa:	4a4c      	ldr	r2, [pc, #304]	; (80026dc <mouseDriver_sendMsg+0x1f38>)
 80025ac:	921d      	str	r2, [sp, #116]	; 0x74
    B = 0xbb67ae85;
 80025ae:	4a4c      	ldr	r2, [pc, #304]	; (80026e0 <mouseDriver_sendMsg+0x1f3c>)
 80025b0:	921e      	str	r2, [sp, #120]	; 0x78
    C = 0x3c6ef372;
 80025b2:	4a4c      	ldr	r2, [pc, #304]	; (80026e4 <mouseDriver_sendMsg+0x1f40>)
 80025b4:	921f      	str	r2, [sp, #124]	; 0x7c
    D = 0xa54ff53a;
 80025b6:	4a4c      	ldr	r2, [pc, #304]	; (80026e8 <mouseDriver_sendMsg+0x1f44>)
 80025b8:	9220      	str	r2, [sp, #128]	; 0x80
    E = 0x510e527f;
 80025ba:	4a4c      	ldr	r2, [pc, #304]	; (80026ec <mouseDriver_sendMsg+0x1f48>)
 80025bc:	9221      	str	r2, [sp, #132]	; 0x84
    F = 0x9b05688c;
 80025be:	4a4c      	ldr	r2, [pc, #304]	; (80026f0 <mouseDriver_sendMsg+0x1f4c>)
 80025c0:	9222      	str	r2, [sp, #136]	; 0x88
    G = 0x1f83d9ab;
 80025c2:	4a4c      	ldr	r2, [pc, #304]	; (80026f4 <mouseDriver_sendMsg+0x1f50>)
 80025c4:	9223      	str	r2, [sp, #140]	; 0x8c
    H = 0x5be0cd19;
 80025c6:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
 80025ca:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
 80025ce:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
 80025d2:	9224      	str	r2, [sp, #144]	; 0x90
    m->sz[0] += len * 8;
 80025d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025d8:	921b      	str	r2, [sp, #108]	; 0x6c
	memcpy(m->u.save_bytes + offset, p, l);
 80025da:	ae25      	add	r6, sp, #148	; 0x94
 80025dc:	f855 0f10 	ldr.w	r0, [r5, #16]!
 80025e0:	6869      	ldr	r1, [r5, #4]
 80025e2:	68aa      	ldr	r2, [r5, #8]
 80025e4:	68eb      	ldr	r3, [r5, #12]
 80025e6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80025e8:	6928      	ldr	r0, [r5, #16]
 80025ea:	6969      	ldr	r1, [r5, #20]
 80025ec:	69aa      	ldr	r2, [r5, #24]
 80025ee:	69eb      	ldr	r3, [r5, #28]
 80025f0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, header, header_len);
 80025f2:	4622      	mov	r2, r4
 80025f4:	a902      	add	r1, sp, #8
 80025f6:	a81b      	add	r0, sp, #108	; 0x6c
 80025f8:	f7fd ffaa 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 80025fc:	4642      	mov	r2, r8
 80025fe:	a938      	add	r1, sp, #224	; 0xe0
 8002600:	a81b      	add	r0, sp, #108	; 0x6c
 8002602:	f7fd ffa5 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8002606:	2202      	movs	r2, #2
 8002608:	ab38      	add	r3, sp, #224	; 0xe0
 800260a:	eb03 0108 	add.w	r1, r3, r8
 800260e:	a81b      	add	r0, sp, #108	; 0x6c
 8002610:	f7fd ff9e 	bl	8000550 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8002614:	2207      	movs	r2, #7
 8002616:	f50d 71f5 	add.w	r1, sp, #490	; 0x1ea
 800261a:	a81b      	add	r0, sp, #108	; 0x6c
 800261c:	f7fd ff98 	bl	8000550 <mavlink_sha256_update>
    unsigned offset = (m->sz[0] / 8) % 64;
 8002620:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8002622:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8002626:	f1c5 0577 	rsb	r5, r5, #119	; 0x77
 800262a:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    *zeros = 0x80;
 800262e:	2380      	movs	r3, #128	; 0x80
 8002630:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8002634:	2247      	movs	r2, #71	; 0x47
 8002636:	4639      	mov	r1, r7
 8002638:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 800263c:	f010 fd0e 	bl	801305c <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8002640:	ab09      	add	r3, sp, #36	; 0x24
 8002642:	442b      	add	r3, r5
 8002644:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8002646:	0a22      	lsrs	r2, r4, #8
 8002648:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 800264a:	0c22      	lsrs	r2, r4, #16
 800264c:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 800264e:	0e24      	lsrs	r4, r4, #24
 8002650:	715c      	strb	r4, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8002652:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8002654:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8002656:	0a11      	lsrs	r1, r2, #8
 8002658:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 800265a:	0c11      	lsrs	r1, r2, #16
 800265c:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 800265e:	0e12      	lsrs	r2, r2, #24
 8002660:	705a      	strb	r2, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 8002662:	f105 0209 	add.w	r2, r5, #9
 8002666:	a909      	add	r1, sp, #36	; 0x24
 8002668:	a81b      	add	r0, sp, #108	; 0x6c
 800266a:	f7fd ff71 	bl	8000550 <mavlink_sha256_update>
    result[0] = p[3];
 800266e:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
 8002672:	f88d 31f1 	strb.w	r3, [sp, #497]	; 0x1f1
    result[1] = p[2];
 8002676:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 800267a:	f88d 31f2 	strb.w	r3, [sp, #498]	; 0x1f2
    result[2] = p[1];
 800267e:	f89d 3075 	ldrb.w	r3, [sp, #117]	; 0x75
 8002682:	f88d 31f3 	strb.w	r3, [sp, #499]	; 0x1f3
    result[3] = p[0];
 8002686:	f89d 3074 	ldrb.w	r3, [sp, #116]	; 0x74
 800268a:	f88d 31f4 	strb.w	r3, [sp, #500]	; 0x1f4
    result[4] = p[7];
 800268e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8002692:	f88d 31f5 	strb.w	r3, [sp, #501]	; 0x1f5
    result[5] = p[6];
 8002696:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 800269a:	f88d 31f6 	strb.w	r3, [sp, #502]	; 0x1f6
 800269e:	e6f8      	b.n	8002492 <mouseDriver_sendMsg+0x1cee>
		buf[0] = msg->magic;
 80026a0:	4d0d      	ldr	r5, [pc, #52]	; (80026d8 <mouseDriver_sendMsg+0x1f34>)
 80026a2:	23fe      	movs	r3, #254	; 0xfe
 80026a4:	702b      	strb	r3, [r5, #0]
		buf[1] = length;
 80026a6:	706c      	strb	r4, [r5, #1]
		buf[2] = msg->seq;
 80026a8:	f89d 30da 	ldrb.w	r3, [sp, #218]	; 0xda
 80026ac:	70ab      	strb	r3, [r5, #2]
		buf[3] = msg->sysid;
 80026ae:	f89d 30db 	ldrb.w	r3, [sp, #219]	; 0xdb
 80026b2:	70eb      	strb	r3, [r5, #3]
		buf[4] = msg->compid;
 80026b4:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 80026b8:	712b      	strb	r3, [r5, #4]
		buf[5] = msg->msgid & 0xFF;
 80026ba:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80026bc:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80026c0:	716b      	strb	r3, [r5, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 80026c2:	4622      	mov	r2, r4
 80026c4:	a938      	add	r1, sp, #224	; 0xe0
 80026c6:	1da8      	adds	r0, r5, #6
 80026c8:	f010 fcbd 	bl	8013046 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 80026cc:	1da3      	adds	r3, r4, #6
 80026ce:	442b      	add	r3, r5
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 80026d0:	2105      	movs	r1, #5
 80026d2:	e721      	b.n	8002518 <mouseDriver_sendMsg+0x1d74>
 80026d4:	200004d0 	.word	0x200004d0
 80026d8:	20000530 	.word	0x20000530
 80026dc:	6a09e667 	.word	0x6a09e667
 80026e0:	bb67ae85 	.word	0xbb67ae85
 80026e4:	3c6ef372 	.word	0x3c6ef372
 80026e8:	a54ff53a 	.word	0xa54ff53a
 80026ec:	510e527f 	.word	0x510e527f
 80026f0:	9b05688c 	.word	0x9b05688c
 80026f4:	1f83d9ab 	.word	0x1f83d9ab
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 80026f8:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 80026fc:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 80026fe:	0a09      	lsrs	r1, r1, #8
 8002700:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 8002702:	1c99      	adds	r1, r3, #2
 8002704:	aa7e      	add	r2, sp, #504	; 0x1f8
 8002706:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 800270a:	6855      	ldr	r5, [r2, #4]
 800270c:	6890      	ldr	r0, [r2, #8]
 800270e:	f8c3 6002 	str.w	r6, [r3, #2]
 8002712:	f8c3 5006 	str.w	r5, [r3, #6]
 8002716:	f8c3 000a 	str.w	r0, [r3, #10]
 800271a:	7b13      	ldrb	r3, [r2, #12]
 800271c:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 800271e:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8002720:	230d      	movs	r3, #13
 8002722:	f7fe b963 	b.w	80009ec <mouseDriver_sendMsg+0x248>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8002726:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 800272a:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 800272c:	0a09      	lsrs	r1, r1, #8
 800272e:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 8002730:	1c99      	adds	r1, r3, #2
 8002732:	aa7e      	add	r2, sp, #504	; 0x1f8
 8002734:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 8002738:	6855      	ldr	r5, [r2, #4]
 800273a:	6890      	ldr	r0, [r2, #8]
 800273c:	f8c3 6002 	str.w	r6, [r3, #2]
 8002740:	f8c3 5006 	str.w	r5, [r3, #6]
 8002744:	f8c3 000a 	str.w	r0, [r3, #10]
 8002748:	7b13      	ldrb	r3, [r2, #12]
 800274a:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 800274c:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 800274e:	230d      	movs	r3, #13
 8002750:	f7fe bb3e 	b.w	8000dd0 <mouseDriver_sendMsg+0x62c>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8002754:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 8002758:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 800275a:	0a09      	lsrs	r1, r1, #8
 800275c:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 800275e:	1c99      	adds	r1, r3, #2
 8002760:	aa7e      	add	r2, sp, #504	; 0x1f8
 8002762:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 8002766:	6855      	ldr	r5, [r2, #4]
 8002768:	6890      	ldr	r0, [r2, #8]
 800276a:	f8c3 6002 	str.w	r6, [r3, #2]
 800276e:	f8c3 5006 	str.w	r5, [r3, #6]
 8002772:	f8c3 000a 	str.w	r0, [r3, #10]
 8002776:	7b13      	ldrb	r3, [r2, #12]
 8002778:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 800277a:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 800277c:	230d      	movs	r3, #13
 800277e:	f7fe bd0d 	b.w	800119c <mouseDriver_sendMsg+0x9f8>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8002782:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 8002786:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8002788:	0a09      	lsrs	r1, r1, #8
 800278a:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 800278c:	1c99      	adds	r1, r3, #2
 800278e:	aa7e      	add	r2, sp, #504	; 0x1f8
 8002790:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 8002794:	6855      	ldr	r5, [r2, #4]
 8002796:	6890      	ldr	r0, [r2, #8]
 8002798:	f8c3 6002 	str.w	r6, [r3, #2]
 800279c:	f8c3 5006 	str.w	r5, [r3, #6]
 80027a0:	f8c3 000a 	str.w	r0, [r3, #10]
 80027a4:	7b13      	ldrb	r3, [r2, #12]
 80027a6:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 80027a8:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 80027aa:	230d      	movs	r3, #13
 80027ac:	f7fe bef0 	b.w	8001590 <mouseDriver_sendMsg+0xdec>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 80027b0:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 80027b4:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 80027b6:	0a09      	lsrs	r1, r1, #8
 80027b8:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 80027ba:	1c99      	adds	r1, r3, #2
 80027bc:	aa7e      	add	r2, sp, #504	; 0x1f8
 80027be:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 80027c2:	6855      	ldr	r5, [r2, #4]
 80027c4:	6890      	ldr	r0, [r2, #8]
 80027c6:	f8c3 6002 	str.w	r6, [r3, #2]
 80027ca:	f8c3 5006 	str.w	r5, [r3, #6]
 80027ce:	f8c3 000a 	str.w	r0, [r3, #10]
 80027d2:	7b13      	ldrb	r3, [r2, #12]
 80027d4:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 80027d6:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 80027d8:	230d      	movs	r3, #13
 80027da:	f7ff b8c2 	b.w	8001962 <mouseDriver_sendMsg+0x11be>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 80027de:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 80027e2:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 80027e4:	0a09      	lsrs	r1, r1, #8
 80027e6:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 80027e8:	1c99      	adds	r1, r3, #2
 80027ea:	aa7e      	add	r2, sp, #504	; 0x1f8
 80027ec:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 80027f0:	6855      	ldr	r5, [r2, #4]
 80027f2:	6890      	ldr	r0, [r2, #8]
 80027f4:	f8c3 6002 	str.w	r6, [r3, #2]
 80027f8:	f8c3 5006 	str.w	r5, [r3, #6]
 80027fc:	f8c3 000a 	str.w	r0, [r3, #10]
 8002800:	7b13      	ldrb	r3, [r2, #12]
 8002802:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 8002804:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8002806:	230d      	movs	r3, #13
 8002808:	f7ff ba93 	b.w	8001d32 <mouseDriver_sendMsg+0x158e>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 800280c:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 8002810:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8002812:	0a09      	lsrs	r1, r1, #8
 8002814:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 8002816:	1c99      	adds	r1, r3, #2
 8002818:	aa7e      	add	r2, sp, #504	; 0x1f8
 800281a:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 800281e:	6855      	ldr	r5, [r2, #4]
 8002820:	6890      	ldr	r0, [r2, #8]
 8002822:	f8c3 6002 	str.w	r6, [r3, #2]
 8002826:	f8c3 5006 	str.w	r5, [r3, #6]
 800282a:	f8c3 000a 	str.w	r0, [r3, #10]
 800282e:	7b13      	ldrb	r3, [r2, #12]
 8002830:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 8002832:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8002834:	230d      	movs	r3, #13
 8002836:	e473      	b.n	8002120 <mouseDriver_sendMsg+0x197c>
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8002838:	f8bd 10d4 	ldrh.w	r1, [sp, #212]	; 0xd4
 800283c:	54a9      	strb	r1, [r5, r2]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 800283e:	0a09      	lsrs	r1, r1, #8
 8002840:	7059      	strb	r1, [r3, #1]
		memcpy(&ck[2], msg->signature, signature_len);
 8002842:	1c99      	adds	r1, r3, #2
 8002844:	aa7e      	add	r2, sp, #504	; 0x1f8
 8002846:	f852 6d0e 	ldr.w	r6, [r2, #-14]!
 800284a:	6855      	ldr	r5, [r2, #4]
 800284c:	6890      	ldr	r0, [r2, #8]
 800284e:	f8c3 6002 	str.w	r6, [r3, #2]
 8002852:	f8c3 5006 	str.w	r5, [r3, #6]
 8002856:	f8c3 000a 	str.w	r0, [r3, #10]
 800285a:	7b13      	ldrb	r3, [r2, #12]
 800285c:	730b      	strb	r3, [r1, #12]
		header_len = MAVLINK_CORE_HEADER_LEN;
 800285e:	2109      	movs	r1, #9
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8002860:	230d      	movs	r3, #13
 8002862:	e65f      	b.n	8002524 <mouseDriver_sendMsg+0x1d80>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8002864:	2308      	movs	r3, #8
 8002866:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 800286a:	2200      	movs	r2, #0
 800286c:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8002870:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8002874:	2001      	movs	r0, #1
 8002876:	f7fe b9cf 	b.w	8000c18 <mouseDriver_sendMsg+0x474>
		msg->magic = MAVLINK_STX;
 800287a:	23fd      	movs	r3, #253	; 0xfd
 800287c:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8002880:	f89d 30e7 	ldrb.w	r3, [sp, #231]	; 0xe7
 8002884:	2b00      	cmp	r3, #0
 8002886:	d1ed      	bne.n	8002864 <mouseDriver_sendMsg+0x20c0>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8002888:	2001      	movs	r0, #1
 800288a:	f7fe b9b1 	b.w	8000bf0 <mouseDriver_sendMsg+0x44c>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 800288e:	230c      	movs	r3, #12
 8002890:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8002894:	2200      	movs	r2, #0
 8002896:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 800289a:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 800289e:	2001      	movs	r0, #1
 80028a0:	f7fe bbb5 	b.w	800100e <mouseDriver_sendMsg+0x86a>
		msg->magic = MAVLINK_STX;
 80028a4:	23fd      	movs	r3, #253	; 0xfd
 80028a6:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 80028aa:	f89d 30eb 	ldrb.w	r3, [sp, #235]	; 0xeb
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1ed      	bne.n	800288e <mouseDriver_sendMsg+0x20ea>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80028b2:	2001      	movs	r0, #1
 80028b4:	f7fe bb97 	b.w	8000fe6 <mouseDriver_sendMsg+0x842>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 80028b8:	230c      	movs	r3, #12
 80028ba:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 80028be:	2200      	movs	r2, #0
 80028c0:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 80028c4:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80028c8:	2001      	movs	r0, #1
 80028ca:	f7fe bd85 	b.w	80013d8 <mouseDriver_sendMsg+0xc34>
		msg->magic = MAVLINK_STX;
 80028ce:	23fd      	movs	r3, #253	; 0xfd
 80028d0:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 80028d4:	f89d 30eb 	ldrb.w	r3, [sp, #235]	; 0xeb
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1ed      	bne.n	80028b8 <mouseDriver_sendMsg+0x2114>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80028dc:	2001      	movs	r0, #1
 80028de:	f7fe bd67 	b.w	80013b0 <mouseDriver_sendMsg+0xc0c>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 80028e2:	230d      	movs	r3, #13
 80028e4:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 80028e8:	2200      	movs	r2, #0
 80028ea:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 80028ee:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80028f2:	2001      	movs	r0, #1
 80028f4:	f7ff bb4d 	b.w	8001f92 <mouseDriver_sendMsg+0x17ee>
		msg->magic = MAVLINK_STX;
 80028f8:	23fd      	movs	r3, #253	; 0xfd
 80028fa:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 80028fe:	f89d 30ec 	ldrb.w	r3, [sp, #236]	; 0xec
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1ed      	bne.n	80028e2 <mouseDriver_sendMsg+0x213e>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8002906:	2001      	movs	r0, #1
 8002908:	f7ff bb30 	b.w	8001f6c <mouseDriver_sendMsg+0x17c8>
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 800290c:	230c      	movs	r3, #12
 800290e:	f88d 30d7 	strb.w	r3, [sp, #215]	; 0xd7
	msg->sysid = system_id;
 8002912:	2200      	movs	r2, #0
 8002914:	f88d 20db 	strb.w	r2, [sp, #219]	; 0xdb
	msg->compid = component_id;
 8002918:	f88d 20dc 	strb.w	r2, [sp, #220]	; 0xdc
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 800291c:	2001      	movs	r0, #1
 800291e:	e525      	b.n	800236c <mouseDriver_sendMsg+0x1bc8>
		msg->magic = MAVLINK_STX;
 8002920:	23fd      	movs	r3, #253	; 0xfd
 8002922:	f88d 30d6 	strb.w	r3, [sp, #214]	; 0xd6
	while (length > 1 && payload[length-1] == 0) {
 8002926:	f89d 30eb 	ldrb.w	r3, [sp, #235]	; 0xeb
 800292a:	2b00      	cmp	r3, #0
 800292c:	d1ee      	bne.n	800290c <mouseDriver_sendMsg+0x2168>
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 800292e:	2001      	movs	r0, #1
 8002930:	e508      	b.n	8002344 <mouseDriver_sendMsg+0x1ba0>
 8002932:	bf00      	nop

08002934 <mouseDriver_setMode>:
void mouseDriver_setMode(uint8_t mode){
 8002934:	b538      	push	{r3, r4, r5, lr}
	if (mode == MOUSE_MODE_STOP){
 8002936:	4604      	mov	r4, r0
 8002938:	b1c0      	cbz	r0, 800296c <mouseDriver_setMode+0x38>
	if (mode == MOUSE_MODE_AUTO_LOAD){
 800293a:	2802      	cmp	r0, #2
 800293c:	d022      	beq.n	8002984 <mouseDriver_setMode+0x50>
	if (actual_mode == MOUSE_MODE_AUTO_LOAD && mode == MOUSE_MODE_AUTO_RUN ){
 800293e:	4b16      	ldr	r3, [pc, #88]	; (8002998 <mouseDriver_setMode+0x64>)
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	2b02      	cmp	r3, #2
 8002944:	d119      	bne.n	800297a <mouseDriver_setMode+0x46>
 8002946:	2803      	cmp	r0, #3
 8002948:	d119      	bne.n	800297e <mouseDriver_setMode+0x4a>
		actual_point = 0;
 800294a:	4b14      	ldr	r3, [pc, #80]	; (800299c <mouseDriver_setMode+0x68>)
 800294c:	2200      	movs	r2, #0
 800294e:	701a      	strb	r2, [r3, #0]
	return (HAL_GetTick());
 8002950:	f001 ffe8 	bl	8004924 <HAL_GetTick>
		actual_point_start_time = mouseDriver_getTime();
 8002954:	4b12      	ldr	r3, [pc, #72]	; (80029a0 <mouseDriver_setMode+0x6c>)
 8002956:	6018      	str	r0, [r3, #0]
		actual_speed_setpoint.setpoint_x = points[0].setpoint_x;
 8002958:	4b12      	ldr	r3, [pc, #72]	; (80029a4 <mouseDriver_setMode+0x70>)
 800295a:	4a13      	ldr	r2, [pc, #76]	; (80029a8 <mouseDriver_setMode+0x74>)
 800295c:	6851      	ldr	r1, [r2, #4]
 800295e:	6019      	str	r1, [r3, #0]
		actual_speed_setpoint.setpoint_y = points[0].setpoint_y;
 8002960:	6892      	ldr	r2, [r2, #8]
 8002962:	605a      	str	r2, [r3, #4]
		actual_mode = mode;
 8002964:	4b0c      	ldr	r3, [pc, #48]	; (8002998 <mouseDriver_setMode+0x64>)
 8002966:	2203      	movs	r2, #3
 8002968:	701a      	strb	r2, [r3, #0]
 800296a:	e00a      	b.n	8002982 <mouseDriver_setMode+0x4e>
		main_stop_motors();
 800296c:	f000 fb08 	bl	8002f80 <main_stop_motors>
		actual_point = 0;
 8002970:	2300      	movs	r3, #0
 8002972:	4a0a      	ldr	r2, [pc, #40]	; (800299c <mouseDriver_setMode+0x68>)
 8002974:	7013      	strb	r3, [r2, #0]
		actual_mode = MOUSE_MODE_STOP;
 8002976:	4a08      	ldr	r2, [pc, #32]	; (8002998 <mouseDriver_setMode+0x64>)
 8002978:	7013      	strb	r3, [r2, #0]
	if (actual_mode != MOUSE_MODE_AUTO_RUN)
 800297a:	2b03      	cmp	r3, #3
 800297c:	d001      	beq.n	8002982 <mouseDriver_setMode+0x4e>
		actual_mode = mode;
 800297e:	4b06      	ldr	r3, [pc, #24]	; (8002998 <mouseDriver_setMode+0x64>)
 8002980:	701c      	strb	r4, [r3, #0]
}
 8002982:	bd38      	pop	{r3, r4, r5, pc}
		actual_mode = mode;
 8002984:	4d04      	ldr	r5, [pc, #16]	; (8002998 <mouseDriver_setMode+0x64>)
 8002986:	2302      	movs	r3, #2
 8002988:	702b      	strb	r3, [r5, #0]
		mouseDriver_sendMsg(MAVLINK_MSG_ID_HEARTBEAT);
 800298a:	2000      	movs	r0, #0
 800298c:	f7fd ff0a 	bl	80007a4 <mouseDriver_sendMsg>
	if (actual_mode == MOUSE_MODE_AUTO_LOAD && mode == MOUSE_MODE_AUTO_RUN ){
 8002990:	782b      	ldrb	r3, [r5, #0]
 8002992:	2b02      	cmp	r3, #2
 8002994:	d0f3      	beq.n	800297e <mouseDriver_setMode+0x4a>
 8002996:	e7f0      	b.n	800297a <mouseDriver_setMode+0x46>
 8002998:	2000048d 	.word	0x2000048d
 800299c:	2000049c 	.word	0x2000049c
 80029a0:	200004a0 	.word	0x200004a0
 80029a4:	200004c8 	.word	0x200004c8
 80029a8:	20000724 	.word	0x20000724

080029ac <mouseDriver_init>:
void mouseDriver_init(void){
 80029ac:	b508      	push	{r3, lr}
	actual_mode = MOUSE_MODE_STOP;
 80029ae:	4b06      	ldr	r3, [pc, #24]	; (80029c8 <mouseDriver_init+0x1c>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	701a      	strb	r2, [r3, #0]
	mouseDriver_getSpeedFromSensors();
 80029b4:	f7fd feb8 	bl	8000728 <mouseDriver_getSpeedFromSensors>
	mouseDriver_initSetpoint();
 80029b8:	f7fd fea8 	bl	800070c <mouseDriver_initSetpoint>
	mouseDriver_initPoints();
 80029bc:	f7fd febe 	bl	800073c <mouseDriver_initPoints>
	sensorDriver_init();
 80029c0:	f000 fa34 	bl	8002e2c <sensorDriver_init>
}
 80029c4:	bd08      	pop	{r3, pc}
 80029c6:	bf00      	nop
 80029c8:	2000048d 	.word	0x2000048d

080029cc <mouseDriver_getTime>:
uint32_t mouseDriver_getTime (void){
 80029cc:	b508      	push	{r3, lr}
	return (HAL_GetTick());
 80029ce:	f001 ffa9 	bl	8004924 <HAL_GetTick>
}
 80029d2:	bd08      	pop	{r3, pc}

080029d4 <mouseDriver_readMsg>:
/* Message related functions */
void mouseDriver_readMsg(const mavlink_message_t msg){
 80029d4:	b084      	sub	sp, #16
 80029d6:	b538      	push	{r3, r4, r5, lr}
 80029d8:	ac04      	add	r4, sp, #16
 80029da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	switch(msg.msgid){
 80029de:	9b06      	ldr	r3, [sp, #24]
 80029e0:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80029e4:	3b02      	subs	r3, #2
 80029e6:	2b04      	cmp	r3, #4
 80029e8:	d808      	bhi.n	80029fc <mouseDriver_readMsg+0x28>
 80029ea:	e8df f003 	tbb	[pc, r3]
 80029ee:	030b      	.short	0x030b
 80029f0:	071c      	.short	0x071c
 80029f2:	2d          	.byte	0x2d
 80029f3:	00          	.byte	0x00

	case MAVLINK_MSG_ID_MODE_SELECTION:
		mouseDriver_setMode( mavlink_msg_mode_selection_get_mode(&msg));
 80029f4:	f89d 001c 	ldrb.w	r0, [sp, #28]
 80029f8:	f7ff ff9c 	bl	8002934 <mouseDriver_setMode>
		}
		break;
	default:
		break;
	};
}
 80029fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a00:	b004      	add	sp, #16
 8002a02:	4770      	bx	lr
		if (actual_mode == MOUSE_MODE_SPEED)
 8002a04:	4b27      	ldr	r3, [pc, #156]	; (8002aa4 <mouseDriver_readMsg+0xd0>)
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d1f7      	bne.n	80029fc <mouseDriver_readMsg+0x28>
{
#if MAVLINK_NEED_BYTE_SWAP || !MAVLINK_ALIGNED_FIELDS
    speed_setpoint->setpoint_x = mavlink_msg_speed_setpoint_get_setpoint_x(msg);
    speed_setpoint->setpoint_y = mavlink_msg_speed_setpoint_get_setpoint_y(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_SPEED_SETPOINT_LEN? msg->len : MAVLINK_MSG_ID_SPEED_SETPOINT_LEN;
 8002a0c:	f89d 2013 	ldrb.w	r2, [sp, #19]
        memset(speed_setpoint, 0, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN);
 8002a10:	4825      	ldr	r0, [pc, #148]	; (8002aa8 <mouseDriver_readMsg+0xd4>)
 8002a12:	2300      	movs	r3, #0
 8002a14:	6003      	str	r3, [r0, #0]
 8002a16:	6043      	str	r3, [r0, #4]
    memcpy(speed_setpoint, _MAV_PAYLOAD(msg), len);
 8002a18:	2a08      	cmp	r2, #8
 8002a1a:	bf28      	it	cs
 8002a1c:	2208      	movcs	r2, #8
 8002a1e:	a907      	add	r1, sp, #28
 8002a20:	f010 fb11 	bl	8013046 <memcpy>
 8002a24:	e7ea      	b.n	80029fc <mouseDriver_readMsg+0x28>
		if (actual_mode == MOUSE_MODE_SPEED)
 8002a26:	4b1f      	ldr	r3, [pc, #124]	; (8002aa4 <mouseDriver_readMsg+0xd0>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d1e6      	bne.n	80029fc <mouseDriver_readMsg+0x28>
        uint8_t len = msg->len < MAVLINK_MSG_ID_SPEED_SETPOINT_LEN? msg->len : MAVLINK_MSG_ID_SPEED_SETPOINT_LEN;
 8002a2e:	f89d 2013 	ldrb.w	r2, [sp, #19]
        memset(speed_setpoint, 0, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN);
 8002a32:	481d      	ldr	r0, [pc, #116]	; (8002aa8 <mouseDriver_readMsg+0xd4>)
 8002a34:	2300      	movs	r3, #0
 8002a36:	6003      	str	r3, [r0, #0]
 8002a38:	6043      	str	r3, [r0, #4]
    memcpy(speed_setpoint, _MAV_PAYLOAD(msg), len);
 8002a3a:	2a08      	cmp	r2, #8
 8002a3c:	bf28      	it	cs
 8002a3e:	2208      	movcs	r2, #8
 8002a40:	a907      	add	r1, sp, #28
 8002a42:	f010 fb00 	bl	8013046 <memcpy>
 8002a46:	e7d9      	b.n	80029fc <mouseDriver_readMsg+0x28>
		if(actual_mode == MOUSE_MODE_AUTO_LOAD){
 8002a48:	4b16      	ldr	r3, [pc, #88]	; (8002aa4 <mouseDriver_readMsg+0xd0>)
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d1d5      	bne.n	80029fc <mouseDriver_readMsg+0x28>
			mavlink_msg_point_decode(&msg, &points[actual_point]);
 8002a50:	4b16      	ldr	r3, [pc, #88]	; (8002aac <mouseDriver_readMsg+0xd8>)
 8002a52:	781c      	ldrb	r4, [r3, #0]
 8002a54:	4d16      	ldr	r5, [pc, #88]	; (8002ab0 <mouseDriver_readMsg+0xdc>)
 8002a56:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8002a5a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8002a5e:	1868      	adds	r0, r5, r1
    point->duration = mavlink_msg_point_get_duration(msg);
    point->setpoint_x = mavlink_msg_point_get_setpoint_x(msg);
    point->setpoint_y = mavlink_msg_point_get_setpoint_y(msg);
    point->point_id = mavlink_msg_point_get_point_id(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_POINT_LEN? msg->len : MAVLINK_MSG_ID_POINT_LEN;
 8002a60:	f89d 2013 	ldrb.w	r2, [sp, #19]
        memset(point, 0, MAVLINK_MSG_ID_POINT_LEN);
 8002a64:	2300      	movs	r3, #0
 8002a66:	506b      	str	r3, [r5, r1]
 8002a68:	6043      	str	r3, [r0, #4]
 8002a6a:	6083      	str	r3, [r0, #8]
 8002a6c:	7303      	strb	r3, [r0, #12]
    memcpy(point, _MAV_PAYLOAD(msg), len);
 8002a6e:	2a0d      	cmp	r2, #13
 8002a70:	bf28      	it	cs
 8002a72:	220d      	movcs	r2, #13
 8002a74:	a907      	add	r1, sp, #28
 8002a76:	f010 fae6 	bl	8013046 <memcpy>
			if (actual_point == 255){
 8002a7a:	2cff      	cmp	r4, #255	; 0xff
 8002a7c:	d007      	beq.n	8002a8e <mouseDriver_readMsg+0xba>
			mouseDriver_sendMsg(MAVLINK_MSG_ID_POINT_LOADED);
 8002a7e:	2005      	movs	r0, #5
 8002a80:	f7fd fe90 	bl	80007a4 <mouseDriver_sendMsg>
			actual_point ++;
 8002a84:	4a09      	ldr	r2, [pc, #36]	; (8002aac <mouseDriver_readMsg+0xd8>)
 8002a86:	7813      	ldrb	r3, [r2, #0]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	7013      	strb	r3, [r2, #0]
}
 8002a8c:	e7b6      	b.n	80029fc <mouseDriver_readMsg+0x28>
				actual_error.error = MOUSE_ROUTINE_TOO_LONG;
 8002a8e:	4c09      	ldr	r4, [pc, #36]	; (8002ab4 <mouseDriver_readMsg+0xe0>)
 8002a90:	2303      	movs	r3, #3
 8002a92:	7123      	strb	r3, [r4, #4]
	return (HAL_GetTick());
 8002a94:	f001 ff46 	bl	8004924 <HAL_GetTick>
				actual_error.time = mouseDriver_getTime();
 8002a98:	6020      	str	r0, [r4, #0]
				mouseDriver_sendMsg(MAVLINK_MSG_ID_ERROR);
 8002a9a:	2007      	movs	r0, #7
 8002a9c:	f7fd fe82 	bl	80007a4 <mouseDriver_sendMsg>
 8002aa0:	e7ed      	b.n	8002a7e <mouseDriver_readMsg+0xaa>
 8002aa2:	bf00      	nop
 8002aa4:	2000048d 	.word	0x2000048d
 8002aa8:	200004c8 	.word	0x200004c8
 8002aac:	2000049c 	.word	0x2000049c
 8002ab0:	20000724 	.word	0x20000724
 8002ab4:	20000488 	.word	0x20000488

08002ab8 <mouseDriver_idle>:

/* Idle functions */
void mouseDriver_idle (void){
 8002ab8:	b538      	push	{r3, r4, r5, lr}
	uint64_t difference = 0;
	uint32_t old_time = 0;
	old_time = actual_raw_sensor[SENSOR_X].time;
 8002aba:	4c6b      	ldr	r4, [pc, #428]	; (8002c68 <mouseDriver_idle+0x1b0>)
 8002abc:	6825      	ldr	r5, [r4, #0]
	sensorDrive_motion_read(SENSOR_X,&actual_raw_sensor[SENSOR_X]);
 8002abe:	4621      	mov	r1, r4
 8002ac0:	2000      	movs	r0, #0
 8002ac2:	f000 f9c1 	bl	8002e48 <sensorDrive_motion_read>

	/* DEMO CODE USING ONLY ONE SENSOR */
		actual_speed_measure.speed_x = (float)actual_raw_sensor[SENSOR_X].delta_x*(float)INCH2METER/(float)RESOLUTION;
		actual_speed_measure.speed_y = (float)actual_raw_sensor[SENSOR_X].delta_y*(float)INCH2METER/(float)RESOLUTION;
 8002ac6:	f9b4 3006 	ldrsh.w	r3, [r4, #6]
 8002aca:	ee07 3a10 	vmov	s14, r3
 8002ace:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002ad2:	eddf 5a66 	vldr	s11, [pc, #408]	; 8002c6c <mouseDriver_idle+0x1b4>
 8002ad6:	ee27 7a25 	vmul.f32	s14, s14, s11
 8002ada:	ed9f 6a65 	vldr	s12, [pc, #404]	; 8002c70 <mouseDriver_idle+0x1b8>
 8002ade:	ee87 5a06 	vdiv.f32	s10, s14, s12
		actual_speed_measure.speed_x /= (float)(actual_raw_sensor[SENSOR_X].time-old_time)/(float)1000;
 8002ae2:	6823      	ldr	r3, [r4, #0]
 8002ae4:	1b5b      	subs	r3, r3, r5
 8002ae6:	ee07 3a90 	vmov	s15, r3
 8002aea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002aee:	eddf 7a61 	vldr	s15, [pc, #388]	; 8002c74 <mouseDriver_idle+0x1bc>
 8002af2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002af6:	4b60      	ldr	r3, [pc, #384]	; (8002c78 <mouseDriver_idle+0x1c0>)
		actual_speed_measure.speed_x = (float)actual_raw_sensor[SENSOR_X].delta_x*(float)INCH2METER/(float)RESOLUTION;
 8002af8:	f9b4 2004 	ldrsh.w	r2, [r4, #4]
 8002afc:	ee07 2a90 	vmov	s15, r2
 8002b00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b04:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8002b08:	ee87 7a86 	vdiv.f32	s14, s15, s12
		actual_speed_measure.speed_x /= (float)(actual_raw_sensor[SENSOR_X].time-old_time)/(float)1000;
 8002b0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b10:	edc3 7a01 	vstr	s15, [r3, #4]
		actual_speed_measure.speed_y /= (float)(actual_raw_sensor[SENSOR_X].time-old_time)/(float)1000;
 8002b14:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8002b18:	edc3 7a02 	vstr	s15, [r3, #8]
	/* DEMO CODE USING ONLY ONE SENSOR END*/

	sensorDrive_motion_read(SENSOR_Y,&actual_raw_sensor[SENSOR_Y]);
 8002b1c:	f104 010c 	add.w	r1, r4, #12
 8002b20:	2001      	movs	r0, #1
 8002b22:	f000 f991 	bl	8002e48 <sensorDrive_motion_read>
	switch(actual_mode){
 8002b26:	4b55      	ldr	r3, [pc, #340]	; (8002c7c <mouseDriver_idle+0x1c4>)
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	2b03      	cmp	r3, #3
 8002b2c:	d811      	bhi.n	8002b52 <mouseDriver_idle+0x9a>
 8002b2e:	e8df f003 	tbb	[pc, r3]
 8002b32:	1502      	.short	0x1502
 8002b34:	4a3c      	.short	0x4a3c
	case MOUSE_MODE_STOP:
		mouseDriver_initSetpoint();
 8002b36:	f7fd fde9 	bl	800070c <mouseDriver_initSetpoint>
	return (HAL_GetTick());
 8002b3a:	f001 fef3 	bl	8004924 <HAL_GetTick>
		actual_motor_signal.time = mouseDriver_getTime();
 8002b3e:	4b50      	ldr	r3, [pc, #320]	; (8002c80 <mouseDriver_idle+0x1c8>)
 8002b40:	6018      	str	r0, [r3, #0]
		actual_motor_signal.motor_x = 0;
 8002b42:	2200      	movs	r2, #0
 8002b44:	605a      	str	r2, [r3, #4]
		actual_motor_signal.motor_y = 0;
 8002b46:	609a      	str	r2, [r3, #8]
		main_stop_motors();
 8002b48:	f000 fa1a 	bl	8002f80 <main_stop_motors>
		mouseDriver_sendMsg(MAVLINK_MSG_ID_SPEED_INFO);
 8002b4c:	2001      	movs	r0, #1
 8002b4e:	f7fd fe29 	bl	80007a4 <mouseDriver_sendMsg>

		break;
	default:
		break;
	}
	if (send_msg == 1){
 8002b52:	4b4c      	ldr	r3, [pc, #304]	; (8002c84 <mouseDriver_idle+0x1cc>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d073      	beq.n	8002c42 <mouseDriver_idle+0x18a>
			mouseDriver_sendMsg(MAVLINK_MSG_ID_RAW_SENSOR);
			mouseDriver_sendMsg(MAVLINK_MSG_ID_MOTOR_SETPOINT);
		}
	}

}
 8002b5a:	bd38      	pop	{r3, r4, r5, pc}
	return (HAL_GetTick());
 8002b5c:	f001 fee2 	bl	8004924 <HAL_GetTick>
		actual_motor_signal.time = mouseDriver_getTime();
 8002b60:	4b47      	ldr	r3, [pc, #284]	; (8002c80 <mouseDriver_idle+0x1c8>)
 8002b62:	6018      	str	r0, [r3, #0]
		actual_motor_signal.motor_x = (float)K*(actual_speed_setpoint.setpoint_x-actual_speed_measure.speed_x);
 8002b64:	4948      	ldr	r1, [pc, #288]	; (8002c88 <mouseDriver_idle+0x1d0>)
 8002b66:	4a44      	ldr	r2, [pc, #272]	; (8002c78 <mouseDriver_idle+0x1c0>)
 8002b68:	ed91 7a00 	vldr	s14, [r1]
 8002b6c:	edd2 7a01 	vldr	s15, [r2, #4]
 8002b70:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b74:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002b78:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002b7c:	ed83 7a01 	vstr	s14, [r3, #4]
		actual_motor_signal.motor_y = (float)K*(actual_speed_setpoint.setpoint_y-actual_speed_measure.speed_y);
 8002b80:	edd1 7a01 	vldr	s15, [r1, #4]
 8002b84:	ed92 7a02 	vldr	s14, [r2, #8]
 8002b88:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b8c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b90:	edc3 7a02 	vstr	s15, [r3, #8]
		main_set_motors_speed(actual_motor_signal);
 8002b94:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002b98:	f000 fa00 	bl	8002f9c <main_set_motors_speed>
		mouseDriver_sendMsg(MAVLINK_MSG_ID_SPEED_INFO);
 8002b9c:	2001      	movs	r0, #1
 8002b9e:	f7fd fe01 	bl	80007a4 <mouseDriver_sendMsg>
		mouseDriver_sendMsg(MAVLINK_MSG_ID_MOTOR_SETPOINT);
 8002ba2:	2004      	movs	r0, #4
 8002ba4:	f7fd fdfe 	bl	80007a4 <mouseDriver_sendMsg>
		break;
 8002ba8:	e7d3      	b.n	8002b52 <mouseDriver_idle+0x9a>
		if (actual_point == 255){
 8002baa:	4b38      	ldr	r3, [pc, #224]	; (8002c8c <mouseDriver_idle+0x1d4>)
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	2bff      	cmp	r3, #255	; 0xff
 8002bb0:	d1cf      	bne.n	8002b52 <mouseDriver_idle+0x9a>
			actual_error.error = MOUSE_ROUTINE_TOO_LONG;
 8002bb2:	4c37      	ldr	r4, [pc, #220]	; (8002c90 <mouseDriver_idle+0x1d8>)
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	7123      	strb	r3, [r4, #4]
	return (HAL_GetTick());
 8002bb8:	f001 feb4 	bl	8004924 <HAL_GetTick>
			actual_error.time = mouseDriver_getTime();
 8002bbc:	6020      	str	r0, [r4, #0]
			mouseDriver_sendMsg(MAVLINK_MSG_ID_ERROR);
 8002bbe:	2007      	movs	r0, #7
 8002bc0:	f7fd fdf0 	bl	80007a4 <mouseDriver_sendMsg>
 8002bc4:	e7c5      	b.n	8002b52 <mouseDriver_idle+0x9a>
	return (HAL_GetTick());
 8002bc6:	f001 fead 	bl	8004924 <HAL_GetTick>
		if (difference >= points[actual_point].duration){
 8002bca:	4b30      	ldr	r3, [pc, #192]	; (8002c8c <mouseDriver_idle+0x1d4>)
 8002bcc:	781b      	ldrb	r3, [r3, #0]
		difference = mouseDriver_getTime()-actual_point_start_time;
 8002bce:	4a31      	ldr	r2, [pc, #196]	; (8002c94 <mouseDriver_idle+0x1dc>)
 8002bd0:	6812      	ldr	r2, [r2, #0]
 8002bd2:	1a80      	subs	r0, r0, r2
		if (difference >= points[actual_point].duration){
 8002bd4:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8002bd8:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8002bdc:	492e      	ldr	r1, [pc, #184]	; (8002c98 <mouseDriver_idle+0x1e0>)
 8002bde:	588a      	ldr	r2, [r1, r2]
 8002be0:	4290      	cmp	r0, r2
 8002be2:	d31c      	bcc.n	8002c1e <mouseDriver_idle+0x166>
			if (actual_point < 255){
 8002be4:	2bff      	cmp	r3, #255	; 0xff
 8002be6:	d028      	beq.n	8002c3a <mouseDriver_idle+0x182>
				actual_point++;
 8002be8:	3301      	adds	r3, #1
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	4a27      	ldr	r2, [pc, #156]	; (8002c8c <mouseDriver_idle+0x1d4>)
 8002bee:	7013      	strb	r3, [r2, #0]
				if(points[actual_point].duration == 0){
 8002bf0:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8002bf4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8002bf8:	58cb      	ldr	r3, [r1, r3]
 8002bfa:	b1c3      	cbz	r3, 8002c2e <mouseDriver_idle+0x176>
				actual_speed_setpoint.setpoint_x = points[actual_point].setpoint_x;
 8002bfc:	4b23      	ldr	r3, [pc, #140]	; (8002c8c <mouseDriver_idle+0x1d4>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	4921      	ldr	r1, [pc, #132]	; (8002c88 <mouseDriver_idle+0x1d0>)
 8002c02:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8002c06:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8002c0a:	4a23      	ldr	r2, [pc, #140]	; (8002c98 <mouseDriver_idle+0x1e0>)
 8002c0c:	4413      	add	r3, r2
 8002c0e:	685a      	ldr	r2, [r3, #4]
 8002c10:	600a      	str	r2, [r1, #0]
				actual_speed_setpoint.setpoint_y = points[actual_point].setpoint_y;
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	604b      	str	r3, [r1, #4]
	return (HAL_GetTick());
 8002c16:	f001 fe85 	bl	8004924 <HAL_GetTick>
				actual_point_start_time = mouseDriver_getTime();
 8002c1a:	4b1e      	ldr	r3, [pc, #120]	; (8002c94 <mouseDriver_idle+0x1dc>)
 8002c1c:	6018      	str	r0, [r3, #0]
		if (actual_point == 255){
 8002c1e:	4b1b      	ldr	r3, [pc, #108]	; (8002c8c <mouseDriver_idle+0x1d4>)
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	2bff      	cmp	r3, #255	; 0xff
 8002c24:	d009      	beq.n	8002c3a <mouseDriver_idle+0x182>
		mouseDriver_sendMsg(MAVLINK_MSG_ID_SPEED_INFO);
 8002c26:	2001      	movs	r0, #1
 8002c28:	f7fd fdbc 	bl	80007a4 <mouseDriver_sendMsg>
		break;
 8002c2c:	e791      	b.n	8002b52 <mouseDriver_idle+0x9a>
					main_stop_motors();
 8002c2e:	f000 f9a7 	bl	8002f80 <main_stop_motors>
					mouseDriver_setMode(MOUSE_MODE_AUTO_LOAD);
 8002c32:	2002      	movs	r0, #2
 8002c34:	f7ff fe7e 	bl	8002934 <mouseDriver_setMode>
 8002c38:	e7e0      	b.n	8002bfc <mouseDriver_idle+0x144>
			mouseDriver_setMode(MOUSE_MODE_AUTO_LOAD);
 8002c3a:	2002      	movs	r0, #2
 8002c3c:	f7ff fe7a 	bl	8002934 <mouseDriver_setMode>
 8002c40:	e7f1      	b.n	8002c26 <mouseDriver_idle+0x16e>
		send_msg = 0;
 8002c42:	2000      	movs	r0, #0
 8002c44:	4b0f      	ldr	r3, [pc, #60]	; (8002c84 <mouseDriver_idle+0x1cc>)
 8002c46:	6018      	str	r0, [r3, #0]
		mouseDriver_sendMsg(MAVLINK_MSG_ID_HEARTBEAT);
 8002c48:	f7fd fdac 	bl	80007a4 <mouseDriver_sendMsg>
		if(actual_mode != MOUSE_MODE_AUTO_LOAD){
 8002c4c:	4b0b      	ldr	r3, [pc, #44]	; (8002c7c <mouseDriver_idle+0x1c4>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d082      	beq.n	8002b5a <mouseDriver_idle+0xa2>
			mouseDriver_sendMsg(MAVLINK_MSG_ID_SPEED_SETPOINT);
 8002c54:	2002      	movs	r0, #2
 8002c56:	f7fd fda5 	bl	80007a4 <mouseDriver_sendMsg>
			mouseDriver_sendMsg(MAVLINK_MSG_ID_RAW_SENSOR);
 8002c5a:	2008      	movs	r0, #8
 8002c5c:	f7fd fda2 	bl	80007a4 <mouseDriver_sendMsg>
			mouseDriver_sendMsg(MAVLINK_MSG_ID_MOTOR_SETPOINT);
 8002c60:	2004      	movs	r0, #4
 8002c62:	f7fd fd9f 	bl	80007a4 <mouseDriver_sendMsg>
}
 8002c66:	e778      	b.n	8002b5a <mouseDriver_idle+0xa2>
 8002c68:	200004a4 	.word	0x200004a4
 8002c6c:	3cd013a9 	.word	0x3cd013a9
 8002c70:	459c4000 	.word	0x459c4000
 8002c74:	447a0000 	.word	0x447a0000
 8002c78:	200004bc 	.word	0x200004bc
 8002c7c:	2000048d 	.word	0x2000048d
 8002c80:	20000490 	.word	0x20000490
 8002c84:	20000004 	.word	0x20000004
 8002c88:	200004c8 	.word	0x200004c8
 8002c8c:	2000049c 	.word	0x2000049c
 8002c90:	20000488 	.word	0x20000488
 8002c94:	200004a0 	.word	0x200004a0
 8002c98:	20000724 	.word	0x20000724

08002c9c <mouseDriver_send_status_msg>:
/* Sometime called for sending status messages */
void mouseDriver_send_status_msg(void){
	send_msg = 1;
 8002c9c:	4b01      	ldr	r3, [pc, #4]	; (8002ca4 <mouseDriver_send_status_msg+0x8>)
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	601a      	str	r2, [r3, #0]
}
 8002ca2:	4770      	bx	lr
 8002ca4:	20000004 	.word	0x20000004

08002ca8 <mouseDriver_controlISR>:
/* ISR Functions */
void mouseDriver_controlISR(void){

}
 8002ca8:	4770      	bx	lr
	...

08002cac <sensorDriver_powerup>:
/* Define sensors */
static sensor_t sensor_x = {CS_0_GPIO_Port,CS_0_Pin,PW_0_GPIO_Port,PW_0_Pin,0};
static sensor_t sensor_y = {CS_1_GPIO_Port,CS_1_Pin,PW_1_GPIO_Port,PW_1_Pin,0};

/* PRIVATE functions */
void sensorDriver_powerup(sensor_t sensor){
 8002cac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002cb0:	b087      	sub	sp, #28
 8002cb2:	ac02      	add	r4, sp, #8
 8002cb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002cb8:	4606      	mov	r6, r0
 8002cba:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8002cbe:	f89d 8014 	ldrb.w	r8, [sp, #20]
	/* Disable the sensor */
	HAL_GPIO_WritePin(sensor.cs_port, sensor.cs_pin, GPIO_PIN_SET);
 8002cc2:	f89d 700c 	ldrb.w	r7, [sp, #12]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	4639      	mov	r1, r7
 8002cca:	f003 fbf3 	bl	80064b4 <HAL_GPIO_WritePin>

	/* Make sure all sensor is switched off */
	HAL_GPIO_WritePin(sensor.pw_port, sensor.pw_pin, GPIO_PIN_RESET);
 8002cce:	fa1f f888 	uxth.w	r8, r8
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	4641      	mov	r1, r8
 8002cd6:	4648      	mov	r0, r9
 8002cd8:	f003 fbec 	bl	80064b4 <HAL_GPIO_WritePin>
	main_write_sensor(sensor, 0x00, 0x00);
 8002cdc:	2500      	movs	r5, #0
 8002cde:	9501      	str	r5, [sp, #4]
 8002ce0:	9500      	str	r5, [sp, #0]
 8002ce2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ce6:	f000 f9c7 	bl	8003078 <main_write_sensor>
	HAL_Delay(100);
 8002cea:	2064      	movs	r0, #100	; 0x64
 8002cec:	f001 fe44 	bl	8004978 <HAL_Delay>

	/* Gives voltage to sensors */
	HAL_GPIO_WritePin(sensor.pw_port, sensor.pw_pin , GPIO_PIN_SET);
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	4641      	mov	r1, r8
 8002cf4:	4648      	mov	r0, r9
 8002cf6:	f003 fbdd 	bl	80064b4 <HAL_GPIO_WritePin>
	HAL_Delay(300);
 8002cfa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002cfe:	f001 fe3b 	bl	8004978 <HAL_Delay>

	/* Reset SPI port */
	HAL_GPIO_WritePin(sensor.cs_port, sensor.cs_pin,  GPIO_PIN_SET);
 8002d02:	2201      	movs	r2, #1
 8002d04:	4639      	mov	r1, r7
 8002d06:	4630      	mov	r0, r6
 8002d08:	f003 fbd4 	bl	80064b4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8002d0c:	2005      	movs	r0, #5
 8002d0e:	f001 fe33 	bl	8004978 <HAL_Delay>
	HAL_GPIO_WritePin(sensor.cs_port, sensor.cs_pin,  GPIO_PIN_RESET);
 8002d12:	462a      	mov	r2, r5
 8002d14:	4639      	mov	r1, r7
 8002d16:	4630      	mov	r0, r6
 8002d18:	f003 fbcc 	bl	80064b4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8002d1c:	2005      	movs	r0, #5
 8002d1e:	f001 fe2b 	bl	8004978 <HAL_Delay>
	HAL_GPIO_WritePin(sensor.cs_port, sensor.cs_pin,  GPIO_PIN_SET);
 8002d22:	2201      	movs	r2, #1
 8002d24:	4639      	mov	r1, r7
 8002d26:	4630      	mov	r0, r6
 8002d28:	f003 fbc4 	bl	80064b4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8002d2c:	2005      	movs	r0, #5
 8002d2e:	f001 fe23 	bl	8004978 <HAL_Delay>

	/* Write to Power_up_Reset register */
	main_write_sensor(sensor, Power_Up_Reset, 0x5A);
 8002d32:	235a      	movs	r3, #90	; 0x5a
 8002d34:	9301      	str	r3, [sp, #4]
 8002d36:	233a      	movs	r3, #58	; 0x3a
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d3e:	f000 f99b 	bl	8003078 <main_write_sensor>

	/* Wait at least 50 ms */
	HAL_Delay(50);
 8002d42:	2032      	movs	r0, #50	; 0x32
 8002d44:	f001 fe18 	bl	8004978 <HAL_Delay>

	/* Read from data registers */
	main_read_sensor(sensor, 0x02);
 8002d48:	2302      	movs	r3, #2
 8002d4a:	9300      	str	r3, [sp, #0]
 8002d4c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d50:	f000 f95c 	bl	800300c <main_read_sensor>
	main_read_sensor(sensor, 0x03);
 8002d54:	2303      	movs	r3, #3
 8002d56:	9300      	str	r3, [sp, #0]
 8002d58:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d5c:	f000 f956 	bl	800300c <main_read_sensor>
	main_read_sensor(sensor, 0x04);
 8002d60:	2304      	movs	r3, #4
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d68:	f000 f950 	bl	800300c <main_read_sensor>
	main_read_sensor(sensor, 0x05);
 8002d6c:	2305      	movs	r3, #5
 8002d6e:	9300      	str	r3, [sp, #0]
 8002d70:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d74:	f000 f94a 	bl	800300c <main_read_sensor>
	main_read_sensor(sensor, 0x06);
 8002d78:	2306      	movs	r3, #6
 8002d7a:	9300      	str	r3, [sp, #0]
 8002d7c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d80:	f000 f944 	bl	800300c <main_read_sensor>

	/* Start ROM Download */
	main_write_sensor(sensor, Config2, 0x20);
 8002d84:	2320      	movs	r3, #32
 8002d86:	9301      	str	r3, [sp, #4]
 8002d88:	2310      	movs	r3, #16
 8002d8a:	9300      	str	r3, [sp, #0]
 8002d8c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d90:	f000 f972 	bl	8003078 <main_write_sensor>
	main_write_sensor(sensor, SROM_Enable, 0x1d);
 8002d94:	231d      	movs	r3, #29
 8002d96:	9301      	str	r3, [sp, #4]
 8002d98:	f04f 0813 	mov.w	r8, #19
 8002d9c:	f8cd 8000 	str.w	r8, [sp]
 8002da0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002da4:	f000 f968 	bl	8003078 <main_write_sensor>
	HAL_Delay(10);
 8002da8:	200a      	movs	r0, #10
 8002daa:	f001 fde5 	bl	8004978 <HAL_Delay>
	main_write_sensor(sensor,SROM_Enable, 0x18);
 8002dae:	2318      	movs	r3, #24
 8002db0:	9301      	str	r3, [sp, #4]
 8002db2:	f8cd 8000 	str.w	r8, [sp]
 8002db6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002dba:	f000 f95d 	bl	8003078 <main_write_sensor>
	main_wait_160us();
 8002dbe:	f000 f8a7 	bl	8002f10 <main_wait_160us>
	main_wait_20us();
 8002dc2:	f000 f8b2 	bl	8002f2a <main_wait_20us>

	/* Burst start with adress */
	HAL_GPIO_WritePin(sensor.cs_port, sensor.cs_pin, GPIO_PIN_RESET);
 8002dc6:	462a      	mov	r2, r5
 8002dc8:	4639      	mov	r1, r7
 8002dca:	4630      	mov	r0, r6
 8002dcc:	f003 fb72 	bl	80064b4 <HAL_GPIO_WritePin>
	main_write_sensor_burst(SROM_Load_Burst|0x80);
 8002dd0:	20e2      	movs	r0, #226	; 0xe2
 8002dd2:	f000 f97d 	bl	80030d0 <main_write_sensor_burst>
 8002dd6:	4d14      	ldr	r5, [pc, #80]	; (8002e28 <sensorDriver_powerup+0x17c>)
 8002dd8:	1e6c      	subs	r4, r5, #1
 8002dda:	f605 75fd 	addw	r5, r5, #4093	; 0xffd
	for (int i = 0; i < firmware_length; i++ ){
		main_write_sensor_burst(firmware_data[i]);
 8002dde:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8002de2:	f000 f975 	bl	80030d0 <main_write_sensor_burst>
	for (int i = 0; i < firmware_length; i++ ){
 8002de6:	42ac      	cmp	r4, r5
 8002de8:	d1f9      	bne.n	8002dde <sensorDriver_powerup+0x132>
	}
	HAL_GPIO_WritePin(sensor.cs_port, sensor.cs_pin, GPIO_PIN_SET);
 8002dea:	2201      	movs	r2, #1
 8002dec:	4639      	mov	r1, r7
 8002dee:	4630      	mov	r0, r6
 8002df0:	f003 fb60 	bl	80064b4 <HAL_GPIO_WritePin>
	main_wait_160us();
 8002df4:	f000 f88c 	bl	8002f10 <main_wait_160us>
	main_wait_20us();
 8002df8:	f000 f897 	bl	8002f2a <main_wait_20us>
	main_wait_20us();
 8002dfc:	f000 f895 	bl	8002f2a <main_wait_20us>

	/* Read SROM_ID for verification */
	sensor.status = main_read_sensor(sensor, SROM_ID);
 8002e00:	232a      	movs	r3, #42	; 0x2a
 8002e02:	9300      	str	r3, [sp, #0]
 8002e04:	ac02      	add	r4, sp, #8
 8002e06:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002e0a:	f000 f8ff 	bl	800300c <main_read_sensor>
 8002e0e:	f88d 0015 	strb.w	r0, [sp, #21]

	/* Write to Config2 for wired mouse */
	main_write_sensor(sensor, Config2, 0x00);
 8002e12:	2300      	movs	r3, #0
 8002e14:	9301      	str	r3, [sp, #4]
 8002e16:	2310      	movs	r3, #16
 8002e18:	9300      	str	r3, [sp, #0]
 8002e1a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002e1e:	f000 f92b 	bl	8003078 <main_write_sensor>
}
 8002e22:	b007      	add	sp, #28
 8002e24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002e28:	080133ac 	.word	0x080133ac

08002e2c <sensorDriver_init>:

/* Public functions */
void sensorDriver_init(void){
 8002e2c:	b508      	push	{r3, lr}
	sensorDriver_powerup(sensor_x);
 8002e2e:	4b04      	ldr	r3, [pc, #16]	; (8002e40 <sensorDriver_init+0x14>)
 8002e30:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e32:	f7ff ff3b 	bl	8002cac <sensorDriver_powerup>
	sensorDriver_powerup(sensor_y);
 8002e36:	4b03      	ldr	r3, [pc, #12]	; (8002e44 <sensorDriver_init+0x18>)
 8002e38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e3a:	f7ff ff37 	bl	8002cac <sensorDriver_powerup>
}
 8002e3e:	bd08      	pop	{r3, pc}
 8002e40:	080143ac 	.word	0x080143ac
 8002e44:	080143bc 	.word	0x080143bc

08002e48 <sensorDrive_motion_read>:

void sensorDrive_motion_read(uint8_t sensor_id, mavlink_raw_sensor_t * sensor_data){
 8002e48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e4c:	b08a      	sub	sp, #40	; 0x28
 8002e4e:	460c      	mov	r4, r1
	uint8_t data[12];
	int16_t temp = 0;
	sensor_t sensor;

	if (sensor_id == SENSOR_X) sensor = sensor_x;
 8002e50:	4605      	mov	r5, r0
 8002e52:	2800      	cmp	r0, #0
 8002e54:	d14d      	bne.n	8002ef2 <sensorDrive_motion_read+0xaa>
 8002e56:	4b2b      	ldr	r3, [pc, #172]	; (8002f04 <sensorDrive_motion_read+0xbc>)
 8002e58:	ae03      	add	r6, sp, #12
 8002e5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e5c:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8002e60:	2601      	movs	r6, #1
	else if (sensor_id == SENSOR_Y) sensor = sensor_y;
	else return;
	sensor_data->sensor_id = sensor_id;
 8002e62:	7225      	strb	r5, [r4, #8]

	/* write to motion burst adress */
	main_write_sensor(sensor, Motion_Burst, 0xbb);
 8002e64:	4f28      	ldr	r7, [pc, #160]	; (8002f08 <sensorDrive_motion_read+0xc0>)
 8002e66:	9703      	str	r7, [sp, #12]
 8002e68:	f88d 6010 	strb.w	r6, [sp, #16]
 8002e6c:	23bb      	movs	r3, #187	; 0xbb
 8002e6e:	9301      	str	r3, [sp, #4]
 8002e70:	f04f 0850 	mov.w	r8, #80	; 0x50
 8002e74:	f8cd 8000 	str.w	r8, [sp]
 8002e78:	ad03      	add	r5, sp, #12
 8002e7a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002e7e:	f000 f8fb 	bl	8003078 <main_write_sensor>

	/* Prepare for burst */
	HAL_GPIO_WritePin(sensor.cs_port, sensor.cs_pin, GPIO_PIN_RESET);
 8002e82:	b2b6      	uxth	r6, r6
 8002e84:	2200      	movs	r2, #0
 8002e86:	4631      	mov	r1, r6
 8002e88:	4638      	mov	r0, r7
 8002e8a:	f003 fb13 	bl	80064b4 <HAL_GPIO_WritePin>
	sensor_data->time = mouseDriver_getTime();
 8002e8e:	f7ff fd9d 	bl	80029cc <mouseDriver_getTime>
 8002e92:	6020      	str	r0, [r4, #0]
	main_write_sensor_burst(Motion_Burst);
 8002e94:	4640      	mov	r0, r8
 8002e96:	f000 f91b 	bl	80030d0 <main_write_sensor_burst>
	/* Start burst */
	main_read_sensor_motion_burst(data);
 8002e9a:	a807      	add	r0, sp, #28
 8002e9c:	f000 f92a 	bl	80030f4 <main_read_sensor_motion_burst>
	HAL_GPIO_WritePin(sensor.cs_port, sensor.cs_pin, GPIO_PIN_SET);
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	4631      	mov	r1, r6
 8002ea4:	4638      	mov	r0, r7
 8002ea6:	f003 fb05 	bl	80064b4 <HAL_GPIO_WritePin>
	/* END of burst */
	main_wait_20us();
 8002eaa:	f000 f83e 	bl	8002f2a <main_wait_20us>

	/* Read other register for stopping burst mode */
	sensor_data->product_id = main_read_sensor(sensor,  Product_ID);
 8002eae:	2300      	movs	r3, #0
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002eb6:	f000 f8a9 	bl	800300c <main_read_sensor>
 8002eba:	72e0      	strb	r0, [r4, #11]

	/* TWO's Complement */
	temp = (data[DELTA_X_H]<<8) | (data[DELTA_X_L]);
 8002ebc:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8002ec0:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8002ec4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	temp = ~temp + 1;
	sensor_data->delta_x = temp;
 8002ec8:	425b      	negs	r3, r3
 8002eca:	80a3      	strh	r3, [r4, #4]
	temp = (data[DELTA_Y_H]<<8) | (data[DELTA_Y_L]);
 8002ecc:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
 8002ed0:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8002ed4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	temp = ~temp +1;
	sensor_data->delta_y = temp;
 8002ed8:	425b      	negs	r3, r3
 8002eda:	80e3      	strh	r3, [r4, #6]

	sensor_data->squal = data[SQUAL_READ];
 8002edc:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
 8002ee0:	7263      	strb	r3, [r4, #9]
	sensor_data->lift = (data[MOTION] & 0x08) >> 3;
 8002ee2:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8002ee6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002eea:	72a3      	strb	r3, [r4, #10]
}
 8002eec:	b00a      	add	sp, #40	; 0x28
 8002eee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	else if (sensor_id == SENSOR_Y) sensor = sensor_y;
 8002ef2:	2801      	cmp	r0, #1
 8002ef4:	d1fa      	bne.n	8002eec <sensorDrive_motion_read+0xa4>
 8002ef6:	4b05      	ldr	r3, [pc, #20]	; (8002f0c <sensorDrive_motion_read+0xc4>)
 8002ef8:	ae03      	add	r6, sp, #12
 8002efa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002efc:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8002f00:	2602      	movs	r6, #2
 8002f02:	e7ae      	b.n	8002e62 <sensorDrive_motion_read+0x1a>
 8002f04:	080143ac 	.word	0x080143ac
 8002f08:	48000800 	.word	0x48000800
 8002f0c:	080143bc 	.word	0x080143bc

08002f10 <main_wait_160us>:
static void MX_TIM7_Init(void);
static void MX_TIM1_Init(void);
static void MX_DMA_Init(void);
static void MX_SPI2_Init(void);
/* USER CODE BEGIN PFP */
void main_wait_160us(void){
 8002f10:	b570      	push	{r4, r5, r6, lr}
 8002f12:	f44f 7461 	mov.w	r4, #900	; 0x384
	int i = 0;
	i = 0;
	while(i<900){
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8002f16:	2620      	movs	r6, #32
 8002f18:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
 8002f1c:	4631      	mov	r1, r6
 8002f1e:	4628      	mov	r0, r5
 8002f20:	f003 facd 	bl	80064be <HAL_GPIO_TogglePin>
	while(i<900){
 8002f24:	3c01      	subs	r4, #1
 8002f26:	d1f9      	bne.n	8002f1c <main_wait_160us+0xc>
		i++;
	}
}
 8002f28:	bd70      	pop	{r4, r5, r6, pc}

08002f2a <main_wait_20us>:
void main_wait_20us(void){
 8002f2a:	b570      	push	{r4, r5, r6, lr}
 8002f2c:	24b9      	movs	r4, #185	; 0xb9
	int i = 0;
	i = 0;
	while(i<185){
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8002f2e:	2620      	movs	r6, #32
 8002f30:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
 8002f34:	4631      	mov	r1, r6
 8002f36:	4628      	mov	r0, r5
 8002f38:	f003 fac1 	bl	80064be <HAL_GPIO_TogglePin>
	while(i<185){
 8002f3c:	3c01      	subs	r4, #1
 8002f3e:	d1f9      	bne.n	8002f34 <main_wait_20us+0xa>
		i++;
	}
}
 8002f40:	bd70      	pop	{r4, r5, r6, pc}

08002f42 <main_wait_1us>:
void main_wait_1us(void){
 8002f42:	b570      	push	{r4, r5, r6, lr}
 8002f44:	2419      	movs	r4, #25
	int i = 0;
	i = 0;
	while(i<25){
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8002f46:	2620      	movs	r6, #32
 8002f48:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
 8002f4c:	4631      	mov	r1, r6
 8002f4e:	4628      	mov	r0, r5
 8002f50:	f003 fab5 	bl	80064be <HAL_GPIO_TogglePin>
	while(i<25){
 8002f54:	3c01      	subs	r4, #1
 8002f56:	d1f9      	bne.n	8002f4c <main_wait_1us+0xa>
		i++;
	}
}
 8002f58:	bd70      	pop	{r4, r5, r6, pc}
	...

08002f5c <main_get_huart_tx_state>:
int main_get_huart_tx_state(void){
 8002f5c:	b508      	push	{r3, lr}
	return (HAL_DMA_GetState(&hdma_usart2_tx));
 8002f5e:	4802      	ldr	r0, [pc, #8]	; (8002f68 <main_get_huart_tx_state+0xc>)
 8002f60:	f002 fa16 	bl	8005390 <HAL_DMA_GetState>
}
 8002f64:	bd08      	pop	{r3, pc}
 8002f66:	bf00      	nop
 8002f68:	20001970 	.word	0x20001970

08002f6c <main_transmit_buffer>:
void main_transmit_buffer(uint8_t *outBuffer, uint16_t msg_size){
 8002f6c:	b508      	push	{r3, lr}
	HAL_UART_Transmit_DMA(&huart2, outBuffer,msg_size);
 8002f6e:	460a      	mov	r2, r1
 8002f70:	4601      	mov	r1, r0
 8002f72:	4802      	ldr	r0, [pc, #8]	; (8002f7c <main_transmit_buffer+0x10>)
 8002f74:	f00e fcf4 	bl	8011960 <HAL_UART_Transmit_DMA>
}
 8002f78:	bd08      	pop	{r3, pc}
 8002f7a:	bf00      	nop
 8002f7c:	200019f8 	.word	0x200019f8

08002f80 <main_stop_motors>:
void main_stop_motors(void)
{
 8002f80:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002f82:	4c05      	ldr	r4, [pc, #20]	; (8002f98 <main_stop_motors+0x18>)
 8002f84:	2100      	movs	r1, #0
 8002f86:	4620      	mov	r0, r4
 8002f88:	f00c fe56 	bl	800fc38 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8002f8c:	2104      	movs	r1, #4
 8002f8e:	4620      	mov	r0, r4
 8002f90:	f00c fe52 	bl	800fc38 <HAL_TIM_PWM_Stop>
}
 8002f94:	bd10      	pop	{r4, pc}
 8002f96:	bf00      	nop
 8002f98:	200019b8 	.word	0x200019b8

08002f9c <main_set_motors_speed>:
void main_set_motors_speed(mavlink_motor_setpoint_t motor )
{
 8002f9c:	b500      	push	{lr}
 8002f9e:	ed2d 8b02 	vpush	{d8}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	ab04      	add	r3, sp, #16
 8002fa6:	e903 0007 	stmdb	r3, {r0, r1, r2}
 8002faa:	eddd 7a02 	vldr	s15, [sp, #8]
 8002fae:	ed9d 8a03 	vldr	s16, [sp, #12]

	htim1.Instance->CCR1 = motor.motor_x;
 8002fb2:	4b15      	ldr	r3, [pc, #84]	; (8003008 <main_set_motors_speed+0x6c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8002fba:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
	htim1.Instance->CCR2 = motor.motor_y;
 8002fbe:	eebc 7ac8 	vcvt.u32.f32	s14, s16
 8002fc2:	ed83 7a0e 	vstr	s14, [r3, #56]	; 0x38

	if (motor.motor_x == 0)
 8002fc6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fce:	d111      	bne.n	8002ff4 <main_set_motors_speed+0x58>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	480d      	ldr	r0, [pc, #52]	; (8003008 <main_set_motors_speed+0x6c>)
 8002fd4:	f00c fe30 	bl	800fc38 <HAL_TIM_PWM_Stop>
	else
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);

	if (motor.motor_y == 0)
 8002fd8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8002fdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fe0:	d00d      	beq.n	8002ffe <main_set_motors_speed+0x62>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
	else
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002fe2:	2104      	movs	r1, #4
 8002fe4:	4808      	ldr	r0, [pc, #32]	; (8003008 <main_set_motors_speed+0x6c>)
 8002fe6:	f00c fdf5 	bl	800fbd4 <HAL_TIM_PWM_Start>

}
 8002fea:	b005      	add	sp, #20
 8002fec:	ecbd 8b02 	vpop	{d8}
 8002ff0:	f85d fb04 	ldr.w	pc, [sp], #4
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	4804      	ldr	r0, [pc, #16]	; (8003008 <main_set_motors_speed+0x6c>)
 8002ff8:	f00c fdec 	bl	800fbd4 <HAL_TIM_PWM_Start>
 8002ffc:	e7ec      	b.n	8002fd8 <main_set_motors_speed+0x3c>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8002ffe:	2104      	movs	r1, #4
 8003000:	4801      	ldr	r0, [pc, #4]	; (8003008 <main_set_motors_speed+0x6c>)
 8003002:	f00c fe19 	bl	800fc38 <HAL_TIM_PWM_Stop>
 8003006:	e7f0      	b.n	8002fea <main_set_motors_speed+0x4e>
 8003008:	200019b8 	.word	0x200019b8

0800300c <main_read_sensor>:
uint8_t main_read_sensor (const sensor_t sensor, uint8_t adress ){
 800300c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800300e:	b087      	sub	sp, #28
 8003010:	466c      	mov	r4, sp
 8003012:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003016:	4606      	mov	r6, r0
 8003018:	f89d 4004 	ldrb.w	r4, [sp, #4]
	uint8_t value = 0;
 800301c:	2200      	movs	r2, #0
 800301e:	f88d 2017 	strb.w	r2, [sp, #23]
	uint8_t adress_read = adress & 0x7F;
 8003022:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 8003026:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800302a:	ad06      	add	r5, sp, #24
 800302c:	f805 3d02 	strb.w	r3, [r5, #-2]!

	HAL_GPIO_WritePin(sensor.cs_port, sensor.cs_pin, GPIO_PIN_RESET);
 8003030:	b2a4      	uxth	r4, r4
 8003032:	4621      	mov	r1, r4
 8003034:	f003 fa3e 	bl	80064b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &adress_read, 1, 100);
 8003038:	4f0e      	ldr	r7, [pc, #56]	; (8003074 <main_read_sensor+0x68>)
 800303a:	2364      	movs	r3, #100	; 0x64
 800303c:	2201      	movs	r2, #1
 800303e:	4629      	mov	r1, r5
 8003040:	4638      	mov	r0, r7
 8003042:	f009 faa6 	bl	800c592 <HAL_SPI_Transmit>
	main_wait_160us();
 8003046:	f7ff ff63 	bl	8002f10 <main_wait_160us>
	HAL_SPI_Receive(&hspi2, &value, 1, 100);
 800304a:	2364      	movs	r3, #100	; 0x64
 800304c:	2201      	movs	r2, #1
 800304e:	f10d 0117 	add.w	r1, sp, #23
 8003052:	4638      	mov	r0, r7
 8003054:	f009 fcf6 	bl	800ca44 <HAL_SPI_Receive>
	main_wait_1us();
 8003058:	f7ff ff73 	bl	8002f42 <main_wait_1us>
	HAL_GPIO_WritePin(sensor.cs_port, sensor.cs_pin, GPIO_PIN_SET);
 800305c:	2201      	movs	r2, #1
 800305e:	4621      	mov	r1, r4
 8003060:	4630      	mov	r0, r6
 8003062:	f003 fa27 	bl	80064b4 <HAL_GPIO_WritePin>
	main_wait_20us();
 8003066:	f7ff ff60 	bl	8002f2a <main_wait_20us>
	return (value);
}
 800306a:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800306e:	b007      	add	sp, #28
 8003070:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003072:	bf00      	nop
 8003074:	2000190c 	.word	0x2000190c

08003078 <main_write_sensor>:

void main_write_sensor (const sensor_t sensor, uint8_t adress, uint8_t data){
 8003078:	b530      	push	{r4, r5, lr}
 800307a:	b087      	sub	sp, #28
 800307c:	466c      	mov	r4, sp
 800307e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003082:	4605      	mov	r5, r0
 8003084:	f89d 4004 	ldrb.w	r4, [sp, #4]
	uint8_t value = data;
	uint8_t adress_write = adress | 0x80;
 8003088:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 800308c:	f063 037f 	orn	r3, r3, #127	; 0x7f
	uint8_t pack[2];
	pack[0] = adress_write;
 8003090:	f88d 3014 	strb.w	r3, [sp, #20]
	pack[1] = value;
 8003094:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8003098:	f88d 3015 	strb.w	r3, [sp, #21]

	HAL_GPIO_WritePin(sensor.cs_port, sensor.cs_pin, GPIO_PIN_RESET);
 800309c:	b2a4      	uxth	r4, r4
 800309e:	2200      	movs	r2, #0
 80030a0:	4621      	mov	r1, r4
 80030a2:	f003 fa07 	bl	80064b4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, pack, 2, 10);
 80030a6:	230a      	movs	r3, #10
 80030a8:	2202      	movs	r2, #2
 80030aa:	a905      	add	r1, sp, #20
 80030ac:	4807      	ldr	r0, [pc, #28]	; (80030cc <main_write_sensor+0x54>)
 80030ae:	f009 fa70 	bl	800c592 <HAL_SPI_Transmit>
	main_wait_20us();
 80030b2:	f7ff ff3a 	bl	8002f2a <main_wait_20us>
	HAL_GPIO_WritePin(sensor.cs_port, sensor.cs_pin, GPIO_PIN_SET);
 80030b6:	2201      	movs	r2, #1
 80030b8:	4621      	mov	r1, r4
 80030ba:	4628      	mov	r0, r5
 80030bc:	f003 f9fa 	bl	80064b4 <HAL_GPIO_WritePin>
	main_wait_160us();
 80030c0:	f7ff ff26 	bl	8002f10 <main_wait_160us>
	main_wait_20us();
 80030c4:	f7ff ff31 	bl	8002f2a <main_wait_20us>
}
 80030c8:	b007      	add	sp, #28
 80030ca:	bd30      	pop	{r4, r5, pc}
 80030cc:	2000190c 	.word	0x2000190c

080030d0 <main_write_sensor_burst>:
void main_write_sensor_burst(uint8_t data){
 80030d0:	b500      	push	{lr}
 80030d2:	b083      	sub	sp, #12
 80030d4:	a902      	add	r1, sp, #8
 80030d6:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_SPI_Transmit(&hspi2, &data, 1, 10);
 80030da:	230a      	movs	r3, #10
 80030dc:	2201      	movs	r2, #1
 80030de:	4804      	ldr	r0, [pc, #16]	; (80030f0 <main_write_sensor_burst+0x20>)
 80030e0:	f009 fa57 	bl	800c592 <HAL_SPI_Transmit>
	main_wait_20us();
 80030e4:	f7ff ff21 	bl	8002f2a <main_wait_20us>
}
 80030e8:	b003      	add	sp, #12
 80030ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80030ee:	bf00      	nop
 80030f0:	2000190c 	.word	0x2000190c

080030f4 <main_read_sensor_motion_burst>:
void main_read_sensor_motion_burst(uint8_t *data ){
 80030f4:	b508      	push	{r3, lr}
	HAL_SPI_Receive(&hspi2,data,12,100);
 80030f6:	2364      	movs	r3, #100	; 0x64
 80030f8:	220c      	movs	r2, #12
 80030fa:	4601      	mov	r1, r0
 80030fc:	4802      	ldr	r0, [pc, #8]	; (8003108 <main_read_sensor_motion_burst+0x14>)
 80030fe:	f009 fca1 	bl	800ca44 <HAL_SPI_Receive>
	main_wait_1us();
 8003102:	f7ff ff1e 	bl	8002f42 <main_wait_1us>
}
 8003106:	bd08      	pop	{r3, pc}
 8003108:	2000190c 	.word	0x2000190c

0800310c <main_transmit_spi>:
void main_transmit_spi(uint8_t data){
 800310c:	b500      	push	{lr}
 800310e:	b083      	sub	sp, #12
	uint8_t data_out = data;
 8003110:	a902      	add	r1, sp, #8
 8003112:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_SPI_Transmit(&hspi2, &data_out, 1, 10);
 8003116:	230a      	movs	r3, #10
 8003118:	2201      	movs	r2, #1
 800311a:	4803      	ldr	r0, [pc, #12]	; (8003128 <main_transmit_spi+0x1c>)
 800311c:	f009 fa39 	bl	800c592 <HAL_SPI_Transmit>
}
 8003120:	b003      	add	sp, #12
 8003122:	f85d fb04 	ldr.w	pc, [sp], #4
 8003126:	bf00      	nop
 8003128:	2000190c 	.word	0x2000190c

0800312c <TM7_IRQHandler>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void TM7_IRQHandler(void){
 800312c:	b508      	push	{r3, lr}
	HAL_TIM_IRQHandler(&htim7);
 800312e:	4802      	ldr	r0, [pc, #8]	; (8003138 <TM7_IRQHandler+0xc>)
 8003130:	f00b fbee 	bl	800e910 <HAL_TIM_IRQHandler>

}
 8003134:	bd08      	pop	{r3, pc}
 8003136:	bf00      	nop
 8003138:	20001a78 	.word	0x20001a78

0800313c <HAL_UART_RxCpltCallback>:

/* This callback is called by the HAL_UART_IRQHandler when the given number of bytes are received */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800313c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003140:	f2ad 4d74 	subw	sp, sp, #1140	; 0x474
 8003144:	4604      	mov	r4, r0
	HAL_NVIC_DisableIRQ(USART2_IRQn);
 8003146:	2026      	movs	r0, #38	; 0x26
 8003148:	f001 fd4a 	bl	8004be0 <HAL_NVIC_DisableIRQ>
	mavlink_message_t inmsg;
	mavlink_status_t msgStatus;
	if (huart->Instance == USART2){
 800314c:	6822      	ldr	r2, [r4, #0]
 800314e:	4bb1      	ldr	r3, [pc, #708]	; (8003414 <HAL_UART_RxCpltCallback+0x2d8>)
 8003150:	429a      	cmp	r2, r3
 8003152:	d006      	beq.n	8003162 <HAL_UART_RxCpltCallback+0x26>
		if(mavlink_parse_char(0, inByte, &inmsg, &msgStatus)){

			mouseDriver_readMsg(inmsg);
		}
	}
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003154:	2026      	movs	r0, #38	; 0x26
 8003156:	f001 fd35 	bl	8004bc4 <HAL_NVIC_EnableIRQ>
}
 800315a:	f20d 4d74 	addw	sp, sp, #1140	; 0x474
 800315e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		HAL_UART_Receive_IT(&huart2, &inByte, 1);
 8003162:	4cad      	ldr	r4, [pc, #692]	; (8003418 <HAL_UART_RxCpltCallback+0x2dc>)
 8003164:	2201      	movs	r2, #1
 8003166:	4621      	mov	r1, r4
 8003168:	48ac      	ldr	r0, [pc, #688]	; (800341c <HAL_UART_RxCpltCallback+0x2e0>)
 800316a:	f00e fb8f 	bl	801188c <HAL_UART_Receive_IT>
		if(mavlink_parse_char(0, inByte, &inmsg, &msgStatus)){
 800316e:	7823      	ldrb	r3, [r4, #0]
 8003170:	9346      	str	r3, [sp, #280]	; 0x118
                                                 mavlink_message_t* r_message, 
                                                 mavlink_status_t* r_mavlink_status)
{
	int bufferIndex = 0;

	status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8003172:	4bab      	ldr	r3, [pc, #684]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 8003174:	2200      	movs	r2, #0
 8003176:	701a      	strb	r2, [r3, #0]

	switch (status->parse_state)
 8003178:	78db      	ldrb	r3, [r3, #3]
 800317a:	2b0f      	cmp	r3, #15
 800317c:	f200 8205 	bhi.w	800358a <HAL_UART_RxCpltCallback+0x44e>
 8003180:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003184:	00100010 	.word	0x00100010
 8003188:	00580036 	.word	0x00580036
 800318c:	00a10075 	.word	0x00a10075
 8003190:	00c900b5 	.word	0x00c900b5
 8003194:	010600dd 	.word	0x010600dd
 8003198:	01520124 	.word	0x01520124
 800319c:	01c40171 	.word	0x01c40171
 80031a0:	022601c4 	.word	0x022601c4
	{
	case MAVLINK_PARSE_STATE_UNINIT:
	case MAVLINK_PARSE_STATE_IDLE:
		if (c == MAVLINK_STX)
 80031a4:	9b46      	ldr	r3, [sp, #280]	; 0x118
 80031a6:	2bfd      	cmp	r3, #253	; 0xfd
 80031a8:	d012      	beq.n	80031d0 <HAL_UART_RxCpltCallback+0x94>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
			rxmsg->len = 0;
			rxmsg->magic = c;
                        status->flags &= ~MAVLINK_STATUS_FLAG_IN_MAVLINK1;
			mavlink_start_checksum(rxmsg);
		} else if (c == MAVLINK_STX_MAVLINK1)
 80031aa:	9b46      	ldr	r3, [sp, #280]	; 0x118
 80031ac:	2bfe      	cmp	r3, #254	; 0xfe
 80031ae:	d171      	bne.n	8003294 <HAL_UART_RxCpltCallback+0x158>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 80031b0:	4a9b      	ldr	r2, [pc, #620]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 80031b2:	2302      	movs	r3, #2
 80031b4:	70d3      	strb	r3, [r2, #3]
			rxmsg->len = 0;
 80031b6:	4b9b      	ldr	r3, [pc, #620]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 80031b8:	2100      	movs	r1, #0
 80031ba:	70d9      	strb	r1, [r3, #3]
			rxmsg->magic = c;
 80031bc:	21fe      	movs	r1, #254	; 0xfe
 80031be:	7099      	strb	r1, [r3, #2]
                        status->flags |= MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 80031c0:	7b11      	ldrb	r1, [r2, #12]
 80031c2:	f041 0101 	orr.w	r1, r1, #1
 80031c6:	7311      	strb	r1, [r2, #12]
	msg->checksum = crcTmp;
 80031c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031cc:	801a      	strh	r2, [r3, #0]
 80031ce:	e061      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 80031d0:	4a93      	ldr	r2, [pc, #588]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 80031d2:	2302      	movs	r3, #2
 80031d4:	70d3      	strb	r3, [r2, #3]
			rxmsg->len = 0;
 80031d6:	4b93      	ldr	r3, [pc, #588]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 80031d8:	2100      	movs	r1, #0
 80031da:	70d9      	strb	r1, [r3, #3]
			rxmsg->magic = c;
 80031dc:	21fd      	movs	r1, #253	; 0xfd
 80031de:	7099      	strb	r1, [r3, #2]
                        status->flags &= ~MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 80031e0:	7b11      	ldrb	r1, [r2, #12]
 80031e2:	f021 0101 	bic.w	r1, r1, #1
 80031e6:	7311      	strb	r1, [r2, #12]
	msg->checksum = crcTmp;
 80031e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031ec:	801a      	strh	r2, [r3, #0]
 80031ee:	e051      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
		}
		else
		{
			// NOT counting STX, LENGTH, SEQ, SYSID, COMPID, MSGID, CRC1 and CRC2
			rxmsg->len = c;
 80031f0:	498c      	ldr	r1, [pc, #560]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 80031f2:	9a46      	ldr	r2, [sp, #280]	; 0x118
 80031f4:	70ca      	strb	r2, [r1, #3]
			status->packet_idx = 0;
 80031f6:	488a      	ldr	r0, [pc, #552]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 80031f8:	2300      	movs	r3, #0
 80031fa:	7103      	strb	r3, [r0, #4]
	uint16_t checksum = msg->checksum;
 80031fc:	880c      	ldrh	r4, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80031fe:	ea82 0304 	eor.w	r3, r2, r4
        tmp ^= (tmp<<4);
 8003202:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8003206:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8003208:	091a      	lsrs	r2, r3, #4
 800320a:	ea82 2214 	eor.w	r2, r2, r4, lsr #8
 800320e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003212:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8003216:	800b      	strh	r3, [r1, #0]
			mavlink_update_checksum(rxmsg, c);
                        if (status->flags & MAVLINK_STATUS_FLAG_IN_MAVLINK1) {
 8003218:	7b03      	ldrb	r3, [r0, #12]
 800321a:	f013 0f01 	tst.w	r3, #1
 800321e:	d005      	beq.n	800322c <HAL_UART_RxCpltCallback+0xf0>
                            rxmsg->incompat_flags = 0;
 8003220:	2200      	movs	r2, #0
 8003222:	710a      	strb	r2, [r1, #4]
                            rxmsg->compat_flags = 0;
 8003224:	714a      	strb	r2, [r1, #5]
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
 8003226:	2205      	movs	r2, #5
 8003228:	70c2      	strb	r2, [r0, #3]
 800322a:	e033      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
                        } else {
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
 800322c:	4b7c      	ldr	r3, [pc, #496]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 800322e:	2203      	movs	r2, #3
 8003230:	70da      	strb	r2, [r3, #3]
 8003232:	e02f      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
                        }
		}
		break;

	case MAVLINK_PARSE_STATE_GOT_LENGTH:
		rxmsg->incompat_flags = c;
 8003234:	4b7b      	ldr	r3, [pc, #492]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 8003236:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8003238:	711a      	strb	r2, [r3, #4]
		if ((rxmsg->incompat_flags & ~MAVLINK_IFLAG_MASK) != 0) {
 800323a:	f032 0301 	bics.w	r3, r2, #1
 800323e:	d003      	beq.n	8003248 <HAL_UART_RxCpltCallback+0x10c>
			// message includes an incompatible feature flag
			_mav_parse_error(status);
			status->msg_received = 0;
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8003240:	4b77      	ldr	r3, [pc, #476]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 8003242:	2201      	movs	r2, #1
 8003244:	70da      	strb	r2, [r3, #3]
 8003246:	e025      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
	uint16_t checksum = msg->checksum;
 8003248:	4976      	ldr	r1, [pc, #472]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 800324a:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800324c:	9b46      	ldr	r3, [sp, #280]	; 0x118
 800324e:	4043      	eors	r3, r0
        tmp ^= (tmp<<4);
 8003250:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8003254:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8003256:	091a      	lsrs	r2, r3, #4
 8003258:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 800325c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003260:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8003264:	800b      	strh	r3, [r1, #0]
			break;
		}
		mavlink_update_checksum(rxmsg, c);
		status->parse_state = MAVLINK_PARSE_STATE_GOT_INCOMPAT_FLAGS;
 8003266:	4b6e      	ldr	r3, [pc, #440]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 8003268:	2204      	movs	r2, #4
 800326a:	70da      	strb	r2, [r3, #3]
 800326c:	e012      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
		break;

	case MAVLINK_PARSE_STATE_GOT_INCOMPAT_FLAGS:
		rxmsg->compat_flags = c;
 800326e:	496d      	ldr	r1, [pc, #436]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 8003270:	9b46      	ldr	r3, [sp, #280]	; 0x118
 8003272:	714b      	strb	r3, [r1, #5]
	uint16_t checksum = msg->checksum;
 8003274:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8003276:	4043      	eors	r3, r0
        tmp ^= (tmp<<4);
 8003278:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 800327c:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 800327e:	091a      	lsrs	r2, r3, #4
 8003280:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8003284:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003288:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 800328c:	800b      	strh	r3, [r1, #0]
		mavlink_update_checksum(rxmsg, c);
		status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
 800328e:	4b64      	ldr	r3, [pc, #400]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 8003290:	2205      	movs	r2, #5
 8003292:	70da      	strb	r2, [r3, #3]
		break;
	}

	bufferIndex++;
	// If a message has been sucessfully decoded, check index
	if (status->msg_received == MAVLINK_FRAMING_OK)
 8003294:	4b62      	ldr	r3, [pc, #392]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 8003296:	781b      	ldrb	r3, [r3, #0]
		// Count this packet as received
		status->packet_rx_success_count++;
	}

       if (r_message != NULL) {
           r_message->len = rxmsg->len; // Provide visibility on how far we are into current msg
 8003298:	4a62      	ldr	r2, [pc, #392]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 800329a:	78d2      	ldrb	r2, [r2, #3]
 800329c:	f88d 234f 	strb.w	r2, [sp, #847]	; 0x34f
           r_mavlink_status->current_rx_seq = status->current_rx_seq+1;
           r_mavlink_status->packet_rx_success_count = status->packet_rx_success_count;
           r_mavlink_status->packet_rx_drop_count = status->parse_error;
           r_mavlink_status->flags = status->flags;
       }
       status->parse_error = 0;
 80032a0:	4a5f      	ldr	r2, [pc, #380]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 80032a2:	2100      	movs	r1, #0
 80032a4:	7091      	strb	r1, [r2, #2]

	if (status->msg_received == MAVLINK_FRAMING_BAD_CRC) {
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	f040 85f9 	bne.w	8003e9e <HAL_UART_RxCpltCallback+0xd62>
    status->parse_error++;
 80032ac:	4b5c      	ldr	r3, [pc, #368]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 80032ae:	2201      	movs	r2, #1
 80032b0:	709a      	strb	r2, [r3, #2]
	msg_received == MAVLINK_FRAMING_BAD_SIGNATURE) {
	    // we got a bad CRC. Treat as a parse failure
	    mavlink_message_t* rxmsg = mavlink_get_channel_buffer(chan);
	    mavlink_status_t* status = mavlink_get_channel_status(chan);
	    _mav_parse_error(status);
	    status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 80032b2:	2200      	movs	r2, #0
 80032b4:	701a      	strb	r2, [r3, #0]
	    status->parse_state = MAVLINK_PARSE_STATE_IDLE;
	    if (c == MAVLINK_STX)
 80032b6:	9b46      	ldr	r3, [sp, #280]	; 0x118
 80032b8:	2bfd      	cmp	r3, #253	; 0xfd
 80032ba:	f000 85fa 	beq.w	8003eb2 <HAL_UART_RxCpltCallback+0xd76>
	    status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 80032be:	4b58      	ldr	r3, [pc, #352]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 80032c0:	2201      	movs	r2, #1
 80032c2:	70da      	strb	r2, [r3, #3]
 80032c4:	e746      	b.n	8003154 <HAL_UART_RxCpltCallback+0x18>
		rxmsg->seq = c;
 80032c6:	4957      	ldr	r1, [pc, #348]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 80032c8:	9b46      	ldr	r3, [sp, #280]	; 0x118
 80032ca:	718b      	strb	r3, [r1, #6]
	uint16_t checksum = msg->checksum;
 80032cc:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80032ce:	4043      	eors	r3, r0
        tmp ^= (tmp<<4);
 80032d0:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 80032d4:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80032d6:	091a      	lsrs	r2, r3, #4
 80032d8:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 80032dc:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80032e0:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 80032e4:	800b      	strh	r3, [r1, #0]
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SEQ;
 80032e6:	4b4e      	ldr	r3, [pc, #312]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 80032e8:	2206      	movs	r2, #6
 80032ea:	70da      	strb	r2, [r3, #3]
 80032ec:	e7d2      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
		rxmsg->sysid = c;
 80032ee:	494d      	ldr	r1, [pc, #308]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 80032f0:	9b46      	ldr	r3, [sp, #280]	; 0x118
 80032f2:	71cb      	strb	r3, [r1, #7]
	uint16_t checksum = msg->checksum;
 80032f4:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80032f6:	4043      	eors	r3, r0
        tmp ^= (tmp<<4);
 80032f8:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 80032fc:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80032fe:	091a      	lsrs	r2, r3, #4
 8003300:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8003304:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003308:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 800330c:	800b      	strh	r3, [r1, #0]
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SYSID;
 800330e:	4b44      	ldr	r3, [pc, #272]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 8003310:	2207      	movs	r2, #7
 8003312:	70da      	strb	r2, [r3, #3]
 8003314:	e7be      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
		rxmsg->compid = c;
 8003316:	4943      	ldr	r1, [pc, #268]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 8003318:	9b46      	ldr	r3, [sp, #280]	; 0x118
 800331a:	720b      	strb	r3, [r1, #8]
	uint16_t checksum = msg->checksum;
 800331c:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800331e:	4043      	eors	r3, r0
        tmp ^= (tmp<<4);
 8003320:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8003324:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8003326:	091a      	lsrs	r2, r3, #4
 8003328:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 800332c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003330:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8003334:	800b      	strh	r3, [r1, #0]
                status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPID;
 8003336:	4b3a      	ldr	r3, [pc, #232]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 8003338:	2208      	movs	r2, #8
 800333a:	70da      	strb	r2, [r3, #3]
 800333c:	e7aa      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
		rxmsg->msgid = c;
 800333e:	4939      	ldr	r1, [pc, #228]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 8003340:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8003342:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 8003346:	724b      	strb	r3, [r1, #9]
 8003348:	2300      	movs	r3, #0
 800334a:	728b      	strb	r3, [r1, #10]
 800334c:	72cb      	strb	r3, [r1, #11]
	uint16_t checksum = msg->checksum;
 800334e:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8003350:	ea82 0300 	eor.w	r3, r2, r0
        tmp ^= (tmp<<4);
 8003354:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8003358:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 800335a:	091a      	lsrs	r2, r3, #4
 800335c:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8003360:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003364:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8003368:	800b      	strh	r3, [r1, #0]
		if (status->flags & MAVLINK_STATUS_FLAG_IN_MAVLINK1) {
 800336a:	4b2d      	ldr	r3, [pc, #180]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 800336c:	7b1b      	ldrb	r3, [r3, #12]
 800336e:	f013 0f01 	tst.w	r3, #1
 8003372:	d009      	beq.n	8003388 <HAL_UART_RxCpltCallback+0x24c>
			if(rxmsg->len > 0) {
 8003374:	78cb      	ldrb	r3, [r1, #3]
 8003376:	b11b      	cbz	r3, 8003380 <HAL_UART_RxCpltCallback+0x244>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID3;
 8003378:	4b29      	ldr	r3, [pc, #164]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 800337a:	220b      	movs	r2, #11
 800337c:	70da      	strb	r2, [r3, #3]
 800337e:	e789      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 8003380:	4b27      	ldr	r3, [pc, #156]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 8003382:	220c      	movs	r2, #12
 8003384:	70da      	strb	r2, [r3, #3]
 8003386:	e785      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID1;
 8003388:	4b25      	ldr	r3, [pc, #148]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 800338a:	2209      	movs	r2, #9
 800338c:	70da      	strb	r2, [r3, #3]
 800338e:	e781      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
		rxmsg->msgid |= c<<8;
 8003390:	4924      	ldr	r1, [pc, #144]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 8003392:	688a      	ldr	r2, [r1, #8]
 8003394:	9c46      	ldr	r4, [sp, #280]	; 0x118
 8003396:	0223      	lsls	r3, r4, #8
 8003398:	ea43 2312 	orr.w	r3, r3, r2, lsr #8
 800339c:	724b      	strb	r3, [r1, #9]
 800339e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80033a2:	728a      	strb	r2, [r1, #10]
 80033a4:	0c1b      	lsrs	r3, r3, #16
 80033a6:	72cb      	strb	r3, [r1, #11]
	uint16_t checksum = msg->checksum;
 80033a8:	8808      	ldrh	r0, [r1, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80033aa:	ea84 0300 	eor.w	r3, r4, r0
        tmp ^= (tmp<<4);
 80033ae:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 80033b2:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80033b4:	091a      	lsrs	r2, r3, #4
 80033b6:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 80033ba:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80033be:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 80033c2:	800b      	strh	r3, [r1, #0]
		status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID2;
 80033c4:	4b16      	ldr	r3, [pc, #88]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 80033c6:	220a      	movs	r2, #10
 80033c8:	70da      	strb	r2, [r3, #3]
 80033ca:	e763      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
		rxmsg->msgid |= ((uint32_t)c)<<16;
 80033cc:	4a15      	ldr	r2, [pc, #84]	; (8003424 <HAL_UART_RxCpltCallback+0x2e8>)
 80033ce:	6891      	ldr	r1, [r2, #8]
 80033d0:	9c46      	ldr	r4, [sp, #280]	; 0x118
 80033d2:	0423      	lsls	r3, r4, #16
 80033d4:	ea43 2311 	orr.w	r3, r3, r1, lsr #8
 80033d8:	7253      	strb	r3, [r2, #9]
 80033da:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80033de:	7291      	strb	r1, [r2, #10]
 80033e0:	0c1b      	lsrs	r3, r3, #16
 80033e2:	72d3      	strb	r3, [r2, #11]
	uint16_t checksum = msg->checksum;
 80033e4:	8810      	ldrh	r0, [r2, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80033e6:	ea84 0300 	eor.w	r3, r4, r0
        tmp ^= (tmp<<4);
 80033ea:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 80033ee:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80033f0:	0919      	lsrs	r1, r3, #4
 80033f2:	ea81 2110 	eor.w	r1, r1, r0, lsr #8
 80033f6:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
 80033fa:	ea81 03c3 	eor.w	r3, r1, r3, lsl #3
	msg->checksum = checksum;
 80033fe:	8013      	strh	r3, [r2, #0]
		if(rxmsg->len > 0){
 8003400:	78d3      	ldrb	r3, [r2, #3]
 8003402:	b11b      	cbz	r3, 800340c <HAL_UART_RxCpltCallback+0x2d0>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID3;
 8003404:	4b06      	ldr	r3, [pc, #24]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 8003406:	220b      	movs	r2, #11
 8003408:	70da      	strb	r2, [r3, #3]
 800340a:	e743      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 800340c:	4b04      	ldr	r3, [pc, #16]	; (8003420 <HAL_UART_RxCpltCallback+0x2e4>)
 800340e:	220c      	movs	r2, #12
 8003410:	70da      	strb	r2, [r3, #3]
 8003412:	e73f      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
 8003414:	40004400 	.word	0x40004400
 8003418:	20001417 	.word	0x20001417
 800341c:	200019f8 	.word	0x200019f8
 8003420:	200018a4 	.word	0x200018a4
 8003424:	20001418 	.word	0x20001418
		_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx++] = (char)c;
 8003428:	4a91      	ldr	r2, [pc, #580]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 800342a:	7913      	ldrb	r3, [r2, #4]
 800342c:	1c59      	adds	r1, r3, #1
 800342e:	b2c9      	uxtb	r1, r1
 8003430:	7111      	strb	r1, [r2, #4]
 8003432:	4890      	ldr	r0, [pc, #576]	; (8003674 <HAL_UART_RxCpltCallback+0x538>)
 8003434:	4403      	add	r3, r0
 8003436:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8003438:	731a      	strb	r2, [r3, #12]
	uint16_t checksum = msg->checksum;
 800343a:	8804      	ldrh	r4, [r0, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800343c:	ea82 0304 	eor.w	r3, r2, r4
        tmp ^= (tmp<<4);
 8003440:	ea83 1303 	eor.w	r3, r3, r3, lsl #4
 8003444:	b2db      	uxtb	r3, r3
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8003446:	091a      	lsrs	r2, r3, #4
 8003448:	ea82 2214 	eor.w	r2, r2, r4, lsr #8
 800344c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003450:	ea82 03c3 	eor.w	r3, r2, r3, lsl #3
	msg->checksum = checksum;
 8003454:	8003      	strh	r3, [r0, #0]
		if (status->packet_idx == rxmsg->len)
 8003456:	78c3      	ldrb	r3, [r0, #3]
 8003458:	428b      	cmp	r3, r1
 800345a:	f47f af1b 	bne.w	8003294 <HAL_UART_RxCpltCallback+0x158>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 800345e:	4b84      	ldr	r3, [pc, #528]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 8003460:	220c      	movs	r2, #12
 8003462:	70da      	strb	r2, [r3, #3]
 8003464:	e716      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
		const mavlink_msg_entry_t *e = mavlink_get_msg_entry(rxmsg->msgid);
 8003466:	4b83      	ldr	r3, [pc, #524]	; (8003674 <HAL_UART_RxCpltCallback+0x538>)
 8003468:	689a      	ldr	r2, [r3, #8]
 800346a:	f3c2 2217 	ubfx	r2, r2, #8, #24
        uint32_t low=0, high=sizeof(mavlink_message_crcs)/sizeof(mavlink_message_crcs[0]) - 1;
 800346e:	2008      	movs	r0, #8
 8003470:	2400      	movs	r4, #0
            if (msgid < mavlink_message_crcs[mid].msgid) {
 8003472:	4d81      	ldr	r5, [pc, #516]	; (8003678 <HAL_UART_RxCpltCallback+0x53c>)
            uint32_t mid = (low+1+high)/2;
 8003474:	1823      	adds	r3, r4, r0
 8003476:	3301      	adds	r3, #1
 8003478:	085b      	lsrs	r3, r3, #1
            if (msgid < mavlink_message_crcs[mid].msgid) {
 800347a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800347e:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8003482:	428a      	cmp	r2, r1
 8003484:	d334      	bcc.n	80034f0 <HAL_UART_RxCpltCallback+0x3b4>
            if (msgid > mavlink_message_crcs[mid].msgid) {
 8003486:	428a      	cmp	r2, r1
 8003488:	d837      	bhi.n	80034fa <HAL_UART_RxCpltCallback+0x3be>
        if (mavlink_message_crcs[low].msgid != msgid) {
 800348a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800348e:	487a      	ldr	r0, [pc, #488]	; (8003678 <HAL_UART_RxCpltCallback+0x53c>)
 8003490:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8003494:	428a      	cmp	r2, r1
 8003496:	d032      	beq.n	80034fe <HAL_UART_RxCpltCallback+0x3c2>
		const mavlink_msg_entry_t *e = mavlink_get_msg_entry(rxmsg->msgid);
 8003498:	2100      	movs	r1, #0
		uint8_t crc_extra = e?e->crc_extra:0;
 800349a:	460b      	mov	r3, r1
	uint16_t checksum = msg->checksum;
 800349c:	4875      	ldr	r0, [pc, #468]	; (8003674 <HAL_UART_RxCpltCallback+0x538>)
 800349e:	8804      	ldrh	r4, [r0, #0]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80034a0:	4063      	eors	r3, r4
        tmp ^= (tmp<<4);
 80034a2:	ea83 1203 	eor.w	r2, r3, r3, lsl #4
 80034a6:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80034a8:	0913      	lsrs	r3, r2, #4
 80034aa:	ea83 2314 	eor.w	r3, r3, r4, lsr #8
 80034ae:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80034b2:	ea83 03c2 	eor.w	r3, r3, r2, lsl #3
	msg->checksum = checksum;
 80034b6:	8003      	strh	r3, [r0, #0]
		if (c != (rxmsg->checksum & 0xFF)) {
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	9a46      	ldr	r2, [sp, #280]	; 0x118
 80034bc:	429a      	cmp	r2, r3
			status->parse_state = MAVLINK_PARSE_STATE_GOT_BAD_CRC1;
 80034be:	4b6c      	ldr	r3, [pc, #432]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 80034c0:	bf14      	ite	ne
 80034c2:	220e      	movne	r2, #14
			status->parse_state = MAVLINK_PARSE_STATE_GOT_CRC1;
 80034c4:	220d      	moveq	r2, #13
 80034c6:	70da      	strb	r2, [r3, #3]
                rxmsg->ck[0] = c;
 80034c8:	4b6a      	ldr	r3, [pc, #424]	; (8003674 <HAL_UART_RxCpltCallback+0x538>)
 80034ca:	9a46      	ldr	r2, [sp, #280]	; 0x118
 80034cc:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                if (e && status->packet_idx < e->max_msg_len) {
 80034d0:	2900      	cmp	r1, #0
 80034d2:	f43f aedf 	beq.w	8003294 <HAL_UART_RxCpltCallback+0x158>
 80034d6:	4b66      	ldr	r3, [pc, #408]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 80034d8:	791b      	ldrb	r3, [r3, #4]
 80034da:	798a      	ldrb	r2, [r1, #6]
 80034dc:	4293      	cmp	r3, r2
 80034de:	f4bf aed9 	bcs.w	8003294 <HAL_UART_RxCpltCallback+0x158>
                        memset(&_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx], 0, e->max_msg_len - status->packet_idx);
 80034e2:	1ad2      	subs	r2, r2, r3
 80034e4:	2100      	movs	r1, #0
 80034e6:	4865      	ldr	r0, [pc, #404]	; (800367c <HAL_UART_RxCpltCallback+0x540>)
 80034e8:	4418      	add	r0, r3
 80034ea:	f00f fdb7 	bl	801305c <memset>
 80034ee:	e6d1      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
                high = mid-1;
 80034f0:	1e58      	subs	r0, r3, #1
        while (low < high) {
 80034f2:	42a0      	cmp	r0, r4
 80034f4:	d8be      	bhi.n	8003474 <HAL_UART_RxCpltCallback+0x338>
 80034f6:	4623      	mov	r3, r4
 80034f8:	e7c7      	b.n	800348a <HAL_UART_RxCpltCallback+0x34e>
                low = mid;
 80034fa:	461c      	mov	r4, r3
 80034fc:	e7f9      	b.n	80034f2 <HAL_UART_RxCpltCallback+0x3b6>
        return &mavlink_message_crcs[low];
 80034fe:	4602      	mov	r2, r0
 8003500:	0058      	lsls	r0, r3, #1
 8003502:	18c1      	adds	r1, r0, r3
 8003504:	eb02 0181 	add.w	r1, r2, r1, lsl #2
		uint8_t crc_extra = e?e->crc_extra:0;
 8003508:	790b      	ldrb	r3, [r1, #4]
 800350a:	e7c7      	b.n	800349c <HAL_UART_RxCpltCallback+0x360>
		if (status->parse_state == MAVLINK_PARSE_STATE_GOT_BAD_CRC1 || c != (rxmsg->checksum >> 8)) {
 800350c:	2b0e      	cmp	r3, #14
 800350e:	d005      	beq.n	800351c <HAL_UART_RxCpltCallback+0x3e0>
 8003510:	4b58      	ldr	r3, [pc, #352]	; (8003674 <HAL_UART_RxCpltCallback+0x538>)
 8003512:	881b      	ldrh	r3, [r3, #0]
 8003514:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8003516:	ebb2 2f13 	cmp.w	r2, r3, lsr #8
 800351a:	d017      	beq.n	800354c <HAL_UART_RxCpltCallback+0x410>
			status->msg_received = MAVLINK_FRAMING_BAD_CRC;
 800351c:	4b54      	ldr	r3, [pc, #336]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 800351e:	2202      	movs	r2, #2
 8003520:	701a      	strb	r2, [r3, #0]
		rxmsg->ck[1] = c;
 8003522:	4b54      	ldr	r3, [pc, #336]	; (8003674 <HAL_UART_RxCpltCallback+0x538>)
 8003524:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8003526:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		if (rxmsg->incompat_flags & MAVLINK_IFLAG_SIGNED) {
 800352a:	791b      	ldrb	r3, [r3, #4]
 800352c:	f013 0f01 	tst.w	r3, #1
 8003530:	d010      	beq.n	8003554 <HAL_UART_RxCpltCallback+0x418>
			status->parse_state = MAVLINK_PARSE_STATE_SIGNATURE_WAIT;
 8003532:	4b4f      	ldr	r3, [pc, #316]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 8003534:	220f      	movs	r2, #15
 8003536:	70da      	strb	r2, [r3, #3]
			status->signature_wait = MAVLINK_SIGNATURE_BLOCK_LEN;
 8003538:	220d      	movs	r2, #13
 800353a:	735a      	strb	r2, [r3, #13]
			if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	2b02      	cmp	r3, #2
 8003540:	f43f aea8 	beq.w	8003294 <HAL_UART_RxCpltCallback+0x158>
				status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8003544:	4b4a      	ldr	r3, [pc, #296]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 8003546:	2200      	movs	r2, #0
 8003548:	701a      	strb	r2, [r3, #0]
 800354a:	e6a3      	b.n	8003294 <HAL_UART_RxCpltCallback+0x158>
			status->msg_received = MAVLINK_FRAMING_OK;
 800354c:	4b48      	ldr	r3, [pc, #288]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 800354e:	2201      	movs	r2, #1
 8003550:	701a      	strb	r2, [r3, #0]
 8003552:	e7e6      	b.n	8003522 <HAL_UART_RxCpltCallback+0x3e6>
			if (status->signing &&
 8003554:	4b46      	ldr	r3, [pc, #280]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 8003556:	691b      	ldr	r3, [r3, #16]
 8003558:	b173      	cbz	r3, 8003578 <HAL_UART_RxCpltCallback+0x43c>
			   	(status->signing->accept_unsigned_callback == NULL ||
 800355a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			if (status->signing &&
 800355c:	b12b      	cbz	r3, 800356a <HAL_UART_RxCpltCallback+0x42e>
			   	 !status->signing->accept_unsigned_callback(status, rxmsg->msgid))) {
 800355e:	4a45      	ldr	r2, [pc, #276]	; (8003674 <HAL_UART_RxCpltCallback+0x538>)
 8003560:	6891      	ldr	r1, [r2, #8]
 8003562:	0a09      	lsrs	r1, r1, #8
 8003564:	4842      	ldr	r0, [pc, #264]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 8003566:	4798      	blx	r3
			   	(status->signing->accept_unsigned_callback == NULL ||
 8003568:	b930      	cbnz	r0, 8003578 <HAL_UART_RxCpltCallback+0x43c>
				if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 800356a:	4b41      	ldr	r3, [pc, #260]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	2b02      	cmp	r3, #2
 8003570:	d002      	beq.n	8003578 <HAL_UART_RxCpltCallback+0x43c>
					status->msg_received = MAVLINK_FRAMING_BAD_SIGNATURE;
 8003572:	4b3f      	ldr	r3, [pc, #252]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 8003574:	2203      	movs	r2, #3
 8003576:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8003578:	4b3d      	ldr	r3, [pc, #244]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 800357a:	2201      	movs	r2, #1
 800357c:	70da      	strb	r2, [r3, #3]
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 800357e:	f240 1223 	movw	r2, #291	; 0x123
 8003582:	493c      	ldr	r1, [pc, #240]	; (8003674 <HAL_UART_RxCpltCallback+0x538>)
 8003584:	a8d3      	add	r0, sp, #844	; 0x34c
 8003586:	f00f fd5e 	bl	8013046 <memcpy>
	if (status->msg_received == MAVLINK_FRAMING_OK)
 800358a:	4b39      	ldr	r3, [pc, #228]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	2b01      	cmp	r3, #1
 8003590:	f47f ae82 	bne.w	8003298 <HAL_UART_RxCpltCallback+0x15c>
		status->current_rx_seq = rxmsg->seq;
 8003594:	4b36      	ldr	r3, [pc, #216]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 8003596:	4a37      	ldr	r2, [pc, #220]	; (8003674 <HAL_UART_RxCpltCallback+0x538>)
 8003598:	7992      	ldrb	r2, [r2, #6]
 800359a:	715a      	strb	r2, [r3, #5]
		if (status->packet_rx_success_count == 0) status->packet_rx_drop_count = 0;
 800359c:	891b      	ldrh	r3, [r3, #8]
 800359e:	b913      	cbnz	r3, 80035a6 <HAL_UART_RxCpltCallback+0x46a>
 80035a0:	4a33      	ldr	r2, [pc, #204]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 80035a2:	2100      	movs	r1, #0
 80035a4:	8151      	strh	r1, [r2, #10]
		status->packet_rx_success_count++;
 80035a6:	4a32      	ldr	r2, [pc, #200]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 80035a8:	3301      	adds	r3, #1
 80035aa:	8113      	strh	r3, [r2, #8]
           r_message->len = rxmsg->len; // Provide visibility on how far we are into current msg
 80035ac:	4b31      	ldr	r3, [pc, #196]	; (8003674 <HAL_UART_RxCpltCallback+0x538>)
 80035ae:	78db      	ldrb	r3, [r3, #3]
 80035b0:	f88d 334f 	strb.w	r3, [sp, #847]	; 0x34f
       status->parse_error = 0;
 80035b4:	2300      	movs	r3, #0
 80035b6:	7093      	strb	r3, [r2, #2]
			mouseDriver_readMsg(inmsg);
 80035b8:	acd3      	add	r4, sp, #844	; 0x34c
 80035ba:	f240 1213 	movw	r2, #275	; 0x113
 80035be:	a9d7      	add	r1, sp, #860	; 0x35c
 80035c0:	4668      	mov	r0, sp
 80035c2:	f00f fd40 	bl	8013046 <memcpy>
 80035c6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80035ca:	f7ff fa03 	bl	80029d4 <mouseDriver_readMsg>
 80035ce:	e5c1      	b.n	8003154 <HAL_UART_RxCpltCallback+0x18>
		rxmsg->signature[MAVLINK_SIGNATURE_BLOCK_LEN-status->signature_wait] = c;
 80035d0:	4927      	ldr	r1, [pc, #156]	; (8003670 <HAL_UART_RxCpltCallback+0x534>)
 80035d2:	7b4b      	ldrb	r3, [r1, #13]
 80035d4:	4a2a      	ldr	r2, [pc, #168]	; (8003680 <HAL_UART_RxCpltCallback+0x544>)
 80035d6:	1ad2      	subs	r2, r2, r3
 80035d8:	9846      	ldr	r0, [sp, #280]	; 0x118
 80035da:	f882 0116 	strb.w	r0, [r2, #278]	; 0x116
		status->signature_wait--;
 80035de:	3b01      	subs	r3, #1
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	734b      	strb	r3, [r1, #13]
		if (status->signature_wait == 0) {
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	f47f ae55 	bne.w	8003294 <HAL_UART_RxCpltCallback+0x158>
			bool sig_ok = mavlink_signature_check(status->signing, status->signing_streams, rxmsg);
 80035ea:	690d      	ldr	r5, [r1, #16]
 80035ec:	954b      	str	r5, [sp, #300]	; 0x12c
	if (signing == NULL) {
 80035ee:	2d00      	cmp	r5, #0
 80035f0:	f000 83c9 	beq.w	8003d86 <HAL_UART_RxCpltCallback+0xc4a>
			bool sig_ok = mavlink_signature_check(status->signing, status->signing_streams, rxmsg);
 80035f4:	694b      	ldr	r3, [r1, #20]
 80035f6:	9354      	str	r3, [sp, #336]	; 0x150
    m->sz[1] = 0;
 80035f8:	2300      	movs	r3, #0
 80035fa:	9379      	str	r3, [sp, #484]	; 0x1e4
    A = 0x6a09e667;
 80035fc:	4b21      	ldr	r3, [pc, #132]	; (8003684 <HAL_UART_RxCpltCallback+0x548>)
 80035fe:	937a      	str	r3, [sp, #488]	; 0x1e8
    B = 0xbb67ae85;
 8003600:	4b21      	ldr	r3, [pc, #132]	; (8003688 <HAL_UART_RxCpltCallback+0x54c>)
 8003602:	937b      	str	r3, [sp, #492]	; 0x1ec
    C = 0x3c6ef372;
 8003604:	4b21      	ldr	r3, [pc, #132]	; (800368c <HAL_UART_RxCpltCallback+0x550>)
 8003606:	937c      	str	r3, [sp, #496]	; 0x1f0
    D = 0xa54ff53a;
 8003608:	4b21      	ldr	r3, [pc, #132]	; (8003690 <HAL_UART_RxCpltCallback+0x554>)
 800360a:	937d      	str	r3, [sp, #500]	; 0x1f4
    E = 0x510e527f;
 800360c:	4b21      	ldr	r3, [pc, #132]	; (8003694 <HAL_UART_RxCpltCallback+0x558>)
 800360e:	937e      	str	r3, [sp, #504]	; 0x1f8
    F = 0x9b05688c;
 8003610:	4b21      	ldr	r3, [pc, #132]	; (8003698 <HAL_UART_RxCpltCallback+0x55c>)
 8003612:	937f      	str	r3, [sp, #508]	; 0x1fc
    G = 0x1f83d9ab;
 8003614:	4b21      	ldr	r3, [pc, #132]	; (800369c <HAL_UART_RxCpltCallback+0x560>)
 8003616:	9380      	str	r3, [sp, #512]	; 0x200
    H = 0x5be0cd19;
 8003618:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
 800361c:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
 8003620:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
 8003624:	9381      	str	r3, [sp, #516]	; 0x204
	memcpy(m->u.save_bytes + offset, p, l);
 8003626:	ac82      	add	r4, sp, #520	; 0x208
 8003628:	f855 0f10 	ldr.w	r0, [r5, #16]!
 800362c:	6869      	ldr	r1, [r5, #4]
 800362e:	68aa      	ldr	r2, [r5, #8]
 8003630:	68eb      	ldr	r3, [r5, #12]
 8003632:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003634:	6928      	ldr	r0, [r5, #16]
 8003636:	6969      	ldr	r1, [r5, #20]
 8003638:	69aa      	ldr	r2, [r5, #24]
 800363a:	69eb      	ldr	r3, [r5, #28]
 800363c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
	mavlink_sha256_update(&ctx, p, MAVLINK_CORE_HEADER_LEN+1+msg->len);
 800363e:	4b0d      	ldr	r3, [pc, #52]	; (8003674 <HAL_UART_RxCpltCallback+0x538>)
 8003640:	78db      	ldrb	r3, [r3, #3]
 8003642:	330a      	adds	r3, #10
 8003644:	9348      	str	r3, [sp, #288]	; 0x120
    m->sz[0] += len * 8;
 8003646:	00db      	lsls	r3, r3, #3
 8003648:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800364c:	9378      	str	r3, [sp, #480]	; 0x1e0
    if (m->sz[0] < old_sz)
 800364e:	2bff      	cmp	r3, #255	; 0xff
	++m->sz[1];
 8003650:	bf9c      	itt	ls
 8003652:	2301      	movls	r3, #1
 8003654:	9379      	strls	r3, [sp, #484]	; 0x1e4
    while(len > 0){
 8003656:	9b48      	ldr	r3, [sp, #288]	; 0x120
 8003658:	2b00      	cmp	r3, #0
 800365a:	f000 80dd 	beq.w	8003818 <HAL_UART_RxCpltCallback+0x6dc>
    const unsigned char *p = (const unsigned char *)v;
 800365e:	4b10      	ldr	r3, [pc, #64]	; (80036a0 <HAL_UART_RxCpltCallback+0x564>)
 8003660:	9349      	str	r3, [sp, #292]	; 0x124
    offset = (old_sz / 8) % 64;
 8003662:	2520      	movs	r5, #32
 8003664:	ab75      	add	r3, sp, #468	; 0x1d4
 8003666:	9353      	str	r3, [sp, #332]	; 0x14c
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8003668:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80036a4 <HAL_UART_RxCpltCallback+0x568>
 800366c:	e06a      	b.n	8003744 <HAL_UART_RxCpltCallback+0x608>
 800366e:	bf00      	nop
 8003670:	200018a4 	.word	0x200018a4
 8003674:	20001418 	.word	0x20001418
 8003678:	080143cc 	.word	0x080143cc
 800367c:	20001424 	.word	0x20001424
 8003680:	20001425 	.word	0x20001425
 8003684:	6a09e667 	.word	0x6a09e667
 8003688:	bb67ae85 	.word	0xbb67ae85
 800368c:	3c6ef372 	.word	0x3c6ef372
 8003690:	a54ff53a 	.word	0xa54ff53a
 8003694:	510e527f 	.word	0x510e527f
 8003698:	9b05688c 	.word	0x9b05688c
 800369c:	1f83d9ab 	.word	0x1f83d9ab
 80036a0:	2000141a 	.word	0x2000141a
 80036a4:	08014438 	.word	0x08014438
    for (i = 0; i < 64; i++) {
 80036a8:	4635      	mov	r5, r6
 80036aa:	4606      	mov	r6, r0
	AA = T1 + T2;
 80036ac:	4618      	mov	r0, r3
    for (i = 0; i < 64; i++) {
 80036ae:	4667      	mov	r7, ip
 80036b0:	468c      	mov	ip, r1
	EE = DD + T1;
 80036b2:	4659      	mov	r1, fp
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 80036b4:	ea4f 23f1 	mov.w	r3, r1, ror #11
 80036b8:	ea83 13b1 	eor.w	r3, r3, r1, ror #6
 80036bc:	ea83 6371 	eor.w	r3, r3, r1, ror #25
 80036c0:	ea27 0a01 	bic.w	sl, r7, r1
 80036c4:	ea01 0b0c 	and.w	fp, r1, ip
 80036c8:	ea8a 0a0b 	eor.w	sl, sl, fp
 80036cc:	4453      	add	r3, sl
 80036ce:	f859 2024 	ldr.w	r2, [r9, r4, lsl #2]
 80036d2:	4413      	add	r3, r2
 80036d4:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 80036d8:	4413      	add	r3, r2
 80036da:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 80036dc:	4413      	add	r3, r2
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 80036de:	ea4f 3270 	mov.w	r2, r0, ror #13
 80036e2:	ea82 02b0 	eor.w	r2, r2, r0, ror #2
 80036e6:	ea82 52b0 	eor.w	r2, r2, r0, ror #22
 80036ea:	ea86 0a05 	eor.w	sl, r6, r5
 80036ee:	ea0a 0a00 	and.w	sl, sl, r0
 80036f2:	ea06 0b05 	and.w	fp, r6, r5
 80036f6:	ea8a 0a0b 	eor.w	sl, sl, fp
 80036fa:	4452      	add	r2, sl
	EE = DD + T1;
 80036fc:	eb03 0b0e 	add.w	fp, r3, lr
	AA = T1 + T2;
 8003700:	4413      	add	r3, r2
    for (i = 0; i < 64; i++) {
 8003702:	3401      	adds	r4, #1
 8003704:	9747      	str	r7, [sp, #284]	; 0x11c
 8003706:	46ae      	mov	lr, r5
 8003708:	2c40      	cmp	r4, #64	; 0x40
 800370a:	d1cd      	bne.n	80036a8 <HAL_UART_RxCpltCallback+0x56c>
    A += AA;
 800370c:	9a4a      	ldr	r2, [sp, #296]	; 0x128
 800370e:	441a      	add	r2, r3
 8003710:	927a      	str	r2, [sp, #488]	; 0x1e8
    B += BB;
 8003712:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 8003714:	4403      	add	r3, r0
 8003716:	937b      	str	r3, [sp, #492]	; 0x1ec
    C += CC;
 8003718:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 800371a:	4433      	add	r3, r6
 800371c:	937c      	str	r3, [sp, #496]	; 0x1f0
    D += DD;
 800371e:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 8003720:	442b      	add	r3, r5
 8003722:	937d      	str	r3, [sp, #500]	; 0x1f4
    E += EE;
 8003724:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 8003726:	445b      	add	r3, fp
 8003728:	937e      	str	r3, [sp, #504]	; 0x1f8
    F += FF;
 800372a:	9b50      	ldr	r3, [sp, #320]	; 0x140
 800372c:	440b      	add	r3, r1
 800372e:	937f      	str	r3, [sp, #508]	; 0x1fc
    G += GG;
 8003730:	9b51      	ldr	r3, [sp, #324]	; 0x144
 8003732:	4463      	add	r3, ip
 8003734:	9380      	str	r3, [sp, #512]	; 0x200
    H += HH;
 8003736:	9b52      	ldr	r3, [sp, #328]	; 0x148
 8003738:	443b      	add	r3, r7
 800373a:	9381      	str	r3, [sp, #516]	; 0x204
	    offset = 0;
 800373c:	2500      	movs	r5, #0
    while(len > 0){
 800373e:	9b48      	ldr	r3, [sp, #288]	; 0x120
 8003740:	2b00      	cmp	r3, #0
 8003742:	d069      	beq.n	8003818 <HAL_UART_RxCpltCallback+0x6dc>
	uint32_t l = 64 - offset;
 8003744:	f1c5 0440 	rsb	r4, r5, #64	; 0x40
 8003748:	9e48      	ldr	r6, [sp, #288]	; 0x120
 800374a:	42b4      	cmp	r4, r6
 800374c:	bf28      	it	cs
 800374e:	4634      	movcs	r4, r6
	memcpy(m->u.save_bytes + offset, p, l);
 8003750:	4622      	mov	r2, r4
 8003752:	9f49      	ldr	r7, [sp, #292]	; 0x124
 8003754:	4639      	mov	r1, r7
 8003756:	ab82      	add	r3, sp, #520	; 0x208
 8003758:	1958      	adds	r0, r3, r5
 800375a:	f00f fc74 	bl	8013046 <memcpy>
	offset += l;
 800375e:	4425      	add	r5, r4
	p += l;
 8003760:	463b      	mov	r3, r7
 8003762:	4423      	add	r3, r4
 8003764:	9349      	str	r3, [sp, #292]	; 0x124
	len -= l;
 8003766:	1b33      	subs	r3, r6, r4
 8003768:	9348      	str	r3, [sp, #288]	; 0x120
	if(offset == 64){
 800376a:	2d40      	cmp	r5, #64	; 0x40
 800376c:	d1e7      	bne.n	800373e <HAL_UART_RxCpltCallback+0x602>
 800376e:	ab78      	add	r3, sp, #480	; 0x1e0
 8003770:	a888      	add	r0, sp, #544	; 0x220
 8003772:	aa66      	add	r2, sp, #408	; 0x198
                p2[0] = p1[3];
 8003774:	f893 102b 	ldrb.w	r1, [r3, #43]	; 0x2b
 8003778:	7011      	strb	r1, [r2, #0]
                p2[1] = p1[2];
 800377a:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
 800377e:	7051      	strb	r1, [r2, #1]
                p2[2] = p1[1];
 8003780:	f893 1029 	ldrb.w	r1, [r3, #41]	; 0x29
 8003784:	7091      	strb	r1, [r2, #2]
                p2[3] = p1[0];
 8003786:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 800378a:	70d1      	strb	r1, [r2, #3]
 800378c:	3304      	adds	r3, #4
 800378e:	3204      	adds	r2, #4
	    for (i = 0; i < 16; i++){
 8003790:	4298      	cmp	r0, r3
 8003792:	d1ef      	bne.n	8003774 <HAL_UART_RxCpltCallback+0x638>
    AA = A;
 8003794:	9b7a      	ldr	r3, [sp, #488]	; 0x1e8
 8003796:	934a      	str	r3, [sp, #296]	; 0x128
    BB = B;
 8003798:	9b7b      	ldr	r3, [sp, #492]	; 0x1ec
 800379a:	934c      	str	r3, [sp, #304]	; 0x130
    CC = C;
 800379c:	9b7c      	ldr	r3, [sp, #496]	; 0x1f0
 800379e:	934d      	str	r3, [sp, #308]	; 0x134
    DD = D;
 80037a0:	9b7d      	ldr	r3, [sp, #500]	; 0x1f4
 80037a2:	934e      	str	r3, [sp, #312]	; 0x138
    EE = E;
 80037a4:	9b7e      	ldr	r3, [sp, #504]	; 0x1f8
 80037a6:	934f      	str	r3, [sp, #316]	; 0x13c
    FF = F;
 80037a8:	9b7f      	ldr	r3, [sp, #508]	; 0x1fc
 80037aa:	9350      	str	r3, [sp, #320]	; 0x140
    GG = G;
 80037ac:	9b80      	ldr	r3, [sp, #512]	; 0x200
 80037ae:	9351      	str	r3, [sp, #324]	; 0x144
    HH = H;
 80037b0:	9b81      	ldr	r3, [sp, #516]	; 0x204
 80037b2:	9352      	str	r3, [sp, #328]	; 0x148
 80037b4:	ab65      	add	r3, sp, #404	; 0x194
 80037b6:	aa91      	add	r2, sp, #580	; 0x244
 80037b8:	9853      	ldr	r0, [sp, #332]	; 0x14c
	data[i] = in[i];
 80037ba:	f853 1f04 	ldr.w	r1, [r3, #4]!
 80037be:	f842 1f04 	str.w	r1, [r2, #4]!
    for (i = 0; i < 16; ++i)
 80037c2:	4298      	cmp	r0, r3
 80037c4:	d1f9      	bne.n	80037ba <HAL_UART_RxCpltCallback+0x67e>
 80037c6:	ac92      	add	r4, sp, #584	; 0x248
 80037c8:	adc2      	add	r5, sp, #776	; 0x308
 80037ca:	4620      	mov	r0, r4
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80037cc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
	    sigma0(data[i-15]) + data[i - 16];
 80037ce:	f854 1f04 	ldr.w	r1, [r4, #4]!
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80037d2:	ea4f 43f2 	mov.w	r3, r2, ror #19
 80037d6:	ea83 4372 	eor.w	r3, r3, r2, ror #17
 80037da:	ea83 2392 	eor.w	r3, r3, r2, lsr #10
	    sigma0(data[i-15]) + data[i - 16];
 80037de:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80037e0:	6800      	ldr	r0, [r0, #0]
 80037e2:	4402      	add	r2, r0
 80037e4:	4413      	add	r3, r2
 80037e6:	ea4f 42b1 	mov.w	r2, r1, ror #18
 80037ea:	ea82 12f1 	eor.w	r2, r2, r1, ror #7
 80037ee:	ea82 02d1 	eor.w	r2, r2, r1, lsr #3
 80037f2:	4413      	add	r3, r2
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80037f4:	63e3      	str	r3, [r4, #60]	; 0x3c
    for (i = 16; i < 64; ++i)
 80037f6:	42ac      	cmp	r4, r5
 80037f8:	d1e7      	bne.n	80037ca <HAL_UART_RxCpltCallback+0x68e>
    DD = D;
 80037fa:	f8dd e138 	ldr.w	lr, [sp, #312]	; 0x138
    CC = C;
 80037fe:	9d4d      	ldr	r5, [sp, #308]	; 0x134
    BB = B;
 8003800:	9e4c      	ldr	r6, [sp, #304]	; 0x130
    AA = A;
 8003802:	984a      	ldr	r0, [sp, #296]	; 0x128
    GG = G;
 8003804:	9f51      	ldr	r7, [sp, #324]	; 0x144
    FF = F;
 8003806:	f8dd c140 	ldr.w	ip, [sp, #320]	; 0x140
    HH = H;
 800380a:	9a52      	ldr	r2, [sp, #328]	; 0x148
    EE = E;
 800380c:	994f      	ldr	r1, [sp, #316]	; 0x13c
    for (i = 0; i < 64; i++) {
 800380e:	2400      	movs	r4, #0
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8003810:	f50d 7912 	add.w	r9, sp, #584	; 0x248
 8003814:	9247      	str	r2, [sp, #284]	; 0x11c
 8003816:	e74d      	b.n	80036b4 <HAL_UART_RxCpltCallback+0x578>
    uint32_t old_sz = m->sz[0];
 8003818:	9d78      	ldr	r5, [sp, #480]	; 0x1e0
    m->sz[0] += len * 8;
 800381a:	f105 0310 	add.w	r3, r5, #16
 800381e:	9378      	str	r3, [sp, #480]	; 0x1e0
    if (m->sz[0] < old_sz)
 8003820:	429d      	cmp	r5, r3
 8003822:	d902      	bls.n	800382a <HAL_UART_RxCpltCallback+0x6ee>
	++m->sz[1];
 8003824:	9b79      	ldr	r3, [sp, #484]	; 0x1e4
 8003826:	3301      	adds	r3, #1
 8003828:	9379      	str	r3, [sp, #484]	; 0x1e4
    offset = (old_sz / 8) % 64;
 800382a:	f3c5 05c5 	ubfx	r5, r5, #3, #6
    const unsigned char *p = (const unsigned char *)v;
 800382e:	4b6a      	ldr	r3, [pc, #424]	; (80039d8 <HAL_UART_RxCpltCallback+0x89c>)
 8003830:	9348      	str	r3, [sp, #288]	; 0x120
    offset = (old_sz / 8) % 64;
 8003832:	2302      	movs	r3, #2
 8003834:	9349      	str	r3, [sp, #292]	; 0x124
 8003836:	ab75      	add	r3, sp, #468	; 0x1d4
 8003838:	9353      	str	r3, [sp, #332]	; 0x14c
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 800383a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80039e0 <HAL_UART_RxCpltCallback+0x8a4>
 800383e:	e04d      	b.n	80038dc <HAL_UART_RxCpltCallback+0x7a0>
    for (i = 0; i < 64; i++) {
 8003840:	4635      	mov	r5, r6
 8003842:	4606      	mov	r6, r0
	AA = T1 + T2;
 8003844:	4618      	mov	r0, r3
    for (i = 0; i < 64; i++) {
 8003846:	4667      	mov	r7, ip
 8003848:	468c      	mov	ip, r1
	EE = DD + T1;
 800384a:	4659      	mov	r1, fp
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 800384c:	ea4f 23f1 	mov.w	r3, r1, ror #11
 8003850:	ea83 13b1 	eor.w	r3, r3, r1, ror #6
 8003854:	ea83 6371 	eor.w	r3, r3, r1, ror #25
 8003858:	ea27 0a01 	bic.w	sl, r7, r1
 800385c:	ea01 0b0c 	and.w	fp, r1, ip
 8003860:	ea8a 0a0b 	eor.w	sl, sl, fp
 8003864:	4453      	add	r3, sl
 8003866:	f859 2024 	ldr.w	r2, [r9, r4, lsl #2]
 800386a:	4413      	add	r3, r2
 800386c:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 8003870:	4413      	add	r3, r2
 8003872:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8003874:	4413      	add	r3, r2
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 8003876:	ea4f 3270 	mov.w	r2, r0, ror #13
 800387a:	ea82 02b0 	eor.w	r2, r2, r0, ror #2
 800387e:	ea82 52b0 	eor.w	r2, r2, r0, ror #22
 8003882:	ea86 0a05 	eor.w	sl, r6, r5
 8003886:	ea0a 0a00 	and.w	sl, sl, r0
 800388a:	ea06 0b05 	and.w	fp, r6, r5
 800388e:	ea8a 0a0b 	eor.w	sl, sl, fp
 8003892:	4452      	add	r2, sl
	EE = DD + T1;
 8003894:	eb03 0b0e 	add.w	fp, r3, lr
	AA = T1 + T2;
 8003898:	4413      	add	r3, r2
    for (i = 0; i < 64; i++) {
 800389a:	3401      	adds	r4, #1
 800389c:	9747      	str	r7, [sp, #284]	; 0x11c
 800389e:	46ae      	mov	lr, r5
 80038a0:	2c40      	cmp	r4, #64	; 0x40
 80038a2:	d1cd      	bne.n	8003840 <HAL_UART_RxCpltCallback+0x704>
    A += AA;
 80038a4:	9a4a      	ldr	r2, [sp, #296]	; 0x128
 80038a6:	441a      	add	r2, r3
 80038a8:	927a      	str	r2, [sp, #488]	; 0x1e8
    B += BB;
 80038aa:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 80038ac:	4403      	add	r3, r0
 80038ae:	937b      	str	r3, [sp, #492]	; 0x1ec
    C += CC;
 80038b0:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 80038b2:	4433      	add	r3, r6
 80038b4:	937c      	str	r3, [sp, #496]	; 0x1f0
    D += DD;
 80038b6:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 80038b8:	442b      	add	r3, r5
 80038ba:	937d      	str	r3, [sp, #500]	; 0x1f4
    E += EE;
 80038bc:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 80038be:	445b      	add	r3, fp
 80038c0:	937e      	str	r3, [sp, #504]	; 0x1f8
    F += FF;
 80038c2:	9b50      	ldr	r3, [sp, #320]	; 0x140
 80038c4:	440b      	add	r3, r1
 80038c6:	937f      	str	r3, [sp, #508]	; 0x1fc
    G += GG;
 80038c8:	9b51      	ldr	r3, [sp, #324]	; 0x144
 80038ca:	4463      	add	r3, ip
 80038cc:	9380      	str	r3, [sp, #512]	; 0x200
    H += HH;
 80038ce:	9b52      	ldr	r3, [sp, #328]	; 0x148
 80038d0:	443b      	add	r3, r7
 80038d2:	9381      	str	r3, [sp, #516]	; 0x204
	    offset = 0;
 80038d4:	2500      	movs	r5, #0
    while(len > 0){
 80038d6:	9b49      	ldr	r3, [sp, #292]	; 0x124
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d069      	beq.n	80039b0 <HAL_UART_RxCpltCallback+0x874>
	uint32_t l = 64 - offset;
 80038dc:	f1c5 0440 	rsb	r4, r5, #64	; 0x40
 80038e0:	9e49      	ldr	r6, [sp, #292]	; 0x124
 80038e2:	42b4      	cmp	r4, r6
 80038e4:	bf28      	it	cs
 80038e6:	4634      	movcs	r4, r6
	memcpy(m->u.save_bytes + offset, p, l);
 80038e8:	4622      	mov	r2, r4
 80038ea:	9f48      	ldr	r7, [sp, #288]	; 0x120
 80038ec:	4639      	mov	r1, r7
 80038ee:	ab82      	add	r3, sp, #520	; 0x208
 80038f0:	1958      	adds	r0, r3, r5
 80038f2:	f00f fba8 	bl	8013046 <memcpy>
	offset += l;
 80038f6:	4425      	add	r5, r4
	p += l;
 80038f8:	463b      	mov	r3, r7
 80038fa:	4423      	add	r3, r4
 80038fc:	9348      	str	r3, [sp, #288]	; 0x120
	len -= l;
 80038fe:	1b33      	subs	r3, r6, r4
 8003900:	9349      	str	r3, [sp, #292]	; 0x124
	if(offset == 64){
 8003902:	2d40      	cmp	r5, #64	; 0x40
 8003904:	d1e7      	bne.n	80038d6 <HAL_UART_RxCpltCallback+0x79a>
 8003906:	ab78      	add	r3, sp, #480	; 0x1e0
 8003908:	a888      	add	r0, sp, #544	; 0x220
 800390a:	aa66      	add	r2, sp, #408	; 0x198
                p2[0] = p1[3];
 800390c:	f893 102b 	ldrb.w	r1, [r3, #43]	; 0x2b
 8003910:	7011      	strb	r1, [r2, #0]
                p2[1] = p1[2];
 8003912:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
 8003916:	7051      	strb	r1, [r2, #1]
                p2[2] = p1[1];
 8003918:	f893 1029 	ldrb.w	r1, [r3, #41]	; 0x29
 800391c:	7091      	strb	r1, [r2, #2]
                p2[3] = p1[0];
 800391e:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8003922:	70d1      	strb	r1, [r2, #3]
 8003924:	3304      	adds	r3, #4
 8003926:	3204      	adds	r2, #4
	    for (i = 0; i < 16; i++){
 8003928:	4283      	cmp	r3, r0
 800392a:	d1ef      	bne.n	800390c <HAL_UART_RxCpltCallback+0x7d0>
    AA = A;
 800392c:	9b7a      	ldr	r3, [sp, #488]	; 0x1e8
 800392e:	934a      	str	r3, [sp, #296]	; 0x128
    BB = B;
 8003930:	9b7b      	ldr	r3, [sp, #492]	; 0x1ec
 8003932:	934c      	str	r3, [sp, #304]	; 0x130
    CC = C;
 8003934:	9b7c      	ldr	r3, [sp, #496]	; 0x1f0
 8003936:	934d      	str	r3, [sp, #308]	; 0x134
    DD = D;
 8003938:	9b7d      	ldr	r3, [sp, #500]	; 0x1f4
 800393a:	934e      	str	r3, [sp, #312]	; 0x138
    EE = E;
 800393c:	9b7e      	ldr	r3, [sp, #504]	; 0x1f8
 800393e:	934f      	str	r3, [sp, #316]	; 0x13c
    FF = F;
 8003940:	9b7f      	ldr	r3, [sp, #508]	; 0x1fc
 8003942:	9350      	str	r3, [sp, #320]	; 0x140
    GG = G;
 8003944:	9b80      	ldr	r3, [sp, #512]	; 0x200
 8003946:	9351      	str	r3, [sp, #324]	; 0x144
    HH = H;
 8003948:	9b81      	ldr	r3, [sp, #516]	; 0x204
 800394a:	9352      	str	r3, [sp, #328]	; 0x148
 800394c:	ab65      	add	r3, sp, #404	; 0x194
 800394e:	aa91      	add	r2, sp, #580	; 0x244
 8003950:	9853      	ldr	r0, [sp, #332]	; 0x14c
	data[i] = in[i];
 8003952:	f853 1f04 	ldr.w	r1, [r3, #4]!
 8003956:	f842 1f04 	str.w	r1, [r2, #4]!
    for (i = 0; i < 16; ++i)
 800395a:	4283      	cmp	r3, r0
 800395c:	d1f9      	bne.n	8003952 <HAL_UART_RxCpltCallback+0x816>
 800395e:	ac92      	add	r4, sp, #584	; 0x248
 8003960:	adc2      	add	r5, sp, #776	; 0x308
 8003962:	4620      	mov	r0, r4
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8003964:	6ba2      	ldr	r2, [r4, #56]	; 0x38
	    sigma0(data[i-15]) + data[i - 16];
 8003966:	f854 1f04 	ldr.w	r1, [r4, #4]!
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 800396a:	ea4f 43f2 	mov.w	r3, r2, ror #19
 800396e:	ea83 4372 	eor.w	r3, r3, r2, ror #17
 8003972:	ea83 2392 	eor.w	r3, r3, r2, lsr #10
	    sigma0(data[i-15]) + data[i - 16];
 8003976:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8003978:	6800      	ldr	r0, [r0, #0]
 800397a:	4402      	add	r2, r0
 800397c:	4413      	add	r3, r2
 800397e:	ea4f 42b1 	mov.w	r2, r1, ror #18
 8003982:	ea82 12f1 	eor.w	r2, r2, r1, ror #7
 8003986:	ea82 02d1 	eor.w	r2, r2, r1, lsr #3
 800398a:	4413      	add	r3, r2
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 800398c:	63e3      	str	r3, [r4, #60]	; 0x3c
    for (i = 16; i < 64; ++i)
 800398e:	42ac      	cmp	r4, r5
 8003990:	d1e7      	bne.n	8003962 <HAL_UART_RxCpltCallback+0x826>
    DD = D;
 8003992:	f8dd e138 	ldr.w	lr, [sp, #312]	; 0x138
    CC = C;
 8003996:	9d4d      	ldr	r5, [sp, #308]	; 0x134
    BB = B;
 8003998:	9e4c      	ldr	r6, [sp, #304]	; 0x130
    AA = A;
 800399a:	984a      	ldr	r0, [sp, #296]	; 0x128
    GG = G;
 800399c:	9f51      	ldr	r7, [sp, #324]	; 0x144
    FF = F;
 800399e:	f8dd c140 	ldr.w	ip, [sp, #320]	; 0x140
    HH = H;
 80039a2:	9a52      	ldr	r2, [sp, #328]	; 0x148
    EE = E;
 80039a4:	994f      	ldr	r1, [sp, #316]	; 0x13c
    for (i = 0; i < 64; i++) {
 80039a6:	2400      	movs	r4, #0
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 80039a8:	f50d 7912 	add.w	r9, sp, #584	; 0x248
 80039ac:	9247      	str	r2, [sp, #284]	; 0x11c
 80039ae:	e74d      	b.n	800384c <HAL_UART_RxCpltCallback+0x710>
    uint32_t old_sz = m->sz[0];
 80039b0:	9d78      	ldr	r5, [sp, #480]	; 0x1e0
    m->sz[0] += len * 8;
 80039b2:	f105 0338 	add.w	r3, r5, #56	; 0x38
 80039b6:	9378      	str	r3, [sp, #480]	; 0x1e0
    if (m->sz[0] < old_sz)
 80039b8:	429d      	cmp	r5, r3
 80039ba:	d902      	bls.n	80039c2 <HAL_UART_RxCpltCallback+0x886>
	++m->sz[1];
 80039bc:	9b79      	ldr	r3, [sp, #484]	; 0x1e4
 80039be:	3301      	adds	r3, #1
 80039c0:	9379      	str	r3, [sp, #484]	; 0x1e4
    offset = (old_sz / 8) % 64;
 80039c2:	f3c5 05c5 	ubfx	r5, r5, #3, #6
    const unsigned char *p = (const unsigned char *)v;
 80039c6:	4b05      	ldr	r3, [pc, #20]	; (80039dc <HAL_UART_RxCpltCallback+0x8a0>)
 80039c8:	934a      	str	r3, [sp, #296]	; 0x128
    offset = (old_sz / 8) % 64;
 80039ca:	2307      	movs	r3, #7
 80039cc:	9348      	str	r3, [sp, #288]	; 0x120
 80039ce:	ab75      	add	r3, sp, #468	; 0x1d4
 80039d0:	9355      	str	r3, [sp, #340]	; 0x154
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 80039d2:	f8df 800c 	ldr.w	r8, [pc, #12]	; 80039e0 <HAL_UART_RxCpltCallback+0x8a4>
 80039d6:	e053      	b.n	8003a80 <HAL_UART_RxCpltCallback+0x944>
 80039d8:	2000152c 	.word	0x2000152c
 80039dc:	2000152e 	.word	0x2000152e
 80039e0:	08014438 	.word	0x08014438
    for (i = 0; i < 64; i++) {
 80039e4:	4635      	mov	r5, r6
 80039e6:	4606      	mov	r6, r0
	AA = T1 + T2;
 80039e8:	4618      	mov	r0, r3
    for (i = 0; i < 64; i++) {
 80039ea:	4667      	mov	r7, ip
 80039ec:	468c      	mov	ip, r1
	EE = DD + T1;
 80039ee:	4659      	mov	r1, fp
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 80039f0:	ea4f 23f1 	mov.w	r3, r1, ror #11
 80039f4:	ea83 13b1 	eor.w	r3, r3, r1, ror #6
 80039f8:	ea83 6371 	eor.w	r3, r3, r1, ror #25
 80039fc:	ea27 0a01 	bic.w	sl, r7, r1
 8003a00:	ea01 0b0c 	and.w	fp, r1, ip
 8003a04:	ea8a 0a0b 	eor.w	sl, sl, fp
 8003a08:	4453      	add	r3, sl
 8003a0a:	f859 2024 	ldr.w	r2, [r9, r4, lsl #2]
 8003a0e:	4413      	add	r3, r2
 8003a10:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 8003a14:	4413      	add	r3, r2
 8003a16:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8003a18:	4413      	add	r3, r2
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 8003a1a:	ea4f 3270 	mov.w	r2, r0, ror #13
 8003a1e:	ea82 02b0 	eor.w	r2, r2, r0, ror #2
 8003a22:	ea82 52b0 	eor.w	r2, r2, r0, ror #22
 8003a26:	ea86 0a05 	eor.w	sl, r6, r5
 8003a2a:	ea0a 0a00 	and.w	sl, sl, r0
 8003a2e:	ea06 0b05 	and.w	fp, r6, r5
 8003a32:	ea8a 0a0b 	eor.w	sl, sl, fp
 8003a36:	4452      	add	r2, sl
	EE = DD + T1;
 8003a38:	eb03 0b0e 	add.w	fp, r3, lr
	AA = T1 + T2;
 8003a3c:	4413      	add	r3, r2
    for (i = 0; i < 64; i++) {
 8003a3e:	3401      	adds	r4, #1
 8003a40:	9747      	str	r7, [sp, #284]	; 0x11c
 8003a42:	46ae      	mov	lr, r5
 8003a44:	2c40      	cmp	r4, #64	; 0x40
 8003a46:	d1cd      	bne.n	80039e4 <HAL_UART_RxCpltCallback+0x8a8>
    A += AA;
 8003a48:	9a4c      	ldr	r2, [sp, #304]	; 0x130
 8003a4a:	441a      	add	r2, r3
 8003a4c:	927a      	str	r2, [sp, #488]	; 0x1e8
    B += BB;
 8003a4e:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 8003a50:	4403      	add	r3, r0
 8003a52:	937b      	str	r3, [sp, #492]	; 0x1ec
    C += CC;
 8003a54:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 8003a56:	4433      	add	r3, r6
 8003a58:	937c      	str	r3, [sp, #496]	; 0x1f0
    D += DD;
 8003a5a:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 8003a5c:	442b      	add	r3, r5
 8003a5e:	937d      	str	r3, [sp, #500]	; 0x1f4
    E += EE;
 8003a60:	9b50      	ldr	r3, [sp, #320]	; 0x140
 8003a62:	445b      	add	r3, fp
 8003a64:	937e      	str	r3, [sp, #504]	; 0x1f8
    F += FF;
 8003a66:	9b51      	ldr	r3, [sp, #324]	; 0x144
 8003a68:	440b      	add	r3, r1
 8003a6a:	937f      	str	r3, [sp, #508]	; 0x1fc
    G += GG;
 8003a6c:	9b52      	ldr	r3, [sp, #328]	; 0x148
 8003a6e:	4463      	add	r3, ip
 8003a70:	9380      	str	r3, [sp, #512]	; 0x200
    H += HH;
 8003a72:	9b53      	ldr	r3, [sp, #332]	; 0x14c
 8003a74:	443b      	add	r3, r7
 8003a76:	9381      	str	r3, [sp, #516]	; 0x204
	    offset = 0;
 8003a78:	9d49      	ldr	r5, [sp, #292]	; 0x124
    while(len > 0){
 8003a7a:	9b48      	ldr	r3, [sp, #288]	; 0x120
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d069      	beq.n	8003b54 <HAL_UART_RxCpltCallback+0xa18>
	uint32_t l = 64 - offset;
 8003a80:	f1c5 0440 	rsb	r4, r5, #64	; 0x40
 8003a84:	9e48      	ldr	r6, [sp, #288]	; 0x120
 8003a86:	42b4      	cmp	r4, r6
 8003a88:	bf28      	it	cs
 8003a8a:	4634      	movcs	r4, r6
	memcpy(m->u.save_bytes + offset, p, l);
 8003a8c:	4622      	mov	r2, r4
 8003a8e:	9f4a      	ldr	r7, [sp, #296]	; 0x128
 8003a90:	4639      	mov	r1, r7
 8003a92:	ab82      	add	r3, sp, #520	; 0x208
 8003a94:	1958      	adds	r0, r3, r5
 8003a96:	f00f fad6 	bl	8013046 <memcpy>
	offset += l;
 8003a9a:	4425      	add	r5, r4
	p += l;
 8003a9c:	463b      	mov	r3, r7
 8003a9e:	4423      	add	r3, r4
 8003aa0:	934a      	str	r3, [sp, #296]	; 0x128
	len -= l;
 8003aa2:	1b33      	subs	r3, r6, r4
 8003aa4:	9348      	str	r3, [sp, #288]	; 0x120
	if(offset == 64){
 8003aa6:	2d40      	cmp	r5, #64	; 0x40
 8003aa8:	d1e7      	bne.n	8003a7a <HAL_UART_RxCpltCallback+0x93e>
 8003aaa:	ab78      	add	r3, sp, #480	; 0x1e0
 8003aac:	a888      	add	r0, sp, #544	; 0x220
 8003aae:	aa66      	add	r2, sp, #408	; 0x198
                p2[0] = p1[3];
 8003ab0:	f893 102b 	ldrb.w	r1, [r3, #43]	; 0x2b
 8003ab4:	7011      	strb	r1, [r2, #0]
                p2[1] = p1[2];
 8003ab6:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
 8003aba:	7051      	strb	r1, [r2, #1]
                p2[2] = p1[1];
 8003abc:	f893 1029 	ldrb.w	r1, [r3, #41]	; 0x29
 8003ac0:	7091      	strb	r1, [r2, #2]
                p2[3] = p1[0];
 8003ac2:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8003ac6:	70d1      	strb	r1, [r2, #3]
 8003ac8:	3304      	adds	r3, #4
 8003aca:	3204      	adds	r2, #4
	    for (i = 0; i < 16; i++){
 8003acc:	4298      	cmp	r0, r3
 8003ace:	d1ef      	bne.n	8003ab0 <HAL_UART_RxCpltCallback+0x974>
    AA = A;
 8003ad0:	9b7a      	ldr	r3, [sp, #488]	; 0x1e8
 8003ad2:	934c      	str	r3, [sp, #304]	; 0x130
    BB = B;
 8003ad4:	9b7b      	ldr	r3, [sp, #492]	; 0x1ec
 8003ad6:	934d      	str	r3, [sp, #308]	; 0x134
    CC = C;
 8003ad8:	9b7c      	ldr	r3, [sp, #496]	; 0x1f0
 8003ada:	934e      	str	r3, [sp, #312]	; 0x138
    DD = D;
 8003adc:	9b7d      	ldr	r3, [sp, #500]	; 0x1f4
 8003ade:	934f      	str	r3, [sp, #316]	; 0x13c
    EE = E;
 8003ae0:	9b7e      	ldr	r3, [sp, #504]	; 0x1f8
 8003ae2:	9350      	str	r3, [sp, #320]	; 0x140
    FF = F;
 8003ae4:	9b7f      	ldr	r3, [sp, #508]	; 0x1fc
 8003ae6:	9351      	str	r3, [sp, #324]	; 0x144
    GG = G;
 8003ae8:	9b80      	ldr	r3, [sp, #512]	; 0x200
 8003aea:	9352      	str	r3, [sp, #328]	; 0x148
    HH = H;
 8003aec:	9b81      	ldr	r3, [sp, #516]	; 0x204
 8003aee:	9353      	str	r3, [sp, #332]	; 0x14c
 8003af0:	ab65      	add	r3, sp, #404	; 0x194
 8003af2:	aa91      	add	r2, sp, #580	; 0x244
 8003af4:	9855      	ldr	r0, [sp, #340]	; 0x154
	data[i] = in[i];
 8003af6:	f853 1f04 	ldr.w	r1, [r3, #4]!
 8003afa:	f842 1f04 	str.w	r1, [r2, #4]!
    for (i = 0; i < 16; ++i)
 8003afe:	4283      	cmp	r3, r0
 8003b00:	d1f9      	bne.n	8003af6 <HAL_UART_RxCpltCallback+0x9ba>
 8003b02:	ac92      	add	r4, sp, #584	; 0x248
 8003b04:	adc2      	add	r5, sp, #776	; 0x308
 8003b06:	4620      	mov	r0, r4
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8003b08:	6ba2      	ldr	r2, [r4, #56]	; 0x38
	    sigma0(data[i-15]) + data[i - 16];
 8003b0a:	f854 1f04 	ldr.w	r1, [r4, #4]!
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8003b0e:	ea4f 43f2 	mov.w	r3, r2, ror #19
 8003b12:	ea83 4372 	eor.w	r3, r3, r2, ror #17
 8003b16:	ea83 2392 	eor.w	r3, r3, r2, lsr #10
	    sigma0(data[i-15]) + data[i - 16];
 8003b1a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8003b1c:	6800      	ldr	r0, [r0, #0]
 8003b1e:	4402      	add	r2, r0
 8003b20:	4413      	add	r3, r2
 8003b22:	ea4f 42b1 	mov.w	r2, r1, ror #18
 8003b26:	ea82 12f1 	eor.w	r2, r2, r1, ror #7
 8003b2a:	ea82 02d1 	eor.w	r2, r2, r1, lsr #3
 8003b2e:	4413      	add	r3, r2
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8003b30:	63e3      	str	r3, [r4, #60]	; 0x3c
    for (i = 16; i < 64; ++i)
 8003b32:	42ac      	cmp	r4, r5
 8003b34:	d1e7      	bne.n	8003b06 <HAL_UART_RxCpltCallback+0x9ca>
    DD = D;
 8003b36:	f8dd e13c 	ldr.w	lr, [sp, #316]	; 0x13c
    CC = C;
 8003b3a:	9d4e      	ldr	r5, [sp, #312]	; 0x138
    BB = B;
 8003b3c:	9e4d      	ldr	r6, [sp, #308]	; 0x134
    AA = A;
 8003b3e:	984c      	ldr	r0, [sp, #304]	; 0x130
    GG = G;
 8003b40:	9f52      	ldr	r7, [sp, #328]	; 0x148
    FF = F;
 8003b42:	f8dd c144 	ldr.w	ip, [sp, #324]	; 0x144
    HH = H;
 8003b46:	9a53      	ldr	r2, [sp, #332]	; 0x14c
    EE = E;
 8003b48:	9950      	ldr	r1, [sp, #320]	; 0x140
    for (i = 0; i < 64; i++) {
 8003b4a:	2400      	movs	r4, #0
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8003b4c:	f50d 7912 	add.w	r9, sp, #584	; 0x248
 8003b50:	9247      	str	r2, [sp, #284]	; 0x11c
 8003b52:	e74d      	b.n	80039f0 <HAL_UART_RxCpltCallback+0x8b4>
    unsigned offset = (m->sz[0] / 8) % 64;
 8003b54:	9c78      	ldr	r4, [sp, #480]	; 0x1e0
 8003b56:	f3c4 05c5 	ubfx	r5, r4, #3, #6
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8003b5a:	f1c5 0677 	rsb	r6, r5, #119	; 0x77
 8003b5e:	f006 063f 	and.w	r6, r6, #63	; 0x3f
    *zeros = 0x80;
 8003b62:	2380      	movs	r3, #128	; 0x80
 8003b64:	f88d 3198 	strb.w	r3, [sp, #408]	; 0x198
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8003b68:	2247      	movs	r2, #71	; 0x47
 8003b6a:	2100      	movs	r1, #0
 8003b6c:	f20d 1099 	addw	r0, sp, #409	; 0x199
 8003b70:	f00f fa74 	bl	801305c <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8003b74:	ab66      	add	r3, sp, #408	; 0x198
 8003b76:	4433      	add	r3, r6
 8003b78:	721c      	strb	r4, [r3, #8]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8003b7a:	0a22      	lsrs	r2, r4, #8
 8003b7c:	71da      	strb	r2, [r3, #7]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8003b7e:	0c22      	lsrs	r2, r4, #16
 8003b80:	719a      	strb	r2, [r3, #6]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8003b82:	0e22      	lsrs	r2, r4, #24
 8003b84:	715a      	strb	r2, [r3, #5]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8003b86:	9a79      	ldr	r2, [sp, #484]	; 0x1e4
 8003b88:	711a      	strb	r2, [r3, #4]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8003b8a:	0a11      	lsrs	r1, r2, #8
 8003b8c:	70d9      	strb	r1, [r3, #3]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8003b8e:	0c11      	lsrs	r1, r2, #16
 8003b90:	7099      	strb	r1, [r3, #2]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8003b92:	0e11      	lsrs	r1, r2, #24
 8003b94:	7059      	strb	r1, [r3, #1]
    mavlink_sha256_update(m, zeros, dstart + 8);
 8003b96:	f106 0309 	add.w	r3, r6, #9
 8003b9a:	9349      	str	r3, [sp, #292]	; 0x124
    m->sz[0] += len * 8;
 8003b9c:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8003ba0:	9378      	str	r3, [sp, #480]	; 0x1e0
    if (m->sz[0] < old_sz)
 8003ba2:	429c      	cmp	r4, r3
 8003ba4:	d901      	bls.n	8003baa <HAL_UART_RxCpltCallback+0xa6e>
	++m->sz[1];
 8003ba6:	3201      	adds	r2, #1
 8003ba8:	9279      	str	r2, [sp, #484]	; 0x1e4
    while(len > 0){
 8003baa:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f000 80bf 	beq.w	8003d30 <HAL_UART_RxCpltCallback+0xbf4>
 8003bb2:	ab66      	add	r3, sp, #408	; 0x198
 8003bb4:	934a      	str	r3, [sp, #296]	; 0x128
 8003bb6:	ab65      	add	r3, sp, #404	; 0x194
 8003bb8:	9355      	str	r3, [sp, #340]	; 0x154
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8003bba:	f8df 8328 	ldr.w	r8, [pc, #808]	; 8003ee4 <HAL_UART_RxCpltCallback+0xda8>
 8003bbe:	e04d      	b.n	8003c5c <HAL_UART_RxCpltCallback+0xb20>
    for (i = 0; i < 64; i++) {
 8003bc0:	4635      	mov	r5, r6
 8003bc2:	4606      	mov	r6, r0
	AA = T1 + T2;
 8003bc4:	4618      	mov	r0, r3
    for (i = 0; i < 64; i++) {
 8003bc6:	4667      	mov	r7, ip
 8003bc8:	468c      	mov	ip, r1
	EE = DD + T1;
 8003bca:	4659      	mov	r1, fp
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8003bcc:	ea4f 23f1 	mov.w	r3, r1, ror #11
 8003bd0:	ea83 13b1 	eor.w	r3, r3, r1, ror #6
 8003bd4:	ea83 6371 	eor.w	r3, r3, r1, ror #25
 8003bd8:	ea27 0a01 	bic.w	sl, r7, r1
 8003bdc:	ea01 0b0c 	and.w	fp, r1, ip
 8003be0:	ea8a 0a0b 	eor.w	sl, sl, fp
 8003be4:	4453      	add	r3, sl
 8003be6:	f859 2024 	ldr.w	r2, [r9, r4, lsl #2]
 8003bea:	4413      	add	r3, r2
 8003bec:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 8003bf0:	4413      	add	r3, r2
 8003bf2:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8003bf4:	4413      	add	r3, r2
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 8003bf6:	ea4f 3270 	mov.w	r2, r0, ror #13
 8003bfa:	ea82 02b0 	eor.w	r2, r2, r0, ror #2
 8003bfe:	ea82 52b0 	eor.w	r2, r2, r0, ror #22
 8003c02:	ea86 0a05 	eor.w	sl, r6, r5
 8003c06:	ea0a 0a00 	and.w	sl, sl, r0
 8003c0a:	ea06 0b05 	and.w	fp, r6, r5
 8003c0e:	ea8a 0a0b 	eor.w	sl, sl, fp
 8003c12:	4452      	add	r2, sl
	EE = DD + T1;
 8003c14:	eb03 0b0e 	add.w	fp, r3, lr
	AA = T1 + T2;
 8003c18:	4413      	add	r3, r2
    for (i = 0; i < 64; i++) {
 8003c1a:	3401      	adds	r4, #1
 8003c1c:	9747      	str	r7, [sp, #284]	; 0x11c
 8003c1e:	46ae      	mov	lr, r5
 8003c20:	2c40      	cmp	r4, #64	; 0x40
 8003c22:	d1cd      	bne.n	8003bc0 <HAL_UART_RxCpltCallback+0xa84>
    A += AA;
 8003c24:	9a4c      	ldr	r2, [sp, #304]	; 0x130
 8003c26:	441a      	add	r2, r3
 8003c28:	927a      	str	r2, [sp, #488]	; 0x1e8
    B += BB;
 8003c2a:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 8003c2c:	4403      	add	r3, r0
 8003c2e:	937b      	str	r3, [sp, #492]	; 0x1ec
    C += CC;
 8003c30:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 8003c32:	4433      	add	r3, r6
 8003c34:	937c      	str	r3, [sp, #496]	; 0x1f0
    D += DD;
 8003c36:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 8003c38:	442b      	add	r3, r5
 8003c3a:	937d      	str	r3, [sp, #500]	; 0x1f4
    E += EE;
 8003c3c:	9b50      	ldr	r3, [sp, #320]	; 0x140
 8003c3e:	445b      	add	r3, fp
 8003c40:	937e      	str	r3, [sp, #504]	; 0x1f8
    F += FF;
 8003c42:	9b51      	ldr	r3, [sp, #324]	; 0x144
 8003c44:	440b      	add	r3, r1
 8003c46:	937f      	str	r3, [sp, #508]	; 0x1fc
    G += GG;
 8003c48:	9b52      	ldr	r3, [sp, #328]	; 0x148
 8003c4a:	4463      	add	r3, ip
 8003c4c:	9380      	str	r3, [sp, #512]	; 0x200
    H += HH;
 8003c4e:	9b53      	ldr	r3, [sp, #332]	; 0x14c
 8003c50:	443b      	add	r3, r7
 8003c52:	9381      	str	r3, [sp, #516]	; 0x204
	    offset = 0;
 8003c54:	9d48      	ldr	r5, [sp, #288]	; 0x120
    while(len > 0){
 8003c56:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d069      	beq.n	8003d30 <HAL_UART_RxCpltCallback+0xbf4>
	uint32_t l = 64 - offset;
 8003c5c:	f1c5 0440 	rsb	r4, r5, #64	; 0x40
 8003c60:	9e49      	ldr	r6, [sp, #292]	; 0x124
 8003c62:	42b4      	cmp	r4, r6
 8003c64:	bf28      	it	cs
 8003c66:	4634      	movcs	r4, r6
	memcpy(m->u.save_bytes + offset, p, l);
 8003c68:	4622      	mov	r2, r4
 8003c6a:	9f4a      	ldr	r7, [sp, #296]	; 0x128
 8003c6c:	4639      	mov	r1, r7
 8003c6e:	ab82      	add	r3, sp, #520	; 0x208
 8003c70:	1958      	adds	r0, r3, r5
 8003c72:	f00f f9e8 	bl	8013046 <memcpy>
	offset += l;
 8003c76:	4425      	add	r5, r4
	p += l;
 8003c78:	463b      	mov	r3, r7
 8003c7a:	4423      	add	r3, r4
 8003c7c:	934a      	str	r3, [sp, #296]	; 0x128
	len -= l;
 8003c7e:	1b33      	subs	r3, r6, r4
 8003c80:	9349      	str	r3, [sp, #292]	; 0x124
	if(offset == 64){
 8003c82:	2d40      	cmp	r5, #64	; 0x40
 8003c84:	d1e7      	bne.n	8003c56 <HAL_UART_RxCpltCallback+0xb1a>
 8003c86:	ab78      	add	r3, sp, #480	; 0x1e0
 8003c88:	a888      	add	r0, sp, #544	; 0x220
 8003c8a:	aa56      	add	r2, sp, #344	; 0x158
                p2[0] = p1[3];
 8003c8c:	f893 102b 	ldrb.w	r1, [r3, #43]	; 0x2b
 8003c90:	7011      	strb	r1, [r2, #0]
                p2[1] = p1[2];
 8003c92:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
 8003c96:	7051      	strb	r1, [r2, #1]
                p2[2] = p1[1];
 8003c98:	f893 1029 	ldrb.w	r1, [r3, #41]	; 0x29
 8003c9c:	7091      	strb	r1, [r2, #2]
                p2[3] = p1[0];
 8003c9e:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8003ca2:	70d1      	strb	r1, [r2, #3]
 8003ca4:	3304      	adds	r3, #4
 8003ca6:	3204      	adds	r2, #4
	    for (i = 0; i < 16; i++){
 8003ca8:	4298      	cmp	r0, r3
 8003caa:	d1ef      	bne.n	8003c8c <HAL_UART_RxCpltCallback+0xb50>
    AA = A;
 8003cac:	9b7a      	ldr	r3, [sp, #488]	; 0x1e8
 8003cae:	934c      	str	r3, [sp, #304]	; 0x130
    BB = B;
 8003cb0:	9b7b      	ldr	r3, [sp, #492]	; 0x1ec
 8003cb2:	934d      	str	r3, [sp, #308]	; 0x134
    CC = C;
 8003cb4:	9b7c      	ldr	r3, [sp, #496]	; 0x1f0
 8003cb6:	934e      	str	r3, [sp, #312]	; 0x138
    DD = D;
 8003cb8:	9b7d      	ldr	r3, [sp, #500]	; 0x1f4
 8003cba:	934f      	str	r3, [sp, #316]	; 0x13c
    EE = E;
 8003cbc:	9b7e      	ldr	r3, [sp, #504]	; 0x1f8
 8003cbe:	9350      	str	r3, [sp, #320]	; 0x140
    FF = F;
 8003cc0:	9b7f      	ldr	r3, [sp, #508]	; 0x1fc
 8003cc2:	9351      	str	r3, [sp, #324]	; 0x144
    GG = G;
 8003cc4:	9b80      	ldr	r3, [sp, #512]	; 0x200
 8003cc6:	9352      	str	r3, [sp, #328]	; 0x148
    HH = H;
 8003cc8:	9b81      	ldr	r3, [sp, #516]	; 0x204
 8003cca:	9353      	str	r3, [sp, #332]	; 0x14c
 8003ccc:	ab55      	add	r3, sp, #340	; 0x154
 8003cce:	aa91      	add	r2, sp, #580	; 0x244
 8003cd0:	9855      	ldr	r0, [sp, #340]	; 0x154
	data[i] = in[i];
 8003cd2:	f853 1f04 	ldr.w	r1, [r3, #4]!
 8003cd6:	f842 1f04 	str.w	r1, [r2, #4]!
    for (i = 0; i < 16; ++i)
 8003cda:	4283      	cmp	r3, r0
 8003cdc:	d1f9      	bne.n	8003cd2 <HAL_UART_RxCpltCallback+0xb96>
 8003cde:	ac92      	add	r4, sp, #584	; 0x248
 8003ce0:	adc2      	add	r5, sp, #776	; 0x308
 8003ce2:	4620      	mov	r0, r4
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8003ce4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
	    sigma0(data[i-15]) + data[i - 16];
 8003ce6:	f854 1f04 	ldr.w	r1, [r4, #4]!
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8003cea:	ea4f 43f2 	mov.w	r3, r2, ror #19
 8003cee:	ea83 4372 	eor.w	r3, r3, r2, ror #17
 8003cf2:	ea83 2392 	eor.w	r3, r3, r2, lsr #10
	    sigma0(data[i-15]) + data[i - 16];
 8003cf6:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8003cf8:	6800      	ldr	r0, [r0, #0]
 8003cfa:	4402      	add	r2, r0
 8003cfc:	4413      	add	r3, r2
 8003cfe:	ea4f 42b1 	mov.w	r2, r1, ror #18
 8003d02:	ea82 12f1 	eor.w	r2, r2, r1, ror #7
 8003d06:	ea82 02d1 	eor.w	r2, r2, r1, lsr #3
 8003d0a:	4413      	add	r3, r2
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8003d0c:	63e3      	str	r3, [r4, #60]	; 0x3c
    for (i = 16; i < 64; ++i)
 8003d0e:	42ac      	cmp	r4, r5
 8003d10:	d1e7      	bne.n	8003ce2 <HAL_UART_RxCpltCallback+0xba6>
    DD = D;
 8003d12:	f8dd e13c 	ldr.w	lr, [sp, #316]	; 0x13c
    CC = C;
 8003d16:	9d4e      	ldr	r5, [sp, #312]	; 0x138
    BB = B;
 8003d18:	9e4d      	ldr	r6, [sp, #308]	; 0x134
    AA = A;
 8003d1a:	984c      	ldr	r0, [sp, #304]	; 0x130
    GG = G;
 8003d1c:	9f52      	ldr	r7, [sp, #328]	; 0x148
    FF = F;
 8003d1e:	f8dd c144 	ldr.w	ip, [sp, #324]	; 0x144
    HH = H;
 8003d22:	9a53      	ldr	r2, [sp, #332]	; 0x14c
    EE = E;
 8003d24:	9950      	ldr	r1, [sp, #320]	; 0x140
    for (i = 0; i < 64; i++) {
 8003d26:	2400      	movs	r4, #0
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8003d28:	f50d 7912 	add.w	r9, sp, #584	; 0x248
 8003d2c:	9247      	str	r2, [sp, #284]	; 0x11c
 8003d2e:	e74d      	b.n	8003bcc <HAL_UART_RxCpltCallback+0xa90>
    result[0] = p[3];
 8003d30:	f89d 31eb 	ldrb.w	r3, [sp, #491]	; 0x1eb
 8003d34:	f88d 3158 	strb.w	r3, [sp, #344]	; 0x158
    result[1] = p[2];
 8003d38:	f89d 31ea 	ldrb.w	r3, [sp, #490]	; 0x1ea
 8003d3c:	f88d 3159 	strb.w	r3, [sp, #345]	; 0x159
    result[2] = p[1];
 8003d40:	f89d 31e9 	ldrb.w	r3, [sp, #489]	; 0x1e9
 8003d44:	f88d 315a 	strb.w	r3, [sp, #346]	; 0x15a
    result[3] = p[0];
 8003d48:	f89d 31e8 	ldrb.w	r3, [sp, #488]	; 0x1e8
 8003d4c:	f88d 315b 	strb.w	r3, [sp, #347]	; 0x15b
    result[4] = p[7];
 8003d50:	f89d 31ef 	ldrb.w	r3, [sp, #495]	; 0x1ef
 8003d54:	f88d 315c 	strb.w	r3, [sp, #348]	; 0x15c
    result[5] = p[6];
 8003d58:	f89d 31ee 	ldrb.w	r3, [sp, #494]	; 0x1ee
 8003d5c:	f88d 315d 	strb.w	r3, [sp, #349]	; 0x15d
	if (memcmp(signature, incoming_signature, 6) != 0) {
 8003d60:	2206      	movs	r2, #6
 8003d62:	495b      	ldr	r1, [pc, #364]	; (8003ed0 <HAL_UART_RxCpltCallback+0xd94>)
 8003d64:	a856      	add	r0, sp, #344	; 0x158
 8003d66:	f00f f95f 	bl	8013028 <memcmp>
 8003d6a:	b1d0      	cbz	r0, 8003da2 <HAL_UART_RxCpltCallback+0xc66>
			   	(status->signing->accept_unsigned_callback &&
 8003d6c:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 8003d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
			if (!sig_ok &&
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 80a9 	beq.w	8003ec8 <HAL_UART_RxCpltCallback+0xd8c>
			   	 status->signing->accept_unsigned_callback(status, rxmsg->msgid))) {
 8003d76:	4a57      	ldr	r2, [pc, #348]	; (8003ed4 <HAL_UART_RxCpltCallback+0xd98>)
 8003d78:	6891      	ldr	r1, [r2, #8]
 8003d7a:	0a09      	lsrs	r1, r1, #8
 8003d7c:	4856      	ldr	r0, [pc, #344]	; (8003ed8 <HAL_UART_RxCpltCallback+0xd9c>)
 8003d7e:	4798      	blx	r3
			   	(status->signing->accept_unsigned_callback &&
 8003d80:	2800      	cmp	r0, #0
 8003d82:	f000 80a1 	beq.w	8003ec8 <HAL_UART_RxCpltCallback+0xd8c>
				status->msg_received = MAVLINK_FRAMING_OK;
 8003d86:	4b54      	ldr	r3, [pc, #336]	; (8003ed8 <HAL_UART_RxCpltCallback+0xd9c>)
 8003d88:	2201      	movs	r2, #1
 8003d8a:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8003d8c:	4b52      	ldr	r3, [pc, #328]	; (8003ed8 <HAL_UART_RxCpltCallback+0xd9c>)
 8003d8e:	2201      	movs	r2, #1
 8003d90:	70da      	strb	r2, [r3, #3]
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 8003d92:	f240 1223 	movw	r2, #291	; 0x123
 8003d96:	494f      	ldr	r1, [pc, #316]	; (8003ed4 <HAL_UART_RxCpltCallback+0xd98>)
 8003d98:	a8d3      	add	r0, sp, #844	; 0x34c
 8003d9a:	f00f f954 	bl	8013046 <memcpy>
 8003d9e:	f7ff bbf4 	b.w	800358a <HAL_UART_RxCpltCallback+0x44e>
	uint8_t link_id = psig[0];
 8003da2:	4b4c      	ldr	r3, [pc, #304]	; (8003ed4 <HAL_UART_RxCpltCallback+0xd98>)
 8003da4:	f893 6116 	ldrb.w	r6, [r3, #278]	; 0x116
	tstamp.t64 = 0;
 8003da8:	aa66      	add	r2, sp, #408	; 0x198
 8003daa:	2000      	movs	r0, #0
 8003dac:	2100      	movs	r1, #0
 8003dae:	e9c2 0100 	strd	r0, r1, [r2]
	memcpy(tstamp.t8, psig+1, 6);
 8003db2:	f8d3 0117 	ldr.w	r0, [r3, #279]	; 0x117
 8003db6:	f203 1317 	addw	r3, r3, #279	; 0x117
 8003dba:	9066      	str	r0, [sp, #408]	; 0x198
 8003dbc:	889b      	ldrh	r3, [r3, #4]
 8003dbe:	f8ad 319c 	strh.w	r3, [sp, #412]	; 0x19c
	if (signing_streams == NULL) {
 8003dc2:	9a54      	ldr	r2, [sp, #336]	; 0x150
 8003dc4:	2a00      	cmp	r2, #0
 8003dc6:	d0d1      	beq.n	8003d6c <HAL_UART_RxCpltCallback+0xc30>
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 8003dc8:	8810      	ldrh	r0, [r2, #0]
 8003dca:	2800      	cmp	r0, #0
 8003dcc:	d065      	beq.n	8003e9a <HAL_UART_RxCpltCallback+0xd5e>
		if (msg->sysid == signing_streams->stream[i].sysid &&
 8003dce:	4b41      	ldr	r3, [pc, #260]	; (8003ed4 <HAL_UART_RxCpltCallback+0xd98>)
 8003dd0:	79dc      	ldrb	r4, [r3, #7]
		    msg->compid == signing_streams->stream[i].compid &&
 8003dd2:	7a1f      	ldrb	r7, [r3, #8]
 8003dd4:	1c93      	adds	r3, r2, #2
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 8003dd6:	2100      	movs	r1, #0
 8003dd8:	e004      	b.n	8003de4 <HAL_UART_RxCpltCallback+0xca8>
 8003dda:	3101      	adds	r1, #1
 8003ddc:	b289      	uxth	r1, r1
 8003dde:	3309      	adds	r3, #9
 8003de0:	4288      	cmp	r0, r1
 8003de2:	d03a      	beq.n	8003e5a <HAL_UART_RxCpltCallback+0xd1e>
		if (msg->sysid == signing_streams->stream[i].sysid &&
 8003de4:	785a      	ldrb	r2, [r3, #1]
 8003de6:	42a2      	cmp	r2, r4
 8003de8:	d1f7      	bne.n	8003dda <HAL_UART_RxCpltCallback+0xc9e>
 8003dea:	789a      	ldrb	r2, [r3, #2]
 8003dec:	42ba      	cmp	r2, r7
 8003dee:	d1f4      	bne.n	8003dda <HAL_UART_RxCpltCallback+0xc9e>
		    msg->compid == signing_streams->stream[i].compid &&
 8003df0:	781a      	ldrb	r2, [r3, #0]
 8003df2:	42b2      	cmp	r2, r6
 8003df4:	d1f1      	bne.n	8003dda <HAL_UART_RxCpltCallback+0xc9e>
	if (i == signing_streams->num_signing_streams) {
 8003df6:	4288      	cmp	r0, r1
 8003df8:	d030      	beq.n	8003e5c <HAL_UART_RxCpltCallback+0xd20>
		last_tstamp.t64 = 0;
 8003dfa:	aa92      	add	r2, sp, #584	; 0x248
 8003dfc:	2400      	movs	r4, #0
 8003dfe:	2500      	movs	r5, #0
 8003e00:	e9c2 4500 	strd	r4, r5, [r2]
		memcpy(last_tstamp.t8, signing_streams->stream[i].timestamp_bytes, 6);
 8003e04:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8003e08:	3305      	adds	r3, #5
 8003e0a:	9854      	ldr	r0, [sp, #336]	; 0x150
 8003e0c:	4403      	add	r3, r0
 8003e0e:	6818      	ldr	r0, [r3, #0]
 8003e10:	9092      	str	r0, [sp, #584]	; 0x248
 8003e12:	889b      	ldrh	r3, [r3, #4]
 8003e14:	f8ad 324c 	strh.w	r3, [sp, #588]	; 0x24c
		if (tstamp.t64 <= last_tstamp.t64) {
 8003e18:	ab66      	add	r3, sp, #408	; 0x198
 8003e1a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003e1e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8003e22:	42ab      	cmp	r3, r5
 8003e24:	bf08      	it	eq
 8003e26:	42a2      	cmpeq	r2, r4
 8003e28:	d2a0      	bcs.n	8003d6c <HAL_UART_RxCpltCallback+0xc30>
 8003e2a:	4608      	mov	r0, r1
	memcpy(signing_streams->stream[i].timestamp_bytes, psig+1, 6);
 8003e2c:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8003e30:	1d43      	adds	r3, r0, #5
 8003e32:	9c54      	ldr	r4, [sp, #336]	; 0x150
 8003e34:	18e1      	adds	r1, r4, r3
 8003e36:	4a29      	ldr	r2, [pc, #164]	; (8003edc <HAL_UART_RxCpltCallback+0xda0>)
 8003e38:	6810      	ldr	r0, [r2, #0]
 8003e3a:	50e0      	str	r0, [r4, r3]
 8003e3c:	8893      	ldrh	r3, [r2, #4]
 8003e3e:	808b      	strh	r3, [r1, #4]
	if (tstamp.t64 > signing->timestamp) {
 8003e40:	ab66      	add	r3, sp, #408	; 0x198
 8003e42:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e46:	9c4b      	ldr	r4, [sp, #300]	; 0x12c
 8003e48:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8003e4c:	428b      	cmp	r3, r1
 8003e4e:	bf08      	it	eq
 8003e50:	4282      	cmpeq	r2, r0
 8003e52:	d298      	bcs.n	8003d86 <HAL_UART_RxCpltCallback+0xc4a>
		signing->timestamp = tstamp.t64;
 8003e54:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003e58:	e795      	b.n	8003d86 <HAL_UART_RxCpltCallback+0xc4a>
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 8003e5a:	4601      	mov	r1, r0
		if (signing_streams->num_signing_streams >= MAVLINK_MAX_SIGNING_STREAMS) {
 8003e5c:	280f      	cmp	r0, #15
 8003e5e:	d885      	bhi.n	8003d6c <HAL_UART_RxCpltCallback+0xc30>
		if (tstamp.t64 + 6000*1000UL < signing->timestamp) {
 8003e60:	ab66      	add	r3, sp, #408	; 0x198
 8003e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e66:	4c1e      	ldr	r4, [pc, #120]	; (8003ee0 <HAL_UART_RxCpltCallback+0xda4>)
 8003e68:	2500      	movs	r5, #0
 8003e6a:	18a7      	adds	r7, r4, r2
 8003e6c:	eb45 0803 	adc.w	r8, r5, r3
 8003e70:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 8003e72:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003e76:	4598      	cmp	r8, r3
 8003e78:	bf08      	it	eq
 8003e7a:	4297      	cmpeq	r7, r2
 8003e7c:	f4ff af76 	bcc.w	8003d6c <HAL_UART_RxCpltCallback+0xc30>
		signing_streams->stream[i].sysid = msg->sysid;
 8003e80:	4a14      	ldr	r2, [pc, #80]	; (8003ed4 <HAL_UART_RxCpltCallback+0xd98>)
 8003e82:	79d4      	ldrb	r4, [r2, #7]
 8003e84:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8003e88:	9d54      	ldr	r5, [sp, #336]	; 0x150
 8003e8a:	186b      	adds	r3, r5, r1
 8003e8c:	70dc      	strb	r4, [r3, #3]
		signing_streams->stream[i].compid = msg->compid;
 8003e8e:	7a12      	ldrb	r2, [r2, #8]
 8003e90:	711a      	strb	r2, [r3, #4]
		signing_streams->stream[i].link_id = link_id;
 8003e92:	709e      	strb	r6, [r3, #2]
		signing_streams->num_signing_streams++;
 8003e94:	1c43      	adds	r3, r0, #1
 8003e96:	802b      	strh	r3, [r5, #0]
 8003e98:	e7c8      	b.n	8003e2c <HAL_UART_RxCpltCallback+0xcf0>
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 8003e9a:	4601      	mov	r1, r0
 8003e9c:	e7e0      	b.n	8003e60 <HAL_UART_RxCpltCallback+0xd24>
    if (msg_received == MAVLINK_FRAMING_BAD_CRC ||
 8003e9e:	1e9a      	subs	r2, r3, #2
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	2a01      	cmp	r2, #1
 8003ea4:	f67f aa02 	bls.w	80032ac <HAL_UART_RxCpltCallback+0x170>
		if(mavlink_parse_char(0, inByte, &inmsg, &msgStatus)){
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f43f a953 	beq.w	8003154 <HAL_UART_RxCpltCallback+0x18>
 8003eae:	f7ff bb83 	b.w	80035b8 <HAL_UART_RxCpltCallback+0x47c>
	    {
		    status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 8003eb2:	4b09      	ldr	r3, [pc, #36]	; (8003ed8 <HAL_UART_RxCpltCallback+0xd9c>)
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	70da      	strb	r2, [r3, #3]
		    rxmsg->len = 0;
 8003eb8:	4b06      	ldr	r3, [pc, #24]	; (8003ed4 <HAL_UART_RxCpltCallback+0xd98>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	70da      	strb	r2, [r3, #3]
	msg->checksum = crcTmp;
 8003ebe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ec2:	801a      	strh	r2, [r3, #0]
 8003ec4:	f7ff b946 	b.w	8003154 <HAL_UART_RxCpltCallback+0x18>
				status->msg_received = MAVLINK_FRAMING_BAD_SIGNATURE;
 8003ec8:	4b03      	ldr	r3, [pc, #12]	; (8003ed8 <HAL_UART_RxCpltCallback+0xd9c>)
 8003eca:	2203      	movs	r2, #3
 8003ecc:	701a      	strb	r2, [r3, #0]
 8003ece:	e75d      	b.n	8003d8c <HAL_UART_RxCpltCallback+0xc50>
 8003ed0:	20001535 	.word	0x20001535
 8003ed4:	20001418 	.word	0x20001418
 8003ed8:	200018a4 	.word	0x200018a4
 8003edc:	2000152f 	.word	0x2000152f
 8003ee0:	005b8d80 	.word	0x005b8d80
 8003ee4:	08014438 	.word	0x08014438

08003ee8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003ee8:	b508      	push	{r3, lr}
    if (htim->Instance==TIM7){
 8003eea:	6802      	ldr	r2, [r0, #0]
 8003eec:	4b03      	ldr	r3, [pc, #12]	; (8003efc <HAL_TIM_PeriodElapsedCallback+0x14>)
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d000      	beq.n	8003ef4 <HAL_TIM_PeriodElapsedCallback+0xc>
    	mouseDriver_send_status_msg();
    }
}
 8003ef2:	bd08      	pop	{r3, pc}
    	mouseDriver_send_status_msg();
 8003ef4:	f7fe fed2 	bl	8002c9c <mouseDriver_send_status_msg>
}
 8003ef8:	e7fb      	b.n	8003ef2 <HAL_TIM_PeriodElapsedCallback+0xa>
 8003efa:	bf00      	nop
 8003efc:	40001400 	.word	0x40001400

08003f00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f00:	b530      	push	{r4, r5, lr}
 8003f02:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f04:	2224      	movs	r2, #36	; 0x24
 8003f06:	2100      	movs	r1, #0
 8003f08:	a828      	add	r0, sp, #160	; 0xa0
 8003f0a:	f00f f8a7 	bl	801305c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f0e:	2400      	movs	r4, #0
 8003f10:	9422      	str	r4, [sp, #136]	; 0x88
 8003f12:	9423      	str	r4, [sp, #140]	; 0x8c
 8003f14:	9424      	str	r4, [sp, #144]	; 0x90
 8003f16:	9425      	str	r4, [sp, #148]	; 0x94
 8003f18:	9426      	str	r4, [sp, #152]	; 0x98
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f1a:	2288      	movs	r2, #136	; 0x88
 8003f1c:	4621      	mov	r1, r4
 8003f1e:	4668      	mov	r0, sp
 8003f20:	f00f f89c 	bl	801305c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003f24:	2502      	movs	r5, #2
 8003f26:	9527      	str	r5, [sp, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003f28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f2c:	932a      	str	r3, [sp, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003f2e:	2310      	movs	r3, #16
 8003f30:	932b      	str	r3, [sp, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f32:	9531      	str	r5, [sp, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003f34:	9532      	str	r5, [sp, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003f36:	2301      	movs	r3, #1
 8003f38:	9333      	str	r3, [sp, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003f3a:	230a      	movs	r3, #10
 8003f3c:	9334      	str	r3, [sp, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003f3e:	2307      	movs	r3, #7
 8003f40:	9335      	str	r3, [sp, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003f42:	9536      	str	r5, [sp, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003f44:	9537      	str	r5, [sp, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f46:	a827      	add	r0, sp, #156	; 0x9c
 8003f48:	f006 fa44 	bl	800a3d4 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f4c:	230f      	movs	r3, #15
 8003f4e:	9322      	str	r3, [sp, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f50:	2303      	movs	r3, #3
 8003f52:	9323      	str	r3, [sp, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f54:	9424      	str	r4, [sp, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003f56:	9425      	str	r4, [sp, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003f58:	9426      	str	r4, [sp, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003f5a:	2104      	movs	r1, #4
 8003f5c:	a822      	add	r0, sp, #136	; 0x88
 8003f5e:	f006 fd29 	bl	800a9b4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003f62:	9500      	str	r5, [sp, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003f64:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f66:	4668      	mov	r0, sp
 8003f68:	f007 f888 	bl	800b07c <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003f6c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003f70:	f005 fcd8 	bl	8009924 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8003f74:	b039      	add	sp, #228	; 0xe4
 8003f76:	bd30      	pop	{r4, r5, pc}

08003f78 <main>:
{
 8003f78:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8003f7c:	b09f      	sub	sp, #124	; 0x7c
  HAL_Init();
 8003f7e:	f000 fcaf 	bl	80048e0 <HAL_Init>
  SystemClock_Config();
 8003f82:	f7ff ffbd 	bl	8003f00 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f86:	2400      	movs	r4, #0
 8003f88:	9413      	str	r4, [sp, #76]	; 0x4c
 8003f8a:	9414      	str	r4, [sp, #80]	; 0x50
 8003f8c:	9415      	str	r4, [sp, #84]	; 0x54
 8003f8e:	9416      	str	r4, [sp, #88]	; 0x58
 8003f90:	9417      	str	r4, [sp, #92]	; 0x5c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f92:	4db1      	ldr	r5, [pc, #708]	; (8004258 <main+0x2e0>)
 8003f94:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003f96:	f043 0304 	orr.w	r3, r3, #4
 8003f9a:	64eb      	str	r3, [r5, #76]	; 0x4c
 8003f9c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003f9e:	f003 0304 	and.w	r3, r3, #4
 8003fa2:	9301      	str	r3, [sp, #4]
 8003fa4:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003fa6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003fa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fac:	64eb      	str	r3, [r5, #76]	; 0x4c
 8003fae:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb4:	9302      	str	r3, [sp, #8]
 8003fb6:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fb8:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003fba:	f043 0301 	orr.w	r3, r3, #1
 8003fbe:	64eb      	str	r3, [r5, #76]	; 0x4c
 8003fc0:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	9303      	str	r3, [sp, #12]
 8003fc8:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fca:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003fcc:	f043 0302 	orr.w	r3, r3, #2
 8003fd0:	64eb      	str	r3, [r5, #76]	; 0x4c
 8003fd2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003fd4:	f003 0302 	and.w	r3, r3, #2
 8003fd8:	9304      	str	r3, [sp, #16]
 8003fda:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_0_Pin|CS_1_Pin, GPIO_PIN_RESET);
 8003fdc:	4622      	mov	r2, r4
 8003fde:	2103      	movs	r1, #3
 8003fe0:	489e      	ldr	r0, [pc, #632]	; (800425c <main+0x2e4>)
 8003fe2:	f002 fa67 	bl	80064b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PW_1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8003fe6:	4622      	mov	r2, r4
 8003fe8:	2130      	movs	r1, #48	; 0x30
 8003fea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fee:	f002 fa61 	bl	80064b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PW_0_GPIO_Port, PW_0_Pin, GPIO_PIN_RESET);
 8003ff2:	4e9b      	ldr	r6, [pc, #620]	; (8004260 <main+0x2e8>)
 8003ff4:	4622      	mov	r2, r4
 8003ff6:	2101      	movs	r1, #1
 8003ff8:	4630      	mov	r0, r6
 8003ffa:	f002 fa5b 	bl	80064b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003ffe:	f44f 5b00 	mov.w	fp, #8192	; 0x2000
 8004002:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004006:	4b97      	ldr	r3, [pc, #604]	; (8004264 <main+0x2ec>)
 8004008:	9314      	str	r3, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800400a:	9415      	str	r4, [sp, #84]	; 0x54
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800400c:	a913      	add	r1, sp, #76	; 0x4c
 800400e:	4893      	ldr	r0, [pc, #588]	; (800425c <main+0x2e4>)
 8004010:	f002 f8b4 	bl	800617c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_0_Pin CS_1_Pin */
  GPIO_InitStruct.Pin = CS_0_Pin|CS_1_Pin;
 8004014:	f04f 0a03 	mov.w	sl, #3
 8004018:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800401c:	f04f 0801 	mov.w	r8, #1
 8004020:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004024:	9415      	str	r4, [sp, #84]	; 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004026:	9416      	str	r4, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004028:	a913      	add	r1, sp, #76	; 0x4c
 800402a:	488c      	ldr	r0, [pc, #560]	; (800425c <main+0x2e4>)
 800402c:	f002 f8a6 	bl	800617c <HAL_GPIO_Init>

  /*Configure GPIO pins : PW_1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = PW_1_Pin|LD2_Pin;
 8004030:	2330      	movs	r3, #48	; 0x30
 8004032:	9313      	str	r3, [sp, #76]	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004034:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004038:	9415      	str	r4, [sp, #84]	; 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800403a:	9416      	str	r4, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800403c:	a913      	add	r1, sp, #76	; 0x4c
 800403e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004042:	f002 f89b 	bl	800617c <HAL_GPIO_Init>

  /*Configure GPIO pin : PW_0_Pin */
  GPIO_InitStruct.Pin = PW_0_Pin;
 8004046:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800404a:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800404e:	9415      	str	r4, [sp, #84]	; 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004050:	9416      	str	r4, [sp, #88]	; 0x58
  HAL_GPIO_Init(PW_0_GPIO_Port, &GPIO_InitStruct);
 8004052:	a913      	add	r1, sp, #76	; 0x4c
 8004054:	4630      	mov	r0, r6
 8004056:	f002 f891 	bl	800617c <HAL_GPIO_Init>
  __DMA1_CLK_ENABLE();
 800405a:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800405c:	ea43 0308 	orr.w	r3, r3, r8
 8004060:	64ab      	str	r3, [r5, #72]	; 0x48
 8004062:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8004064:	ea03 0308 	and.w	r3, r3, r8
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	9b00      	ldr	r3, [sp, #0]
  hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800406c:	4e7e      	ldr	r6, [pc, #504]	; (8004268 <main+0x2f0>)
 800406e:	2310      	movs	r3, #16
 8004070:	60b3      	str	r3, [r6, #8]
  hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004072:	60f4      	str	r4, [r6, #12]
  hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004074:	2380      	movs	r3, #128	; 0x80
 8004076:	6133      	str	r3, [r6, #16]
  hdma_usart2_tx.Init.PeriphDataAlignment = DMA_MDATAALIGN_BYTE;
 8004078:	6174      	str	r4, [r6, #20]
  hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800407a:	61b4      	str	r4, [r6, #24]
  hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800407c:	61f4      	str	r4, [r6, #28]
  hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800407e:	6234      	str	r4, [r6, #32]
  HAL_DMA_Init(&hdma_usart2_tx);
 8004080:	4630      	mov	r0, r6
 8004082:	f000 fec1 	bl	8004e08 <HAL_DMA_Init>
  __HAL_LINKDMA(&huart2,hdmatx,hdma_usart2_tx);
 8004086:	4f79      	ldr	r7, [pc, #484]	; (800426c <main+0x2f4>)
 8004088:	66be      	str	r6, [r7, #104]	; 0x68
 800408a:	62b7      	str	r7, [r6, #40]	; 0x28
  huart2.Instance = USART2;
 800408c:	4b78      	ldr	r3, [pc, #480]	; (8004270 <main+0x2f8>)
 800408e:	603b      	str	r3, [r7, #0]
  huart2.Init.BaudRate = 230400;
 8004090:	f44f 3361 	mov.w	r3, #230400	; 0x38400
 8004094:	607b      	str	r3, [r7, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004096:	60bc      	str	r4, [r7, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004098:	60fc      	str	r4, [r7, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800409a:	613c      	str	r4, [r7, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800409c:	230c      	movs	r3, #12
 800409e:	617b      	str	r3, [r7, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040a0:	61bc      	str	r4, [r7, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80040a2:	61fc      	str	r4, [r7, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80040a4:	623c      	str	r4, [r7, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80040a6:	627c      	str	r4, [r7, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80040a8:	4638      	mov	r0, r7
 80040aa:	f00e fd6c 	bl	8012b86 <HAL_UART_Init>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040ae:	9413      	str	r4, [sp, #76]	; 0x4c
 80040b0:	9414      	str	r4, [sp, #80]	; 0x50
 80040b2:	9415      	str	r4, [sp, #84]	; 0x54
  htim7.Instance = TIM7;
 80040b4:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8004288 <main+0x310>
 80040b8:	4b6e      	ldr	r3, [pc, #440]	; (8004274 <main+0x2fc>)
 80040ba:	f8c9 3000 	str.w	r3, [r9]
  htim7.Init.Prescaler = PRESCALER_HEART;
 80040be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040c2:	f8c9 3004 	str.w	r3, [r9, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040c6:	f8c9 4008 	str.w	r4, [r9, #8]
  htim7.Init.Period = COUNTER_PERIOD_HEART;
 80040ca:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 80040ce:	f8c9 300c 	str.w	r3, [r9, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040d2:	f8c9 4018 	str.w	r4, [r9, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80040d6:	4648      	mov	r0, r9
 80040d8:	f00a fdb0 	bl	800ec3c <HAL_TIM_Base_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040dc:	9413      	str	r4, [sp, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040de:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80040e0:	a913      	add	r1, sp, #76	; 0x4c
 80040e2:	4648      	mov	r0, r9
 80040e4:	f00d f9d4 	bl	8011490 <HAL_TIMEx_MasterConfigSynchronization>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80040e8:	9408      	str	r4, [sp, #32]
 80040ea:	9409      	str	r4, [sp, #36]	; 0x24
 80040ec:	940a      	str	r4, [sp, #40]	; 0x28
 80040ee:	940b      	str	r4, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040f0:	9405      	str	r4, [sp, #20]
 80040f2:	9406      	str	r4, [sp, #24]
 80040f4:	9407      	str	r4, [sp, #28]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80040f6:	940c      	str	r4, [sp, #48]	; 0x30
 80040f8:	940d      	str	r4, [sp, #52]	; 0x34
 80040fa:	940e      	str	r4, [sp, #56]	; 0x38
 80040fc:	940f      	str	r4, [sp, #60]	; 0x3c
 80040fe:	9410      	str	r4, [sp, #64]	; 0x40
 8004100:	9411      	str	r4, [sp, #68]	; 0x44
 8004102:	9412      	str	r4, [sp, #72]	; 0x48
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004104:	222c      	movs	r2, #44	; 0x2c
 8004106:	4621      	mov	r1, r4
 8004108:	a813      	add	r0, sp, #76	; 0x4c
 800410a:	f00e ffa7 	bl	801305c <memset>
  htim1.Instance = TIM1;
 800410e:	4e5a      	ldr	r6, [pc, #360]	; (8004278 <main+0x300>)
 8004110:	4b5a      	ldr	r3, [pc, #360]	; (800427c <main+0x304>)
 8004112:	6033      	str	r3, [r6, #0]
  htim1.Init.Prescaler = PRESCALER_PWM;
 8004114:	2309      	movs	r3, #9
 8004116:	6073      	str	r3, [r6, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004118:	60b4      	str	r4, [r6, #8]
  htim1.Init.Period = COUNTER_PERIOD_PWM;
 800411a:	23ff      	movs	r3, #255	; 0xff
 800411c:	60f3      	str	r3, [r6, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800411e:	6134      	str	r4, [r6, #16]
  htim1.Init.RepetitionCounter = 0;
 8004120:	6174      	str	r4, [r6, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004122:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004124:	4630      	mov	r0, r6
 8004126:	f00a fd89 	bl	800ec3c <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800412a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800412e:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004130:	a908      	add	r1, sp, #32
 8004132:	4630      	mov	r0, r6
 8004134:	f00b f992 	bl	800f45c <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004138:	4630      	mov	r0, r6
 800413a:	f00a fdb1 	bl	800eca0 <HAL_TIM_PWM_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800413e:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004140:	9406      	str	r4, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004142:	9407      	str	r4, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004144:	a905      	add	r1, sp, #20
 8004146:	4630      	mov	r0, r6
 8004148:	f00d f9a2 	bl	8011490 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800414c:	2360      	movs	r3, #96	; 0x60
 800414e:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.Pulse = PULSE_PWM;
 8004150:	230a      	movs	r3, #10
 8004152:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004154:	940e      	str	r4, [sp, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004156:	940f      	str	r4, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004158:	9410      	str	r4, [sp, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800415a:	9411      	str	r4, [sp, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800415c:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800415e:	4622      	mov	r2, r4
 8004160:	a90c      	add	r1, sp, #48	; 0x30
 8004162:	4630      	mov	r0, r6
 8004164:	f00a fec3 	bl	800eeee <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004168:	2204      	movs	r2, #4
 800416a:	a90c      	add	r1, sp, #48	; 0x30
 800416c:	4630      	mov	r0, r6
 800416e:	f00a febe 	bl	800eeee <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004172:	9413      	str	r4, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004174:	9414      	str	r4, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004176:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.DeadTime = 0;
 8004178:	9416      	str	r4, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800417a:	9417      	str	r4, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800417c:	f8cd b060 	str.w	fp, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004180:	9419      	str	r4, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004182:	941a      	str	r4, [sp, #104]	; 0x68
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004184:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004188:	931b      	str	r3, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.Break2Filter = 0;
 800418a:	941c      	str	r4, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800418c:	941d      	str	r4, [sp, #116]	; 0x74
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800418e:	a913      	add	r1, sp, #76	; 0x4c
 8004190:	4630      	mov	r0, r6
 8004192:	f00d f9af 	bl	80114f4 <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim1);
 8004196:	4630      	mov	r0, r6
 8004198:	f000 f942 	bl	8004420 <HAL_TIM_MspPostInit>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800419c:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800419e:	ea43 0308 	orr.w	r3, r3, r8
 80041a2:	64ab      	str	r3, [r5, #72]	; 0x48
 80041a4:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80041a6:	ea03 0308 	and.w	r3, r3, r8
 80041aa:	9313      	str	r3, [sp, #76]	; 0x4c
 80041ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80041ae:	4622      	mov	r2, r4
 80041b0:	4621      	mov	r1, r4
 80041b2:	2011      	movs	r0, #17
 80041b4:	f000 fcd4 	bl	8004b60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80041b8:	2011      	movs	r0, #17
 80041ba:	f000 fd03 	bl	8004bc4 <HAL_NVIC_EnableIRQ>
  HAL_GPIO_DeInit(GPIOC, GPIO_PIN_3);
 80041be:	2108      	movs	r1, #8
 80041c0:	4826      	ldr	r0, [pc, #152]	; (800425c <main+0x2e4>)
 80041c2:	f002 f8d1 	bl	8006368 <HAL_GPIO_DeInit>
  __HAL_RCC_SPI2_CLK_ENABLE();
 80041c6:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80041c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041cc:	65ab      	str	r3, [r5, #88]	; 0x58
 80041ce:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80041d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041d4:	9308      	str	r3, [sp, #32]
 80041d6:	9b08      	ldr	r3, [sp, #32]
  __SPI2_CLK_ENABLE();
 80041d8:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80041da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041de:	65ab      	str	r3, [r5, #88]	; 0x58
 80041e0:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80041e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041e6:	930c      	str	r3, [sp, #48]	; 0x30
 80041e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  hspi2.Instance = SPI2;
 80041ea:	4825      	ldr	r0, [pc, #148]	; (8004280 <main+0x308>)
 80041ec:	4b25      	ldr	r3, [pc, #148]	; (8004284 <main+0x30c>)
 80041ee:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80041f0:	f44f 7382 	mov.w	r3, #260	; 0x104
 80041f4:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80041f6:	6084      	str	r4, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80041f8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80041fc:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80041fe:	2502      	movs	r5, #2
 8004200:	6105      	str	r5, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004202:	f8c0 8014 	str.w	r8, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004206:	f44f 7300 	mov.w	r3, #512	; 0x200
 800420a:	6183      	str	r3, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800420c:	2338      	movs	r3, #56	; 0x38
 800420e:	61c3      	str	r3, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004210:	6204      	str	r4, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004212:	6244      	str	r4, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004214:	6284      	str	r4, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8004216:	2307      	movs	r3, #7
 8004218:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800421a:	6304      	str	r4, [r0, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800421c:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800421e:	f008 f930 	bl	800c482 <HAL_SPI_Init>
  HAL_InitTick(0);
 8004222:	4620      	mov	r0, r4
 8004224:	f000 fb34 	bl	8004890 <HAL_InitTick>
  HAL_NVIC_SetPriority(USART2_IRQn,1,0);
 8004228:	4622      	mov	r2, r4
 800422a:	4641      	mov	r1, r8
 800422c:	2026      	movs	r0, #38	; 0x26
 800422e:	f000 fc97 	bl	8004b60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004232:	2026      	movs	r0, #38	; 0x26
 8004234:	f000 fcc6 	bl	8004bc4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM7_IRQn,2,0);
 8004238:	4622      	mov	r2, r4
 800423a:	4629      	mov	r1, r5
 800423c:	2037      	movs	r0, #55	; 0x37
 800423e:	f000 fc8f 	bl	8004b60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004242:	2037      	movs	r0, #55	; 0x37
 8004244:	f000 fcbe 	bl	8004bc4 <HAL_NVIC_EnableIRQ>
  HAL_GPIO_WritePin(GPIOC, CS_0_Pin|CS_1_Pin, GPIO_PIN_SET);
 8004248:	4642      	mov	r2, r8
 800424a:	4651      	mov	r1, sl
 800424c:	4803      	ldr	r0, [pc, #12]	; (800425c <main+0x2e4>)
 800424e:	f002 f931 	bl	80064b4 <HAL_GPIO_WritePin>
  HAL_UART_Receive_IT(&huart2, &inByte, 1);
 8004252:	4642      	mov	r2, r8
 8004254:	e01a      	b.n	800428c <main+0x314>
 8004256:	bf00      	nop
 8004258:	40021000 	.word	0x40021000
 800425c:	48000800 	.word	0x48000800
 8004260:	48000400 	.word	0x48000400
 8004264:	10210000 	.word	0x10210000
 8004268:	20001970 	.word	0x20001970
 800426c:	200019f8 	.word	0x200019f8
 8004270:	40004400 	.word	0x40004400
 8004274:	40001400 	.word	0x40001400
 8004278:	200019b8 	.word	0x200019b8
 800427c:	40012c00 	.word	0x40012c00
 8004280:	2000190c 	.word	0x2000190c
 8004284:	40003800 	.word	0x40003800
 8004288:	20001a78 	.word	0x20001a78
 800428c:	4908      	ldr	r1, [pc, #32]	; (80042b0 <main+0x338>)
 800428e:	4638      	mov	r0, r7
 8004290:	f00d fafc 	bl	801188c <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8004294:	4648      	mov	r0, r9
 8004296:	f009 feef 	bl	800e078 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800429a:	4642      	mov	r2, r8
 800429c:	4641      	mov	r1, r8
 800429e:	4805      	ldr	r0, [pc, #20]	; (80042b4 <main+0x33c>)
 80042a0:	f002 f908 	bl	80064b4 <HAL_GPIO_WritePin>
  mouseDriver_init();
 80042a4:	f7fe fb82 	bl	80029ac <mouseDriver_init>
	 mouseDriver_idle();
 80042a8:	f7fe fc06 	bl	8002ab8 <mouseDriver_idle>
 80042ac:	e7fc      	b.n	80042a8 <main+0x330>
 80042ae:	bf00      	nop
 80042b0:	20001417 	.word	0x20001417
 80042b4:	48000800 	.word	0x48000800

080042b8 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80042b8:	4770      	bx	lr
	...

080042bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042bc:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042be:	4b0a      	ldr	r3, [pc, #40]	; (80042e8 <HAL_MspInit+0x2c>)
 80042c0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80042c2:	f042 0201 	orr.w	r2, r2, #1
 80042c6:	661a      	str	r2, [r3, #96]	; 0x60
 80042c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80042ca:	f002 0201 	and.w	r2, r2, #1
 80042ce:	9200      	str	r2, [sp, #0]
 80042d0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042d2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80042d4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80042d8:	659a      	str	r2, [r3, #88]	; 0x58
 80042da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e0:	9301      	str	r3, [sp, #4]
 80042e2:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042e4:	b002      	add	sp, #8
 80042e6:	4770      	bx	lr
 80042e8:	40021000 	.word	0x40021000

080042ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80042ec:	b570      	push	{r4, r5, r6, lr}
 80042ee:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f0:	2300      	movs	r3, #0
 80042f2:	9303      	str	r3, [sp, #12]
 80042f4:	9304      	str	r3, [sp, #16]
 80042f6:	9305      	str	r3, [sp, #20]
 80042f8:	9306      	str	r3, [sp, #24]
 80042fa:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI2)
 80042fc:	6802      	ldr	r2, [r0, #0]
 80042fe:	4b1e      	ldr	r3, [pc, #120]	; (8004378 <HAL_SPI_MspInit+0x8c>)
 8004300:	429a      	cmp	r2, r3
 8004302:	d001      	beq.n	8004308 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004304:	b008      	add	sp, #32
 8004306:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004308:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 800430c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800430e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004312:	659a      	str	r2, [r3, #88]	; 0x58
 8004314:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004316:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800431a:	9200      	str	r2, [sp, #0]
 800431c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800431e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004320:	f042 0204 	orr.w	r2, r2, #4
 8004324:	64da      	str	r2, [r3, #76]	; 0x4c
 8004326:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004328:	f002 0204 	and.w	r2, r2, #4
 800432c:	9201      	str	r2, [sp, #4]
 800432e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004330:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004332:	f042 0202 	orr.w	r2, r2, #2
 8004336:	64da      	str	r2, [r3, #76]	; 0x4c
 8004338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	9302      	str	r3, [sp, #8]
 8004340:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004342:	230c      	movs	r3, #12
 8004344:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004346:	2602      	movs	r6, #2
 8004348:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800434a:	2503      	movs	r5, #3
 800434c:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800434e:	2405      	movs	r4, #5
 8004350:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004352:	eb0d 0103 	add.w	r1, sp, r3
 8004356:	4809      	ldr	r0, [pc, #36]	; (800437c <HAL_SPI_MspInit+0x90>)
 8004358:	f001 ff10 	bl	800617c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800435c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004360:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004362:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004364:	2300      	movs	r3, #0
 8004366:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004368:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800436a:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800436c:	a903      	add	r1, sp, #12
 800436e:	4804      	ldr	r0, [pc, #16]	; (8004380 <HAL_SPI_MspInit+0x94>)
 8004370:	f001 ff04 	bl	800617c <HAL_GPIO_Init>
}
 8004374:	e7c6      	b.n	8004304 <HAL_SPI_MspInit+0x18>
 8004376:	bf00      	nop
 8004378:	40003800 	.word	0x40003800
 800437c:	48000800 	.word	0x48000800
 8004380:	48000400 	.word	0x48000400

08004384 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8004384:	b508      	push	{r3, lr}
  if(hspi->Instance==SPI2)
 8004386:	6802      	ldr	r2, [r0, #0]
 8004388:	4b09      	ldr	r3, [pc, #36]	; (80043b0 <HAL_SPI_MspDeInit+0x2c>)
 800438a:	429a      	cmp	r2, r3
 800438c:	d000      	beq.n	8004390 <HAL_SPI_MspDeInit+0xc>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 800438e:	bd08      	pop	{r3, pc}
    __HAL_RCC_SPI2_CLK_DISABLE();
 8004390:	4a08      	ldr	r2, [pc, #32]	; (80043b4 <HAL_SPI_MspDeInit+0x30>)
 8004392:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004394:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004398:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 800439a:	210c      	movs	r1, #12
 800439c:	4806      	ldr	r0, [pc, #24]	; (80043b8 <HAL_SPI_MspDeInit+0x34>)
 800439e:	f001 ffe3 	bl	8006368 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80043a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80043a6:	4805      	ldr	r0, [pc, #20]	; (80043bc <HAL_SPI_MspDeInit+0x38>)
 80043a8:	f001 ffde 	bl	8006368 <HAL_GPIO_DeInit>
}
 80043ac:	e7ef      	b.n	800438e <HAL_SPI_MspDeInit+0xa>
 80043ae:	bf00      	nop
 80043b0:	40003800 	.word	0x40003800
 80043b4:	40021000 	.word	0x40021000
 80043b8:	48000800 	.word	0x48000800
 80043bc:	48000400 	.word	0x48000400

080043c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80043c0:	b500      	push	{lr}
 80043c2:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM1)
 80043c4:	6803      	ldr	r3, [r0, #0]
 80043c6:	4a13      	ldr	r2, [pc, #76]	; (8004414 <HAL_TIM_Base_MspInit+0x54>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d005      	beq.n	80043d8 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 80043cc:	4a12      	ldr	r2, [pc, #72]	; (8004418 <HAL_TIM_Base_MspInit+0x58>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d00d      	beq.n	80043ee <HAL_TIM_Base_MspInit+0x2e>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80043d2:	b003      	add	sp, #12
 80043d4:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 80043d8:	4b10      	ldr	r3, [pc, #64]	; (800441c <HAL_TIM_Base_MspInit+0x5c>)
 80043da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80043dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043e0:	661a      	str	r2, [r3, #96]	; 0x60
 80043e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043e8:	9300      	str	r3, [sp, #0]
 80043ea:	9b00      	ldr	r3, [sp, #0]
 80043ec:	e7f1      	b.n	80043d2 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80043ee:	4b0b      	ldr	r3, [pc, #44]	; (800441c <HAL_TIM_Base_MspInit+0x5c>)
 80043f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80043f2:	f042 0220 	orr.w	r2, r2, #32
 80043f6:	659a      	str	r2, [r3, #88]	; 0x58
 80043f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043fa:	f003 0320 	and.w	r3, r3, #32
 80043fe:	9301      	str	r3, [sp, #4]
 8004400:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004402:	2200      	movs	r2, #0
 8004404:	4611      	mov	r1, r2
 8004406:	2037      	movs	r0, #55	; 0x37
 8004408:	f000 fbaa 	bl	8004b60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800440c:	2037      	movs	r0, #55	; 0x37
 800440e:	f000 fbd9 	bl	8004bc4 <HAL_NVIC_EnableIRQ>
}
 8004412:	e7de      	b.n	80043d2 <HAL_TIM_Base_MspInit+0x12>
 8004414:	40012c00 	.word	0x40012c00
 8004418:	40001400 	.word	0x40001400
 800441c:	40021000 	.word	0x40021000

08004420 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004420:	b500      	push	{lr}
 8004422:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004424:	2300      	movs	r3, #0
 8004426:	9301      	str	r3, [sp, #4]
 8004428:	9302      	str	r3, [sp, #8]
 800442a:	9303      	str	r3, [sp, #12]
 800442c:	9304      	str	r3, [sp, #16]
 800442e:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 8004430:	6802      	ldr	r2, [r0, #0]
 8004432:	4b0f      	ldr	r3, [pc, #60]	; (8004470 <HAL_TIM_MspPostInit+0x50>)
 8004434:	429a      	cmp	r2, r3
 8004436:	d002      	beq.n	800443e <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004438:	b007      	add	sp, #28
 800443a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800443e:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8004442:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004444:	f042 0201 	orr.w	r2, r2, #1
 8004448:	64da      	str	r2, [r3, #76]	; 0x4c
 800444a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800444c:	f003 0301 	and.w	r3, r3, #1
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004454:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004458:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800445a:	2302      	movs	r3, #2
 800445c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800445e:	2301      	movs	r3, #1
 8004460:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004462:	a901      	add	r1, sp, #4
 8004464:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004468:	f001 fe88 	bl	800617c <HAL_GPIO_Init>
}
 800446c:	e7e4      	b.n	8004438 <HAL_TIM_MspPostInit+0x18>
 800446e:	bf00      	nop
 8004470:	40012c00 	.word	0x40012c00

08004474 <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 8004474:	b508      	push	{r3, lr}
  if(htim_base->Instance==TIM1)
 8004476:	6803      	ldr	r3, [r0, #0]
 8004478:	4a0b      	ldr	r2, [pc, #44]	; (80044a8 <HAL_TIM_Base_MspDeInit+0x34>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d003      	beq.n	8004486 <HAL_TIM_Base_MspDeInit+0x12>
    __HAL_RCC_TIM1_CLK_DISABLE();
  /* USER CODE BEGIN TIM1_MspDeInit 1 */

  /* USER CODE END TIM1_MspDeInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 800447e:	4a0b      	ldr	r2, [pc, #44]	; (80044ac <HAL_TIM_Base_MspDeInit+0x38>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d007      	beq.n	8004494 <HAL_TIM_Base_MspDeInit+0x20>
  /* USER CODE BEGIN TIM7_MspDeInit 1 */

  /* USER CODE END TIM7_MspDeInit 1 */
  }

}
 8004484:	bd08      	pop	{r3, pc}
    __HAL_RCC_TIM1_CLK_DISABLE();
 8004486:	f502 4264 	add.w	r2, r2, #58368	; 0xe400
 800448a:	6e13      	ldr	r3, [r2, #96]	; 0x60
 800448c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004490:	6613      	str	r3, [r2, #96]	; 0x60
 8004492:	e7f7      	b.n	8004484 <HAL_TIM_Base_MspDeInit+0x10>
    __HAL_RCC_TIM7_CLK_DISABLE();
 8004494:	f502 32fe 	add.w	r2, r2, #130048	; 0x1fc00
 8004498:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800449a:	f023 0320 	bic.w	r3, r3, #32
 800449e:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_NVIC_DisableIRQ(TIM7_IRQn);
 80044a0:	2037      	movs	r0, #55	; 0x37
 80044a2:	f000 fb9d 	bl	8004be0 <HAL_NVIC_DisableIRQ>
}
 80044a6:	e7ed      	b.n	8004484 <HAL_TIM_Base_MspDeInit+0x10>
 80044a8:	40012c00 	.word	0x40012c00
 80044ac:	40001400 	.word	0x40001400

080044b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80044b0:	b530      	push	{r4, r5, lr}
 80044b2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044b4:	2300      	movs	r3, #0
 80044b6:	9303      	str	r3, [sp, #12]
 80044b8:	9304      	str	r3, [sp, #16]
 80044ba:	9305      	str	r3, [sp, #20]
 80044bc:	9306      	str	r3, [sp, #24]
 80044be:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 80044c0:	6802      	ldr	r2, [r0, #0]
 80044c2:	4b23      	ldr	r3, [pc, #140]	; (8004550 <HAL_UART_MspInit+0xa0>)
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d001      	beq.n	80044cc <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80044c8:	b009      	add	sp, #36	; 0x24
 80044ca:	bd30      	pop	{r4, r5, pc}
 80044cc:	4604      	mov	r4, r0
    __HAL_RCC_USART2_CLK_ENABLE();
 80044ce:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80044d2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80044d4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80044d8:	659a      	str	r2, [r3, #88]	; 0x58
 80044da:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80044dc:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80044e0:	9201      	str	r2, [sp, #4]
 80044e2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044e6:	f042 0201 	orr.w	r2, r2, #1
 80044ea:	64da      	str	r2, [r3, #76]	; 0x4c
 80044ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	9302      	str	r3, [sp, #8]
 80044f4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80044f6:	230c      	movs	r3, #12
 80044f8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044fa:	2502      	movs	r5, #2
 80044fc:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044fe:	2303      	movs	r3, #3
 8004500:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004502:	2307      	movs	r3, #7
 8004504:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004506:	a903      	add	r1, sp, #12
 8004508:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800450c:	f001 fe36 	bl	800617c <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8004510:	4810      	ldr	r0, [pc, #64]	; (8004554 <HAL_UART_MspInit+0xa4>)
 8004512:	4b11      	ldr	r3, [pc, #68]	; (8004558 <HAL_UART_MspInit+0xa8>)
 8004514:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8004516:	6045      	str	r5, [r0, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004518:	2310      	movs	r3, #16
 800451a:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800451c:	2300      	movs	r3, #0
 800451e:	60c3      	str	r3, [r0, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004520:	2280      	movs	r2, #128	; 0x80
 8004522:	6102      	str	r2, [r0, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004524:	6143      	str	r3, [r0, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004526:	6183      	str	r3, [r0, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004528:	61c3      	str	r3, [r0, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800452a:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800452c:	f000 fc6c 	bl	8004e08 <HAL_DMA_Init>
 8004530:	b958      	cbnz	r0, 800454a <HAL_UART_MspInit+0x9a>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004532:	4b08      	ldr	r3, [pc, #32]	; (8004554 <HAL_UART_MspInit+0xa4>)
 8004534:	66a3      	str	r3, [r4, #104]	; 0x68
 8004536:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004538:	2200      	movs	r2, #0
 800453a:	4611      	mov	r1, r2
 800453c:	2026      	movs	r0, #38	; 0x26
 800453e:	f000 fb0f 	bl	8004b60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004542:	2026      	movs	r0, #38	; 0x26
 8004544:	f000 fb3e 	bl	8004bc4 <HAL_NVIC_EnableIRQ>
}
 8004548:	e7be      	b.n	80044c8 <HAL_UART_MspInit+0x18>
      Error_Handler();
 800454a:	f7ff feb5 	bl	80042b8 <Error_Handler>
 800454e:	e7f0      	b.n	8004532 <HAL_UART_MspInit+0x82>
 8004550:	40004400 	.word	0x40004400
 8004554:	20001970 	.word	0x20001970
 8004558:	40020080 	.word	0x40020080

0800455c <HAL_UART_MspDeInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
  if(huart->Instance==USART2)
 800455c:	6802      	ldr	r2, [r0, #0]
 800455e:	4b0b      	ldr	r3, [pc, #44]	; (800458c <HAL_UART_MspDeInit+0x30>)
 8004560:	429a      	cmp	r2, r3
 8004562:	d000      	beq.n	8004566 <HAL_UART_MspDeInit+0xa>
 8004564:	4770      	bx	lr
{
 8004566:	b510      	push	{r4, lr}
 8004568:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800456a:	4a09      	ldr	r2, [pc, #36]	; (8004590 <HAL_UART_MspDeInit+0x34>)
 800456c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800456e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004572:	6593      	str	r3, [r2, #88]	; 0x58
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8004574:	210c      	movs	r1, #12
 8004576:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800457a:	f001 fef5 	bl	8006368 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmatx);
 800457e:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8004580:	f000 fcae 	bl	8004ee0 <HAL_DMA_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8004584:	2026      	movs	r0, #38	; 0x26
 8004586:	f000 fb2b 	bl	8004be0 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 800458a:	bd10      	pop	{r4, pc}
 800458c:	40004400 	.word	0x40004400
 8004590:	40021000 	.word	0x40021000

08004594 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004594:	4770      	bx	lr

08004596 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004596:	e7fe      	b.n	8004596 <HardFault_Handler>

08004598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004598:	e7fe      	b.n	8004598 <MemManage_Handler>

0800459a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800459a:	e7fe      	b.n	800459a <BusFault_Handler>

0800459c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800459c:	e7fe      	b.n	800459c <UsageFault_Handler>

0800459e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800459e:	4770      	bx	lr

080045a0 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80045a0:	4770      	bx	lr

080045a2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80045a2:	4770      	bx	lr

080045a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045a4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80045a6:	f000 f9b1 	bl	800490c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80045aa:	bd08      	pop	{r3, pc}

080045ac <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80045ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80045ae:	4802      	ldr	r0, [pc, #8]	; (80045b8 <DMA1_Channel7_IRQHandler+0xc>)
 80045b0:	f000 fe35 	bl	800521e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80045b4:	bd08      	pop	{r3, pc}
 80045b6:	bf00      	nop
 80045b8:	20001970 	.word	0x20001970

080045bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80045bc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80045be:	4802      	ldr	r0, [pc, #8]	; (80045c8 <USART2_IRQHandler+0xc>)
 80045c0:	f00d fc9e 	bl	8011f00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80045c4:	bd08      	pop	{r3, pc}
 80045c6:	bf00      	nop
 80045c8:	200019f8 	.word	0x200019f8

080045cc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80045cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80045ce:	4802      	ldr	r0, [pc, #8]	; (80045d8 <TIM7_IRQHandler+0xc>)
 80045d0:	f00a f99e 	bl	800e910 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80045d4:	bd08      	pop	{r3, pc}
 80045d6:	bf00      	nop
 80045d8:	20001a78 	.word	0x20001a78

080045dc <initialise_monitor_handles>:


/* Functions */
void initialise_monitor_handles()
{
}
 80045dc:	4770      	bx	lr

080045de <_getpid>:

int _getpid(void)
{
	return 1;
}
 80045de:	2001      	movs	r0, #1
 80045e0:	4770      	bx	lr

080045e2 <_kill>:

int _kill(int pid, int sig)
{
 80045e2:	b508      	push	{r3, lr}
	errno = EINVAL;
 80045e4:	f00e fce6 	bl	8012fb4 <__errno>
 80045e8:	2316      	movs	r3, #22
 80045ea:	6003      	str	r3, [r0, #0]
	return -1;
}
 80045ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80045f0:	bd08      	pop	{r3, pc}

080045f2 <_exit>:

void _exit (int status)
{
 80045f2:	b508      	push	{r3, lr}
	errno = EINVAL;
 80045f4:	f00e fcde 	bl	8012fb4 <__errno>
 80045f8:	2316      	movs	r3, #22
 80045fa:	6003      	str	r3, [r0, #0]
 80045fc:	e7fe      	b.n	80045fc <_exit+0xa>

080045fe <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80045fe:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004600:	1e16      	subs	r6, r2, #0
 8004602:	dd07      	ble.n	8004614 <_read+0x16>
 8004604:	460c      	mov	r4, r1
 8004606:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8004608:	f3af 8000 	nop.w
 800460c:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004610:	42a5      	cmp	r5, r4
 8004612:	d1f9      	bne.n	8004608 <_read+0xa>
	}

return len;
}
 8004614:	4630      	mov	r0, r6
 8004616:	bd70      	pop	{r4, r5, r6, pc}

08004618 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004618:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800461a:	1e16      	subs	r6, r2, #0
 800461c:	dd07      	ble.n	800462e <_write+0x16>
 800461e:	460c      	mov	r4, r1
 8004620:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8004622:	f814 0b01 	ldrb.w	r0, [r4], #1
 8004626:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800462a:	42a5      	cmp	r5, r4
 800462c:	d1f9      	bne.n	8004622 <_write+0xa>
	}
	return len;
}
 800462e:	4630      	mov	r0, r6
 8004630:	bd70      	pop	{r4, r5, r6, pc}

08004632 <_close>:

int _close(int file)
{
	return -1;
}
 8004632:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004636:	4770      	bx	lr

08004638 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004638:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800463c:	604b      	str	r3, [r1, #4]
	return 0;
}
 800463e:	2000      	movs	r0, #0
 8004640:	4770      	bx	lr

08004642 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004642:	2001      	movs	r0, #1
 8004644:	4770      	bx	lr

08004646 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004646:	2000      	movs	r0, #0
 8004648:	4770      	bx	lr

0800464a <_open>:

int _open(char *path, int flags, ...)
{
 800464a:	b40e      	push	{r1, r2, r3}
	/* Pretend like we always fail */
	return -1;
}
 800464c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004650:	b003      	add	sp, #12
 8004652:	4770      	bx	lr

08004654 <_wait>:

int _wait(int *status)
{
 8004654:	b508      	push	{r3, lr}
	errno = ECHILD;
 8004656:	f00e fcad 	bl	8012fb4 <__errno>
 800465a:	230a      	movs	r3, #10
 800465c:	6003      	str	r3, [r0, #0]
	return -1;
}
 800465e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004662:	bd08      	pop	{r3, pc}

08004664 <_unlink>:

int _unlink(char *name)
{
 8004664:	b508      	push	{r3, lr}
	errno = ENOENT;
 8004666:	f00e fca5 	bl	8012fb4 <__errno>
 800466a:	2302      	movs	r3, #2
 800466c:	6003      	str	r3, [r0, #0]
	return -1;
}
 800466e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004672:	bd08      	pop	{r3, pc}

08004674 <_times>:

int _times(struct tms *buf)
{
	return -1;
}
 8004674:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004678:	4770      	bx	lr

0800467a <_stat>:

int _stat(char *file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800467a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800467e:	604b      	str	r3, [r1, #4]
	return 0;
}
 8004680:	2000      	movs	r0, #0
 8004682:	4770      	bx	lr

08004684 <_link>:

int _link(char *old, char *new)
{
 8004684:	b508      	push	{r3, lr}
	errno = EMLINK;
 8004686:	f00e fc95 	bl	8012fb4 <__errno>
 800468a:	231f      	movs	r3, #31
 800468c:	6003      	str	r3, [r0, #0]
	return -1;
}
 800468e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004692:	bd08      	pop	{r3, pc}

08004694 <_fork>:

int _fork(void)
{
 8004694:	b508      	push	{r3, lr}
	errno = EAGAIN;
 8004696:	f00e fc8d 	bl	8012fb4 <__errno>
 800469a:	230b      	movs	r3, #11
 800469c:	6003      	str	r3, [r0, #0]
	return -1;
}
 800469e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046a2:	bd08      	pop	{r3, pc}

080046a4 <_execve>:

int _execve(char *name, char **argv, char **env)
{
 80046a4:	b508      	push	{r3, lr}
	errno = ENOMEM;
 80046a6:	f00e fc85 	bl	8012fb4 <__errno>
 80046aa:	230c      	movs	r3, #12
 80046ac:	6003      	str	r3, [r0, #0]
	return -1;
}
 80046ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046b2:	bd08      	pop	{r3, pc}

080046b4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80046b4:	b508      	push	{r3, lr}
 80046b6:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80046b8:	4a0b      	ldr	r2, [pc, #44]	; (80046e8 <_sbrk+0x34>)
 80046ba:	6812      	ldr	r2, [r2, #0]
 80046bc:	b142      	cbz	r2, 80046d0 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 80046be:	4a0a      	ldr	r2, [pc, #40]	; (80046e8 <_sbrk+0x34>)
 80046c0:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80046c2:	4403      	add	r3, r0
 80046c4:	466a      	mov	r2, sp
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d806      	bhi.n	80046d8 <_sbrk+0x24>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 80046ca:	4a07      	ldr	r2, [pc, #28]	; (80046e8 <_sbrk+0x34>)
 80046cc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 80046ce:	bd08      	pop	{r3, pc}
		heap_end = &end;
 80046d0:	4a05      	ldr	r2, [pc, #20]	; (80046e8 <_sbrk+0x34>)
 80046d2:	4906      	ldr	r1, [pc, #24]	; (80046ec <_sbrk+0x38>)
 80046d4:	6011      	str	r1, [r2, #0]
 80046d6:	e7f2      	b.n	80046be <_sbrk+0xa>
		errno = ENOMEM;
 80046d8:	f00e fc6c 	bl	8012fb4 <__errno>
 80046dc:	230c      	movs	r3, #12
 80046de:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80046e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046e4:	e7f3      	b.n	80046ce <_sbrk+0x1a>
 80046e6:	bf00      	nop
 80046e8:	20001908 	.word	0x20001908
 80046ec:	20001ac8 	.word	0x20001ac8

080046f0 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80046f0:	490f      	ldr	r1, [pc, #60]	; (8004730 <SystemInit+0x40>)
 80046f2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80046f6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80046fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80046fe:	4b0d      	ldr	r3, [pc, #52]	; (8004734 <SystemInit+0x44>)
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	f042 0201 	orr.w	r2, r2, #1
 8004706:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004708:	2000      	movs	r0, #0
 800470a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8004712:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8004716:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004718:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800471c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004724:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004726:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004728:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800472c:	608b      	str	r3, [r1, #8]
#endif
}
 800472e:	4770      	bx	lr
 8004730:	e000ed00 	.word	0xe000ed00
 8004734:	40021000 	.word	0x40021000

08004738 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0U, msirange = 0U, pllvco = 0U, pllr = 2U, pllsource = 0U, pllm = 2U;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
 8004738:	4b2e      	ldr	r3, [pc, #184]	; (80047f4 <SystemCoreClockUpdate+0xbc>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f013 0f08 	tst.w	r3, #8
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8004740:	4b2c      	ldr	r3, [pc, #176]	; (80047f4 <SystemCoreClockUpdate+0xbc>)
 8004742:	bf07      	ittee	eq
 8004744:	f8d3 3094 	ldreq.w	r3, [r3, #148]	; 0x94
 8004748:	f3c3 2303 	ubfxeq	r3, r3, #8, #4
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 800474c:	681b      	ldrne	r3, [r3, #0]
 800474e:	f3c3 1303 	ubfxne	r3, r3, #4, #4
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8004752:	4a29      	ldr	r2, [pc, #164]	; (80047f8 <SystemCoreClockUpdate+0xc0>)
 8004754:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004758:	4a26      	ldr	r2, [pc, #152]	; (80047f4 <SystemCoreClockUpdate+0xbc>)
 800475a:	6893      	ldr	r3, [r2, #8]
 800475c:	f003 030c 	and.w	r3, r3, #12
 8004760:	2b0c      	cmp	r3, #12
 8004762:	d843      	bhi.n	80047ec <SystemCoreClockUpdate+0xb4>
 8004764:	e8df f003 	tbb	[pc, r3]
 8004768:	42424207 	.word	0x42424207
 800476c:	42424214 	.word	0x42424214
 8004770:	42424218 	.word	0x42424218
 8004774:	1c          	.byte	0x1c
 8004775:	00          	.byte	0x00
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8004776:	4b21      	ldr	r3, [pc, #132]	; (80047fc <SystemCoreClockUpdate+0xc4>)
 8004778:	6019      	str	r1, [r3, #0]
      SystemCoreClock = msirange;
      break;
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 800477a:	4b1e      	ldr	r3, [pc, #120]	; (80047f4 <SystemCoreClockUpdate+0xbc>)
 800477c:	689b      	ldr	r3, [r3, #8]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800477e:	4a1f      	ldr	r2, [pc, #124]	; (80047fc <SystemCoreClockUpdate+0xc4>)
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8004780:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004784:	491e      	ldr	r1, [pc, #120]	; (8004800 <SystemCoreClockUpdate+0xc8>)
 8004786:	5cc9      	ldrb	r1, [r1, r3]
  SystemCoreClock >>= tmp;
 8004788:	6813      	ldr	r3, [r2, #0]
 800478a:	40cb      	lsrs	r3, r1
 800478c:	6013      	str	r3, [r2, #0]
}
 800478e:	4770      	bx	lr
      SystemCoreClock = HSI_VALUE;
 8004790:	4b1a      	ldr	r3, [pc, #104]	; (80047fc <SystemCoreClockUpdate+0xc4>)
 8004792:	4a1c      	ldr	r2, [pc, #112]	; (8004804 <SystemCoreClockUpdate+0xcc>)
 8004794:	601a      	str	r2, [r3, #0]
      break;
 8004796:	e7f0      	b.n	800477a <SystemCoreClockUpdate+0x42>
      SystemCoreClock = HSE_VALUE;
 8004798:	4b18      	ldr	r3, [pc, #96]	; (80047fc <SystemCoreClockUpdate+0xc4>)
 800479a:	4a1b      	ldr	r2, [pc, #108]	; (8004808 <SystemCoreClockUpdate+0xd0>)
 800479c:	601a      	str	r2, [r3, #0]
      break;
 800479e:	e7ec      	b.n	800477a <SystemCoreClockUpdate+0x42>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80047a0:	4b14      	ldr	r3, [pc, #80]	; (80047f4 <SystemCoreClockUpdate+0xbc>)
 80047a2:	68da      	ldr	r2, [r3, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80047aa:	3301      	adds	r3, #1
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80047ac:	f002 0203 	and.w	r2, r2, #3
      switch (pllsource)
 80047b0:	2a02      	cmp	r2, #2
 80047b2:	d004      	beq.n	80047be <SystemCoreClockUpdate+0x86>
 80047b4:	2a03      	cmp	r2, #3
 80047b6:	d015      	beq.n	80047e4 <SystemCoreClockUpdate+0xac>
          pllvco = (msirange / pllm);
 80047b8:	fbb1 f3f3 	udiv	r3, r1, r3
          break;
 80047bc:	e002      	b.n	80047c4 <SystemCoreClockUpdate+0x8c>
          pllvco = (HSI_VALUE / pllm);
 80047be:	4a11      	ldr	r2, [pc, #68]	; (8004804 <SystemCoreClockUpdate+0xcc>)
 80047c0:	fbb2 f3f3 	udiv	r3, r2, r3
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 80047c4:	4a0b      	ldr	r2, [pc, #44]	; (80047f4 <SystemCoreClockUpdate+0xbc>)
 80047c6:	68d1      	ldr	r1, [r2, #12]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 80047c8:	68d2      	ldr	r2, [r2, #12]
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 80047ca:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80047ce:	fb03 f301 	mul.w	r3, r3, r1
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 80047d2:	f3c2 6241 	ubfx	r2, r2, #25, #2
 80047d6:	3201      	adds	r2, #1
 80047d8:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllr;
 80047da:	fbb3 f3f2 	udiv	r3, r3, r2
 80047de:	4a07      	ldr	r2, [pc, #28]	; (80047fc <SystemCoreClockUpdate+0xc4>)
 80047e0:	6013      	str	r3, [r2, #0]
      break;
 80047e2:	e7ca      	b.n	800477a <SystemCoreClockUpdate+0x42>
          pllvco = (HSE_VALUE / pllm);
 80047e4:	4a08      	ldr	r2, [pc, #32]	; (8004808 <SystemCoreClockUpdate+0xd0>)
 80047e6:	fbb2 f3f3 	udiv	r3, r2, r3
          break;
 80047ea:	e7eb      	b.n	80047c4 <SystemCoreClockUpdate+0x8c>
      SystemCoreClock = msirange;
 80047ec:	4b03      	ldr	r3, [pc, #12]	; (80047fc <SystemCoreClockUpdate+0xc4>)
 80047ee:	6019      	str	r1, [r3, #0]
      break;
 80047f0:	e7c3      	b.n	800477a <SystemCoreClockUpdate+0x42>
 80047f2:	bf00      	nop
 80047f4:	40021000 	.word	0x40021000
 80047f8:	08014550 	.word	0x08014550
 80047fc:	2000000c 	.word	0x2000000c
 8004800:	08014538 	.word	0x08014538
 8004804:	00f42400 	.word	0x00f42400
 8004808:	007a1200 	.word	0x007a1200

0800480c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800480c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004844 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004810:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004812:	e003      	b.n	800481c <LoopCopyDataInit>

08004814 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004814:	4b0c      	ldr	r3, [pc, #48]	; (8004848 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004816:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004818:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800481a:	3104      	adds	r1, #4

0800481c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800481c:	480b      	ldr	r0, [pc, #44]	; (800484c <LoopForever+0xa>)
	ldr	r3, =_edata
 800481e:	4b0c      	ldr	r3, [pc, #48]	; (8004850 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004820:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004822:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004824:	d3f6      	bcc.n	8004814 <CopyDataInit>
	ldr	r2, =_sbss
 8004826:	4a0b      	ldr	r2, [pc, #44]	; (8004854 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004828:	e002      	b.n	8004830 <LoopFillZerobss>

0800482a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800482a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800482c:	f842 3b04 	str.w	r3, [r2], #4

08004830 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004830:	4b09      	ldr	r3, [pc, #36]	; (8004858 <LoopForever+0x16>)
	cmp	r2, r3
 8004832:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004834:	d3f9      	bcc.n	800482a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004836:	f7ff ff5b 	bl	80046f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800483a:	f00e fbd1 	bl	8012fe0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800483e:	f7ff fb9b 	bl	8003f78 <main>

08004842 <LoopForever>:

LoopForever:
    b LoopForever
 8004842:	e7fe      	b.n	8004842 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004844:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004848:	08014598 	.word	0x08014598
	ldr	r0, =_sdata
 800484c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004850:	2000046c 	.word	0x2000046c
	ldr	r2, =_sbss
 8004854:	2000046c 	.word	0x2000046c
	ldr	r3, = _ebss
 8004858:	20001ac8 	.word	0x20001ac8

0800485c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800485c:	e7fe      	b.n	800485c <ADC1_2_IRQHandler>
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800485e:	4770      	bx	lr

08004860 <HAL_MspDeInit>:
__weak void HAL_MspDeInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8004860:	4770      	bx	lr
	...

08004864 <HAL_DeInit>:
{
 8004864:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 8004866:	4b09      	ldr	r3, [pc, #36]	; (800488c <HAL_DeInit+0x28>)
 8004868:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800486c:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_RCC_APB1_RELEASE_RESET();
 800486e:	2400      	movs	r4, #0
 8004870:	639c      	str	r4, [r3, #56]	; 0x38
  __HAL_RCC_APB2_FORCE_RESET();
 8004872:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_RCC_APB2_RELEASE_RESET();
 8004874:	641c      	str	r4, [r3, #64]	; 0x40
  __HAL_RCC_AHB1_FORCE_RESET();
 8004876:	629a      	str	r2, [r3, #40]	; 0x28
  __HAL_RCC_AHB1_RELEASE_RESET();
 8004878:	629c      	str	r4, [r3, #40]	; 0x28
  __HAL_RCC_AHB2_FORCE_RESET();
 800487a:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_RCC_AHB2_RELEASE_RESET();
 800487c:	62dc      	str	r4, [r3, #44]	; 0x2c
  __HAL_RCC_AHB3_FORCE_RESET();
 800487e:	631a      	str	r2, [r3, #48]	; 0x30
  __HAL_RCC_AHB3_RELEASE_RESET();
 8004880:	631c      	str	r4, [r3, #48]	; 0x30
  HAL_MspDeInit();
 8004882:	f7ff ffed 	bl	8004860 <HAL_MspDeInit>
}
 8004886:	4620      	mov	r0, r4
 8004888:	bd10      	pop	{r4, pc}
 800488a:	bf00      	nop
 800488c:	40021000 	.word	0x40021000

08004890 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8004890:	4b10      	ldr	r3, [pc, #64]	; (80048d4 <HAL_InitTick+0x44>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	b90b      	cbnz	r3, 800489a <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8004896:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8004898:	4770      	bx	lr
{
 800489a:	b510      	push	{r4, lr}
 800489c:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800489e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80048a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80048a6:	4a0c      	ldr	r2, [pc, #48]	; (80048d8 <HAL_InitTick+0x48>)
 80048a8:	6810      	ldr	r0, [r2, #0]
 80048aa:	fbb0 f0f3 	udiv	r0, r0, r3
 80048ae:	f000 f9bd 	bl	8004c2c <HAL_SYSTICK_Config>
 80048b2:	b968      	cbnz	r0, 80048d0 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80048b4:	2c0f      	cmp	r4, #15
 80048b6:	d901      	bls.n	80048bc <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 80048b8:	2001      	movs	r0, #1
 80048ba:	e00a      	b.n	80048d2 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80048bc:	2200      	movs	r2, #0
 80048be:	4621      	mov	r1, r4
 80048c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048c4:	f000 f94c 	bl	8004b60 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80048c8:	4b04      	ldr	r3, [pc, #16]	; (80048dc <HAL_InitTick+0x4c>)
 80048ca:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80048cc:	2000      	movs	r0, #0
 80048ce:	e000      	b.n	80048d2 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 80048d0:	2001      	movs	r0, #1
}
 80048d2:	bd10      	pop	{r4, pc}
 80048d4:	20000010 	.word	0x20000010
 80048d8:	2000000c 	.word	0x2000000c
 80048dc:	20000014 	.word	0x20000014

080048e0 <HAL_Init>:
{
 80048e0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80048e2:	4a09      	ldr	r2, [pc, #36]	; (8004908 <HAL_Init+0x28>)
 80048e4:	6813      	ldr	r3, [r2, #0]
 80048e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048ea:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048ec:	2003      	movs	r0, #3
 80048ee:	f000 f925 	bl	8004b3c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80048f2:	2000      	movs	r0, #0
 80048f4:	f7ff ffcc 	bl	8004890 <HAL_InitTick>
 80048f8:	b110      	cbz	r0, 8004900 <HAL_Init+0x20>
    status = HAL_ERROR;
 80048fa:	2401      	movs	r4, #1
}
 80048fc:	4620      	mov	r0, r4
 80048fe:	bd10      	pop	{r4, pc}
 8004900:	4604      	mov	r4, r0
    HAL_MspInit();
 8004902:	f7ff fcdb 	bl	80042bc <HAL_MspInit>
 8004906:	e7f9      	b.n	80048fc <HAL_Init+0x1c>
 8004908:	40022000 	.word	0x40022000

0800490c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800490c:	4a03      	ldr	r2, [pc, #12]	; (800491c <HAL_IncTick+0x10>)
 800490e:	6813      	ldr	r3, [r2, #0]
 8004910:	4903      	ldr	r1, [pc, #12]	; (8004920 <HAL_IncTick+0x14>)
 8004912:	6809      	ldr	r1, [r1, #0]
 8004914:	440b      	add	r3, r1
 8004916:	6013      	str	r3, [r2, #0]
}
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	20001ab8 	.word	0x20001ab8
 8004920:	20000010 	.word	0x20000010

08004924 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004924:	4b01      	ldr	r3, [pc, #4]	; (800492c <HAL_GetTick+0x8>)
 8004926:	6818      	ldr	r0, [r3, #0]
}
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	20001ab8 	.word	0x20001ab8

08004930 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 8004930:	4b01      	ldr	r3, [pc, #4]	; (8004938 <HAL_GetTickPrio+0x8>)
 8004932:	6818      	ldr	r0, [r3, #0]
 8004934:	4770      	bx	lr
 8004936:	bf00      	nop
 8004938:	20000014 	.word	0x20000014

0800493c <HAL_SetTickFreq>:
HAL_StatusTypeDef HAL_SetTickFreq(uint32_t Freq)
{
  HAL_StatusTypeDef status  = HAL_OK;
  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 800493c:	4b09      	ldr	r3, [pc, #36]	; (8004964 <HAL_SetTickFreq+0x28>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4283      	cmp	r3, r0
 8004942:	d00b      	beq.n	800495c <HAL_SetTickFreq+0x20>
{
 8004944:	b510      	push	{r4, lr}
 8004946:	4604      	mov	r4, r0
  {
    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 8004948:	4b07      	ldr	r3, [pc, #28]	; (8004968 <HAL_SetTickFreq+0x2c>)
 800494a:	6818      	ldr	r0, [r3, #0]
 800494c:	f7ff ffa0 	bl	8004890 <HAL_InitTick>
    if (status == HAL_OK)
 8004950:	4603      	mov	r3, r0
 8004952:	b908      	cbnz	r0, 8004958 <HAL_SetTickFreq+0x1c>
    {
      uwTickFreq = Freq;
 8004954:	4a03      	ldr	r2, [pc, #12]	; (8004964 <HAL_SetTickFreq+0x28>)
 8004956:	6014      	str	r4, [r2, #0]
    }
  }

  return status;
}
 8004958:	4618      	mov	r0, r3
 800495a:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef status  = HAL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	4770      	bx	lr
 8004962:	bf00      	nop
 8004964:	20000010 	.word	0x20000010
 8004968:	20000014 	.word	0x20000014

0800496c <HAL_GetTickFreq>:
  * @retval tick period in Hz
  */
uint32_t HAL_GetTickFreq(void)
{
  return uwTickFreq;
}
 800496c:	4b01      	ldr	r3, [pc, #4]	; (8004974 <HAL_GetTickFreq+0x8>)
 800496e:	6818      	ldr	r0, [r3, #0]
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	20000010 	.word	0x20000010

08004978 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004978:	b538      	push	{r3, r4, r5, lr}
 800497a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800497c:	f7ff ffd2 	bl	8004924 <HAL_GetTick>
 8004980:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004982:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8004986:	d002      	beq.n	800498e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8004988:	4b04      	ldr	r3, [pc, #16]	; (800499c <HAL_Delay+0x24>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800498e:	f7ff ffc9 	bl	8004924 <HAL_GetTick>
 8004992:	1b40      	subs	r0, r0, r5
 8004994:	42a0      	cmp	r0, r4
 8004996:	d3fa      	bcc.n	800498e <HAL_Delay+0x16>
  {
  }
}
 8004998:	bd38      	pop	{r3, r4, r5, pc}
 800499a:	bf00      	nop
 800499c:	20000010 	.word	0x20000010

080049a0 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80049a0:	4a02      	ldr	r2, [pc, #8]	; (80049ac <HAL_SuspendTick+0xc>)
 80049a2:	6813      	ldr	r3, [r2, #0]
 80049a4:	f023 0302 	bic.w	r3, r3, #2
 80049a8:	6013      	str	r3, [r2, #0]
}
 80049aa:	4770      	bx	lr
 80049ac:	e000e010 	.word	0xe000e010

080049b0 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80049b0:	4a02      	ldr	r2, [pc, #8]	; (80049bc <HAL_ResumeTick+0xc>)
 80049b2:	6813      	ldr	r3, [r2, #0]
 80049b4:	f043 0302 	orr.w	r3, r3, #2
 80049b8:	6013      	str	r3, [r2, #0]
}
 80049ba:	4770      	bx	lr
 80049bc:	e000e010 	.word	0xe000e010

080049c0 <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return STM32L4XX_HAL_VERSION;
}
 80049c0:	f04f 7085 	mov.w	r0, #17432576	; 0x10a0000
 80049c4:	4770      	bx	lr
	...

080049c8 <HAL_GetREVID>:
  * @brief  Return the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
 80049c8:	4b01      	ldr	r3, [pc, #4]	; (80049d0 <HAL_GetREVID+0x8>)
 80049ca:	6818      	ldr	r0, [r3, #0]
}
 80049cc:	0c00      	lsrs	r0, r0, #16
 80049ce:	4770      	bx	lr
 80049d0:	e0042000 	.word	0xe0042000

080049d4 <HAL_GetDEVID>:
  * @brief  Return the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return(DBGMCU->IDCODE & DBGMCU_IDCODE_DEV_ID);
 80049d4:	4b02      	ldr	r3, [pc, #8]	; (80049e0 <HAL_GetDEVID+0xc>)
 80049d6:	6818      	ldr	r0, [r3, #0]
}
 80049d8:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	e0042000 	.word	0xe0042000

080049e4 <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
  return(READ_REG(*((uint32_t *)UID_BASE)));
}
 80049e4:	4b01      	ldr	r3, [pc, #4]	; (80049ec <HAL_GetUIDw0+0x8>)
 80049e6:	6818      	ldr	r0, [r3, #0]
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	1fff7590 	.word	0x1fff7590

080049f0 <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 80049f0:	4b01      	ldr	r3, [pc, #4]	; (80049f8 <HAL_GetUIDw1+0x8>)
 80049f2:	6818      	ldr	r0, [r3, #0]
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	1fff7594 	.word	0x1fff7594

080049fc <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 80049fc:	4b01      	ldr	r3, [pc, #4]	; (8004a04 <HAL_GetUIDw2+0x8>)
 80049fe:	6818      	ldr	r0, [r3, #0]
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	1fff7598 	.word	0x1fff7598

08004a08 <HAL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8004a08:	4a02      	ldr	r2, [pc, #8]	; (8004a14 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 8004a0a:	6853      	ldr	r3, [r2, #4]
 8004a0c:	f043 0301 	orr.w	r3, r3, #1
 8004a10:	6053      	str	r3, [r2, #4]
}
 8004a12:	4770      	bx	lr
 8004a14:	e0042000 	.word	0xe0042000

08004a18 <HAL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disable the Debug Module during SLEEP mode.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8004a18:	4a02      	ldr	r2, [pc, #8]	; (8004a24 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 8004a1a:	6853      	ldr	r3, [r2, #4]
 8004a1c:	f023 0301 	bic.w	r3, r3, #1
 8004a20:	6053      	str	r3, [r2, #4]
}
 8004a22:	4770      	bx	lr
 8004a24:	e0042000 	.word	0xe0042000

08004a28 <HAL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8004a28:	4a02      	ldr	r2, [pc, #8]	; (8004a34 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 8004a2a:	6853      	ldr	r3, [r2, #4]
 8004a2c:	f043 0302 	orr.w	r3, r3, #2
 8004a30:	6053      	str	r3, [r2, #4]
}
 8004a32:	4770      	bx	lr
 8004a34:	e0042000 	.word	0xe0042000

08004a38 <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8004a38:	4a02      	ldr	r2, [pc, #8]	; (8004a44 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 8004a3a:	6853      	ldr	r3, [r2, #4]
 8004a3c:	f023 0302 	bic.w	r3, r3, #2
 8004a40:	6053      	str	r3, [r2, #4]
}
 8004a42:	4770      	bx	lr
 8004a44:	e0042000 	.word	0xe0042000

08004a48 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8004a48:	4a02      	ldr	r2, [pc, #8]	; (8004a54 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 8004a4a:	6853      	ldr	r3, [r2, #4]
 8004a4c:	f043 0304 	orr.w	r3, r3, #4
 8004a50:	6053      	str	r3, [r2, #4]
}
 8004a52:	4770      	bx	lr
 8004a54:	e0042000 	.word	0xe0042000

08004a58 <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8004a58:	4a02      	ldr	r2, [pc, #8]	; (8004a64 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 8004a5a:	6853      	ldr	r3, [r2, #4]
 8004a5c:	f023 0304 	bic.w	r3, r3, #4
 8004a60:	6053      	str	r3, [r2, #4]
}
 8004a62:	4770      	bx	lr
 8004a64:	e0042000 	.word	0xe0042000

08004a68 <HAL_SYSCFG_SRAM2Erase>:
  * @retval None
  */
void HAL_SYSCFG_SRAM2Erase(void)
{
  /* unlock the write protection of the SRAM2ER bit */
  SYSCFG->SKR = 0xCA;
 8004a68:	4b05      	ldr	r3, [pc, #20]	; (8004a80 <HAL_SYSCFG_SRAM2Erase+0x18>)
 8004a6a:	22ca      	movs	r2, #202	; 0xca
 8004a6c:	625a      	str	r2, [r3, #36]	; 0x24
  SYSCFG->SKR = 0x53;
 8004a6e:	2253      	movs	r2, #83	; 0x53
 8004a70:	625a      	str	r2, [r3, #36]	; 0x24
  /* Starts a hardware SRAM2 erase operation*/
  *(__IO uint32_t *) SCSR_SRAM2ER_BB = 0x00000001UL;
 8004a72:	f1a3 23fd 	sub.w	r3, r3, #4244700416	; 0xfd00fd00
 8004a76:	f5a3 0360 	sub.w	r3, r3, #14680064	; 0xe00000
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	601a      	str	r2, [r3, #0]
}
 8004a7e:	4770      	bx	lr
 8004a80:	40010000 	.word	0x40010000

08004a84 <HAL_SYSCFG_EnableMemorySwappingBank>:
  *
  * @retval None
  */
void HAL_SYSCFG_EnableMemorySwappingBank(void)
{
  *(__IO uint32_t *)FB_MODE_BB = 0x00000001UL;
 8004a84:	4b01      	ldr	r3, [pc, #4]	; (8004a8c <HAL_SYSCFG_EnableMemorySwappingBank+0x8>)
 8004a86:	2201      	movs	r2, #1
 8004a88:	601a      	str	r2, [r3, #0]
}
 8004a8a:	4770      	bx	lr
 8004a8c:	42200020 	.word	0x42200020

08004a90 <HAL_SYSCFG_DisableMemorySwappingBank>:
  * @retval None
  */
void HAL_SYSCFG_DisableMemorySwappingBank(void)
{

  *(__IO uint32_t *)FB_MODE_BB = 0x00000000UL;
 8004a90:	4b01      	ldr	r3, [pc, #4]	; (8004a98 <HAL_SYSCFG_DisableMemorySwappingBank+0x8>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	601a      	str	r2, [r3, #0]
}
 8004a96:	4770      	bx	lr
 8004a98:	42200020 	.word	0x42200020

08004a9c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8004a9c:	4a03      	ldr	r2, [pc, #12]	; (8004aac <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 8004a9e:	6813      	ldr	r3, [r2, #0]
 8004aa0:	f023 0304 	bic.w	r3, r3, #4
 8004aa4:	4318      	orrs	r0, r3
 8004aa6:	6010      	str	r0, [r2, #0]
}
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	40010030 	.word	0x40010030

08004ab0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8004ab0:	4a03      	ldr	r2, [pc, #12]	; (8004ac0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 8004ab2:	6813      	ldr	r3, [r2, #0]
 8004ab4:	f023 0302 	bic.w	r3, r3, #2
 8004ab8:	4318      	orrs	r0, r3
 8004aba:	6010      	str	r0, [r2, #0]
}
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	40010030 	.word	0x40010030

08004ac4 <HAL_SYSCFG_VREFBUF_TrimmingConfig>:
void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, TrimmingValue);
 8004ac4:	4a03      	ldr	r2, [pc, #12]	; (8004ad4 <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x10>)
 8004ac6:	6853      	ldr	r3, [r2, #4]
 8004ac8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004acc:	4318      	orrs	r0, r3
 8004ace:	6050      	str	r0, [r2, #4]
}
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	40010030 	.word	0x40010030

08004ad8 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8004ad8:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8004ada:	4a0b      	ldr	r2, [pc, #44]	; (8004b08 <HAL_SYSCFG_EnableVREFBUF+0x30>)
 8004adc:	6813      	ldr	r3, [r2, #0]
 8004ade:	f043 0301 	orr.w	r3, r3, #1
 8004ae2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004ae4:	f7ff ff1e 	bl	8004924 <HAL_GetTick>
 8004ae8:	4605      	mov	r5, r0

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U)
 8004aea:	4c07      	ldr	r4, [pc, #28]	; (8004b08 <HAL_SYSCFG_EnableVREFBUF+0x30>)
 8004aec:	6823      	ldr	r3, [r4, #0]
 8004aee:	f013 0f08 	tst.w	r3, #8
 8004af2:	d106      	bne.n	8004b02 <HAL_SYSCFG_EnableVREFBUF+0x2a>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8004af4:	f7ff ff16 	bl	8004924 <HAL_GetTick>
 8004af8:	1b40      	subs	r0, r0, r5
 8004afa:	280a      	cmp	r0, #10
 8004afc:	d9f6      	bls.n	8004aec <HAL_SYSCFG_EnableVREFBUF+0x14>
    {
      return HAL_TIMEOUT;
 8004afe:	2003      	movs	r0, #3
 8004b00:	e000      	b.n	8004b04 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    }
  }

  return HAL_OK;
 8004b02:	2000      	movs	r0, #0
}
 8004b04:	bd38      	pop	{r3, r4, r5, pc}
 8004b06:	bf00      	nop
 8004b08:	40010030 	.word	0x40010030

08004b0c <HAL_SYSCFG_DisableVREFBUF>:
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8004b0c:	4a02      	ldr	r2, [pc, #8]	; (8004b18 <HAL_SYSCFG_DisableVREFBUF+0xc>)
 8004b0e:	6813      	ldr	r3, [r2, #0]
 8004b10:	f023 0301 	bic.w	r3, r3, #1
 8004b14:	6013      	str	r3, [r2, #0]
}
 8004b16:	4770      	bx	lr
 8004b18:	40010030 	.word	0x40010030

08004b1c <HAL_SYSCFG_EnableIOAnalogSwitchBooster>:
  *
  * @retval None
  */
void HAL_SYSCFG_EnableIOAnalogSwitchBooster(void)
{
  SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 8004b1c:	4a02      	ldr	r2, [pc, #8]	; (8004b28 <HAL_SYSCFG_EnableIOAnalogSwitchBooster+0xc>)
 8004b1e:	6853      	ldr	r3, [r2, #4]
 8004b20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b24:	6053      	str	r3, [r2, #4]
}
 8004b26:	4770      	bx	lr
 8004b28:	40010000 	.word	0x40010000

08004b2c <HAL_SYSCFG_DisableIOAnalogSwitchBooster>:
  *
  * @retval None
  */
void HAL_SYSCFG_DisableIOAnalogSwitchBooster(void)
{
  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 8004b2c:	4a02      	ldr	r2, [pc, #8]	; (8004b38 <HAL_SYSCFG_DisableIOAnalogSwitchBooster+0xc>)
 8004b2e:	6853      	ldr	r3, [r2, #4]
 8004b30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b34:	6053      	str	r3, [r2, #4]
}
 8004b36:	4770      	bx	lr
 8004b38:	40010000 	.word	0x40010000

08004b3c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b3c:	4a07      	ldr	r2, [pc, #28]	; (8004b5c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8004b3e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b40:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004b44:	041b      	lsls	r3, r3, #16
 8004b46:	0c1b      	lsrs	r3, r3, #16
 8004b48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004b4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b50:	0200      	lsls	r0, r0, #8
 8004b52:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8004b56:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8004b58:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004b5a:	4770      	bx	lr
 8004b5c:	e000ed00 	.word	0xe000ed00

08004b60 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b60:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b62:	4b16      	ldr	r3, [pc, #88]	; (8004bbc <HAL_NVIC_SetPriority+0x5c>)
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b6a:	f1c3 0407 	rsb	r4, r3, #7
 8004b6e:	2c04      	cmp	r4, #4
 8004b70:	bf28      	it	cs
 8004b72:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b74:	1d1d      	adds	r5, r3, #4
 8004b76:	2d06      	cmp	r5, #6
 8004b78:	bf8c      	ite	hi
 8004b7a:	3b03      	subhi	r3, #3
 8004b7c:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b7e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004b82:	fa05 f404 	lsl.w	r4, r5, r4
 8004b86:	ea21 0104 	bic.w	r1, r1, r4
 8004b8a:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b8c:	fa05 f303 	lsl.w	r3, r5, r3
 8004b90:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b94:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8004b96:	2800      	cmp	r0, #0
 8004b98:	db09      	blt.n	8004bae <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b9a:	0109      	lsls	r1, r1, #4
 8004b9c:	b2c9      	uxtb	r1, r1
 8004b9e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004ba2:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004ba6:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004baa:	bc30      	pop	{r4, r5}
 8004bac:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bae:	f000 000f 	and.w	r0, r0, #15
 8004bb2:	0109      	lsls	r1, r1, #4
 8004bb4:	b2c9      	uxtb	r1, r1
 8004bb6:	4b02      	ldr	r3, [pc, #8]	; (8004bc0 <HAL_NVIC_SetPriority+0x60>)
 8004bb8:	5419      	strb	r1, [r3, r0]
 8004bba:	e7f6      	b.n	8004baa <HAL_NVIC_SetPriority+0x4a>
 8004bbc:	e000ed00 	.word	0xe000ed00
 8004bc0:	e000ed14 	.word	0xe000ed14

08004bc4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004bc4:	2800      	cmp	r0, #0
 8004bc6:	db08      	blt.n	8004bda <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bc8:	0942      	lsrs	r2, r0, #5
 8004bca:	f000 001f 	and.w	r0, r0, #31
 8004bce:	2301      	movs	r3, #1
 8004bd0:	fa03 f000 	lsl.w	r0, r3, r0
 8004bd4:	4b01      	ldr	r3, [pc, #4]	; (8004bdc <HAL_NVIC_EnableIRQ+0x18>)
 8004bd6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004bda:	4770      	bx	lr
 8004bdc:	e000e100 	.word	0xe000e100

08004be0 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004be0:	2800      	cmp	r0, #0
 8004be2:	db0d      	blt.n	8004c00 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004be4:	0943      	lsrs	r3, r0, #5
 8004be6:	f000 001f 	and.w	r0, r0, #31
 8004bea:	2201      	movs	r2, #1
 8004bec:	fa02 f000 	lsl.w	r0, r2, r0
 8004bf0:	3320      	adds	r3, #32
 8004bf2:	4a04      	ldr	r2, [pc, #16]	; (8004c04 <HAL_NVIC_DisableIRQ+0x24>)
 8004bf4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004bf8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004bfc:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	e000e100 	.word	0xe000e100

08004c08 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8004c08:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004c0c:	4905      	ldr	r1, [pc, #20]	; (8004c24 <HAL_NVIC_SystemReset+0x1c>)
 8004c0e:	68ca      	ldr	r2, [r1, #12]
 8004c10:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004c14:	4b04      	ldr	r3, [pc, #16]	; (8004c28 <HAL_NVIC_SystemReset+0x20>)
 8004c16:	4313      	orrs	r3, r2
 8004c18:	60cb      	str	r3, [r1, #12]
 8004c1a:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004c1e:	bf00      	nop
 8004c20:	e7fd      	b.n	8004c1e <HAL_NVIC_SystemReset+0x16>
 8004c22:	bf00      	nop
 8004c24:	e000ed00 	.word	0xe000ed00
 8004c28:	05fa0004 	.word	0x05fa0004

08004c2c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c2c:	3801      	subs	r0, #1
 8004c2e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004c32:	d20a      	bcs.n	8004c4a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c34:	4b06      	ldr	r3, [pc, #24]	; (8004c50 <HAL_SYSTICK_Config+0x24>)
 8004c36:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c38:	4a06      	ldr	r2, [pc, #24]	; (8004c54 <HAL_SYSTICK_Config+0x28>)
 8004c3a:	21f0      	movs	r1, #240	; 0xf0
 8004c3c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c40:	2000      	movs	r0, #0
 8004c42:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c44:	2207      	movs	r2, #7
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004c4a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	e000e010 	.word	0xe000e010
 8004c54:	e000ed00 	.word	0xe000ed00

08004c58 <HAL_NVIC_GetPriorityGrouping>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c58:	4b02      	ldr	r3, [pc, #8]	; (8004c64 <HAL_NVIC_GetPriorityGrouping+0xc>)
 8004c5a:	68d8      	ldr	r0, [r3, #12]
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
}
 8004c5c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8004c60:	4770      	bx	lr
 8004c62:	bf00      	nop
 8004c64:	e000ed00 	.word	0xe000ed00

08004c68 <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 8004c68:	b470      	push	{r4, r5, r6}
  if ((int32_t)(IRQn) >= 0)
 8004c6a:	2800      	cmp	r0, #0
 8004c6c:	db22      	blt.n	8004cb4 <HAL_NVIC_GetPriority+0x4c>
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8004c6e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004c72:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004c76:	f890 0300 	ldrb.w	r0, [r0, #768]	; 0x300
 8004c7a:	0900      	lsrs	r0, r0, #4
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c7c:	f001 0107 	and.w	r1, r1, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c80:	f1c1 0407 	rsb	r4, r1, #7
 8004c84:	2c04      	cmp	r4, #4
 8004c86:	bf28      	it	cs
 8004c88:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c8a:	1d0d      	adds	r5, r1, #4
 8004c8c:	2d06      	cmp	r5, #6
 8004c8e:	bf8c      	ite	hi
 8004c90:	3903      	subhi	r1, #3
 8004c92:	2100      	movls	r1, #0
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 8004c94:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004c98:	fa05 f404 	lsl.w	r4, r5, r4
 8004c9c:	fa20 f601 	lsr.w	r6, r0, r1
 8004ca0:	ea26 0404 	bic.w	r4, r6, r4
 8004ca4:	6014      	str	r4, [r2, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 8004ca6:	fa05 f101 	lsl.w	r1, r5, r1
 8004caa:	ea20 0001 	bic.w	r0, r0, r1
 8004cae:	6018      	str	r0, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
}
 8004cb0:	bc70      	pop	{r4, r5, r6}
 8004cb2:	4770      	bx	lr
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 8004cb4:	f000 000f 	and.w	r0, r0, #15
 8004cb8:	4c01      	ldr	r4, [pc, #4]	; (8004cc0 <HAL_NVIC_GetPriority+0x58>)
 8004cba:	5c20      	ldrb	r0, [r4, r0]
 8004cbc:	0900      	lsrs	r0, r0, #4
 8004cbe:	e7dd      	b.n	8004c7c <HAL_NVIC_GetPriority+0x14>
 8004cc0:	e000ed14 	.word	0xe000ed14

08004cc4 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004cc4:	2800      	cmp	r0, #0
 8004cc6:	db09      	blt.n	8004cdc <HAL_NVIC_SetPendingIRQ+0x18>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cc8:	0943      	lsrs	r3, r0, #5
 8004cca:	f000 001f 	and.w	r0, r0, #31
 8004cce:	2201      	movs	r2, #1
 8004cd0:	fa02 f000 	lsl.w	r0, r2, r0
 8004cd4:	3340      	adds	r3, #64	; 0x40
 8004cd6:	4a02      	ldr	r2, [pc, #8]	; (8004ce0 <HAL_NVIC_SetPendingIRQ+0x1c>)
 8004cd8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
}
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	e000e100 	.word	0xe000e100

08004ce4 <HAL_NVIC_GetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	db0b      	blt.n	8004d00 <HAL_NVIC_GetPendingIRQ+0x1c>
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8004ce8:	0943      	lsrs	r3, r0, #5
 8004cea:	3340      	adds	r3, #64	; 0x40
 8004cec:	4a05      	ldr	r2, [pc, #20]	; (8004d04 <HAL_NVIC_GetPendingIRQ+0x20>)
 8004cee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cf2:	f000 001f 	and.w	r0, r0, #31
 8004cf6:	fa23 f000 	lsr.w	r0, r3, r0
 8004cfa:	f000 0001 	and.w	r0, r0, #1
 8004cfe:	4770      	bx	lr
    return(0U);
 8004d00:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
}
 8004d02:	4770      	bx	lr
 8004d04:	e000e100 	.word	0xe000e100

08004d08 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004d08:	2800      	cmp	r0, #0
 8004d0a:	db09      	blt.n	8004d20 <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d0c:	0943      	lsrs	r3, r0, #5
 8004d0e:	f000 001f 	and.w	r0, r0, #31
 8004d12:	2201      	movs	r2, #1
 8004d14:	fa02 f000 	lsl.w	r0, r2, r0
 8004d18:	3360      	adds	r3, #96	; 0x60
 8004d1a:	4a02      	ldr	r2, [pc, #8]	; (8004d24 <HAL_NVIC_ClearPendingIRQ+0x1c>)
 8004d1c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	e000e100 	.word	0xe000e100

08004d28 <HAL_NVIC_GetActive>:
  if ((int32_t)(IRQn) >= 0)
 8004d28:	2800      	cmp	r0, #0
 8004d2a:	db0b      	blt.n	8004d44 <HAL_NVIC_GetActive+0x1c>
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8004d2c:	0943      	lsrs	r3, r0, #5
 8004d2e:	3380      	adds	r3, #128	; 0x80
 8004d30:	4a05      	ldr	r2, [pc, #20]	; (8004d48 <HAL_NVIC_GetActive+0x20>)
 8004d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d36:	f000 001f 	and.w	r0, r0, #31
 8004d3a:	fa23 f000 	lsr.w	r0, r3, r0
 8004d3e:	f000 0001 	and.w	r0, r0, #1
 8004d42:	4770      	bx	lr
    return(0U);
 8004d44:	2000      	movs	r0, #0
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
}
 8004d46:	4770      	bx	lr
 8004d48:	e000e100 	.word	0xe000e100

08004d4c <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8004d4c:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8004d4e:	4a04      	ldr	r2, [pc, #16]	; (8004d60 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8004d50:	6813      	ldr	r3, [r2, #0]
 8004d52:	bf0c      	ite	eq
 8004d54:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8004d58:	f023 0304 	bicne.w	r3, r3, #4
 8004d5c:	6013      	str	r3, [r2, #0]
  }
}
 8004d5e:	4770      	bx	lr
 8004d60:	e000e010 	.word	0xe000e010

08004d64 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004d64:	4770      	bx	lr

08004d66 <HAL_SYSTICK_IRQHandler>:
{
 8004d66:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8004d68:	f7ff fffc 	bl	8004d64 <HAL_SYSTICK_Callback>
}
 8004d6c:	bd08      	pop	{r3, pc}
	...

08004d70 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004d70:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004d74:	4a04      	ldr	r2, [pc, #16]	; (8004d88 <HAL_MPU_Disable+0x18>)
 8004d76:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8004d78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d7c:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0U;
 8004d7e:	4b03      	ldr	r3, [pc, #12]	; (8004d8c <HAL_MPU_Disable+0x1c>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	605a      	str	r2, [r3, #4]
}
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	e000ed00 	.word	0xe000ed00
 8004d8c:	e000ed90 	.word	0xe000ed90

08004d90 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004d90:	f040 0001 	orr.w	r0, r0, #1
 8004d94:	4b05      	ldr	r3, [pc, #20]	; (8004dac <HAL_MPU_Enable+0x1c>)
 8004d96:	6058      	str	r0, [r3, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004d98:	4a05      	ldr	r2, [pc, #20]	; (8004db0 <HAL_MPU_Enable+0x20>)
 8004d9a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8004d9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004da0:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004da2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004da6:	f3bf 8f6f 	isb	sy

  /* Ensure MPU settings take effects */
  __DSB();
  __ISB();
}
 8004daa:	4770      	bx	lr
 8004dac:	e000ed90 	.word	0xe000ed90
 8004db0:	e000ed00 	.word	0xe000ed00

08004db4 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004db4:	7842      	ldrb	r2, [r0, #1]
 8004db6:	4b13      	ldr	r3, [pc, #76]	; (8004e04 <HAL_MPU_ConfigRegion+0x50>)
 8004db8:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 8004dba:	7803      	ldrb	r3, [r0, #0]
 8004dbc:	b923      	cbnz	r3, 8004dc8 <HAL_MPU_ConfigRegion+0x14>
                ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00;
 8004dbe:	4b11      	ldr	r3, [pc, #68]	; (8004e04 <HAL_MPU_ConfigRegion+0x50>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8004dc4:	611a      	str	r2, [r3, #16]
  }
}
 8004dc6:	4770      	bx	lr
    MPU->RBAR = MPU_Init->BaseAddress;
 8004dc8:	6843      	ldr	r3, [r0, #4]
 8004dca:	4a0e      	ldr	r2, [pc, #56]	; (8004e04 <HAL_MPU_ConfigRegion+0x50>)
 8004dcc:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 8004dce:	7b01      	ldrb	r1, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 8004dd0:	7ac3      	ldrb	r3, [r0, #11]
 8004dd2:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 8004dd4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
                ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 8004dd8:	7801      	ldrb	r1, [r0, #0]
                ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 8004dda:	430b      	orrs	r3, r1
                ((uint32_t)MPU_Init->TypeExtField       << MPU_RASR_TEX_Pos)  |
 8004ddc:	7a81      	ldrb	r1, [r0, #10]
                ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 8004dde:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
                ((uint32_t)MPU_Init->IsShareable        << MPU_RASR_S_Pos)    |
 8004de2:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 8004de4:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                ((uint32_t)MPU_Init->IsCacheable        << MPU_RASR_C_Pos)    |
 8004de8:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 8004dea:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
                ((uint32_t)MPU_Init->IsBufferable       << MPU_RASR_B_Pos)    |
 8004dee:	7bc1      	ldrb	r1, [r0, #15]
                ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 8004df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable   << MPU_RASR_SRD_Pos)  |
 8004df4:	7a41      	ldrb	r1, [r0, #9]
                ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 8004df6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004dfa:	7a01      	ldrb	r1, [r0, #8]
 8004dfc:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 8004e00:	6113      	str	r3, [r2, #16]
 8004e02:	4770      	bx	lr
 8004e04:	e000ed90 	.word	0xe000ed90

08004e08 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004e08:	2800      	cmp	r0, #0
 8004e0a:	d057      	beq.n	8004ebc <HAL_DMA_Init+0xb4>
{
 8004e0c:	b410      	push	{r4}
 8004e0e:	4603      	mov	r3, r0
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004e10:	6801      	ldr	r1, [r0, #0]
 8004e12:	4a2b      	ldr	r2, [pc, #172]	; (8004ec0 <HAL_DMA_Init+0xb8>)
 8004e14:	4291      	cmp	r1, r2
 8004e16:	d846      	bhi.n	8004ea6 <HAL_DMA_Init+0x9e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004e18:	4a2a      	ldr	r2, [pc, #168]	; (8004ec4 <HAL_DMA_Init+0xbc>)
 8004e1a:	440a      	add	r2, r1
 8004e1c:	492a      	ldr	r1, [pc, #168]	; (8004ec8 <HAL_DMA_Init+0xc0>)
 8004e1e:	fba1 1202 	umull	r1, r2, r1, r2
 8004e22:	0912      	lsrs	r2, r2, #4
 8004e24:	0092      	lsls	r2, r2, #2
 8004e26:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004e28:	4a28      	ldr	r2, [pc, #160]	; (8004ecc <HAL_DMA_Init+0xc4>)
 8004e2a:	6402      	str	r2, [r0, #64]	; 0x40
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e2c:	2202      	movs	r2, #2
 8004e2e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004e32:	6818      	ldr	r0, [r3, #0]
 8004e34:	6801      	ldr	r1, [r0, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004e36:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 8004e3a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004e3e:	689a      	ldr	r2, [r3, #8]
 8004e40:	68dc      	ldr	r4, [r3, #12]
 8004e42:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e44:	691c      	ldr	r4, [r3, #16]
 8004e46:	4322      	orrs	r2, r4
 8004e48:	695c      	ldr	r4, [r3, #20]
 8004e4a:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e4c:	699c      	ldr	r4, [r3, #24]
 8004e4e:	4322      	orrs	r2, r4
 8004e50:	69dc      	ldr	r4, [r3, #28]
 8004e52:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e54:	6a1c      	ldr	r4, [r3, #32]
 8004e56:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 8004e58:	430a      	orrs	r2, r1

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004e5a:	6002      	str	r2, [r0, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004e5c:	689a      	ldr	r2, [r3, #8]
 8004e5e:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8004e62:	d016      	beq.n	8004e92 <HAL_DMA_Init+0x8a>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004e64:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004e66:	4a19      	ldr	r2, [pc, #100]	; (8004ecc <HAL_DMA_Init+0xc4>)
 8004e68:	4291      	cmp	r1, r2
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004e6a:	bf0c      	ite	eq
 8004e6c:	4918      	ldreq	r1, [pc, #96]	; (8004ed0 <HAL_DMA_Init+0xc8>)
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004e6e:	4919      	ldrne	r1, [pc, #100]	; (8004ed4 <HAL_DMA_Init+0xcc>)
 8004e70:	680a      	ldr	r2, [r1, #0]
 8004e72:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8004e74:	f000 041c 	and.w	r4, r0, #28
 8004e78:	200f      	movs	r0, #15
 8004e7a:	40a0      	lsls	r0, r4
 8004e7c:	ea22 0200 	bic.w	r2, r2, r0
 8004e80:	600a      	str	r2, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004e82:	680c      	ldr	r4, [r1, #0]
 8004e84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e86:	f002 001c 	and.w	r0, r2, #28
 8004e8a:	685a      	ldr	r2, [r3, #4]
 8004e8c:	4082      	lsls	r2, r0
 8004e8e:	4322      	orrs	r2, r4
 8004e90:	600a      	str	r2, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e92:	2000      	movs	r0, #0
 8004e94:	63d8      	str	r0, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004e9c:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24

  return HAL_OK;
}
 8004ea0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ea4:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004ea6:	4a0c      	ldr	r2, [pc, #48]	; (8004ed8 <HAL_DMA_Init+0xd0>)
 8004ea8:	440a      	add	r2, r1
 8004eaa:	4907      	ldr	r1, [pc, #28]	; (8004ec8 <HAL_DMA_Init+0xc0>)
 8004eac:	fba1 1202 	umull	r1, r2, r1, r2
 8004eb0:	0912      	lsrs	r2, r2, #4
 8004eb2:	0092      	lsls	r2, r2, #2
 8004eb4:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004eb6:	4a09      	ldr	r2, [pc, #36]	; (8004edc <HAL_DMA_Init+0xd4>)
 8004eb8:	6402      	str	r2, [r0, #64]	; 0x40
 8004eba:	e7b7      	b.n	8004e2c <HAL_DMA_Init+0x24>
    return HAL_ERROR;
 8004ebc:	2001      	movs	r0, #1
}
 8004ebe:	4770      	bx	lr
 8004ec0:	40020407 	.word	0x40020407
 8004ec4:	bffdfff8 	.word	0xbffdfff8
 8004ec8:	cccccccd 	.word	0xcccccccd
 8004ecc:	40020000 	.word	0x40020000
 8004ed0:	400200a8 	.word	0x400200a8
 8004ed4:	400204a8 	.word	0x400204a8
 8004ed8:	bffdfbf8 	.word	0xbffdfbf8
 8004edc:	40020400 	.word	0x40020400

08004ee0 <HAL_DMA_DeInit>:
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8004ee0:	2800      	cmp	r0, #0
 8004ee2:	d045      	beq.n	8004f70 <HAL_DMA_DeInit+0x90>
{
 8004ee4:	b410      	push	{r4}
 8004ee6:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004ee8:	6801      	ldr	r1, [r0, #0]
 8004eea:	680a      	ldr	r2, [r1, #0]
 8004eec:	f022 0201 	bic.w	r2, r2, #1
 8004ef0:	600a      	str	r2, [r1, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004ef2:	6801      	ldr	r1, [r0, #0]
 8004ef4:	4a1f      	ldr	r2, [pc, #124]	; (8004f74 <HAL_DMA_DeInit+0x94>)
 8004ef6:	4291      	cmp	r1, r2
 8004ef8:	d82f      	bhi.n	8004f5a <HAL_DMA_DeInit+0x7a>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004efa:	4a1f      	ldr	r2, [pc, #124]	; (8004f78 <HAL_DMA_DeInit+0x98>)
 8004efc:	440a      	add	r2, r1
 8004efe:	491f      	ldr	r1, [pc, #124]	; (8004f7c <HAL_DMA_DeInit+0x9c>)
 8004f00:	fba1 1202 	umull	r1, r2, r1, r2
 8004f04:	0912      	lsrs	r2, r2, #4
 8004f06:	0092      	lsls	r2, r2, #2
 8004f08:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004f0a:	4a1d      	ldr	r2, [pc, #116]	; (8004f80 <HAL_DMA_DeInit+0xa0>)
 8004f0c:	6402      	str	r2, [r0, #64]	; 0x40
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	2100      	movs	r1, #0
 8004f12:	6011      	str	r1, [r2, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004f14:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8004f16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f18:	f002 011c 	and.w	r1, r2, #28
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	408a      	lsls	r2, r1
 8004f20:	6042      	str	r2, [r0, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8004f22:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004f24:	4a16      	ldr	r2, [pc, #88]	; (8004f80 <HAL_DMA_DeInit+0xa0>)
 8004f26:	4291      	cmp	r1, r2
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004f28:	bf0c      	ite	eq
 8004f2a:	4c16      	ldreq	r4, [pc, #88]	; (8004f84 <HAL_DMA_DeInit+0xa4>)
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004f2c:	4c16      	ldrne	r4, [pc, #88]	; (8004f88 <HAL_DMA_DeInit+0xa8>)
 8004f2e:	6822      	ldr	r2, [r4, #0]
 8004f30:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8004f32:	f001 001c 	and.w	r0, r1, #28
 8004f36:	210f      	movs	r1, #15
 8004f38:	4081      	lsls	r1, r0
 8004f3a:	ea22 0201 	bic.w	r2, r2, r1
 8004f3e:	6022      	str	r2, [r4, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004f40:	2000      	movs	r0, #0
 8004f42:	62d8      	str	r0, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004f44:	6318      	str	r0, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8004f46:	6358      	str	r0, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8004f48:	6398      	str	r0, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f4a:	63d8      	str	r0, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004f4c:	f883 0025 	strb.w	r0, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004f50:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24

  return HAL_OK;
}
 8004f54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f58:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004f5a:	4a0c      	ldr	r2, [pc, #48]	; (8004f8c <HAL_DMA_DeInit+0xac>)
 8004f5c:	440a      	add	r2, r1
 8004f5e:	4907      	ldr	r1, [pc, #28]	; (8004f7c <HAL_DMA_DeInit+0x9c>)
 8004f60:	fba1 1202 	umull	r1, r2, r1, r2
 8004f64:	0912      	lsrs	r2, r2, #4
 8004f66:	0092      	lsls	r2, r2, #2
 8004f68:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004f6a:	4a09      	ldr	r2, [pc, #36]	; (8004f90 <HAL_DMA_DeInit+0xb0>)
 8004f6c:	6402      	str	r2, [r0, #64]	; 0x40
 8004f6e:	e7ce      	b.n	8004f0e <HAL_DMA_DeInit+0x2e>
    return HAL_ERROR;
 8004f70:	2001      	movs	r0, #1
}
 8004f72:	4770      	bx	lr
 8004f74:	40020407 	.word	0x40020407
 8004f78:	bffdfff8 	.word	0xbffdfff8
 8004f7c:	cccccccd 	.word	0xcccccccd
 8004f80:	40020000 	.word	0x40020000
 8004f84:	400200a8 	.word	0x400200a8
 8004f88:	400204a8 	.word	0x400204a8
 8004f8c:	bffdfbf8 	.word	0xbffdfbf8
 8004f90:	40020400 	.word	0x40020400

08004f94 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f94:	b470      	push	{r4, r5, r6}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004f96:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 8004f9a:	2c01      	cmp	r4, #1
 8004f9c:	d033      	beq.n	8005006 <HAL_DMA_Start+0x72>
 8004f9e:	2401      	movs	r4, #1
 8004fa0:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8004fa4:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 8004fa8:	b2e4      	uxtb	r4, r4
 8004faa:	2c01      	cmp	r4, #1
 8004fac:	d005      	beq.n	8004fba <HAL_DMA_Start+0x26>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fae:	2300      	movs	r3, #0
 8004fb0:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    status = HAL_BUSY;
 8004fb4:	2002      	movs	r0, #2
  }
  return status;
}
 8004fb6:	bc70      	pop	{r4, r5, r6}
 8004fb8:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8004fba:	2402      	movs	r4, #2
 8004fbc:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fc0:	2400      	movs	r4, #0
 8004fc2:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8004fc4:	6805      	ldr	r5, [r0, #0]
 8004fc6:	682c      	ldr	r4, [r5, #0]
 8004fc8:	f024 0401 	bic.w	r4, r4, #1
 8004fcc:	602c      	str	r4, [r5, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004fce:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8004fd0:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004fd2:	f004 061c 	and.w	r6, r4, #28
 8004fd6:	2401      	movs	r4, #1
 8004fd8:	40b4      	lsls	r4, r6
 8004fda:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004fdc:	6804      	ldr	r4, [r0, #0]
 8004fde:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004fe0:	6883      	ldr	r3, [r0, #8]
 8004fe2:	2b10      	cmp	r3, #16
 8004fe4:	d00a      	beq.n	8004ffc <HAL_DMA_Start+0x68>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8004fe6:	6803      	ldr	r3, [r0, #0]
 8004fe8:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8004fea:	6803      	ldr	r3, [r0, #0]
 8004fec:	60da      	str	r2, [r3, #12]
    __HAL_DMA_ENABLE(hdma);
 8004fee:	6802      	ldr	r2, [r0, #0]
 8004ff0:	6813      	ldr	r3, [r2, #0]
 8004ff2:	f043 0301 	orr.w	r3, r3, #1
 8004ff6:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ff8:	2000      	movs	r0, #0
 8004ffa:	e7dc      	b.n	8004fb6 <HAL_DMA_Start+0x22>
    hdma->Instance->CPAR = DstAddress;
 8004ffc:	6803      	ldr	r3, [r0, #0]
 8004ffe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005000:	6803      	ldr	r3, [r0, #0]
 8005002:	60d9      	str	r1, [r3, #12]
 8005004:	e7f3      	b.n	8004fee <HAL_DMA_Start+0x5a>
  __HAL_LOCK(hdma);
 8005006:	2002      	movs	r0, #2
 8005008:	e7d5      	b.n	8004fb6 <HAL_DMA_Start+0x22>

0800500a <HAL_DMA_Start_IT>:
{
 800500a:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 800500c:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 8005010:	2c01      	cmp	r4, #1
 8005012:	d045      	beq.n	80050a0 <HAL_DMA_Start_IT+0x96>
 8005014:	2401      	movs	r4, #1
 8005016:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  if(HAL_DMA_STATE_READY == hdma->State)
 800501a:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 800501e:	b2e4      	uxtb	r4, r4
 8005020:	2c01      	cmp	r4, #1
 8005022:	d005      	beq.n	8005030 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 8005024:	2300      	movs	r3, #0
 8005026:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    status = HAL_BUSY;
 800502a:	2002      	movs	r0, #2
}
 800502c:	bc70      	pop	{r4, r5, r6}
 800502e:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8005030:	2402      	movs	r4, #2
 8005032:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005036:	2400      	movs	r4, #0
 8005038:	63c4      	str	r4, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800503a:	6805      	ldr	r5, [r0, #0]
 800503c:	682c      	ldr	r4, [r5, #0]
 800503e:	f024 0401 	bic.w	r4, r4, #1
 8005042:	602c      	str	r4, [r5, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005044:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8005046:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8005048:	f004 061c 	and.w	r6, r4, #28
 800504c:	2401      	movs	r4, #1
 800504e:	40b4      	lsls	r4, r6
 8005050:	606c      	str	r4, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 8005052:	6804      	ldr	r4, [r0, #0]
 8005054:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005056:	6883      	ldr	r3, [r0, #8]
 8005058:	2b10      	cmp	r3, #16
 800505a:	d011      	beq.n	8005080 <HAL_DMA_Start_IT+0x76>
    hdma->Instance->CPAR = SrcAddress;
 800505c:	6803      	ldr	r3, [r0, #0]
 800505e:	6099      	str	r1, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005060:	6803      	ldr	r3, [r0, #0]
 8005062:	60da      	str	r2, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8005064:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8005066:	b183      	cbz	r3, 800508a <HAL_DMA_Start_IT+0x80>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005068:	6802      	ldr	r2, [r0, #0]
 800506a:	6813      	ldr	r3, [r2, #0]
 800506c:	f043 030e 	orr.w	r3, r3, #14
 8005070:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8005072:	6802      	ldr	r2, [r0, #0]
 8005074:	6813      	ldr	r3, [r2, #0]
 8005076:	f043 0301 	orr.w	r3, r3, #1
 800507a:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800507c:	2000      	movs	r0, #0
 800507e:	e7d5      	b.n	800502c <HAL_DMA_Start_IT+0x22>
    hdma->Instance->CPAR = DstAddress;
 8005080:	6803      	ldr	r3, [r0, #0]
 8005082:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005084:	6803      	ldr	r3, [r0, #0]
 8005086:	60d9      	str	r1, [r3, #12]
 8005088:	e7ec      	b.n	8005064 <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800508a:	6802      	ldr	r2, [r0, #0]
 800508c:	6813      	ldr	r3, [r2, #0]
 800508e:	f023 0304 	bic.w	r3, r3, #4
 8005092:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005094:	6802      	ldr	r2, [r0, #0]
 8005096:	6813      	ldr	r3, [r2, #0]
 8005098:	f043 030a 	orr.w	r3, r3, #10
 800509c:	6013      	str	r3, [r2, #0]
 800509e:	e7e8      	b.n	8005072 <HAL_DMA_Start_IT+0x68>
  __HAL_LOCK(hdma);
 80050a0:	2002      	movs	r0, #2
 80050a2:	e7c3      	b.n	800502c <HAL_DMA_Start_IT+0x22>

080050a4 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050a4:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d006      	beq.n	80050bc <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050ae:	2304      	movs	r3, #4
 80050b0:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80050b2:	2300      	movs	r3, #0
 80050b4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 80050b8:	2001      	movs	r0, #1
 80050ba:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050bc:	6802      	ldr	r2, [r0, #0]
 80050be:	6813      	ldr	r3, [r2, #0]
 80050c0:	f023 030e 	bic.w	r3, r3, #14
 80050c4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80050c6:	6802      	ldr	r2, [r0, #0]
 80050c8:	6813      	ldr	r3, [r2, #0]
 80050ca:	f023 0301 	bic.w	r3, r3, #1
 80050ce:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80050d0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80050d2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80050d4:	f003 031c 	and.w	r3, r3, #28
 80050d8:	2201      	movs	r2, #1
 80050da:	fa02 f303 	lsl.w	r3, r2, r3
 80050de:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80050e0:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80050e4:	2300      	movs	r3, #0
 80050e6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return status;
 80050ea:	4618      	mov	r0, r3
}
 80050ec:	4770      	bx	lr

080050ee <HAL_DMA_Abort_IT>:
{
 80050ee:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80050f0:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d003      	beq.n	8005102 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050fa:	2304      	movs	r3, #4
 80050fc:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 80050fe:	2001      	movs	r0, #1
}
 8005100:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005102:	6802      	ldr	r2, [r0, #0]
 8005104:	6813      	ldr	r3, [r2, #0]
 8005106:	f023 030e 	bic.w	r3, r3, #14
 800510a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800510c:	6802      	ldr	r2, [r0, #0]
 800510e:	6813      	ldr	r3, [r2, #0]
 8005110:	f023 0301 	bic.w	r3, r3, #1
 8005114:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005116:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005118:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800511a:	f003 031c 	and.w	r3, r3, #28
 800511e:	2201      	movs	r2, #1
 8005120:	fa02 f303 	lsl.w	r3, r2, r3
 8005124:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8005126:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800512a:	2300      	movs	r3, #0
 800512c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 8005130:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005132:	b113      	cbz	r3, 800513a <HAL_DMA_Abort_IT+0x4c>
      hdma->XferAbortCallback(hdma);
 8005134:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8005136:	2000      	movs	r0, #0
 8005138:	e7e2      	b.n	8005100 <HAL_DMA_Abort_IT+0x12>
 800513a:	2000      	movs	r0, #0
 800513c:	e7e0      	b.n	8005100 <HAL_DMA_Abort_IT+0x12>

0800513e <HAL_DMA_PollForTransfer>:
{
 800513e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005142:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8005146:	b2db      	uxtb	r3, r3
 8005148:	2b02      	cmp	r3, #2
 800514a:	d007      	beq.n	800515c <HAL_DMA_PollForTransfer+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800514c:	2304      	movs	r3, #4
 800514e:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8005150:	2300      	movs	r3, #0
 8005152:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8005156:	2001      	movs	r0, #1
}
 8005158:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != 0U)
 800515c:	6803      	ldr	r3, [r0, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f013 0f20 	tst.w	r3, #32
 8005164:	d12d      	bne.n	80051c2 <HAL_DMA_PollForTransfer+0x84>
  if (HAL_DMA_FULL_TRANSFER == CompleteLevel)
 8005166:	bb89      	cbnz	r1, 80051cc <HAL_DMA_PollForTransfer+0x8e>
    temp = DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU);
 8005168:	6c46      	ldr	r6, [r0, #68]	; 0x44
 800516a:	f006 061c 	and.w	r6, r6, #28
 800516e:	2302      	movs	r3, #2
 8005170:	fa03 f606 	lsl.w	r6, r3, r6
 8005174:	4615      	mov	r5, r2
 8005176:	4688      	mov	r8, r1
 8005178:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 800517a:	f7ff fbd3 	bl	8004924 <HAL_GetTick>
 800517e:	4681      	mov	r9, r0
    if((hdma->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << (hdma->ChannelIndex& 0x1CU))) != 0U)
 8005180:	2708      	movs	r7, #8
  while((hdma->DmaBaseAddress->ISR & temp) == 0U)
 8005182:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005184:	6813      	ldr	r3, [r2, #0]
 8005186:	4233      	tst	r3, r6
 8005188:	d132      	bne.n	80051f0 <HAL_DMA_PollForTransfer+0xb2>
    if((hdma->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << (hdma->ChannelIndex& 0x1CU))) != 0U)
 800518a:	6811      	ldr	r1, [r2, #0]
 800518c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800518e:	f003 031c 	and.w	r3, r3, #28
 8005192:	fa07 f003 	lsl.w	r0, r7, r3
 8005196:	4208      	tst	r0, r1
 8005198:	d11f      	bne.n	80051da <HAL_DMA_PollForTransfer+0x9c>
    if(Timeout != HAL_MAX_DELAY)
 800519a:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 800519e:	d0f1      	beq.n	8005184 <HAL_DMA_PollForTransfer+0x46>
      if(((HAL_GetTick() - tickstart) > Timeout) ||  (Timeout == 0U))
 80051a0:	f7ff fbc0 	bl	8004924 <HAL_GetTick>
 80051a4:	eba0 0009 	sub.w	r0, r0, r9
 80051a8:	42a8      	cmp	r0, r5
 80051aa:	d801      	bhi.n	80051b0 <HAL_DMA_PollForTransfer+0x72>
 80051ac:	2d00      	cmp	r5, #0
 80051ae:	d1e8      	bne.n	8005182 <HAL_DMA_PollForTransfer+0x44>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80051b0:	2320      	movs	r3, #32
 80051b2:	63e3      	str	r3, [r4, #60]	; 0x3c
        hdma->State = HAL_DMA_STATE_READY;
 80051b4:	2001      	movs	r0, #1
 80051b6:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
        __HAL_UNLOCK(hdma);
 80051ba:	2300      	movs	r3, #0
 80051bc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 80051c0:	e7ca      	b.n	8005158 <HAL_DMA_PollForTransfer+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80051c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80051c6:	63c3      	str	r3, [r0, #60]	; 0x3c
    return HAL_ERROR;
 80051c8:	2001      	movs	r0, #1
 80051ca:	e7c5      	b.n	8005158 <HAL_DMA_PollForTransfer+0x1a>
    temp = DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU);
 80051cc:	6c46      	ldr	r6, [r0, #68]	; 0x44
 80051ce:	f006 061c 	and.w	r6, r6, #28
 80051d2:	2304      	movs	r3, #4
 80051d4:	fa03 f606 	lsl.w	r6, r3, r6
 80051d8:	e7cc      	b.n	8005174 <HAL_DMA_PollForTransfer+0x36>
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80051da:	2001      	movs	r0, #1
 80051dc:	fa00 f303 	lsl.w	r3, r0, r3
 80051e0:	6053      	str	r3, [r2, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80051e2:	63e0      	str	r0, [r4, #60]	; 0x3c
      hdma->State= HAL_DMA_STATE_READY;
 80051e4:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
      __HAL_UNLOCK(hdma);
 80051e8:	2300      	movs	r3, #0
 80051ea:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      return HAL_ERROR;
 80051ee:	e7b3      	b.n	8005158 <HAL_DMA_PollForTransfer+0x1a>
  if(HAL_DMA_FULL_TRANSFER == CompleteLevel)
 80051f0:	f1b8 0f00 	cmp.w	r8, #0
 80051f4:	d10c      	bne.n	8005210 <HAL_DMA_PollForTransfer+0xd2>
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_TC1 << (hdma->ChannelIndex& 0x1CU));
 80051f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80051f8:	f003 011c 	and.w	r1, r3, #28
 80051fc:	2302      	movs	r3, #2
 80051fe:	408b      	lsls	r3, r1
 8005200:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8005202:	2301      	movs	r3, #1
 8005204:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8005208:	2000      	movs	r0, #0
 800520a:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  return HAL_OK;
 800520e:	e7a3      	b.n	8005158 <HAL_DMA_PollForTransfer+0x1a>
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU));
 8005210:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005212:	f003 011c 	and.w	r1, r3, #28
 8005216:	2304      	movs	r3, #4
 8005218:	408b      	lsls	r3, r1
 800521a:	6053      	str	r3, [r2, #4]
 800521c:	e7f4      	b.n	8005208 <HAL_DMA_PollForTransfer+0xca>

0800521e <HAL_DMA_IRQHandler>:
{
 800521e:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005220:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005222:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8005224:	6804      	ldr	r4, [r0, #0]
 8005226:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005228:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800522a:	f003 031c 	and.w	r3, r3, #28
 800522e:	2204      	movs	r2, #4
 8005230:	409a      	lsls	r2, r3
 8005232:	420a      	tst	r2, r1
 8005234:	d015      	beq.n	8005262 <HAL_DMA_IRQHandler+0x44>
 8005236:	f015 0f04 	tst.w	r5, #4
 800523a:	d012      	beq.n	8005262 <HAL_DMA_IRQHandler+0x44>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800523c:	6823      	ldr	r3, [r4, #0]
 800523e:	f013 0f20 	tst.w	r3, #32
 8005242:	d103      	bne.n	800524c <HAL_DMA_IRQHandler+0x2e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005244:	6823      	ldr	r3, [r4, #0]
 8005246:	f023 0304 	bic.w	r3, r3, #4
 800524a:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800524c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800524e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005250:	f003 021c 	and.w	r2, r3, #28
 8005254:	2304      	movs	r3, #4
 8005256:	4093      	lsls	r3, r2
 8005258:	604b      	str	r3, [r1, #4]
      if(hdma->XferHalfCpltCallback != NULL)
 800525a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800525c:	b103      	cbz	r3, 8005260 <HAL_DMA_IRQHandler+0x42>
        hdma->XferHalfCpltCallback(hdma);
 800525e:	4798      	blx	r3
}
 8005260:	bd38      	pop	{r3, r4, r5, pc}
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005262:	2202      	movs	r2, #2
 8005264:	409a      	lsls	r2, r3
 8005266:	420a      	tst	r2, r1
 8005268:	d01c      	beq.n	80052a4 <HAL_DMA_IRQHandler+0x86>
 800526a:	f015 0f02 	tst.w	r5, #2
 800526e:	d019      	beq.n	80052a4 <HAL_DMA_IRQHandler+0x86>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005270:	6823      	ldr	r3, [r4, #0]
 8005272:	f013 0f20 	tst.w	r3, #32
 8005276:	d106      	bne.n	8005286 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005278:	6823      	ldr	r3, [r4, #0]
 800527a:	f023 030a 	bic.w	r3, r3, #10
 800527e:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8005280:	2301      	movs	r3, #1
 8005282:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005286:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005288:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800528a:	f003 021c 	and.w	r2, r3, #28
 800528e:	2302      	movs	r3, #2
 8005290:	4093      	lsls	r3, r2
 8005292:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8005294:	2300      	movs	r3, #0
 8005296:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 800529a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800529c:	2b00      	cmp	r3, #0
 800529e:	d0df      	beq.n	8005260 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 80052a0:	4798      	blx	r3
 80052a2:	e7dd      	b.n	8005260 <HAL_DMA_IRQHandler+0x42>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80052a4:	2208      	movs	r2, #8
 80052a6:	fa02 f303 	lsl.w	r3, r2, r3
 80052aa:	420b      	tst	r3, r1
 80052ac:	d0d8      	beq.n	8005260 <HAL_DMA_IRQHandler+0x42>
 80052ae:	f015 0f08 	tst.w	r5, #8
 80052b2:	d0d5      	beq.n	8005260 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052b4:	6823      	ldr	r3, [r4, #0]
 80052b6:	f023 030e 	bic.w	r3, r3, #14
 80052ba:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80052bc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80052be:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80052c0:	f003 031c 	and.w	r3, r3, #28
 80052c4:	2201      	movs	r2, #1
 80052c6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ca:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80052cc:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80052ce:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80052d2:	2300      	movs	r3, #0
 80052d4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 80052d8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d0c0      	beq.n	8005260 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 80052de:	4798      	blx	r3
  return;
 80052e0:	e7be      	b.n	8005260 <HAL_DMA_IRQHandler+0x42>

080052e2 <HAL_DMA_RegisterCallback>:
{
 80052e2:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 80052e4:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 80052e8:	2801      	cmp	r0, #1
 80052ea:	d020      	beq.n	800532e <HAL_DMA_RegisterCallback+0x4c>
 80052ec:	2001      	movs	r0, #1
 80052ee:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  if(HAL_DMA_STATE_READY == hdma->State)
 80052f2:	f893 0025 	ldrb.w	r0, [r3, #37]	; 0x25
 80052f6:	b2c0      	uxtb	r0, r0
 80052f8:	2801      	cmp	r0, #1
 80052fa:	d004      	beq.n	8005306 <HAL_DMA_RegisterCallback+0x24>
    status = HAL_ERROR;
 80052fc:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 80052fe:	2200      	movs	r2, #0
 8005300:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  return status;
 8005304:	4770      	bx	lr
    switch (CallbackID)
 8005306:	2903      	cmp	r1, #3
 8005308:	d80f      	bhi.n	800532a <HAL_DMA_RegisterCallback+0x48>
 800530a:	e8df f001 	tbb	[pc, r1]
 800530e:	0502      	.short	0x0502
 8005310:	0b08      	.short	0x0b08
           hdma->XferCpltCallback = pCallback;
 8005312:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8005314:	2000      	movs	r0, #0
           break;
 8005316:	e7f2      	b.n	80052fe <HAL_DMA_RegisterCallback+0x1c>
           hdma->XferHalfCpltCallback = pCallback;
 8005318:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 800531a:	2000      	movs	r0, #0
           break;
 800531c:	e7ef      	b.n	80052fe <HAL_DMA_RegisterCallback+0x1c>
           hdma->XferErrorCallback = pCallback;
 800531e:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_StatusTypeDef status = HAL_OK;
 8005320:	2000      	movs	r0, #0
           break;
 8005322:	e7ec      	b.n	80052fe <HAL_DMA_RegisterCallback+0x1c>
           hdma->XferAbortCallback = pCallback;
 8005324:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 8005326:	2000      	movs	r0, #0
           break;
 8005328:	e7e9      	b.n	80052fe <HAL_DMA_RegisterCallback+0x1c>
           status = HAL_ERROR;
 800532a:	2001      	movs	r0, #1
 800532c:	e7e7      	b.n	80052fe <HAL_DMA_RegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 800532e:	2002      	movs	r0, #2
}
 8005330:	4770      	bx	lr

08005332 <HAL_DMA_UnRegisterCallback>:
{
 8005332:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8005334:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8005338:	2a01      	cmp	r2, #1
 800533a:	d027      	beq.n	800538c <HAL_DMA_UnRegisterCallback+0x5a>
 800533c:	2201      	movs	r2, #1
 800533e:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  if(HAL_DMA_STATE_READY == hdma->State)
 8005342:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8005346:	b2d2      	uxtb	r2, r2
 8005348:	2a01      	cmp	r2, #1
 800534a:	d004      	beq.n	8005356 <HAL_DMA_UnRegisterCallback+0x24>
    status = HAL_ERROR;
 800534c:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 800534e:	2200      	movs	r2, #0
 8005350:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  return status;
 8005354:	4770      	bx	lr
    switch (CallbackID)
 8005356:	2904      	cmp	r1, #4
 8005358:	d816      	bhi.n	8005388 <HAL_DMA_UnRegisterCallback+0x56>
 800535a:	e8df f001 	tbb	[pc, r1]
 800535e:	0603      	.short	0x0603
 8005360:	0c09      	.short	0x0c09
 8005362:	0f          	.byte	0x0f
 8005363:	00          	.byte	0x00
           hdma->XferCpltCallback = NULL;
 8005364:	2000      	movs	r0, #0
 8005366:	62d8      	str	r0, [r3, #44]	; 0x2c
           break;
 8005368:	e7f1      	b.n	800534e <HAL_DMA_UnRegisterCallback+0x1c>
           hdma->XferHalfCpltCallback = NULL;
 800536a:	2000      	movs	r0, #0
 800536c:	6318      	str	r0, [r3, #48]	; 0x30
           break;
 800536e:	e7ee      	b.n	800534e <HAL_DMA_UnRegisterCallback+0x1c>
           hdma->XferErrorCallback = NULL;
 8005370:	2000      	movs	r0, #0
 8005372:	6358      	str	r0, [r3, #52]	; 0x34
           break;
 8005374:	e7eb      	b.n	800534e <HAL_DMA_UnRegisterCallback+0x1c>
           hdma->XferAbortCallback = NULL;
 8005376:	2000      	movs	r0, #0
 8005378:	6398      	str	r0, [r3, #56]	; 0x38
           break;
 800537a:	e7e8      	b.n	800534e <HAL_DMA_UnRegisterCallback+0x1c>
           hdma->XferCpltCallback = NULL;
 800537c:	2000      	movs	r0, #0
 800537e:	62d8      	str	r0, [r3, #44]	; 0x2c
           hdma->XferHalfCpltCallback = NULL;
 8005380:	6318      	str	r0, [r3, #48]	; 0x30
           hdma->XferErrorCallback = NULL;
 8005382:	6358      	str	r0, [r3, #52]	; 0x34
           hdma->XferAbortCallback = NULL;
 8005384:	6398      	str	r0, [r3, #56]	; 0x38
           break;
 8005386:	e7e2      	b.n	800534e <HAL_DMA_UnRegisterCallback+0x1c>
           status = HAL_ERROR;
 8005388:	2001      	movs	r0, #1
 800538a:	e7e0      	b.n	800534e <HAL_DMA_UnRegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 800538c:	2002      	movs	r0, #2
}
 800538e:	4770      	bx	lr

08005390 <HAL_DMA_GetState>:
  return hdma->State;
 8005390:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
}
 8005394:	4770      	bx	lr

08005396 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8005396:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 8005398:	4770      	bx	lr
	...

0800539c <HAL_EXTI_SetConfigLine>:
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 800539c:	2800      	cmp	r0, #0
 800539e:	d05b      	beq.n	8005458 <HAL_EXTI_SetConfigLine+0xbc>
 80053a0:	2900      	cmp	r1, #0
 80053a2:	d05b      	beq.n	800545c <HAL_EXTI_SetConfigLine+0xc0>
{
 80053a4:	b4f0      	push	{r4, r5, r6, r7}
  /* Check parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
 80053a6:	680a      	ldr	r2, [r1, #0]
 80053a8:	6002      	str	r2, [r0, #0]

  /* Compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80053aa:	6808      	ldr	r0, [r1, #0]
 80053ac:	f3c0 4300 	ubfx	r3, r0, #16, #1
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 80053b0:	f000 041f 	and.w	r4, r0, #31
  maskline = (1uL << linepos);
 80053b4:	2201      	movs	r2, #1
 80053b6:	40a2      	lsls	r2, r4

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 80053b8:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 80053bc:	d01e      	beq.n	80053fc <HAL_EXTI_SetConfigLine+0x60>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 80053be:	015d      	lsls	r5, r3, #5
 80053c0:	4f27      	ldr	r7, [pc, #156]	; (8005460 <HAL_EXTI_SetConfigLine+0xc4>)
    regval = *regaddr;
 80053c2:	f855 c007 	ldr.w	ip, [r5, r7]

    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u)
 80053c6:	688e      	ldr	r6, [r1, #8]
 80053c8:	f016 0f01 	tst.w	r6, #1
    {
      regval |= maskline;
 80053cc:	bf14      	ite	ne
 80053ce:	ea4c 0602 	orrne.w	r6, ip, r2
    }
    else
    {
      regval &= ~maskline;
 80053d2:	ea2c 0602 	biceq.w	r6, ip, r2
    }

    /* Store rising trigger mode */
    *regaddr = regval;
 80053d6:	51ee      	str	r6, [r5, r7]

    /* Configure falling trigger */
    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
 80053d8:	4f22      	ldr	r7, [pc, #136]	; (8005464 <HAL_EXTI_SetConfigLine+0xc8>)
    regval = *regaddr;
 80053da:	f855 c007 	ldr.w	ip, [r5, r7]

    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u)
 80053de:	688e      	ldr	r6, [r1, #8]
 80053e0:	f016 0f02 	tst.w	r6, #2
    {
      regval |= maskline;
 80053e4:	bf14      	ite	ne
 80053e6:	ea4c 0602 	orrne.w	r6, ip, r2
    }
    else
    {
      regval &= ~maskline;
 80053ea:	ea2c 0602 	biceq.w	r6, ip, r2
    }

    /* Store falling trigger mode */
    *regaddr = regval;
 80053ee:	51ee      	str	r6, [r5, r7]

    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 80053f0:	680d      	ldr	r5, [r1, #0]
 80053f2:	f005 65c0 	and.w	r5, r5, #100663296	; 0x6000000
 80053f6:	f1b5 6fc0 	cmp.w	r5, #100663296	; 0x6000000
 80053fa:	d019      	beq.n	8005430 <HAL_EXTI_SetConfigLine+0x94>
      SYSCFG->EXTICR[linepos >> 2u] = regval;
    }
  }

  /* Configure interrupt mode : read current mode */
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 80053fc:	015b      	lsls	r3, r3, #5
 80053fe:	f103 4080 	add.w	r0, r3, #1073741824	; 0x40000000
 8005402:	f500 3082 	add.w	r0, r0, #66560	; 0x10400
  regval = *regaddr;
 8005406:	6804      	ldr	r4, [r0, #0]

  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u)
 8005408:	684d      	ldr	r5, [r1, #4]
 800540a:	f015 0f01 	tst.w	r5, #1
  {
    regval |= maskline;
 800540e:	bf14      	ite	ne
 8005410:	4314      	orrne	r4, r2
  }
  else
  {
    regval &= ~maskline;
 8005412:	4394      	biceq	r4, r2
  }

  /* Store interrupt mode */
  *regaddr = regval;
 8005414:	6004      	str	r4, [r0, #0]

  /* The event mode cannot be configured if the line does not support it */
  assert_param(((pExtiConfig->Line & EXTI_EVENT) == EXTI_EVENT) || ((pExtiConfig->Mode & EXTI_MODE_EVENT) != EXTI_MODE_EVENT));

  /* Configure event mode : read current mode */
  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
 8005416:	4c14      	ldr	r4, [pc, #80]	; (8005468 <HAL_EXTI_SetConfigLine+0xcc>)
  regval = *regaddr;
 8005418:	5918      	ldr	r0, [r3, r4]

  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u)
 800541a:	6849      	ldr	r1, [r1, #4]
 800541c:	f011 0f02 	tst.w	r1, #2
  {
    regval |= maskline;
 8005420:	bf14      	ite	ne
 8005422:	4302      	orrne	r2, r0
  }
  else
  {
    regval &= ~maskline;
 8005424:	ea20 0202 	biceq.w	r2, r0, r2
  }

  /* Store event mode */
  *regaddr = regval;
 8005428:	511a      	str	r2, [r3, r4]

  return HAL_OK;
 800542a:	2000      	movs	r0, #0
}
 800542c:	bcf0      	pop	{r4, r5, r6, r7}
 800542e:	4770      	bx	lr
 8005430:	f004 041c 	and.w	r4, r4, #28
 8005434:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8005438:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
      regval = SYSCFG->EXTICR[linepos >> 2u];
 800543c:	68a6      	ldr	r6, [r4, #8]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 800543e:	f000 0003 	and.w	r0, r0, #3
 8005442:	0080      	lsls	r0, r0, #2
 8005444:	2507      	movs	r5, #7
 8005446:	4085      	lsls	r5, r0
 8005448:	ea26 0605 	bic.w	r6, r6, r5
      regval |= (pExtiConfig->GPIOSel << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 800544c:	68cd      	ldr	r5, [r1, #12]
 800544e:	fa05 f000 	lsl.w	r0, r5, r0
 8005452:	4330      	orrs	r0, r6
      SYSCFG->EXTICR[linepos >> 2u] = regval;
 8005454:	60a0      	str	r0, [r4, #8]
 8005456:	e7d1      	b.n	80053fc <HAL_EXTI_SetConfigLine+0x60>
    return HAL_ERROR;
 8005458:	2001      	movs	r0, #1
 800545a:	4770      	bx	lr
 800545c:	2001      	movs	r0, #1
}
 800545e:	4770      	bx	lr
 8005460:	40010408 	.word	0x40010408
 8005464:	4001040c 	.word	0x4001040c
 8005468:	40010404 	.word	0x40010404

0800546c <HAL_EXTI_GetConfigLine>:
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 800546c:	2800      	cmp	r0, #0
 800546e:	d04b      	beq.n	8005508 <HAL_EXTI_GetConfigLine+0x9c>
 8005470:	2900      	cmp	r1, #0
 8005472:	d04b      	beq.n	800550c <HAL_EXTI_GetConfigLine+0xa0>
{
 8005474:	b430      	push	{r4, r5}

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configuration structure */
  pExtiConfig->Line = hexti->Line;
 8005476:	6803      	ldr	r3, [r0, #0]
 8005478:	600b      	str	r3, [r1, #0]

  /* Compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 800547a:	f003 051f 	and.w	r5, r3, #31
  maskline = (1uL << linepos);
 800547e:	2201      	movs	r2, #1
 8005480:	40aa      	lsls	r2, r5
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005482:	f3c3 4000 	ubfx	r0, r3, #16, #1

  /* 1] Get core mode : interrupt */
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 8005486:	0140      	lsls	r0, r0, #5
 8005488:	f100 4480 	add.w	r4, r0, #1073741824	; 0x40000000
 800548c:	f504 3482 	add.w	r4, r4, #66560	; 0x10400
  regval = *regaddr;
 8005490:	6824      	ldr	r4, [r4, #0]

  /* Check if selected line is enable */
  if ((regval & maskline) != 0x00u)
 8005492:	4222      	tst	r2, r4
  {
    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
 8005494:	bf14      	ite	ne
 8005496:	2401      	movne	r4, #1
  }
  else
  {
    pExtiConfig->Mode = EXTI_MODE_NONE;
 8005498:	2400      	moveq	r4, #0
 800549a:	604c      	str	r4, [r1, #4]
  }

  /* Get event mode */
  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
 800549c:	4c1c      	ldr	r4, [pc, #112]	; (8005510 <HAL_EXTI_GetConfigLine+0xa4>)
  regval = *regaddr;
 800549e:	5904      	ldr	r4, [r0, r4]

  /* Check if selected line is enable */
  if ((regval & maskline) != 0x00u)
 80054a0:	4222      	tst	r2, r4
 80054a2:	d003      	beq.n	80054ac <HAL_EXTI_GetConfigLine+0x40>
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
 80054a4:	684c      	ldr	r4, [r1, #4]
 80054a6:	f044 0402 	orr.w	r4, r4, #2
 80054aa:	604c      	str	r4, [r1, #4]
  }

  /* 2] Get trigger for configurable lines : rising */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 80054ac:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80054b0:	d025      	beq.n	80054fe <HAL_EXTI_GetConfigLine+0x92>
  {
    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 80054b2:	4c18      	ldr	r4, [pc, #96]	; (8005514 <HAL_EXTI_GetConfigLine+0xa8>)
    regval = *regaddr;
 80054b4:	5904      	ldr	r4, [r0, r4]

    /* Check if configuration of selected line is enable */
    if ((regval & maskline) != 0x00u)
 80054b6:	4222      	tst	r2, r4
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
 80054b8:	bf14      	ite	ne
 80054ba:	2401      	movne	r4, #1
    }
    else
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
 80054bc:	2400      	moveq	r4, #0
 80054be:	608c      	str	r4, [r1, #8]
    }

    /* Get falling configuration */
    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
 80054c0:	4c15      	ldr	r4, [pc, #84]	; (8005518 <HAL_EXTI_GetConfigLine+0xac>)
    regval = *regaddr;
 80054c2:	5900      	ldr	r0, [r0, r4]

    /* Check if configuration of selected line is enable */
    if ((regval & maskline) != 0x00u)
 80054c4:	4202      	tst	r2, r0
 80054c6:	d003      	beq.n	80054d0 <HAL_EXTI_GetConfigLine+0x64>
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
 80054c8:	688a      	ldr	r2, [r1, #8]
 80054ca:	f042 0202 	orr.w	r2, r2, #2
 80054ce:	608a      	str	r2, [r1, #8]
    }

    /* Get Gpio port selection for gpio lines */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 80054d0:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80054d4:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80054d8:	d002      	beq.n	80054e0 <HAL_EXTI_GetConfigLine+0x74>
      regval = SYSCFG->EXTICR[linepos >> 2u];
      pExtiConfig->GPIOSel = ((regval << (SYSCFG_EXTICR1_EXTI1_Pos * (3uL - (linepos & 0x03u)))) >> 24);
    }
    else
    {
      pExtiConfig->GPIOSel = 0x00u;
 80054da:	2000      	movs	r0, #0
 80054dc:	60c8      	str	r0, [r1, #12]
 80054de:	e011      	b.n	8005504 <HAL_EXTI_GetConfigLine+0x98>
      regval = SYSCFG->EXTICR[linepos >> 2u];
 80054e0:	08ab      	lsrs	r3, r5, #2
 80054e2:	3302      	adds	r3, #2
 80054e4:	4a0d      	ldr	r2, [pc, #52]	; (800551c <HAL_EXTI_GetConfigLine+0xb0>)
 80054e6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
      pExtiConfig->GPIOSel = ((regval << (SYSCFG_EXTICR1_EXTI1_Pos * (3uL - (linepos & 0x03u)))) >> 24);
 80054ea:	43eb      	mvns	r3, r5
 80054ec:	f003 0303 	and.w	r3, r3, #3
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	fa02 f303 	lsl.w	r3, r2, r3
 80054f6:	0e1b      	lsrs	r3, r3, #24
 80054f8:	60cb      	str	r3, [r1, #12]
  {
    pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
    pExtiConfig->GPIOSel = 0x00u;
  }

  return HAL_OK;
 80054fa:	2000      	movs	r0, #0
 80054fc:	e002      	b.n	8005504 <HAL_EXTI_GetConfigLine+0x98>
    pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
 80054fe:	2000      	movs	r0, #0
 8005500:	6088      	str	r0, [r1, #8]
    pExtiConfig->GPIOSel = 0x00u;
 8005502:	60c8      	str	r0, [r1, #12]
}
 8005504:	bc30      	pop	{r4, r5}
 8005506:	4770      	bx	lr
    return HAL_ERROR;
 8005508:	2001      	movs	r0, #1
 800550a:	4770      	bx	lr
 800550c:	2001      	movs	r0, #1
}
 800550e:	4770      	bx	lr
 8005510:	40010404 	.word	0x40010404
 8005514:	40010408 	.word	0x40010408
 8005518:	4001040c 	.word	0x4001040c
 800551c:	40010000 	.word	0x40010000

08005520 <HAL_EXTI_ClearConfigLine>:
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if (hexti == NULL)
 8005520:	2800      	cmp	r0, #0
 8005522:	d03b      	beq.n	800559c <HAL_EXTI_ClearConfigLine+0x7c>
{
 8005524:	b470      	push	{r4, r5, r6}
 8005526:	4605      	mov	r5, r0

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005528:	6804      	ldr	r4, [r0, #0]
  linepos = (hexti->Line & EXTI_PIN_MASK);
 800552a:	f004 061f 	and.w	r6, r4, #31
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800552e:	f3c4 4000 	ubfx	r0, r4, #16, #1
  maskline = (1uL << linepos);

  /* 1] Clear interrupt mode */
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 8005532:	0140      	lsls	r0, r0, #5
 8005534:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8005538:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
  regval = (*regaddr & ~maskline);
 800553c:	6811      	ldr	r1, [r2, #0]
  maskline = (1uL << linepos);
 800553e:	2301      	movs	r3, #1
 8005540:	40b3      	lsls	r3, r6
  regval = (*regaddr & ~maskline);
 8005542:	43db      	mvns	r3, r3
 8005544:	4019      	ands	r1, r3
  *regaddr = regval;
 8005546:	6011      	str	r1, [r2, #0]

  /* 2] Clear event mode */
  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
 8005548:	4917      	ldr	r1, [pc, #92]	; (80055a8 <HAL_EXTI_ClearConfigLine+0x88>)
  regval = (*regaddr & ~maskline);
 800554a:	5842      	ldr	r2, [r0, r1]
 800554c:	401a      	ands	r2, r3
  *regaddr = regval;
 800554e:	5042      	str	r2, [r0, r1]

  /* 3] Clear triggers in case of configurable lines */
  if ((hexti->Line & EXTI_CONFIG) != 0x00u)
 8005550:	682a      	ldr	r2, [r5, #0]
 8005552:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8005556:	d023      	beq.n	80055a0 <HAL_EXTI_ClearConfigLine+0x80>
  {
    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 8005558:	3104      	adds	r1, #4
    regval = (*regaddr & ~maskline);
 800555a:	5842      	ldr	r2, [r0, r1]
 800555c:	401a      	ands	r2, r3
    *regaddr = regval;
 800555e:	5042      	str	r2, [r0, r1]

    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
 8005560:	4a12      	ldr	r2, [pc, #72]	; (80055ac <HAL_EXTI_ClearConfigLine+0x8c>)
    regval = (*regaddr & ~maskline);
 8005562:	5881      	ldr	r1, [r0, r2]
 8005564:	400b      	ands	r3, r1
    *regaddr = regval;
 8005566:	5083      	str	r3, [r0, r2]

    /* Get Gpio port selection for gpio lines */
    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
 8005568:	682b      	ldr	r3, [r5, #0]
 800556a:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800556e:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8005572:	d001      	beq.n	8005578 <HAL_EXTI_ClearConfigLine+0x58>
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
      SYSCFG->EXTICR[linepos >> 2u] = regval;
    }
  }

  return HAL_OK;
 8005574:	2000      	movs	r0, #0
 8005576:	e014      	b.n	80055a2 <HAL_EXTI_ClearConfigLine+0x82>
 8005578:	f006 061c 	and.w	r6, r6, #28
 800557c:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8005580:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
      regval = SYSCFG->EXTICR[linepos >> 2u];
 8005584:	68b2      	ldr	r2, [r6, #8]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 8005586:	f004 0303 	and.w	r3, r4, #3
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	2107      	movs	r1, #7
 800558e:	fa01 f303 	lsl.w	r3, r1, r3
 8005592:	ea22 0303 	bic.w	r3, r2, r3
      SYSCFG->EXTICR[linepos >> 2u] = regval;
 8005596:	60b3      	str	r3, [r6, #8]
  return HAL_OK;
 8005598:	2000      	movs	r0, #0
 800559a:	e002      	b.n	80055a2 <HAL_EXTI_ClearConfigLine+0x82>
    return HAL_ERROR;
 800559c:	2001      	movs	r0, #1
}
 800559e:	4770      	bx	lr
  return HAL_OK;
 80055a0:	2000      	movs	r0, #0
}
 80055a2:	bc70      	pop	{r4, r5, r6}
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	40010404 	.word	0x40010404
 80055ac:	4001040c 	.word	0x4001040c

080055b0 <HAL_EXTI_RegisterCallback>:
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 80055b0:	b911      	cbnz	r1, 80055b8 <HAL_EXTI_RegisterCallback+0x8>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80055b2:	6042      	str	r2, [r0, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055b4:	2000      	movs	r0, #0
      break;
 80055b6:	4770      	bx	lr

    default:
      status = HAL_ERROR;
 80055b8:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 80055ba:	4770      	bx	lr

080055bc <HAL_EXTI_GetHandle>:
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80055bc:	b110      	cbz	r0, 80055c4 <HAL_EXTI_GetHandle+0x8>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80055be:	6001      	str	r1, [r0, #0]

    return HAL_OK;
 80055c0:	2000      	movs	r0, #0
 80055c2:	4770      	bx	lr
    return HAL_ERROR;
 80055c4:	2001      	movs	r0, #1
  }
}
 80055c6:	4770      	bx	lr

080055c8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80055c8:	b510      	push	{r4, lr}
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80055ca:	6803      	ldr	r3, [r0, #0]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80055cc:	f003 011f 	and.w	r1, r3, #31
 80055d0:	2201      	movs	r2, #1
 80055d2:	408a      	lsls	r2, r1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80055d4:	f3c3 4300 	ubfx	r3, r3, #16, #1

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80055d8:	015b      	lsls	r3, r3, #5
 80055da:	4904      	ldr	r1, [pc, #16]	; (80055ec <HAL_EXTI_IRQHandler+0x24>)
  regval = (*regaddr & maskline);
 80055dc:	585c      	ldr	r4, [r3, r1]

  if (regval != 0x00u)
 80055de:	4214      	tst	r4, r2
 80055e0:	d003      	beq.n	80055ea <HAL_EXTI_IRQHandler+0x22>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80055e2:	505a      	str	r2, [r3, r1]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80055e4:	6843      	ldr	r3, [r0, #4]
 80055e6:	b103      	cbz	r3, 80055ea <HAL_EXTI_IRQHandler+0x22>
    {
      hexti->PendingCallback();
 80055e8:	4798      	blx	r3
    }
  }
}
 80055ea:	bd10      	pop	{r4, pc}
 80055ec:	40010414 	.word	0x40010414

080055f0 <HAL_EXTI_GetPending>:
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80055f0:	6803      	ldr	r3, [r0, #0]
  linepos = (hexti->Line & EXTI_PIN_MASK);
 80055f2:	f003 001f 	and.w	r0, r3, #31
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80055f6:	f3c3 4300 	ubfx	r3, r3, #16, #1
  maskline = (1uL << linepos);

  /* Get pending bit */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80055fa:	015b      	lsls	r3, r3, #5
 80055fc:	4a03      	ldr	r2, [pc, #12]	; (800560c <HAL_EXTI_GetPending+0x1c>)

  /* return 1 if bit is set else 0 */
  regval = ((*regaddr & maskline) >> linepos);
 80055fe:	589a      	ldr	r2, [r3, r2]
  maskline = (1uL << linepos);
 8005600:	2301      	movs	r3, #1
 8005602:	4083      	lsls	r3, r0
  regval = ((*regaddr & maskline) >> linepos);
 8005604:	4013      	ands	r3, r2
  return regval;
}
 8005606:	fa23 f000 	lsr.w	r0, r3, r0
 800560a:	4770      	bx	lr
 800560c:	40010414 	.word	0x40010414

08005610 <HAL_EXTI_ClearPending>:
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005610:	6803      	ldr	r3, [r0, #0]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8005612:	f003 011f 	and.w	r1, r3, #31
 8005616:	2201      	movs	r2, #1
 8005618:	408a      	lsls	r2, r1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800561a:	f3c3 4300 	ubfx	r3, r3, #16, #1

  /* Get pending register address */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 800561e:	015b      	lsls	r3, r3, #5
 8005620:	4901      	ldr	r1, [pc, #4]	; (8005628 <HAL_EXTI_ClearPending+0x18>)

  /* Clear Pending bit */
  *regaddr =  maskline;
 8005622:	505a      	str	r2, [r3, r1]
}
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	40010414 	.word	0x40010414

0800562c <HAL_EXTI_GenerateSWI>:
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800562c:	6803      	ldr	r3, [r0, #0]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800562e:	f003 011f 	and.w	r1, r3, #31
 8005632:	2201      	movs	r2, #1
 8005634:	408a      	lsls	r2, r1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005636:	f3c3 4300 	ubfx	r3, r3, #16, #1

  regaddr = (&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
 800563a:	015b      	lsls	r3, r3, #5
 800563c:	4901      	ldr	r1, [pc, #4]	; (8005644 <HAL_EXTI_GenerateSWI+0x18>)
  *regaddr = maskline;
 800563e:	505a      	str	r2, [r3, r1]
}
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop
 8005644:	40010410 	.word	0x40010410

08005648 <FLASH_Program_Fast>:
  * @param  Address: specifies the address to be programmed.
  * @param  DataAddress: specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8005648:	b430      	push	{r4, r5}
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 800564a:	460b      	mov	r3, r1

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800564c:	4c09      	ldr	r4, [pc, #36]	; (8005674 <FLASH_Program_Fast+0x2c>)
 800564e:	6962      	ldr	r2, [r4, #20]
 8005650:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005654:	6162      	str	r2, [r4, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005656:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800565a:	b672      	cpsid	i
 800565c:	f501 7480 	add.w	r4, r1, #256	; 0x100
 8005660:	1a41      	subs	r1, r0, r1
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	505a      	str	r2, [r3, r1]
    dest_addr++;
    src_addr++;
 8005666:	3304      	adds	r3, #4
    row_index--;
  } while (row_index != 0U);
 8005668:	42a3      	cmp	r3, r4
 800566a:	d1fa      	bne.n	8005662 <FLASH_Program_Fast+0x1a>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800566c:	f385 8810 	msr	PRIMASK, r5

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8005670:	bc30      	pop	{r4, r5}
 8005672:	4770      	bx	lr
 8005674:	40022000 	.word	0x40022000

08005678 <HAL_FLASH_Program_IT>:
{
 8005678:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(&pFlash);
 800567a:	4c23      	ldr	r4, [pc, #140]	; (8005708 <HAL_FLASH_Program_IT+0x90>)
 800567c:	7824      	ldrb	r4, [r4, #0]
 800567e:	2c01      	cmp	r4, #1
 8005680:	d040      	beq.n	8005704 <HAL_FLASH_Program_IT+0x8c>
 8005682:	4c21      	ldr	r4, [pc, #132]	; (8005708 <HAL_FLASH_Program_IT+0x90>)
 8005684:	2501      	movs	r5, #1
 8005686:	7025      	strb	r5, [r4, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005688:	2500      	movs	r5, #0
 800568a:	6065      	str	r5, [r4, #4]
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800568c:	4c1f      	ldr	r4, [pc, #124]	; (800570c <HAL_FLASH_Program_IT+0x94>)
 800568e:	6824      	ldr	r4, [r4, #0]
 8005690:	f414 6f80 	tst.w	r4, #1024	; 0x400
 8005694:	d019      	beq.n	80056ca <HAL_FLASH_Program_IT+0x52>
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005696:	4d1d      	ldr	r5, [pc, #116]	; (800570c <HAL_FLASH_Program_IT+0x94>)
 8005698:	682c      	ldr	r4, [r5, #0]
 800569a:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 800569e:	602c      	str	r4, [r5, #0]
    pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80056a0:	4c19      	ldr	r4, [pc, #100]	; (8005708 <HAL_FLASH_Program_IT+0x90>)
 80056a2:	2502      	movs	r5, #2
 80056a4:	7725      	strb	r5, [r4, #28]
  if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80056a6:	2802      	cmp	r0, #2
 80056a8:	d013      	beq.n	80056d2 <HAL_FLASH_Program_IT+0x5a>
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM;
 80056aa:	4c17      	ldr	r4, [pc, #92]	; (8005708 <HAL_FLASH_Program_IT+0x90>)
 80056ac:	2503      	movs	r5, #3
 80056ae:	7225      	strb	r5, [r4, #8]
  pFlash.Address = Address;
 80056b0:	60e1      	str	r1, [r4, #12]
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 80056b2:	4d16      	ldr	r5, [pc, #88]	; (800570c <HAL_FLASH_Program_IT+0x94>)
 80056b4:	696c      	ldr	r4, [r5, #20]
 80056b6:	f044 7440 	orr.w	r4, r4, #50331648	; 0x3000000
 80056ba:	616c      	str	r4, [r5, #20]
  if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80056bc:	b1c0      	cbz	r0, 80056f0 <HAL_FLASH_Program_IT+0x78>
  else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80056be:	3801      	subs	r0, #1
 80056c0:	2801      	cmp	r0, #1
  return status;
 80056c2:	bf88      	it	hi
 80056c4:	2000      	movhi	r0, #0
  else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80056c6:	d90d      	bls.n	80056e4 <HAL_FLASH_Program_IT+0x6c>
}
 80056c8:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80056ca:	4c0f      	ldr	r4, [pc, #60]	; (8005708 <HAL_FLASH_Program_IT+0x90>)
 80056cc:	2500      	movs	r5, #0
 80056ce:	7725      	strb	r5, [r4, #28]
 80056d0:	e7e9      	b.n	80056a6 <HAL_FLASH_Program_IT+0x2e>
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM_LAST;
 80056d2:	4b0d      	ldr	r3, [pc, #52]	; (8005708 <HAL_FLASH_Program_IT+0x90>)
 80056d4:	2004      	movs	r0, #4
 80056d6:	7218      	strb	r0, [r3, #8]
  pFlash.Address = Address;
 80056d8:	60d9      	str	r1, [r3, #12]
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 80056da:	480c      	ldr	r0, [pc, #48]	; (800570c <HAL_FLASH_Program_IT+0x94>)
 80056dc:	6943      	ldr	r3, [r0, #20]
 80056de:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 80056e2:	6143      	str	r3, [r0, #20]
 80056e4:	4608      	mov	r0, r1
    FLASH_Program_Fast(Address, (uint32_t)Data);
 80056e6:	4611      	mov	r1, r2
 80056e8:	f7ff ffae 	bl	8005648 <FLASH_Program_Fast>
  return status;
 80056ec:	2000      	movs	r0, #0
 80056ee:	e7eb      	b.n	80056c8 <HAL_FLASH_Program_IT+0x50>
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80056f0:	6968      	ldr	r0, [r5, #20]
 80056f2:	f040 0001 	orr.w	r0, r0, #1
 80056f6:	6168      	str	r0, [r5, #20]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80056f8:	600a      	str	r2, [r1, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80056fa:	f3bf 8f6f 	isb	sy
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80056fe:	604b      	str	r3, [r1, #4]
  return status;
 8005700:	2000      	movs	r0, #0
 8005702:	e7e1      	b.n	80056c8 <HAL_FLASH_Program_IT+0x50>
  __HAL_LOCK(&pFlash);
 8005704:	2002      	movs	r0, #2
 8005706:	e7df      	b.n	80056c8 <HAL_FLASH_Program_IT+0x50>
 8005708:	20000018 	.word	0x20000018
 800570c:	40022000 	.word	0x40022000

08005710 <HAL_FLASH_EndOfOperationCallback>:
}
 8005710:	4770      	bx	lr

08005712 <HAL_FLASH_OperationErrorCallback>:
}
 8005712:	4770      	bx	lr

08005714 <HAL_FLASH_IRQHandler>:
{
 8005714:	b510      	push	{r4, lr}
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_MER1 | FLASH_CR_PER | FLASH_CR_PNB));
 8005716:	4a50      	ldr	r2, [pc, #320]	; (8005858 <HAL_FLASH_IRQHandler+0x144>)
 8005718:	6953      	ldr	r3, [r2, #20]
 800571a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800571e:	f023 0307 	bic.w	r3, r3, #7
 8005722:	6153      	str	r3, [r2, #20]
  CLEAR_BIT(FLASH->CR, FLASH_CR_MER2);
 8005724:	6953      	ldr	r3, [r2, #20]
 8005726:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800572a:	6153      	str	r3, [r2, #20]
  if(pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAM_LAST)
 800572c:	4b4b      	ldr	r3, [pc, #300]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 800572e:	7a1b      	ldrb	r3, [r3, #8]
 8005730:	b2db      	uxtb	r3, r3
 8005732:	2b04      	cmp	r3, #4
 8005734:	d050      	beq.n	80057d8 <HAL_FLASH_IRQHandler+0xc4>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8005736:	4948      	ldr	r1, [pc, #288]	; (8005858 <HAL_FLASH_IRQHandler+0x144>)
 8005738:	690a      	ldr	r2, [r1, #16]
 800573a:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 800573e:	f022 0205 	bic.w	r2, r2, #5
 8005742:	0412      	lsls	r2, r2, #16
 8005744:	0c12      	lsrs	r2, r2, #16
  error |= (FLASH->ECCR & FLASH_FLAG_ECCC);
 8005746:	698b      	ldr	r3, [r1, #24]
 8005748:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
  if (error !=0U)
 800574c:	4313      	orrs	r3, r2
 800574e:	d024      	beq.n	800579a <HAL_FLASH_IRQHandler+0x86>
    pFlash.ErrorCode |= error;
 8005750:	4942      	ldr	r1, [pc, #264]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 8005752:	684a      	ldr	r2, [r1, #4]
 8005754:	431a      	orrs	r2, r3
 8005756:	604a      	str	r2, [r1, #4]
    __HAL_FLASH_CLEAR_FLAG(error);
 8005758:	f013 4240 	ands.w	r2, r3, #3221225472	; 0xc0000000
 800575c:	d003      	beq.n	8005766 <HAL_FLASH_IRQHandler+0x52>
 800575e:	493e      	ldr	r1, [pc, #248]	; (8005858 <HAL_FLASH_IRQHandler+0x144>)
 8005760:	6988      	ldr	r0, [r1, #24]
 8005762:	4302      	orrs	r2, r0
 8005764:	618a      	str	r2, [r1, #24]
 8005766:	f033 4340 	bics.w	r3, r3, #3221225472	; 0xc0000000
 800576a:	bf1c      	itt	ne
 800576c:	4a3a      	ldrne	r2, [pc, #232]	; (8005858 <HAL_FLASH_IRQHandler+0x144>)
 800576e:	6113      	strne	r3, [r2, #16]
    FLASH_FlushCaches() ;
 8005770:	f000 fc4e 	bl	8006010 <FLASH_FlushCaches>
    procedure = pFlash.ProcedureOnGoing;
 8005774:	4b39      	ldr	r3, [pc, #228]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 8005776:	7a1b      	ldrb	r3, [r3, #8]
 8005778:	b2db      	uxtb	r3, r3
    if(procedure == FLASH_PROC_PAGE_ERASE)
 800577a:	2b01      	cmp	r3, #1
 800577c:	d031      	beq.n	80057e2 <HAL_FLASH_IRQHandler+0xce>
    else if(procedure == FLASH_PROC_MASS_ERASE)
 800577e:	2b02      	cmp	r3, #2
 8005780:	d034      	beq.n	80057ec <HAL_FLASH_IRQHandler+0xd8>
    else if((procedure == FLASH_PROC_PROGRAM) ||
 8005782:	3b03      	subs	r3, #3
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b01      	cmp	r3, #1
       HAL_FLASH_OperationErrorCallback(pFlash.Address);
 8005788:	bf9a      	itte	ls
 800578a:	4b34      	ldrls	r3, [pc, #208]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 800578c:	68d8      	ldrls	r0, [r3, #12]
       HAL_FLASH_OperationErrorCallback(0U);
 800578e:	2000      	movhi	r0, #0
 8005790:	f7ff ffbf 	bl	8005712 <HAL_FLASH_OperationErrorCallback>
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005794:	4b31      	ldr	r3, [pc, #196]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 8005796:	2200      	movs	r2, #0
 8005798:	721a      	strb	r2, [r3, #8]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != 0U)
 800579a:	4b2f      	ldr	r3, [pc, #188]	; (8005858 <HAL_FLASH_IRQHandler+0x144>)
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	f013 0f01 	tst.w	r3, #1
 80057a2:	d042      	beq.n	800582a <HAL_FLASH_IRQHandler+0x116>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80057a4:	4b2c      	ldr	r3, [pc, #176]	; (8005858 <HAL_FLASH_IRQHandler+0x144>)
 80057a6:	2201      	movs	r2, #1
 80057a8:	611a      	str	r2, [r3, #16]
    if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGE_ERASE)
 80057aa:	4b2c      	ldr	r3, [pc, #176]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 80057ac:	7a1b      	ldrb	r3, [r3, #8]
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d12c      	bne.n	800580e <HAL_FLASH_IRQHandler+0xfa>
      pFlash.NbPagesToErase--;
 80057b4:	4b29      	ldr	r3, [pc, #164]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 80057b6:	699a      	ldr	r2, [r3, #24]
 80057b8:	3a01      	subs	r2, #1
 80057ba:	619a      	str	r2, [r3, #24]
      if(pFlash.NbPagesToErase != 0U)
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	b1d3      	cbz	r3, 80057f6 <HAL_FLASH_IRQHandler+0xe2>
        HAL_FLASH_EndOfOperationCallback(pFlash.Page);
 80057c0:	4c26      	ldr	r4, [pc, #152]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 80057c2:	6960      	ldr	r0, [r4, #20]
 80057c4:	f7ff ffa4 	bl	8005710 <HAL_FLASH_EndOfOperationCallback>
        pFlash.Page++;
 80057c8:	6963      	ldr	r3, [r4, #20]
 80057ca:	3301      	adds	r3, #1
 80057cc:	6163      	str	r3, [r4, #20]
        tmp_page = pFlash.Page;
 80057ce:	6960      	ldr	r0, [r4, #20]
        FLASH_PageErase(tmp_page, pFlash.Bank);
 80057d0:	6921      	ldr	r1, [r4, #16]
 80057d2:	f000 fba3 	bl	8005f1c <FLASH_PageErase>
 80057d6:	e028      	b.n	800582a <HAL_FLASH_IRQHandler+0x116>
    CLEAR_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80057d8:	6953      	ldr	r3, [r2, #20]
 80057da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057de:	6153      	str	r3, [r2, #20]
 80057e0:	e7a9      	b.n	8005736 <HAL_FLASH_IRQHandler+0x22>
       HAL_FLASH_OperationErrorCallback(pFlash.Page);
 80057e2:	4b1e      	ldr	r3, [pc, #120]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 80057e4:	6958      	ldr	r0, [r3, #20]
 80057e6:	f7ff ff94 	bl	8005712 <HAL_FLASH_OperationErrorCallback>
 80057ea:	e7d3      	b.n	8005794 <HAL_FLASH_IRQHandler+0x80>
        HAL_FLASH_OperationErrorCallback(pFlash.Bank);
 80057ec:	4b1b      	ldr	r3, [pc, #108]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 80057ee:	6918      	ldr	r0, [r3, #16]
 80057f0:	f7ff ff8f 	bl	8005712 <HAL_FLASH_OperationErrorCallback>
 80057f4:	e7ce      	b.n	8005794 <HAL_FLASH_IRQHandler+0x80>
        pFlash.Page = 0xFFFFFFFFU;
 80057f6:	4c19      	ldr	r4, [pc, #100]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 80057f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80057fc:	6163      	str	r3, [r4, #20]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80057fe:	2300      	movs	r3, #0
 8005800:	7223      	strb	r3, [r4, #8]
        FLASH_FlushCaches() ;
 8005802:	f000 fc05 	bl	8006010 <FLASH_FlushCaches>
        HAL_FLASH_EndOfOperationCallback(pFlash.Page);
 8005806:	6960      	ldr	r0, [r4, #20]
 8005808:	f7ff ff82 	bl	8005710 <HAL_FLASH_EndOfOperationCallback>
 800580c:	e00d      	b.n	800582a <HAL_FLASH_IRQHandler+0x116>
      FLASH_FlushCaches() ;
 800580e:	f000 fbff 	bl	8006010 <FLASH_FlushCaches>
      procedure = pFlash.ProcedureOnGoing;
 8005812:	4b12      	ldr	r3, [pc, #72]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 8005814:	7a1b      	ldrb	r3, [r3, #8]
 8005816:	b2db      	uxtb	r3, r3
      if(procedure == FLASH_PROC_MASS_ERASE)
 8005818:	2b02      	cmp	r3, #2
 800581a:	d012      	beq.n	8005842 <HAL_FLASH_IRQHandler+0x12e>
      else if((procedure == FLASH_PROC_PROGRAM) ||
 800581c:	3b03      	subs	r3, #3
 800581e:	b2db      	uxtb	r3, r3
 8005820:	2b01      	cmp	r3, #1
 8005822:	d913      	bls.n	800584c <HAL_FLASH_IRQHandler+0x138>
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005824:	4b0d      	ldr	r3, [pc, #52]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 8005826:	2200      	movs	r2, #0
 8005828:	721a      	strb	r2, [r3, #8]
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 800582a:	4b0c      	ldr	r3, [pc, #48]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 800582c:	7a1b      	ldrb	r3, [r3, #8]
 800582e:	b93b      	cbnz	r3, 8005840 <HAL_FLASH_IRQHandler+0x12c>
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 8005830:	4a09      	ldr	r2, [pc, #36]	; (8005858 <HAL_FLASH_IRQHandler+0x144>)
 8005832:	6953      	ldr	r3, [r2, #20]
 8005834:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8005838:	6153      	str	r3, [r2, #20]
    __HAL_UNLOCK(&pFlash);
 800583a:	4b08      	ldr	r3, [pc, #32]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 800583c:	2200      	movs	r2, #0
 800583e:	701a      	strb	r2, [r3, #0]
}
 8005840:	bd10      	pop	{r4, pc}
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8005842:	4b06      	ldr	r3, [pc, #24]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 8005844:	6918      	ldr	r0, [r3, #16]
 8005846:	f7ff ff63 	bl	8005710 <HAL_FLASH_EndOfOperationCallback>
 800584a:	e7eb      	b.n	8005824 <HAL_FLASH_IRQHandler+0x110>
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800584c:	4b03      	ldr	r3, [pc, #12]	; (800585c <HAL_FLASH_IRQHandler+0x148>)
 800584e:	68d8      	ldr	r0, [r3, #12]
 8005850:	f7ff ff5e 	bl	8005710 <HAL_FLASH_EndOfOperationCallback>
 8005854:	e7e6      	b.n	8005824 <HAL_FLASH_IRQHandler+0x110>
 8005856:	bf00      	nop
 8005858:	40022000 	.word	0x40022000
 800585c:	20000018 	.word	0x20000018

08005860 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8005860:	4b07      	ldr	r3, [pc, #28]	; (8005880 <HAL_FLASH_Unlock+0x20>)
 8005862:	695b      	ldr	r3, [r3, #20]
 8005864:	2b00      	cmp	r3, #0
 8005866:	db01      	blt.n	800586c <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 8005868:	2000      	movs	r0, #0
}
 800586a:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800586c:	4b04      	ldr	r3, [pc, #16]	; (8005880 <HAL_FLASH_Unlock+0x20>)
 800586e:	4a05      	ldr	r2, [pc, #20]	; (8005884 <HAL_FLASH_Unlock+0x24>)
 8005870:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005872:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8005876:	609a      	str	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8005878:	6958      	ldr	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 800587a:	0fc0      	lsrs	r0, r0, #31
 800587c:	4770      	bx	lr
 800587e:	bf00      	nop
 8005880:	40022000 	.word	0x40022000
 8005884:	45670123 	.word	0x45670123

08005888 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005888:	4a03      	ldr	r2, [pc, #12]	; (8005898 <HAL_FLASH_Lock+0x10>)
 800588a:	6953      	ldr	r3, [r2, #20]
 800588c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005890:	6153      	str	r3, [r2, #20]
}
 8005892:	2000      	movs	r0, #0
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	40022000 	.word	0x40022000

0800589c <HAL_FLASH_OB_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 800589c:	4b07      	ldr	r3, [pc, #28]	; (80058bc <HAL_FLASH_OB_Unlock+0x20>)
 800589e:	695b      	ldr	r3, [r3, #20]
 80058a0:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80058a4:	d007      	beq.n	80058b6 <HAL_FLASH_OB_Unlock+0x1a>
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 80058a6:	4b05      	ldr	r3, [pc, #20]	; (80058bc <HAL_FLASH_OB_Unlock+0x20>)
 80058a8:	4a05      	ldr	r2, [pc, #20]	; (80058c0 <HAL_FLASH_OB_Unlock+0x24>)
 80058aa:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 80058ac:	f102 3244 	add.w	r2, r2, #1145324612	; 0x44444444
 80058b0:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 80058b2:	2000      	movs	r0, #0
 80058b4:	4770      	bx	lr
    return HAL_ERROR;
 80058b6:	2001      	movs	r0, #1
}
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	40022000 	.word	0x40022000
 80058c0:	08192a3b 	.word	0x08192a3b

080058c4 <HAL_FLASH_OB_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 80058c4:	4a03      	ldr	r2, [pc, #12]	; (80058d4 <HAL_FLASH_OB_Lock+0x10>)
 80058c6:	6953      	ldr	r3, [r2, #20]
 80058c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058cc:	6153      	str	r3, [r2, #20]
}
 80058ce:	2000      	movs	r0, #0
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	40022000 	.word	0x40022000

080058d8 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 80058d8:	4b01      	ldr	r3, [pc, #4]	; (80058e0 <HAL_FLASH_GetError+0x8>)
 80058da:	6858      	ldr	r0, [r3, #4]
}
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	20000018 	.word	0x20000018

080058e4 <FLASH_WaitForLastOperation>:
{
 80058e4:	b570      	push	{r4, r5, r6, lr}
 80058e6:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80058e8:	f7ff f81c 	bl	8004924 <HAL_GetTick>
 80058ec:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80058ee:	4c1e      	ldr	r4, [pc, #120]	; (8005968 <FLASH_WaitForLastOperation+0x84>)
 80058f0:	6923      	ldr	r3, [r4, #16]
 80058f2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80058f6:	d009      	beq.n	800590c <FLASH_WaitForLastOperation+0x28>
    if(Timeout != HAL_MAX_DELAY)
 80058f8:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 80058fc:	d0f8      	beq.n	80058f0 <FLASH_WaitForLastOperation+0xc>
      if((HAL_GetTick() - tickstart) >= Timeout)
 80058fe:	f7ff f811 	bl	8004924 <HAL_GetTick>
 8005902:	1b80      	subs	r0, r0, r6
 8005904:	42a8      	cmp	r0, r5
 8005906:	d3f3      	bcc.n	80058f0 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 8005908:	2003      	movs	r0, #3
 800590a:	e027      	b.n	800595c <FLASH_WaitForLastOperation+0x78>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800590c:	4916      	ldr	r1, [pc, #88]	; (8005968 <FLASH_WaitForLastOperation+0x84>)
 800590e:	690a      	ldr	r2, [r1, #16]
 8005910:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 8005914:	f022 0205 	bic.w	r2, r2, #5
 8005918:	0412      	lsls	r2, r2, #16
 800591a:	0c12      	lsrs	r2, r2, #16
  error |= (FLASH->ECCR & FLASH_FLAG_ECCD);
 800591c:	698b      	ldr	r3, [r1, #24]
 800591e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  if(error != 0u)
 8005922:	4313      	orrs	r3, r2
 8005924:	d011      	beq.n	800594a <FLASH_WaitForLastOperation+0x66>
    pFlash.ErrorCode |= error;
 8005926:	4911      	ldr	r1, [pc, #68]	; (800596c <FLASH_WaitForLastOperation+0x88>)
 8005928:	684a      	ldr	r2, [r1, #4]
 800592a:	431a      	orrs	r2, r3
 800592c:	604a      	str	r2, [r1, #4]
    __HAL_FLASH_CLEAR_FLAG(error);
 800592e:	f013 4240 	ands.w	r2, r3, #3221225472	; 0xc0000000
 8005932:	d003      	beq.n	800593c <FLASH_WaitForLastOperation+0x58>
 8005934:	490c      	ldr	r1, [pc, #48]	; (8005968 <FLASH_WaitForLastOperation+0x84>)
 8005936:	6988      	ldr	r0, [r1, #24]
 8005938:	4302      	orrs	r2, r0
 800593a:	618a      	str	r2, [r1, #24]
 800593c:	f033 4340 	bics.w	r3, r3, #3221225472	; 0xc0000000
 8005940:	d00d      	beq.n	800595e <FLASH_WaitForLastOperation+0x7a>
 8005942:	4a09      	ldr	r2, [pc, #36]	; (8005968 <FLASH_WaitForLastOperation+0x84>)
 8005944:	6113      	str	r3, [r2, #16]
    return HAL_ERROR;
 8005946:	2001      	movs	r0, #1
 8005948:	e008      	b.n	800595c <FLASH_WaitForLastOperation+0x78>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800594a:	4b07      	ldr	r3, [pc, #28]	; (8005968 <FLASH_WaitForLastOperation+0x84>)
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	f013 0f01 	tst.w	r3, #1
 8005952:	d006      	beq.n	8005962 <FLASH_WaitForLastOperation+0x7e>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005954:	4b04      	ldr	r3, [pc, #16]	; (8005968 <FLASH_WaitForLastOperation+0x84>)
 8005956:	2201      	movs	r2, #1
 8005958:	611a      	str	r2, [r3, #16]
  return HAL_OK;
 800595a:	2000      	movs	r0, #0
}
 800595c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800595e:	2001      	movs	r0, #1
 8005960:	e7fc      	b.n	800595c <FLASH_WaitForLastOperation+0x78>
  return HAL_OK;
 8005962:	2000      	movs	r0, #0
 8005964:	e7fa      	b.n	800595c <FLASH_WaitForLastOperation+0x78>
 8005966:	bf00      	nop
 8005968:	40022000 	.word	0x40022000
 800596c:	20000018 	.word	0x20000018

08005970 <HAL_FLASH_Program>:
{
 8005970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8005974:	4c2b      	ldr	r4, [pc, #172]	; (8005a24 <HAL_FLASH_Program+0xb4>)
 8005976:	7824      	ldrb	r4, [r4, #0]
 8005978:	2c01      	cmp	r4, #1
 800597a:	d050      	beq.n	8005a1e <HAL_FLASH_Program+0xae>
 800597c:	4698      	mov	r8, r3
 800597e:	4617      	mov	r7, r2
 8005980:	460d      	mov	r5, r1
 8005982:	4604      	mov	r4, r0
 8005984:	4b27      	ldr	r3, [pc, #156]	; (8005a24 <HAL_FLASH_Program+0xb4>)
 8005986:	2201      	movs	r2, #1
 8005988:	701a      	strb	r2, [r3, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800598a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800598e:	f7ff ffa9 	bl	80058e4 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8005992:	4606      	mov	r6, r0
 8005994:	b9d0      	cbnz	r0, 80059cc <HAL_FLASH_Program+0x5c>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005996:	4b23      	ldr	r3, [pc, #140]	; (8005a24 <HAL_FLASH_Program+0xb4>)
 8005998:	2200      	movs	r2, #0
 800599a:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800599c:	4b22      	ldr	r3, [pc, #136]	; (8005a28 <HAL_FLASH_Program+0xb8>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80059a4:	d018      	beq.n	80059d8 <HAL_FLASH_Program+0x68>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80059a6:	4a20      	ldr	r2, [pc, #128]	; (8005a28 <HAL_FLASH_Program+0xb8>)
 80059a8:	6813      	ldr	r3, [r2, #0]
 80059aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059ae:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80059b0:	4b1c      	ldr	r3, [pc, #112]	; (8005a24 <HAL_FLASH_Program+0xb4>)
 80059b2:	2202      	movs	r2, #2
 80059b4:	771a      	strb	r2, [r3, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80059b6:	b19c      	cbz	r4, 80059e0 <HAL_FLASH_Program+0x70>
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80059b8:	1e63      	subs	r3, r4, #1
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d926      	bls.n	8005a0c <HAL_FLASH_Program+0x9c>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80059be:	f24c 3050 	movw	r0, #50000	; 0xc350
 80059c2:	f7ff ff8f 	bl	80058e4 <FLASH_WaitForLastOperation>
 80059c6:	4606      	mov	r6, r0
    FLASH_FlushCaches();
 80059c8:	f000 fb22 	bl	8006010 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80059cc:	4b15      	ldr	r3, [pc, #84]	; (8005a24 <HAL_FLASH_Program+0xb4>)
 80059ce:	2200      	movs	r2, #0
 80059d0:	701a      	strb	r2, [r3, #0]
}
 80059d2:	4630      	mov	r0, r6
 80059d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80059d8:	4b12      	ldr	r3, [pc, #72]	; (8005a24 <HAL_FLASH_Program+0xb4>)
 80059da:	2200      	movs	r2, #0
 80059dc:	771a      	strb	r2, [r3, #28]
 80059de:	e7ea      	b.n	80059b6 <HAL_FLASH_Program+0x46>
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80059e0:	4a11      	ldr	r2, [pc, #68]	; (8005a28 <HAL_FLASH_Program+0xb8>)
 80059e2:	6953      	ldr	r3, [r2, #20]
 80059e4:	f043 0301 	orr.w	r3, r3, #1
 80059e8:	6153      	str	r3, [r2, #20]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80059ea:	602f      	str	r7, [r5, #0]
 80059ec:	f3bf 8f6f 	isb	sy
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80059f0:	f8c5 8004 	str.w	r8, [r5, #4]
      prog_bit = FLASH_CR_PG;
 80059f4:	2401      	movs	r4, #1
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80059f6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80059fa:	f7ff ff73 	bl	80058e4 <FLASH_WaitForLastOperation>
 80059fe:	4606      	mov	r6, r0
      CLEAR_BIT(FLASH->CR, prog_bit);
 8005a00:	4a09      	ldr	r2, [pc, #36]	; (8005a28 <HAL_FLASH_Program+0xb8>)
 8005a02:	6953      	ldr	r3, [r2, #20]
 8005a04:	ea23 0304 	bic.w	r3, r3, r4
 8005a08:	6153      	str	r3, [r2, #20]
 8005a0a:	e7dd      	b.n	80059c8 <HAL_FLASH_Program+0x58>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8005a0c:	4639      	mov	r1, r7
 8005a0e:	4628      	mov	r0, r5
 8005a10:	f7ff fe1a 	bl	8005648 <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8005a14:	2c02      	cmp	r4, #2
 8005a16:	d1d2      	bne.n	80059be <HAL_FLASH_Program+0x4e>
        prog_bit = FLASH_CR_FSTPG;
 8005a18:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8005a1c:	e7eb      	b.n	80059f6 <HAL_FLASH_Program+0x86>
  __HAL_LOCK(&pFlash);
 8005a1e:	2602      	movs	r6, #2
 8005a20:	e7d7      	b.n	80059d2 <HAL_FLASH_Program+0x62>
 8005a22:	bf00      	nop
 8005a24:	20000018 	.word	0x20000018
 8005a28:	40022000 	.word	0x40022000

08005a2c <HAL_FLASH_OB_Launch>:
{
 8005a2c:	b508      	push	{r3, lr}
  SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
 8005a2e:	4a05      	ldr	r2, [pc, #20]	; (8005a44 <HAL_FLASH_OB_Launch+0x18>)
 8005a30:	6953      	ldr	r3, [r2, #20]
 8005a32:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005a36:	6153      	str	r3, [r2, #20]
  return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE));
 8005a38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005a3c:	f7ff ff52 	bl	80058e4 <FLASH_WaitForLastOperation>
}
 8005a40:	bd08      	pop	{r3, pc}
 8005a42:	bf00      	nop
 8005a44:	40022000 	.word	0x40022000

08005a48 <FLASH_MassErase>:
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8005a48:	f010 0f01 	tst.w	r0, #1
 8005a4c:	d004      	beq.n	8005a58 <FLASH_MassErase+0x10>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8005a4e:	4a09      	ldr	r2, [pc, #36]	; (8005a74 <FLASH_MassErase+0x2c>)
 8005a50:	6953      	ldr	r3, [r2, #20]
 8005a52:	f043 0304 	orr.w	r3, r3, #4
 8005a56:	6153      	str	r3, [r2, #20]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8005a58:	f010 0f02 	tst.w	r0, #2
 8005a5c:	d004      	beq.n	8005a68 <FLASH_MassErase+0x20>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8005a5e:	4a05      	ldr	r2, [pc, #20]	; (8005a74 <FLASH_MassErase+0x2c>)
 8005a60:	6953      	ldr	r3, [r2, #20]
 8005a62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a66:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005a68:	4a02      	ldr	r2, [pc, #8]	; (8005a74 <FLASH_MassErase+0x2c>)
 8005a6a:	6953      	ldr	r3, [r2, #20]
 8005a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a70:	6153      	str	r3, [r2, #20]
}
 8005a72:	4770      	bx	lr
 8005a74:	40022000 	.word	0x40022000

08005a78 <HAL_FLASHEx_OBProgram>:
{
 8005a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8005a7c:	4bb4      	ldr	r3, [pc, #720]	; (8005d50 <HAL_FLASHEx_OBProgram+0x2d8>)
 8005a7e:	781b      	ldrb	r3, [r3, #0]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	f000 8193 	beq.w	8005dac <HAL_FLASHEx_OBProgram+0x334>
 8005a86:	4604      	mov	r4, r0
 8005a88:	4bb1      	ldr	r3, [pc, #708]	; (8005d50 <HAL_FLASHEx_OBProgram+0x2d8>)
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005a8e:	2200      	movs	r2, #0
 8005a90:	605a      	str	r2, [r3, #4]
  if((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
 8005a92:	6803      	ldr	r3, [r0, #0]
 8005a94:	f013 0f01 	tst.w	r3, #1
 8005a98:	d117      	bne.n	8005aca <HAL_FLASHEx_OBProgram+0x52>
  HAL_StatusTypeDef status = HAL_OK;
 8005a9a:	2600      	movs	r6, #0
  if((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
 8005a9c:	6823      	ldr	r3, [r4, #0]
 8005a9e:	f013 0f02 	tst.w	r3, #2
 8005aa2:	d15c      	bne.n	8005b5e <HAL_FLASHEx_OBProgram+0xe6>
  if((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 8005aa4:	6823      	ldr	r3, [r4, #0]
 8005aa6:	f013 0f04 	tst.w	r3, #4
 8005aaa:	d176      	bne.n	8005b9a <HAL_FLASHEx_OBProgram+0x122>
  if((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U)
 8005aac:	6823      	ldr	r3, [r4, #0]
 8005aae:	f013 0f08 	tst.w	r3, #8
 8005ab2:	d004      	beq.n	8005abe <HAL_FLASHEx_OBProgram+0x46>
    if (pOBInit->PCROPStartAddr != pOBInit->PCROPEndAddr)
 8005ab4:	6a25      	ldr	r5, [r4, #32]
 8005ab6:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8005ab8:	42bd      	cmp	r5, r7
 8005aba:	f040 80f7 	bne.w	8005cac <HAL_FLASHEx_OBProgram+0x234>
  __HAL_UNLOCK(&pFlash);
 8005abe:	4ba4      	ldr	r3, [pc, #656]	; (8005d50 <HAL_FLASHEx_OBProgram+0x2d8>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	701a      	strb	r2, [r3, #0]
}
 8005ac4:	4630      	mov	r0, r6
 8005ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset) != HAL_OK)
 8005aca:	6845      	ldr	r5, [r0, #4]
 8005acc:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8005ad0:	68c7      	ldr	r7, [r0, #12]
  assert_param(IS_OB_WRPAREA(WRPArea));
  assert_param(IS_FLASH_PAGE(WRPStartOffset));
  assert_param(IS_FLASH_PAGE(WRDPEndOffset));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005ad2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005ad6:	f7ff ff05 	bl	80058e4 <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 8005ada:	4606      	mov	r6, r0
 8005adc:	b9b8      	cbnz	r0, 8005b0e <HAL_FLASHEx_OBProgram+0x96>
  {
    /* Configure the write protected area */
    if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 8005ade:	b9d5      	cbnz	r5, 8005b16 <HAL_FLASHEx_OBProgram+0x9e>
    {
      MODIFY_REG(FLASH->WRP1AR, (FLASH_WRP1AR_WRP1A_STRT | FLASH_WRP1AR_WRP1A_END),
 8005ae0:	4a9c      	ldr	r2, [pc, #624]	; (8005d54 <HAL_FLASHEx_OBProgram+0x2dc>)
 8005ae2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005ae4:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8005ae8:	ea43 0308 	orr.w	r3, r3, r8
 8005aec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005af0:	62d3      	str	r3, [r2, #44]	; 0x2c
    {
      /* Nothing to do */
    }

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8005af2:	4d98      	ldr	r5, [pc, #608]	; (8005d54 <HAL_FLASHEx_OBProgram+0x2dc>)
 8005af4:	696b      	ldr	r3, [r5, #20]
 8005af6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005afa:	616b      	str	r3, [r5, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005afc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005b00:	f7ff fef0 	bl	80058e4 <FLASH_WaitForLastOperation>
 8005b04:	4606      	mov	r6, r0

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8005b06:	696b      	ldr	r3, [r5, #20]
 8005b08:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005b0c:	616b      	str	r3, [r5, #20]
  HAL_StatusTypeDef status = HAL_OK;
 8005b0e:	3600      	adds	r6, #0
 8005b10:	bf18      	it	ne
 8005b12:	2601      	movne	r6, #1
 8005b14:	e7c2      	b.n	8005a9c <HAL_FLASHEx_OBProgram+0x24>
    else if(WRPArea == OB_WRPAREA_BANK1_AREAB)
 8005b16:	2d01      	cmp	r5, #1
 8005b18:	d00d      	beq.n	8005b36 <HAL_FLASHEx_OBProgram+0xbe>
    else if(WRPArea == OB_WRPAREA_BANK2_AREAA)
 8005b1a:	2d02      	cmp	r5, #2
 8005b1c:	d015      	beq.n	8005b4a <HAL_FLASHEx_OBProgram+0xd2>
    else if(WRPArea == OB_WRPAREA_BANK2_AREAB)
 8005b1e:	2d04      	cmp	r5, #4
 8005b20:	d1e7      	bne.n	8005af2 <HAL_FLASHEx_OBProgram+0x7a>
      MODIFY_REG(FLASH->WRP2BR, (FLASH_WRP2BR_WRP2B_STRT | FLASH_WRP2BR_WRP2B_END),
 8005b22:	4a8c      	ldr	r2, [pc, #560]	; (8005d54 <HAL_FLASHEx_OBProgram+0x2dc>)
 8005b24:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005b26:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8005b2a:	ea43 0308 	orr.w	r3, r3, r8
 8005b2e:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005b32:	6513      	str	r3, [r2, #80]	; 0x50
 8005b34:	e7dd      	b.n	8005af2 <HAL_FLASHEx_OBProgram+0x7a>
      MODIFY_REG(FLASH->WRP1BR, (FLASH_WRP1BR_WRP1B_STRT | FLASH_WRP1BR_WRP1B_END),
 8005b36:	4a87      	ldr	r2, [pc, #540]	; (8005d54 <HAL_FLASHEx_OBProgram+0x2dc>)
 8005b38:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005b3a:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8005b3e:	ea43 0308 	orr.w	r3, r3, r8
 8005b42:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005b46:	6313      	str	r3, [r2, #48]	; 0x30
 8005b48:	e7d3      	b.n	8005af2 <HAL_FLASHEx_OBProgram+0x7a>
      MODIFY_REG(FLASH->WRP2AR, (FLASH_WRP2AR_WRP2A_STRT | FLASH_WRP2AR_WRP2A_END),
 8005b4a:	4a82      	ldr	r2, [pc, #520]	; (8005d54 <HAL_FLASHEx_OBProgram+0x2dc>)
 8005b4c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005b4e:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8005b52:	ea43 0308 	orr.w	r3, r3, r8
 8005b56:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005b5a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005b5c:	e7c9      	b.n	8005af2 <HAL_FLASHEx_OBProgram+0x7a>
    if(FLASH_OB_RDPConfig(pOBInit->RDPLevel) != HAL_OK)
 8005b5e:	6927      	ldr	r7, [r4, #16]

  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005b60:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005b64:	f7ff febe 	bl	80058e4 <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 8005b68:	b108      	cbz	r0, 8005b6e <HAL_FLASHEx_OBProgram+0xf6>
      status = HAL_ERROR;
 8005b6a:	2601      	movs	r6, #1
 8005b6c:	e79a      	b.n	8005aa4 <HAL_FLASHEx_OBProgram+0x2c>
  {
    /* Configure the RDP level in the option bytes register */
    MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel);
 8005b6e:	4d79      	ldr	r5, [pc, #484]	; (8005d54 <HAL_FLASHEx_OBProgram+0x2dc>)
 8005b70:	6a2b      	ldr	r3, [r5, #32]
 8005b72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005b76:	433b      	orrs	r3, r7
 8005b78:	622b      	str	r3, [r5, #32]

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8005b7a:	696b      	ldr	r3, [r5, #20]
 8005b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b80:	616b      	str	r3, [r5, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005b82:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005b86:	f7ff fead 	bl	80058e4 <FLASH_WaitForLastOperation>

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8005b8a:	696b      	ldr	r3, [r5, #20]
 8005b8c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005b90:	616b      	str	r3, [r5, #20]
    if(FLASH_OB_RDPConfig(pOBInit->RDPLevel) != HAL_OK)
 8005b92:	2800      	cmp	r0, #0
      status = HAL_ERROR;
 8005b94:	bf18      	it	ne
 8005b96:	2601      	movne	r6, #1
 8005b98:	e784      	b.n	8005aa4 <HAL_FLASHEx_OBProgram+0x2c>
    if(FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig) != HAL_OK)
 8005b9a:	6965      	ldr	r5, [r4, #20]
 8005b9c:	69a7      	ldr	r7, [r4, #24]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005b9e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005ba2:	f7ff fe9f 	bl	80058e4 <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	d17e      	bne.n	8005ca8 <HAL_FLASHEx_OBProgram+0x230>
  {
    if((UserType & OB_USER_BOR_LEV) != 0U)
 8005baa:	f015 0f01 	tst.w	r5, #1
    {
      /* BOR level option byte should be modified */
      assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV));

      /* Set value and mask for BOR level option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
 8005bae:	bf19      	ittee	ne
 8005bb0:	f407 62e0 	andne.w	r2, r7, #1792	; 0x700
      optr_reg_mask |= FLASH_OPTR_BOR_LEV;
 8005bb4:	f44f 63e0 	movne.w	r3, #1792	; 0x700
  uint32_t optr_reg_mask = 0;
 8005bb8:	2300      	moveq	r3, #0
  uint32_t optr_reg_val = 0;
 8005bba:	461a      	moveq	r2, r3
    }

    if((UserType & OB_USER_nRST_STOP) != 0U)
 8005bbc:	f015 0f02 	tst.w	r5, #2
 8005bc0:	d004      	beq.n	8005bcc <HAL_FLASHEx_OBProgram+0x154>
    {
      /* nRST_STOP option byte should be modified */
      assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP));

      /* Set value and mask for nRST_STOP option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP);
 8005bc2:	f407 5180 	and.w	r1, r7, #4096	; 0x1000
 8005bc6:	430a      	orrs	r2, r1
      optr_reg_mask |= FLASH_OPTR_nRST_STOP;
 8005bc8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    }

    if((UserType & OB_USER_nRST_STDBY) != 0U)
 8005bcc:	f015 0f04 	tst.w	r5, #4
 8005bd0:	d004      	beq.n	8005bdc <HAL_FLASHEx_OBProgram+0x164>
    {
      /* nRST_STDBY option byte should be modified */
      assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY));

      /* Set value and mask for nRST_STDBY option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY);
 8005bd2:	f407 5100 	and.w	r1, r7, #8192	; 0x2000
 8005bd6:	430a      	orrs	r2, r1
      optr_reg_mask |= FLASH_OPTR_nRST_STDBY;
 8005bd8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    }

    if((UserType & OB_USER_nRST_SHDW) != 0U)
 8005bdc:	f415 5f80 	tst.w	r5, #4096	; 0x1000
 8005be0:	d004      	beq.n	8005bec <HAL_FLASHEx_OBProgram+0x174>
    {
      /* nRST_SHDW option byte should be modified */
      assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW));

      /* Set value and mask for nRST_SHDW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW);
 8005be2:	f407 4180 	and.w	r1, r7, #16384	; 0x4000
 8005be6:	430a      	orrs	r2, r1
      optr_reg_mask |= FLASH_OPTR_nRST_SHDW;
 8005be8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    }

    if((UserType & OB_USER_IWDG_SW) != 0U)
 8005bec:	f015 0f08 	tst.w	r5, #8
 8005bf0:	d004      	beq.n	8005bfc <HAL_FLASHEx_OBProgram+0x184>
    {
      /* IWDG_SW option byte should be modified */
      assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW));

      /* Set value and mask for IWDG_SW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW);
 8005bf2:	f407 3180 	and.w	r1, r7, #65536	; 0x10000
 8005bf6:	430a      	orrs	r2, r1
      optr_reg_mask |= FLASH_OPTR_IWDG_SW;
 8005bf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    }

    if((UserType & OB_USER_IWDG_STOP) != 0U)
 8005bfc:	f015 0f10 	tst.w	r5, #16
 8005c00:	d004      	beq.n	8005c0c <HAL_FLASHEx_OBProgram+0x194>
    {
      /* IWDG_STOP option byte should be modified */
      assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP));

      /* Set value and mask for IWDG_STOP option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP);
 8005c02:	f407 3100 	and.w	r1, r7, #131072	; 0x20000
 8005c06:	430a      	orrs	r2, r1
      optr_reg_mask |= FLASH_OPTR_IWDG_STOP;
 8005c08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    }

    if((UserType & OB_USER_IWDG_STDBY) != 0U)
 8005c0c:	f015 0f20 	tst.w	r5, #32
 8005c10:	d004      	beq.n	8005c1c <HAL_FLASHEx_OBProgram+0x1a4>
    {
      /* IWDG_STDBY option byte should be modified */
      assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY));

      /* Set value and mask for IWDG_STDBY option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY);
 8005c12:	f407 2180 	and.w	r1, r7, #262144	; 0x40000
 8005c16:	430a      	orrs	r2, r1
      optr_reg_mask |= FLASH_OPTR_IWDG_STDBY;
 8005c18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    }

    if((UserType & OB_USER_WWDG_SW) != 0U)
 8005c1c:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005c20:	d004      	beq.n	8005c2c <HAL_FLASHEx_OBProgram+0x1b4>
    {
      /* WWDG_SW option byte should be modified */
      assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW));

      /* Set value and mask for WWDG_SW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW);
 8005c22:	f407 2100 	and.w	r1, r7, #524288	; 0x80000
 8005c26:	430a      	orrs	r2, r1
      optr_reg_mask |= FLASH_OPTR_WWDG_SW;
 8005c28:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    }

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    if((UserType & OB_USER_BFB2) != 0U)
 8005c2c:	f015 0f80 	tst.w	r5, #128	; 0x80
 8005c30:	d004      	beq.n	8005c3c <HAL_FLASHEx_OBProgram+0x1c4>
    {
      /* BFB2 option byte should be modified */
      assert_param(IS_OB_USER_BFB2(UserConfig & FLASH_OPTR_BFB2));

      /* Set value and mask for BFB2 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_BFB2);
 8005c32:	f407 1180 	and.w	r1, r7, #1048576	; 0x100000
 8005c36:	430a      	orrs	r2, r1
      optr_reg_mask |= FLASH_OPTR_BFB2;
 8005c38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    }

    if((UserType & OB_USER_DUALBANK) != 0U)
 8005c3c:	f415 7f80 	tst.w	r5, #256	; 0x100
 8005c40:	d004      	beq.n	8005c4c <HAL_FLASHEx_OBProgram+0x1d4>
#else
      /* DUALBANK option byte should be modified */
      assert_param(IS_OB_USER_DUALBANK(UserConfig & FLASH_OPTR_DUALBANK));

      /* Set value and mask for DUALBANK option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_DUALBANK);
 8005c42:	f407 1100 	and.w	r1, r7, #2097152	; 0x200000
 8005c46:	430a      	orrs	r2, r1
      optr_reg_mask |= FLASH_OPTR_DUALBANK;
 8005c48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
#endif
    }
#endif

    if((UserType & OB_USER_nBOOT1) != 0U)
 8005c4c:	f415 7f00 	tst.w	r5, #512	; 0x200
 8005c50:	d004      	beq.n	8005c5c <HAL_FLASHEx_OBProgram+0x1e4>
    {
      /* nBOOT1 option byte should be modified */
      assert_param(IS_OB_USER_BOOT1(UserConfig & FLASH_OPTR_nBOOT1));

      /* Set value and mask for nBOOT1 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT1);
 8005c52:	f407 0100 	and.w	r1, r7, #8388608	; 0x800000
 8005c56:	430a      	orrs	r2, r1
      optr_reg_mask |= FLASH_OPTR_nBOOT1;
 8005c58:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }

    if((UserType & OB_USER_SRAM2_PE) != 0U)
 8005c5c:	f415 6f80 	tst.w	r5, #1024	; 0x400
 8005c60:	d004      	beq.n	8005c6c <HAL_FLASHEx_OBProgram+0x1f4>
    {
      /* SRAM2_PE option byte should be modified */
      assert_param(IS_OB_USER_SRAM2_PARITY(UserConfig & FLASH_OPTR_SRAM2_PE));

      /* Set value and mask for SRAM2_PE option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_PE);
 8005c62:	f007 7180 	and.w	r1, r7, #16777216	; 0x1000000
 8005c66:	430a      	orrs	r2, r1
      optr_reg_mask |= FLASH_OPTR_SRAM2_PE;
 8005c68:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    }

    if((UserType & OB_USER_SRAM2_RST) != 0U)
 8005c6c:	f415 6f00 	tst.w	r5, #2048	; 0x800
 8005c70:	d004      	beq.n	8005c7c <HAL_FLASHEx_OBProgram+0x204>
    {
      /* SRAM2_RST option byte should be modified */
      assert_param(IS_OB_USER_SRAM2_RST(UserConfig & FLASH_OPTR_SRAM2_RST));

      /* Set value and mask for SRAM2_RST option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_RST);
 8005c72:	f007 7700 	and.w	r7, r7, #33554432	; 0x2000000
 8005c76:	433a      	orrs	r2, r7
      optr_reg_mask |= FLASH_OPTR_SRAM2_RST;
 8005c78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
      optr_reg_mask |= FLASH_OPTR_nBOOT0;
    }
#endif

    /* Configure the option bytes register */
    MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
 8005c7c:	4d35      	ldr	r5, [pc, #212]	; (8005d54 <HAL_FLASHEx_OBProgram+0x2dc>)
 8005c7e:	6a29      	ldr	r1, [r5, #32]
 8005c80:	ea21 0303 	bic.w	r3, r1, r3
 8005c84:	431a      	orrs	r2, r3
 8005c86:	622a      	str	r2, [r5, #32]

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8005c88:	696b      	ldr	r3, [r5, #20]
 8005c8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c8e:	616b      	str	r3, [r5, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005c90:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005c94:	f7ff fe26 	bl	80058e4 <FLASH_WaitForLastOperation>

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8005c98:	696b      	ldr	r3, [r5, #20]
 8005c9a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005c9e:	616b      	str	r3, [r5, #20]
    if(FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig) != HAL_OK)
 8005ca0:	2800      	cmp	r0, #0
      status = HAL_ERROR;
 8005ca2:	bf18      	it	ne
 8005ca4:	2601      	movne	r6, #1
 8005ca6:	e701      	b.n	8005aac <HAL_FLASHEx_OBProgram+0x34>
 8005ca8:	2601      	movs	r6, #1
 8005caa:	e6ff      	b.n	8005aac <HAL_FLASHEx_OBProgram+0x34>
      if(FLASH_OB_PCROPConfig(pOBInit->PCROPConfig, pOBInit->PCROPStartAddr, pOBInit->PCROPEndAddr) != HAL_OK)
 8005cac:	f8d4 801c 	ldr.w	r8, [r4, #28]
  assert_param(IS_OB_PCROP_RDP(PCROPConfig & FLASH_PCROP1ER_PCROP_RDP));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPStartAddr));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPEndAddr));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005cb0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005cb4:	f7ff fe16 	bl	80058e4 <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 8005cb8:	2800      	cmp	r0, #0
 8005cba:	d175      	bne.n	8005da8 <HAL_FLASHEx_OBProgram+0x330>
  {
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Get the information about the bank swapping */
    if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)
 8005cbc:	4b26      	ldr	r3, [pc, #152]	; (8005d58 <HAL_FLASHEx_OBProgram+0x2e0>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005cc4:	d12c      	bne.n	8005d20 <HAL_FLASHEx_OBProgram+0x2a8>
    {
      bank1_addr = FLASH_BASE;
      bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8005cc6:	4b25      	ldr	r3, [pc, #148]	; (8005d5c <HAL_FLASHEx_OBProgram+0x2e4>)
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	b291      	uxth	r1, r2
 8005ccc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005cd0:	4299      	cmp	r1, r3
 8005cd2:	d034      	beq.n	8005d3e <HAL_FLASHEx_OBProgram+0x2c6>
 8005cd4:	4b22      	ldr	r3, [pc, #136]	; (8005d60 <HAL_FLASHEx_OBProgram+0x2e8>)
 8005cd6:	ea03 2342 	and.w	r3, r3, r2, lsl #9
 8005cda:	f103 6200 	add.w	r2, r3, #134217728	; 0x8000000
      bank1_addr = FLASH_BASE;
 8005cde:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    }
    else
#endif
    {
      /* Configure the Proprietary code readout protection */
      if((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_1)
 8005ce2:	f008 0103 	and.w	r1, r8, #3
 8005ce6:	2901      	cmp	r1, #1
 8005ce8:	d03e      	beq.n	8005d68 <HAL_FLASHEx_OBProgram+0x2f0>
        MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP1_END, reg_value);
      }
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      else if((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_2)
 8005cea:	2902      	cmp	r1, #2
 8005cec:	d04c      	beq.n	8005d88 <HAL_FLASHEx_OBProgram+0x310>
      {
        /* Nothing to do */
      }
    }

    MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP_RDP, (PCROPConfig & FLASH_PCROP1ER_PCROP_RDP));
 8005cee:	4c19      	ldr	r4, [pc, #100]	; (8005d54 <HAL_FLASHEx_OBProgram+0x2dc>)
 8005cf0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005cf2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005cf6:	f008 4800 	and.w	r8, r8, #2147483648	; 0x80000000
 8005cfa:	ea43 0308 	orr.w	r3, r3, r8
 8005cfe:	62a3      	str	r3, [r4, #40]	; 0x28

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8005d00:	6963      	ldr	r3, [r4, #20]
 8005d02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d06:	6163      	str	r3, [r4, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005d08:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005d0c:	f7ff fdea 	bl	80058e4 <FLASH_WaitForLastOperation>

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 8005d10:	6963      	ldr	r3, [r4, #20]
 8005d12:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005d16:	6163      	str	r3, [r4, #20]
      if(FLASH_OB_PCROPConfig(pOBInit->PCROPConfig, pOBInit->PCROPStartAddr, pOBInit->PCROPEndAddr) != HAL_OK)
 8005d18:	2800      	cmp	r0, #0
        status = HAL_ERROR;
 8005d1a:	bf18      	it	ne
 8005d1c:	2601      	movne	r6, #1
 8005d1e:	e6ce      	b.n	8005abe <HAL_FLASHEx_OBProgram+0x46>
      bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8005d20:	4b0e      	ldr	r3, [pc, #56]	; (8005d5c <HAL_FLASHEx_OBProgram+0x2e4>)
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	b291      	uxth	r1, r2
 8005d26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005d2a:	4299      	cmp	r1, r3
 8005d2c:	d00b      	beq.n	8005d46 <HAL_FLASHEx_OBProgram+0x2ce>
 8005d2e:	4b0c      	ldr	r3, [pc, #48]	; (8005d60 <HAL_FLASHEx_OBProgram+0x2e8>)
 8005d30:	ea03 2342 	and.w	r3, r3, r2, lsl #9
 8005d34:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
      bank2_addr = FLASH_BASE;
 8005d38:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005d3c:	e7d1      	b.n	8005ce2 <HAL_FLASHEx_OBProgram+0x26a>
      bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8005d3e:	4a09      	ldr	r2, [pc, #36]	; (8005d64 <HAL_FLASHEx_OBProgram+0x2ec>)
      bank1_addr = FLASH_BASE;
 8005d40:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005d44:	e7cd      	b.n	8005ce2 <HAL_FLASHEx_OBProgram+0x26a>
      bank2_addr = FLASH_BASE;
 8005d46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
      bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8005d4a:	4b06      	ldr	r3, [pc, #24]	; (8005d64 <HAL_FLASHEx_OBProgram+0x2ec>)
 8005d4c:	e7c9      	b.n	8005ce2 <HAL_FLASHEx_OBProgram+0x26a>
 8005d4e:	bf00      	nop
 8005d50:	20000018 	.word	0x20000018
 8005d54:	40022000 	.word	0x40022000
 8005d58:	40010000 	.word	0x40010000
 8005d5c:	1fff75e0 	.word	0x1fff75e0
 8005d60:	01fffe00 	.word	0x01fffe00
 8005d64:	08080000 	.word	0x08080000
        MODIFY_REG(FLASH->PCROP1SR, FLASH_PCROP1SR_PCROP1_STRT, reg_value);
 8005d68:	4911      	ldr	r1, [pc, #68]	; (8005db0 <HAL_FLASHEx_OBProgram+0x338>)
 8005d6a:	6a4a      	ldr	r2, [r1, #36]	; 0x24
        reg_value = ((PCROPStartAddr - bank1_addr) >> 3);
 8005d6c:	1aed      	subs	r5, r5, r3
        MODIFY_REG(FLASH->PCROP1SR, FLASH_PCROP1SR_PCROP1_STRT, reg_value);
 8005d6e:	0c12      	lsrs	r2, r2, #16
 8005d70:	0412      	lsls	r2, r2, #16
 8005d72:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
 8005d76:	624a      	str	r2, [r1, #36]	; 0x24
        MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP1_END, reg_value);
 8005d78:	6a8a      	ldr	r2, [r1, #40]	; 0x28
        reg_value = ((PCROPEndAddr - bank1_addr) >> 3);
 8005d7a:	1afb      	subs	r3, r7, r3
        MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP1_END, reg_value);
 8005d7c:	0c12      	lsrs	r2, r2, #16
 8005d7e:	0412      	lsls	r2, r2, #16
 8005d80:	ea42 03d3 	orr.w	r3, r2, r3, lsr #3
 8005d84:	628b      	str	r3, [r1, #40]	; 0x28
 8005d86:	e7b2      	b.n	8005cee <HAL_FLASHEx_OBProgram+0x276>
        MODIFY_REG(FLASH->PCROP2SR, FLASH_PCROP2SR_PCROP2_STRT, reg_value);
 8005d88:	4809      	ldr	r0, [pc, #36]	; (8005db0 <HAL_FLASHEx_OBProgram+0x338>)
 8005d8a:	6c43      	ldr	r3, [r0, #68]	; 0x44
        reg_value = ((PCROPStartAddr - bank2_addr) >> 3);
 8005d8c:	1aad      	subs	r5, r5, r2
        MODIFY_REG(FLASH->PCROP2SR, FLASH_PCROP2SR_PCROP2_STRT, reg_value);
 8005d8e:	0c1b      	lsrs	r3, r3, #16
 8005d90:	041b      	lsls	r3, r3, #16
 8005d92:	ea43 05d5 	orr.w	r5, r3, r5, lsr #3
 8005d96:	6445      	str	r5, [r0, #68]	; 0x44
        MODIFY_REG(FLASH->PCROP2ER, FLASH_PCROP2ER_PCROP2_END, reg_value);
 8005d98:	6c81      	ldr	r1, [r0, #72]	; 0x48
        reg_value = ((PCROPEndAddr - bank2_addr) >> 3);
 8005d9a:	1abb      	subs	r3, r7, r2
        MODIFY_REG(FLASH->PCROP2ER, FLASH_PCROP2ER_PCROP2_END, reg_value);
 8005d9c:	0c0a      	lsrs	r2, r1, #16
 8005d9e:	0412      	lsls	r2, r2, #16
 8005da0:	ea42 03d3 	orr.w	r3, r2, r3, lsr #3
 8005da4:	6483      	str	r3, [r0, #72]	; 0x48
 8005da6:	e7a2      	b.n	8005cee <HAL_FLASHEx_OBProgram+0x276>
        status = HAL_ERROR;
 8005da8:	2601      	movs	r6, #1
 8005daa:	e688      	b.n	8005abe <HAL_FLASHEx_OBProgram+0x46>
  __HAL_LOCK(&pFlash);
 8005dac:	2602      	movs	r6, #2
 8005dae:	e689      	b.n	8005ac4 <HAL_FLASHEx_OBProgram+0x4c>
 8005db0:	40022000 	.word	0x40022000

08005db4 <HAL_FLASHEx_OBGetConfig>:
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
 8005db4:	2306      	movs	r3, #6
 8005db6:	6003      	str	r3, [r0, #0]
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 8005db8:	6843      	ldr	r3, [r0, #4]
 8005dba:	2b02      	cmp	r3, #2
 8005dbc:	d917      	bls.n	8005dee <HAL_FLASHEx_OBGetConfig+0x3a>
     (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 8005dbe:	2b04      	cmp	r3, #4
 8005dc0:	f000 8095 	beq.w	8005eee <HAL_FLASHEx_OBGetConfig+0x13a>
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
 8005dc4:	4b4f      	ldr	r3, [pc, #316]	; (8005f04 <HAL_FLASHEx_OBGetConfig+0x150>)
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	b2db      	uxtb	r3, r3

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2))
 8005dca:	2baa      	cmp	r3, #170	; 0xaa
 8005dcc:	d001      	beq.n	8005dd2 <HAL_FLASHEx_OBGetConfig+0x1e>
 8005dce:	2bcc      	cmp	r3, #204	; 0xcc
 8005dd0:	d132      	bne.n	8005e38 <HAL_FLASHEx_OBGetConfig+0x84>
  {
    return (OB_RDP_LEVEL_1);
  }
  else
  {
    return (READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP));
 8005dd2:	4b4c      	ldr	r3, [pc, #304]	; (8005f04 <HAL_FLASHEx_OBGetConfig+0x150>)
 8005dd4:	6a1b      	ldr	r3, [r3, #32]
 8005dd6:	b2db      	uxtb	r3, r3
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 8005dd8:	6103      	str	r3, [r0, #16]
  *         IWDG_SW(Bit16), IWDG_STOP(Bit17), IWDG_STDBY(Bit18), WWDG_SW(Bit19),
  *         nBOOT1(Bit23), SRAM2_PE(Bit24), SRAM2_RST(Bit25), nSWBOOT0(Bit26) and nBOOT0(Bit27).
  */
static uint32_t FLASH_OB_GetUser(void)
{
  uint32_t user_config = READ_REG(FLASH->OPTR);
 8005dda:	4b4a      	ldr	r3, [pc, #296]	; (8005f04 <HAL_FLASHEx_OBGetConfig+0x150>)
 8005ddc:	6a1b      	ldr	r3, [r3, #32]
  CLEAR_BIT(user_config, FLASH_OPTR_RDP);
 8005dde:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8005de2:	6183      	str	r3, [r0, #24]
  if((pOBInit->PCROPConfig == FLASH_BANK_1) || (pOBInit->PCROPConfig == FLASH_BANK_2))
 8005de4:	69c3      	ldr	r3, [r0, #28]
 8005de6:	1e5a      	subs	r2, r3, #1
 8005de8:	2a01      	cmp	r2, #1
 8005dea:	d927      	bls.n	8005e3c <HAL_FLASHEx_OBGetConfig+0x88>
 8005dec:	4770      	bx	lr
    pOBInit->OptionType |= OPTIONBYTE_WRP;
 8005dee:	2207      	movs	r2, #7
 8005df0:	6002      	str	r2, [r0, #0]
  if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 8005df2:	b943      	cbnz	r3, 8005e06 <HAL_FLASHEx_OBGetConfig+0x52>
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_STRT);
 8005df4:	4a43      	ldr	r2, [pc, #268]	; (8005f04 <HAL_FLASHEx_OBGetConfig+0x150>)
 8005df6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	6083      	str	r3, [r0, #8]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_END) >> 16);
 8005dfc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005dfe:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8005e02:	60c3      	str	r3, [r0, #12]
 8005e04:	e7de      	b.n	8005dc4 <HAL_FLASHEx_OBGetConfig+0x10>
  else if(WRPArea == OB_WRPAREA_BANK1_AREAB)
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d00a      	beq.n	8005e20 <HAL_FLASHEx_OBGetConfig+0x6c>
  else if(WRPArea == OB_WRPAREA_BANK2_AREAA)
 8005e0a:	2b02      	cmp	r3, #2
 8005e0c:	d111      	bne.n	8005e32 <HAL_FLASHEx_OBGetConfig+0x7e>
    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_STRT);
 8005e0e:	4a3d      	ldr	r2, [pc, #244]	; (8005f04 <HAL_FLASHEx_OBGetConfig+0x150>)
 8005e10:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	6083      	str	r3, [r0, #8]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_END) >> 16);
 8005e16:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8005e18:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8005e1c:	60c3      	str	r3, [r0, #12]
 8005e1e:	e7d1      	b.n	8005dc4 <HAL_FLASHEx_OBGetConfig+0x10>
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_STRT);
 8005e20:	4a38      	ldr	r2, [pc, #224]	; (8005f04 <HAL_FLASHEx_OBGetConfig+0x150>)
 8005e22:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	6083      	str	r3, [r0, #8]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_END) >> 16);
 8005e28:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005e2a:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8005e2e:	60c3      	str	r3, [r0, #12]
 8005e30:	e7c8      	b.n	8005dc4 <HAL_FLASHEx_OBGetConfig+0x10>
  else if(WRPArea == OB_WRPAREA_BANK2_AREAB)
 8005e32:	2b04      	cmp	r3, #4
 8005e34:	d1c6      	bne.n	8005dc4 <HAL_FLASHEx_OBGetConfig+0x10>
 8005e36:	e05c      	b.n	8005ef2 <HAL_FLASHEx_OBGetConfig+0x13e>
    return (OB_RDP_LEVEL_1);
 8005e38:	23bb      	movs	r3, #187	; 0xbb
 8005e3a:	e7cd      	b.n	8005dd8 <HAL_FLASHEx_OBGetConfig+0x24>
{
 8005e3c:	b430      	push	{r4, r5}
    pOBInit->OptionType |= OPTIONBYTE_PCROP;
 8005e3e:	6802      	ldr	r2, [r0, #0]
 8005e40:	f042 0208 	orr.w	r2, r2, #8
 8005e44:	6002      	str	r2, [r0, #0]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  /* Get the information about the bank swapping */
  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)
 8005e46:	4a30      	ldr	r2, [pc, #192]	; (8005f08 <HAL_FLASHEx_OBGetConfig+0x154>)
 8005e48:	6812      	ldr	r2, [r2, #0]
 8005e4a:	f412 7f80 	tst.w	r2, #256	; 0x100
 8005e4e:	d11b      	bne.n	8005e88 <HAL_FLASHEx_OBGetConfig+0xd4>
  {
    bank1_addr = FLASH_BASE;
    bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8005e50:	4a2e      	ldr	r2, [pc, #184]	; (8005f0c <HAL_FLASHEx_OBGetConfig+0x158>)
 8005e52:	6812      	ldr	r2, [r2, #0]
 8005e54:	b294      	uxth	r4, r2
 8005e56:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005e5a:	428c      	cmp	r4, r1
 8005e5c:	d023      	beq.n	8005ea6 <HAL_FLASHEx_OBGetConfig+0xf2>
 8005e5e:	492c      	ldr	r1, [pc, #176]	; (8005f10 <HAL_FLASHEx_OBGetConfig+0x15c>)
 8005e60:	ea01 2142 	and.w	r1, r1, r2, lsl #9
 8005e64:	f101 6100 	add.w	r1, r1, #134217728	; 0x8000000
    bank1_addr = FLASH_BASE;
 8005e68:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    }
  }
  else
#endif
  {
    if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_1)
 8005e6c:	f003 0403 	and.w	r4, r3, #3
 8005e70:	2c01      	cmp	r4, #1
 8005e72:	d020      	beq.n	8005eb6 <HAL_FLASHEx_OBGetConfig+0x102>
      *PCROPEndAddr = (reg_value << 3) + bank1_addr + 0x7U;
    }
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    else if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_2)
 8005e74:	2c02      	cmp	r4, #2
 8005e76:	d02c      	beq.n	8005ed2 <HAL_FLASHEx_OBGetConfig+0x11e>
    {
      /* Nothing to do */
    }
  }

  *PCROPConfig |= (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP_RDP);
 8005e78:	4a22      	ldr	r2, [pc, #136]	; (8005f04 <HAL_FLASHEx_OBGetConfig+0x150>)
 8005e7a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005e7c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005e80:	4313      	orrs	r3, r2
 8005e82:	61c3      	str	r3, [r0, #28]
}
 8005e84:	bc30      	pop	{r4, r5}
 8005e86:	4770      	bx	lr
    bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8005e88:	4a20      	ldr	r2, [pc, #128]	; (8005f0c <HAL_FLASHEx_OBGetConfig+0x158>)
 8005e8a:	6811      	ldr	r1, [r2, #0]
 8005e8c:	b28c      	uxth	r4, r1
 8005e8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005e92:	4294      	cmp	r4, r2
 8005e94:	d00b      	beq.n	8005eae <HAL_FLASHEx_OBGetConfig+0xfa>
 8005e96:	4a1e      	ldr	r2, [pc, #120]	; (8005f10 <HAL_FLASHEx_OBGetConfig+0x15c>)
 8005e98:	ea02 2241 	and.w	r2, r2, r1, lsl #9
 8005e9c:	f102 6200 	add.w	r2, r2, #134217728	; 0x8000000
    bank2_addr = FLASH_BASE;
 8005ea0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8005ea4:	e7e2      	b.n	8005e6c <HAL_FLASHEx_OBGetConfig+0xb8>
    bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8005ea6:	491b      	ldr	r1, [pc, #108]	; (8005f14 <HAL_FLASHEx_OBGetConfig+0x160>)
    bank1_addr = FLASH_BASE;
 8005ea8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005eac:	e7de      	b.n	8005e6c <HAL_FLASHEx_OBGetConfig+0xb8>
    bank2_addr = FLASH_BASE;
 8005eae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 8005eb2:	4a18      	ldr	r2, [pc, #96]	; (8005f14 <HAL_FLASHEx_OBGetConfig+0x160>)
 8005eb4:	e7da      	b.n	8005e6c <HAL_FLASHEx_OBGetConfig+0xb8>
      reg_value       = (READ_REG(FLASH->PCROP1SR) & FLASH_PCROP1SR_PCROP1_STRT);
 8005eb6:	4d13      	ldr	r5, [pc, #76]	; (8005f04 <HAL_FLASHEx_OBGetConfig+0x150>)
 8005eb8:	6a6c      	ldr	r4, [r5, #36]	; 0x24
      *PCROPStartAddr = (reg_value << 3) + bank1_addr;
 8005eba:	4917      	ldr	r1, [pc, #92]	; (8005f18 <HAL_FLASHEx_OBGetConfig+0x164>)
 8005ebc:	ea01 04c4 	and.w	r4, r1, r4, lsl #3
 8005ec0:	4414      	add	r4, r2
 8005ec2:	6204      	str	r4, [r0, #32]
      reg_value     = (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP1_END);
 8005ec4:	6aac      	ldr	r4, [r5, #40]	; 0x28
      *PCROPEndAddr = (reg_value << 3) + bank1_addr + 0x7U;
 8005ec6:	ea01 01c4 	and.w	r1, r1, r4, lsl #3
 8005eca:	3107      	adds	r1, #7
 8005ecc:	440a      	add	r2, r1
 8005ece:	6242      	str	r2, [r0, #36]	; 0x24
 8005ed0:	e7d2      	b.n	8005e78 <HAL_FLASHEx_OBGetConfig+0xc4>
      reg_value       = (READ_REG(FLASH->PCROP2SR) & FLASH_PCROP2SR_PCROP2_STRT);
 8005ed2:	4d0c      	ldr	r5, [pc, #48]	; (8005f04 <HAL_FLASHEx_OBGetConfig+0x150>)
 8005ed4:	6c6c      	ldr	r4, [r5, #68]	; 0x44
      *PCROPStartAddr = (reg_value << 3) + bank2_addr;
 8005ed6:	4a10      	ldr	r2, [pc, #64]	; (8005f18 <HAL_FLASHEx_OBGetConfig+0x164>)
 8005ed8:	ea02 04c4 	and.w	r4, r2, r4, lsl #3
 8005edc:	440c      	add	r4, r1
 8005ede:	6204      	str	r4, [r0, #32]
      reg_value     = (READ_REG(FLASH->PCROP2ER) & FLASH_PCROP2ER_PCROP2_END);
 8005ee0:	6cac      	ldr	r4, [r5, #72]	; 0x48
      *PCROPEndAddr = (reg_value << 3) + bank2_addr + 0x7U;
 8005ee2:	ea02 02c4 	and.w	r2, r2, r4, lsl #3
 8005ee6:	3207      	adds	r2, #7
 8005ee8:	4411      	add	r1, r2
 8005eea:	6241      	str	r1, [r0, #36]	; 0x24
 8005eec:	e7c4      	b.n	8005e78 <HAL_FLASHEx_OBGetConfig+0xc4>
    pOBInit->OptionType |= OPTIONBYTE_WRP;
 8005eee:	2307      	movs	r3, #7
 8005ef0:	6003      	str	r3, [r0, #0]
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_STRT);
 8005ef2:	4a04      	ldr	r2, [pc, #16]	; (8005f04 <HAL_FLASHEx_OBGetConfig+0x150>)
 8005ef4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	6083      	str	r3, [r0, #8]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_END) >> 16);
 8005efa:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005efc:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8005f00:	60c3      	str	r3, [r0, #12]
 8005f02:	e75f      	b.n	8005dc4 <HAL_FLASHEx_OBGetConfig+0x10>
 8005f04:	40022000 	.word	0x40022000
 8005f08:	40010000 	.word	0x40010000
 8005f0c:	1fff75e0 	.word	0x1fff75e0
 8005f10:	01fffe00 	.word	0x01fffe00
 8005f14:	08080000 	.word	0x08080000
 8005f18:	0007fff8 	.word	0x0007fff8

08005f1c <FLASH_PageErase>:
    if((Banks & FLASH_BANK_1) != 0U)
 8005f1c:	f011 0f01 	tst.w	r1, #1
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8005f20:	4a0c      	ldr	r2, [pc, #48]	; (8005f54 <FLASH_PageErase+0x38>)
 8005f22:	6953      	ldr	r3, [r2, #20]
 8005f24:	bf14      	ite	ne
 8005f26:	f423 6300 	bicne.w	r3, r3, #2048	; 0x800
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8005f2a:	f443 6300 	orreq.w	r3, r3, #2048	; 0x800
 8005f2e:	6153      	str	r3, [r2, #20]
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8005f30:	4b08      	ldr	r3, [pc, #32]	; (8005f54 <FLASH_PageErase+0x38>)
 8005f32:	695a      	ldr	r2, [r3, #20]
 8005f34:	00c0      	lsls	r0, r0, #3
 8005f36:	f400 60ff 	and.w	r0, r0, #2040	; 0x7f8
 8005f3a:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
 8005f3e:	4310      	orrs	r0, r2
 8005f40:	6158      	str	r0, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8005f42:	695a      	ldr	r2, [r3, #20]
 8005f44:	f042 0202 	orr.w	r2, r2, #2
 8005f48:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005f4a:	695a      	ldr	r2, [r3, #20]
 8005f4c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005f50:	615a      	str	r2, [r3, #20]
}
 8005f52:	4770      	bx	lr
 8005f54:	40022000 	.word	0x40022000

08005f58 <HAL_FLASHEx_Erase_IT>:
{
 8005f58:	b508      	push	{r3, lr}
  __HAL_LOCK(&pFlash);
 8005f5a:	4b2b      	ldr	r3, [pc, #172]	; (8006008 <HAL_FLASHEx_Erase_IT+0xb0>)
 8005f5c:	781b      	ldrb	r3, [r3, #0]
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d050      	beq.n	8006004 <HAL_FLASHEx_Erase_IT+0xac>
 8005f62:	4b29      	ldr	r3, [pc, #164]	; (8006008 <HAL_FLASHEx_Erase_IT+0xb0>)
 8005f64:	2201      	movs	r2, #1
 8005f66:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005f68:	2200      	movs	r2, #0
 8005f6a:	605a      	str	r2, [r3, #4]
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8005f6c:	4b27      	ldr	r3, [pc, #156]	; (800600c <HAL_FLASHEx_Erase_IT+0xb4>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005f74:	d02c      	beq.n	8005fd0 <HAL_FLASHEx_Erase_IT+0x78>
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005f76:	4b25      	ldr	r3, [pc, #148]	; (800600c <HAL_FLASHEx_Erase_IT+0xb4>)
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005f7e:	601a      	str	r2, [r3, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005f86:	d01f      	beq.n	8005fc8 <HAL_FLASHEx_Erase_IT+0x70>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8005f88:	4a20      	ldr	r2, [pc, #128]	; (800600c <HAL_FLASHEx_Erase_IT+0xb4>)
 8005f8a:	6813      	ldr	r3, [r2, #0]
 8005f8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f90:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8005f92:	4b1d      	ldr	r3, [pc, #116]	; (8006008 <HAL_FLASHEx_Erase_IT+0xb0>)
 8005f94:	2203      	movs	r2, #3
 8005f96:	771a      	strb	r2, [r3, #28]
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 8005f98:	4a1c      	ldr	r2, [pc, #112]	; (800600c <HAL_FLASHEx_Erase_IT+0xb4>)
 8005f9a:	6953      	ldr	r3, [r2, #20]
 8005f9c:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 8005fa0:	6153      	str	r3, [r2, #20]
  pFlash.Bank = pEraseInit->Banks;
 8005fa2:	6842      	ldr	r2, [r0, #4]
 8005fa4:	4b18      	ldr	r3, [pc, #96]	; (8006008 <HAL_FLASHEx_Erase_IT+0xb0>)
 8005fa6:	611a      	str	r2, [r3, #16]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005fa8:	6803      	ldr	r3, [r0, #0]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d022      	beq.n	8005ff4 <HAL_FLASHEx_Erase_IT+0x9c>
    pFlash.ProcedureOnGoing = FLASH_PROC_PAGE_ERASE;
 8005fae:	4b16      	ldr	r3, [pc, #88]	; (8006008 <HAL_FLASHEx_Erase_IT+0xb0>)
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	721a      	strb	r2, [r3, #8]
    pFlash.NbPagesToErase = pEraseInit->NbPages;
 8005fb4:	68c2      	ldr	r2, [r0, #12]
 8005fb6:	619a      	str	r2, [r3, #24]
    pFlash.Page = pEraseInit->Page;
 8005fb8:	6882      	ldr	r2, [r0, #8]
 8005fba:	615a      	str	r2, [r3, #20]
    FLASH_PageErase(pEraseInit->Page, pEraseInit->Banks);
 8005fbc:	6841      	ldr	r1, [r0, #4]
 8005fbe:	6880      	ldr	r0, [r0, #8]
 8005fc0:	f7ff ffac 	bl	8005f1c <FLASH_PageErase>
  return status;
 8005fc4:	2000      	movs	r0, #0
}
 8005fc6:	bd08      	pop	{r3, pc}
      pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8005fc8:	4b0f      	ldr	r3, [pc, #60]	; (8006008 <HAL_FLASHEx_Erase_IT+0xb0>)
 8005fca:	2201      	movs	r2, #1
 8005fcc:	771a      	strb	r2, [r3, #28]
 8005fce:	e7e3      	b.n	8005f98 <HAL_FLASHEx_Erase_IT+0x40>
  else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8005fd0:	4b0e      	ldr	r3, [pc, #56]	; (800600c <HAL_FLASHEx_Erase_IT+0xb4>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005fd8:	d008      	beq.n	8005fec <HAL_FLASHEx_Erase_IT+0x94>
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005fda:	4a0c      	ldr	r2, [pc, #48]	; (800600c <HAL_FLASHEx_Erase_IT+0xb4>)
 8005fdc:	6813      	ldr	r3, [r2, #0]
 8005fde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fe2:	6013      	str	r3, [r2, #0]
    pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8005fe4:	4b08      	ldr	r3, [pc, #32]	; (8006008 <HAL_FLASHEx_Erase_IT+0xb0>)
 8005fe6:	2202      	movs	r2, #2
 8005fe8:	771a      	strb	r2, [r3, #28]
 8005fea:	e7d5      	b.n	8005f98 <HAL_FLASHEx_Erase_IT+0x40>
    pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005fec:	4b06      	ldr	r3, [pc, #24]	; (8006008 <HAL_FLASHEx_Erase_IT+0xb0>)
 8005fee:	2200      	movs	r2, #0
 8005ff0:	771a      	strb	r2, [r3, #28]
 8005ff2:	e7d1      	b.n	8005f98 <HAL_FLASHEx_Erase_IT+0x40>
    pFlash.ProcedureOnGoing = FLASH_PROC_MASS_ERASE;
 8005ff4:	4b04      	ldr	r3, [pc, #16]	; (8006008 <HAL_FLASHEx_Erase_IT+0xb0>)
 8005ff6:	2202      	movs	r2, #2
 8005ff8:	721a      	strb	r2, [r3, #8]
    FLASH_MassErase(pEraseInit->Banks);
 8005ffa:	6840      	ldr	r0, [r0, #4]
 8005ffc:	f7ff fd24 	bl	8005a48 <FLASH_MassErase>
  return status;
 8006000:	2000      	movs	r0, #0
 8006002:	e7e0      	b.n	8005fc6 <HAL_FLASHEx_Erase_IT+0x6e>
  __HAL_LOCK(&pFlash);
 8006004:	2002      	movs	r0, #2
 8006006:	e7de      	b.n	8005fc6 <HAL_FLASHEx_Erase_IT+0x6e>
 8006008:	20000018 	.word	0x20000018
 800600c:	40022000 	.word	0x40022000

08006010 <FLASH_FlushCaches>:
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8006010:	4b15      	ldr	r3, [pc, #84]	; (8006068 <FLASH_FlushCaches+0x58>)
 8006012:	7f1b      	ldrb	r3, [r3, #28]
 8006014:	b2db      	uxtb	r3, r3
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8006016:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 800601a:	2a01      	cmp	r2, #1
 800601c:	d007      	beq.n	800602e <FLASH_FlushCaches+0x1e>
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800601e:	3b02      	subs	r3, #2
 8006020:	b2db      	uxtb	r3, r3
 8006022:	2b01      	cmp	r3, #1
 8006024:	d911      	bls.n	800604a <FLASH_FlushCaches+0x3a>
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006026:	4b10      	ldr	r3, [pc, #64]	; (8006068 <FLASH_FlushCaches+0x58>)
 8006028:	2200      	movs	r2, #0
 800602a:	771a      	strb	r2, [r3, #28]
}
 800602c:	4770      	bx	lr
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800602e:	4a0f      	ldr	r2, [pc, #60]	; (800606c <FLASH_FlushCaches+0x5c>)
 8006030:	6811      	ldr	r1, [r2, #0]
 8006032:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006036:	6011      	str	r1, [r2, #0]
 8006038:	6811      	ldr	r1, [r2, #0]
 800603a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800603e:	6011      	str	r1, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006040:	6811      	ldr	r1, [r2, #0]
 8006042:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8006046:	6011      	str	r1, [r2, #0]
 8006048:	e7e9      	b.n	800601e <FLASH_FlushCaches+0xe>
    __HAL_FLASH_DATA_CACHE_RESET();
 800604a:	4b08      	ldr	r3, [pc, #32]	; (800606c <FLASH_FlushCaches+0x5c>)
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006052:	601a      	str	r2, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800605a:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006062:	601a      	str	r2, [r3, #0]
 8006064:	e7df      	b.n	8006026 <FLASH_FlushCaches+0x16>
 8006066:	bf00      	nop
 8006068:	20000018 	.word	0x20000018
 800606c:	40022000 	.word	0x40022000

08006070 <HAL_FLASHEx_Erase>:
{
 8006070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8006074:	4b3f      	ldr	r3, [pc, #252]	; (8006174 <HAL_FLASHEx_Erase+0x104>)
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	2b01      	cmp	r3, #1
 800607a:	d077      	beq.n	800616c <HAL_FLASHEx_Erase+0xfc>
 800607c:	460f      	mov	r7, r1
 800607e:	4604      	mov	r4, r0
 8006080:	4b3c      	ldr	r3, [pc, #240]	; (8006174 <HAL_FLASHEx_Erase+0x104>)
 8006082:	2201      	movs	r2, #1
 8006084:	701a      	strb	r2, [r3, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006086:	f24c 3050 	movw	r0, #50000	; 0xc350
 800608a:	f7ff fc2b 	bl	80058e4 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 800608e:	4681      	mov	r9, r0
 8006090:	2800      	cmp	r0, #0
 8006092:	d165      	bne.n	8006160 <HAL_FLASHEx_Erase+0xf0>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006094:	4b37      	ldr	r3, [pc, #220]	; (8006174 <HAL_FLASHEx_Erase+0x104>)
 8006096:	2200      	movs	r2, #0
 8006098:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800609a:	4b37      	ldr	r3, [pc, #220]	; (8006178 <HAL_FLASHEx_Erase+0x108>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f413 7f00 	tst.w	r3, #512	; 0x200
 80060a2:	d038      	beq.n	8006116 <HAL_FLASHEx_Erase+0xa6>
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80060a4:	4b34      	ldr	r3, [pc, #208]	; (8006178 <HAL_FLASHEx_Erase+0x108>)
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80060ac:	601a      	str	r2, [r3, #0]
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80060b4:	d02b      	beq.n	800610e <HAL_FLASHEx_Erase+0x9e>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80060b6:	4a30      	ldr	r2, [pc, #192]	; (8006178 <HAL_FLASHEx_Erase+0x108>)
 80060b8:	6813      	ldr	r3, [r2, #0]
 80060ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80060be:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80060c0:	4b2c      	ldr	r3, [pc, #176]	; (8006174 <HAL_FLASHEx_Erase+0x104>)
 80060c2:	2203      	movs	r2, #3
 80060c4:	771a      	strb	r2, [r3, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80060c6:	6823      	ldr	r3, [r4, #0]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d036      	beq.n	800613a <HAL_FLASHEx_Erase+0xca>
      *PageError = 0xFFFFFFFFU;
 80060cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80060d0:	603b      	str	r3, [r7, #0]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80060d2:	68a5      	ldr	r5, [r4, #8]
 80060d4:	68e3      	ldr	r3, [r4, #12]
 80060d6:	442b      	add	r3, r5
 80060d8:	429d      	cmp	r5, r3
 80060da:	d23f      	bcs.n	800615c <HAL_FLASHEx_Erase+0xec>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80060dc:	f24c 3850 	movw	r8, #50000	; 0xc350
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80060e0:	4e25      	ldr	r6, [pc, #148]	; (8006178 <HAL_FLASHEx_Erase+0x108>)
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80060e2:	6861      	ldr	r1, [r4, #4]
 80060e4:	4628      	mov	r0, r5
 80060e6:	f7ff ff19 	bl	8005f1c <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80060ea:	4640      	mov	r0, r8
 80060ec:	f7ff fbfa 	bl	80058e4 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80060f0:	6973      	ldr	r3, [r6, #20]
 80060f2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80060f6:	f023 0302 	bic.w	r3, r3, #2
 80060fa:	6173      	str	r3, [r6, #20]
        if (status != HAL_OK)
 80060fc:	4681      	mov	r9, r0
 80060fe:	bb60      	cbnz	r0, 800615a <HAL_FLASHEx_Erase+0xea>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8006100:	3501      	adds	r5, #1
 8006102:	68a3      	ldr	r3, [r4, #8]
 8006104:	68e2      	ldr	r2, [r4, #12]
 8006106:	4413      	add	r3, r2
 8006108:	42ab      	cmp	r3, r5
 800610a:	d8ea      	bhi.n	80060e2 <HAL_FLASHEx_Erase+0x72>
 800610c:	e026      	b.n	800615c <HAL_FLASHEx_Erase+0xec>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800610e:	4b19      	ldr	r3, [pc, #100]	; (8006174 <HAL_FLASHEx_Erase+0x104>)
 8006110:	2201      	movs	r2, #1
 8006112:	771a      	strb	r2, [r3, #28]
 8006114:	e7d7      	b.n	80060c6 <HAL_FLASHEx_Erase+0x56>
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8006116:	4b18      	ldr	r3, [pc, #96]	; (8006178 <HAL_FLASHEx_Erase+0x108>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800611e:	d008      	beq.n	8006132 <HAL_FLASHEx_Erase+0xc2>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8006120:	4a15      	ldr	r2, [pc, #84]	; (8006178 <HAL_FLASHEx_Erase+0x108>)
 8006122:	6813      	ldr	r3, [r2, #0]
 8006124:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006128:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800612a:	4b12      	ldr	r3, [pc, #72]	; (8006174 <HAL_FLASHEx_Erase+0x104>)
 800612c:	2202      	movs	r2, #2
 800612e:	771a      	strb	r2, [r3, #28]
 8006130:	e7c9      	b.n	80060c6 <HAL_FLASHEx_Erase+0x56>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8006132:	4b10      	ldr	r3, [pc, #64]	; (8006174 <HAL_FLASHEx_Erase+0x104>)
 8006134:	2200      	movs	r2, #0
 8006136:	771a      	strb	r2, [r3, #28]
 8006138:	e7c5      	b.n	80060c6 <HAL_FLASHEx_Erase+0x56>
      FLASH_MassErase(pEraseInit->Banks);
 800613a:	6860      	ldr	r0, [r4, #4]
 800613c:	f7ff fc84 	bl	8005a48 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006140:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006144:	f7ff fbce 	bl	80058e4 <FLASH_WaitForLastOperation>
 8006148:	4681      	mov	r9, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 800614a:	4a0b      	ldr	r2, [pc, #44]	; (8006178 <HAL_FLASHEx_Erase+0x108>)
 800614c:	6953      	ldr	r3, [r2, #20]
 800614e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006152:	f023 0304 	bic.w	r3, r3, #4
 8006156:	6153      	str	r3, [r2, #20]
 8006158:	e000      	b.n	800615c <HAL_FLASHEx_Erase+0xec>
          *PageError = page_index;
 800615a:	603d      	str	r5, [r7, #0]
    FLASH_FlushCaches();
 800615c:	f7ff ff58 	bl	8006010 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8006160:	4b04      	ldr	r3, [pc, #16]	; (8006174 <HAL_FLASHEx_Erase+0x104>)
 8006162:	2200      	movs	r2, #0
 8006164:	701a      	strb	r2, [r3, #0]
}
 8006166:	4648      	mov	r0, r9
 8006168:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 800616c:	f04f 0902 	mov.w	r9, #2
 8006170:	e7f9      	b.n	8006166 <HAL_FLASHEx_Erase+0xf6>
 8006172:	bf00      	nop
 8006174:	20000018 	.word	0x20000018
 8006178:	40022000 	.word	0x40022000

0800617c <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800617c:	680a      	ldr	r2, [r1, #0]
 800617e:	2a00      	cmp	r2, #0
 8006180:	f000 80e7 	beq.w	8006352 <HAL_GPIO_Init+0x1d6>
{
 8006184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006188:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 800618a:	2400      	movs	r4, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800618c:	2701      	movs	r7, #1
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800618e:	f8df c1cc 	ldr.w	ip, [pc, #460]	; 800635c <HAL_GPIO_Init+0x1e0>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006192:	4e70      	ldr	r6, [pc, #448]	; (8006354 <HAL_GPIO_Init+0x1d8>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006194:	f8df 91c8 	ldr.w	r9, [pc, #456]	; 8006360 <HAL_GPIO_Init+0x1e4>
 8006198:	f8df a1c8 	ldr.w	sl, [pc, #456]	; 8006364 <HAL_GPIO_Init+0x1e8>
 800619c:	4686      	mov	lr, r0
 800619e:	e04e      	b.n	800623e <HAL_GPIO_Init+0xc2>
        temp = GPIOx->AFR[position >> 3u];
 80061a0:	08e2      	lsrs	r2, r4, #3
 80061a2:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
 80061a6:	6a15      	ldr	r5, [r2, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80061a8:	f004 0307 	and.w	r3, r4, #7
 80061ac:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 80061b0:	230f      	movs	r3, #15
 80061b2:	fa03 f30b 	lsl.w	r3, r3, fp
 80061b6:	ea25 0503 	bic.w	r5, r5, r3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80061ba:	690b      	ldr	r3, [r1, #16]
 80061bc:	fa03 f30b 	lsl.w	r3, r3, fp
 80061c0:	432b      	orrs	r3, r5
        GPIOx->AFR[position >> 3u] = temp;
 80061c2:	6213      	str	r3, [r2, #32]
 80061c4:	e045      	b.n	8006252 <HAL_GPIO_Init+0xd6>
        temp = GPIOx->ASCR;
 80061c6:	f8de b02c 	ldr.w	fp, [lr, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80061ca:	ea2b 0b00 	bic.w	fp, fp, r0
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80061ce:	f3c2 00c0 	ubfx	r0, r2, #3, #1
 80061d2:	40a0      	lsls	r0, r4
 80061d4:	ea40 000b 	orr.w	r0, r0, fp
        GPIOx->ASCR = temp;
 80061d8:	f8ce 002c 	str.w	r0, [lr, #44]	; 0x2c
 80061dc:	e06b      	b.n	80062b6 <HAL_GPIO_Init+0x13a>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80061de:	2200      	movs	r2, #0
 80061e0:	4082      	lsls	r2, r0
 80061e2:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 80061e4:	609a      	str	r2, [r3, #8]
        temp = EXTI->IMR1;
 80061e6:	6833      	ldr	r3, [r6, #0]
        temp &= ~(iocurrent);
 80061e8:	ea6f 0008 	mvn.w	r0, r8
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80061ec:	684a      	ldr	r2, [r1, #4]
 80061ee:	f412 3f80 	tst.w	r2, #65536	; 0x10000
        temp &= ~(iocurrent);
 80061f2:	bf0c      	ite	eq
 80061f4:	4003      	andeq	r3, r0
        {
          temp |= iocurrent;
 80061f6:	ea48 0303 	orrne.w	r3, r8, r3
        }
        EXTI->IMR1 = temp;
 80061fa:	6033      	str	r3, [r6, #0]

        temp = EXTI->EMR1;
 80061fc:	6873      	ldr	r3, [r6, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80061fe:	684a      	ldr	r2, [r1, #4]
 8006200:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        temp &= ~(iocurrent);
 8006204:	bf0c      	ite	eq
 8006206:	4003      	andeq	r3, r0
        {
          temp |= iocurrent;
 8006208:	ea48 0303 	orrne.w	r3, r8, r3
        }
        EXTI->EMR1 = temp;
 800620c:	6073      	str	r3, [r6, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800620e:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006210:	684b      	ldr	r3, [r1, #4]
 8006212:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8006216:	bf0c      	ite	eq
 8006218:	4002      	andeq	r2, r0
        {
          temp |= iocurrent;
 800621a:	ea48 0202 	orrne.w	r2, r8, r2
        }
        EXTI->RTSR1 = temp;
 800621e:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8006220:	68f3      	ldr	r3, [r6, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006222:	684a      	ldr	r2, [r1, #4]
 8006224:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
        temp &= ~(iocurrent);
 8006228:	bf0c      	ite	eq
 800622a:	4003      	andeq	r3, r0
        {
          temp |= iocurrent;
 800622c:	ea48 0303 	orrne.w	r3, r8, r3
        }
        EXTI->FTSR1 = temp;
 8006230:	60f3      	str	r3, [r6, #12]
      }
    }

    position++;
 8006232:	3401      	adds	r4, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006234:	680a      	ldr	r2, [r1, #0]
 8006236:	fa32 f304 	lsrs.w	r3, r2, r4
 800623a:	f000 8087 	beq.w	800634c <HAL_GPIO_Init+0x1d0>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800623e:	fa07 f004 	lsl.w	r0, r7, r4
    if (iocurrent != 0x00u)
 8006242:	ea10 0802 	ands.w	r8, r0, r2
 8006246:	d0f4      	beq.n	8006232 <HAL_GPIO_Init+0xb6>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006248:	684b      	ldr	r3, [r1, #4]
 800624a:	f023 0310 	bic.w	r3, r3, #16
 800624e:	2b02      	cmp	r3, #2
 8006250:	d0a6      	beq.n	80061a0 <HAL_GPIO_Init+0x24>
      temp = GPIOx->MODER;
 8006252:	f8de 2000 	ldr.w	r2, [lr]
 8006256:	0065      	lsls	r5, r4, #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006258:	2303      	movs	r3, #3
 800625a:	40ab      	lsls	r3, r5
 800625c:	43db      	mvns	r3, r3
 800625e:	ea03 0b02 	and.w	fp, r3, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006262:	684a      	ldr	r2, [r1, #4]
 8006264:	f002 0203 	and.w	r2, r2, #3
 8006268:	40aa      	lsls	r2, r5
 800626a:	ea42 020b 	orr.w	r2, r2, fp
      GPIOx->MODER = temp;
 800626e:	f8ce 2000 	str.w	r2, [lr]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006272:	684a      	ldr	r2, [r1, #4]
 8006274:	f022 0210 	bic.w	r2, r2, #16
 8006278:	3a01      	subs	r2, #1
 800627a:	2a01      	cmp	r2, #1
 800627c:	d815      	bhi.n	80062aa <HAL_GPIO_Init+0x12e>
        temp = GPIOx->OSPEEDR;
 800627e:	f8de 2008 	ldr.w	r2, [lr, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006282:	ea03 0b02 	and.w	fp, r3, r2
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006286:	68ca      	ldr	r2, [r1, #12]
 8006288:	40aa      	lsls	r2, r5
 800628a:	ea42 020b 	orr.w	r2, r2, fp
        GPIOx->OSPEEDR = temp;
 800628e:	f8ce 2008 	str.w	r2, [lr, #8]
        temp = GPIOx->OTYPER;
 8006292:	f8de 2004 	ldr.w	r2, [lr, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006296:	ea22 0b00 	bic.w	fp, r2, r0
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800629a:	684a      	ldr	r2, [r1, #4]
 800629c:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80062a0:	40a2      	lsls	r2, r4
 80062a2:	ea42 020b 	orr.w	r2, r2, fp
        GPIOx->OTYPER = temp;
 80062a6:	f8ce 2004 	str.w	r2, [lr, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80062aa:	684a      	ldr	r2, [r1, #4]
 80062ac:	f002 0b03 	and.w	fp, r2, #3
 80062b0:	f1bb 0f03 	cmp.w	fp, #3
 80062b4:	d087      	beq.n	80061c6 <HAL_GPIO_Init+0x4a>
      temp = GPIOx->PUPDR;
 80062b6:	f8de 200c 	ldr.w	r2, [lr, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80062ba:	4013      	ands	r3, r2
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80062bc:	688a      	ldr	r2, [r1, #8]
 80062be:	fa02 f505 	lsl.w	r5, r2, r5
 80062c2:	431d      	orrs	r5, r3
      GPIOx->PUPDR = temp;
 80062c4:	f8ce 500c 	str.w	r5, [lr, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80062c8:	684b      	ldr	r3, [r1, #4]
 80062ca:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80062ce:	d0b0      	beq.n	8006232 <HAL_GPIO_Init+0xb6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062d0:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 80062d4:	f043 0301 	orr.w	r3, r3, #1
 80062d8:	f8cc 3060 	str.w	r3, [ip, #96]	; 0x60
 80062dc:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 80062e0:	f003 0301 	and.w	r3, r3, #1
 80062e4:	9301      	str	r3, [sp, #4]
 80062e6:	9b01      	ldr	r3, [sp, #4]
 80062e8:	f024 0303 	bic.w	r3, r4, #3
 80062ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80062f0:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
        temp = SYSCFG->EXTICR[position >> 2u];
 80062f4:	689d      	ldr	r5, [r3, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80062f6:	f004 0203 	and.w	r2, r4, #3
 80062fa:	0090      	lsls	r0, r2, #2
 80062fc:	220f      	movs	r2, #15
 80062fe:	4082      	lsls	r2, r0
 8006300:	ea25 0502 	bic.w	r5, r5, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006304:	f1be 4f90 	cmp.w	lr, #1207959552	; 0x48000000
 8006308:	f43f af69 	beq.w	80061de <HAL_GPIO_Init+0x62>
 800630c:	45ce      	cmp	lr, r9
 800630e:	d013      	beq.n	8006338 <HAL_GPIO_Init+0x1bc>
 8006310:	45d6      	cmp	lr, sl
 8006312:	d013      	beq.n	800633c <HAL_GPIO_Init+0x1c0>
 8006314:	4a10      	ldr	r2, [pc, #64]	; (8006358 <HAL_GPIO_Init+0x1dc>)
 8006316:	4596      	cmp	lr, r2
 8006318:	d012      	beq.n	8006340 <HAL_GPIO_Init+0x1c4>
 800631a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800631e:	4596      	cmp	lr, r2
 8006320:	d010      	beq.n	8006344 <HAL_GPIO_Init+0x1c8>
 8006322:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006326:	4596      	cmp	lr, r2
 8006328:	d00e      	beq.n	8006348 <HAL_GPIO_Init+0x1cc>
 800632a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800632e:	4596      	cmp	lr, r2
 8006330:	bf0c      	ite	eq
 8006332:	2206      	moveq	r2, #6
 8006334:	2207      	movne	r2, #7
 8006336:	e753      	b.n	80061e0 <HAL_GPIO_Init+0x64>
 8006338:	463a      	mov	r2, r7
 800633a:	e751      	b.n	80061e0 <HAL_GPIO_Init+0x64>
 800633c:	2202      	movs	r2, #2
 800633e:	e74f      	b.n	80061e0 <HAL_GPIO_Init+0x64>
 8006340:	2203      	movs	r2, #3
 8006342:	e74d      	b.n	80061e0 <HAL_GPIO_Init+0x64>
 8006344:	2204      	movs	r2, #4
 8006346:	e74b      	b.n	80061e0 <HAL_GPIO_Init+0x64>
 8006348:	2205      	movs	r2, #5
 800634a:	e749      	b.n	80061e0 <HAL_GPIO_Init+0x64>
  }
}
 800634c:	b003      	add	sp, #12
 800634e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006352:	4770      	bx	lr
 8006354:	40010400 	.word	0x40010400
 8006358:	48000c00 	.word	0x48000c00
 800635c:	40021000 	.word	0x40021000
 8006360:	48000400 	.word	0x48000400
 8006364:	48000800 	.word	0x48000800

08006368 <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8006368:	2900      	cmp	r1, #0
 800636a:	f000 8095 	beq.w	8006498 <HAL_GPIO_DeInit+0x130>
{
 800636e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006372:	b083      	sub	sp, #12
 8006374:	460e      	mov	r6, r1
  uint32_t position = 0x00u;
 8006376:	2200      	movs	r2, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8006378:	f04f 0901 	mov.w	r9, #1
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800637c:	f04f 0a0f 	mov.w	sl, #15
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8006380:	f8df 811c 	ldr.w	r8, [pc, #284]	; 80064a0 <HAL_GPIO_DeInit+0x138>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8006384:	f8df b11c 	ldr.w	fp, [pc, #284]	; 80064a4 <HAL_GPIO_DeInit+0x13c>
 8006388:	e02a      	b.n	80063e0 <HAL_GPIO_DeInit+0x78>
 800638a:	f04f 0e00 	mov.w	lr, #0
 800638e:	fa0e f404 	lsl.w	r4, lr, r4
 8006392:	9f01      	ldr	r7, [sp, #4]
 8006394:	42bc      	cmp	r4, r7
 8006396:	d062      	beq.n	800645e <HAL_GPIO_DeInit+0xf6>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8006398:	6805      	ldr	r5, [r0, #0]
 800639a:	0051      	lsls	r1, r2, #1
 800639c:	2403      	movs	r4, #3
 800639e:	408c      	lsls	r4, r1
 80063a0:	4325      	orrs	r5, r4
 80063a2:	6005      	str	r5, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80063a4:	08d5      	lsrs	r5, r2, #3
 80063a6:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80063aa:	6a2f      	ldr	r7, [r5, #32]
 80063ac:	f002 0107 	and.w	r1, r2, #7
 80063b0:	0089      	lsls	r1, r1, #2
 80063b2:	fa0a f101 	lsl.w	r1, sl, r1
 80063b6:	ea27 0101 	bic.w	r1, r7, r1
 80063ba:	6229      	str	r1, [r5, #32]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80063bc:	6885      	ldr	r5, [r0, #8]
 80063be:	43e1      	mvns	r1, r4
 80063c0:	400d      	ands	r5, r1
 80063c2:	6085      	str	r5, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80063c4:	6844      	ldr	r4, [r0, #4]
 80063c6:	43db      	mvns	r3, r3
 80063c8:	401c      	ands	r4, r3
 80063ca:	6044      	str	r4, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80063cc:	68c4      	ldr	r4, [r0, #12]
 80063ce:	4021      	ands	r1, r4
 80063d0:	60c1      	str	r1, [r0, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80063d2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80063d4:	400b      	ands	r3, r1
 80063d6:	62c3      	str	r3, [r0, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80063d8:	3201      	adds	r2, #1
  while ((GPIO_Pin >> position) != 0x00u)
 80063da:	fa36 f302 	lsrs.w	r3, r6, r2
 80063de:	d058      	beq.n	8006492 <HAL_GPIO_DeInit+0x12a>
    iocurrent = (GPIO_Pin) & (1uL << position);
 80063e0:	fa09 f302 	lsl.w	r3, r9, r2
    if (iocurrent != 0x00u)
 80063e4:	ea13 0506 	ands.w	r5, r3, r6
 80063e8:	d0f6      	beq.n	80063d8 <HAL_GPIO_DeInit+0x70>
 80063ea:	f022 0103 	bic.w	r1, r2, #3
 80063ee:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80063f2:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
      tmp = SYSCFG->EXTICR[position >> 2u];
 80063f6:	688f      	ldr	r7, [r1, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80063f8:	f002 0403 	and.w	r4, r2, #3
 80063fc:	00a4      	lsls	r4, r4, #2
 80063fe:	fa0a fc04 	lsl.w	ip, sl, r4
 8006402:	ea0c 0707 	and.w	r7, ip, r7
 8006406:	9701      	str	r7, [sp, #4]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8006408:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 800640c:	d0bd      	beq.n	800638a <HAL_GPIO_DeInit+0x22>
 800640e:	4558      	cmp	r0, fp
 8006410:	d017      	beq.n	8006442 <HAL_GPIO_DeInit+0xda>
 8006412:	4f22      	ldr	r7, [pc, #136]	; (800649c <HAL_GPIO_DeInit+0x134>)
 8006414:	42b8      	cmp	r0, r7
 8006416:	d016      	beq.n	8006446 <HAL_GPIO_DeInit+0xde>
 8006418:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800641c:	42b8      	cmp	r0, r7
 800641e:	d015      	beq.n	800644c <HAL_GPIO_DeInit+0xe4>
 8006420:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8006424:	42b8      	cmp	r0, r7
 8006426:	d014      	beq.n	8006452 <HAL_GPIO_DeInit+0xea>
 8006428:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800642c:	42b8      	cmp	r0, r7
 800642e:	d013      	beq.n	8006458 <HAL_GPIO_DeInit+0xf0>
 8006430:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8006434:	42b8      	cmp	r0, r7
 8006436:	bf0c      	ite	eq
 8006438:	f04f 0e06 	moveq.w	lr, #6
 800643c:	f04f 0e07 	movne.w	lr, #7
 8006440:	e7a5      	b.n	800638e <HAL_GPIO_DeInit+0x26>
 8006442:	46ce      	mov	lr, r9
 8006444:	e7a3      	b.n	800638e <HAL_GPIO_DeInit+0x26>
 8006446:	f04f 0e02 	mov.w	lr, #2
 800644a:	e7a0      	b.n	800638e <HAL_GPIO_DeInit+0x26>
 800644c:	f04f 0e03 	mov.w	lr, #3
 8006450:	e79d      	b.n	800638e <HAL_GPIO_DeInit+0x26>
 8006452:	f04f 0e04 	mov.w	lr, #4
 8006456:	e79a      	b.n	800638e <HAL_GPIO_DeInit+0x26>
 8006458:	f04f 0e05 	mov.w	lr, #5
 800645c:	e797      	b.n	800638e <HAL_GPIO_DeInit+0x26>
        EXTI->IMR1 &= ~(iocurrent);
 800645e:	f8d8 4000 	ldr.w	r4, [r8]
 8006462:	43ed      	mvns	r5, r5
 8006464:	402c      	ands	r4, r5
 8006466:	f8c8 4000 	str.w	r4, [r8]
        EXTI->EMR1 &= ~(iocurrent);
 800646a:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800646e:	402c      	ands	r4, r5
 8006470:	f8c8 4004 	str.w	r4, [r8, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8006474:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006478:	402c      	ands	r4, r5
 800647a:	f8c8 4008 	str.w	r4, [r8, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800647e:	f8d8 400c 	ldr.w	r4, [r8, #12]
 8006482:	4025      	ands	r5, r4
 8006484:	f8c8 500c 	str.w	r5, [r8, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8006488:	688c      	ldr	r4, [r1, #8]
 800648a:	ea24 040c 	bic.w	r4, r4, ip
 800648e:	608c      	str	r4, [r1, #8]
 8006490:	e782      	b.n	8006398 <HAL_GPIO_DeInit+0x30>
  }
}
 8006492:	b003      	add	sp, #12
 8006494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	48000800 	.word	0x48000800
 80064a0:	40010400 	.word	0x40010400
 80064a4:	48000400 	.word	0x48000400

080064a8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80064a8:	6903      	ldr	r3, [r0, #16]
 80064aa:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80064ac:	bf14      	ite	ne
 80064ae:	2001      	movne	r0, #1
 80064b0:	2000      	moveq	r0, #0
 80064b2:	4770      	bx	lr

080064b4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80064b4:	b90a      	cbnz	r2, 80064ba <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80064b6:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80064b8:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80064ba:	6181      	str	r1, [r0, #24]
 80064bc:	4770      	bx	lr

080064be <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80064be:	6943      	ldr	r3, [r0, #20]
 80064c0:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80064c2:	bf14      	ite	ne
 80064c4:	6281      	strne	r1, [r0, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80064c6:	6181      	streq	r1, [r0, #24]
  }
}
 80064c8:	4770      	bx	lr

080064ca <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin specifies the port bits to be locked.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80064ca:	b082      	sub	sp, #8
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 80064cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80064d0:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 80064d2:	9b01      	ldr	r3, [sp, #4]
 80064d4:	430b      	orrs	r3, r1
 80064d6:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 80064d8:	9b01      	ldr	r3, [sp, #4]
 80064da:	61c3      	str	r3, [r0, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 80064dc:	61c1      	str	r1, [r0, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 80064de:	9b01      	ldr	r3, [sp, #4]
 80064e0:	61c3      	str	r3, [r0, #28]
  /* Read LCKK register. This read is mandatory to complete key lock sequence */
  tmp = GPIOx->LCKR;
 80064e2:	69c3      	ldr	r3, [r0, #28]
 80064e4:	9301      	str	r3, [sp, #4]

  /* Read again in order to confirm lock is active */
  if ((GPIOx->LCKR & GPIO_LCKR_LCKK) != 0x00u)
 80064e6:	69c0      	ldr	r0, [r0, #28]
 80064e8:	f480 3080 	eor.w	r0, r0, #65536	; 0x10000
  }
  else
  {
    return HAL_ERROR;
  }
}
 80064ec:	f3c0 4000 	ubfx	r0, r0, #16, #1
 80064f0:	b002      	add	sp, #8
 80064f2:	4770      	bx	lr

080064f4 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80064f4:	4770      	bx	lr
	...

080064f8 <HAL_GPIO_EXTI_IRQHandler>:
{
 80064f8:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80064fa:	4b05      	ldr	r3, [pc, #20]	; (8006510 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80064fc:	695b      	ldr	r3, [r3, #20]
 80064fe:	4203      	tst	r3, r0
 8006500:	d100      	bne.n	8006504 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 8006502:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006504:	4b02      	ldr	r3, [pc, #8]	; (8006510 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8006506:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006508:	f7ff fff4 	bl	80064f4 <HAL_GPIO_EXTI_Callback>
}
 800650c:	e7f9      	b.n	8006502 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800650e:	bf00      	nop
 8006510:	40010400 	.word	0x40010400

08006514 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006514:	6803      	ldr	r3, [r0, #0]
 8006516:	699a      	ldr	r2, [r3, #24]
 8006518:	f012 0f02 	tst.w	r2, #2
  {
    hi2c->Instance->TXDR = 0x00U;
 800651c:	bf1c      	itt	ne
 800651e:	2200      	movne	r2, #0
 8006520:	629a      	strne	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006522:	6803      	ldr	r3, [r0, #0]
 8006524:	699a      	ldr	r2, [r3, #24]
 8006526:	f012 0f01 	tst.w	r2, #1
 800652a:	d103      	bne.n	8006534 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800652c:	699a      	ldr	r2, [r3, #24]
 800652e:	f042 0201 	orr.w	r2, r2, #1
 8006532:	619a      	str	r2, [r3, #24]
  }
}
 8006534:	4770      	bx	lr

08006536 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8006536:	b470      	push	{r4, r5, r6}
 8006538:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800653a:	6806      	ldr	r6, [r0, #0]
 800653c:	6870      	ldr	r0, [r6, #4]
 800653e:	0d65      	lsrs	r5, r4, #21
 8006540:	f405 6580 	and.w	r5, r5, #1024	; 0x400
 8006544:	f045 757f 	orr.w	r5, r5, #66846720	; 0x3fc0000
 8006548:	f445 3558 	orr.w	r5, r5, #221184	; 0x36000
 800654c:	f445 757f 	orr.w	r5, r5, #1020	; 0x3fc
 8006550:	f045 0503 	orr.w	r5, r5, #3
 8006554:	ea20 0005 	bic.w	r0, r0, r5
 8006558:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 800655c:	431a      	orrs	r2, r3
 800655e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8006562:	430a      	orrs	r2, r1
 8006564:	4302      	orrs	r2, r0
 8006566:	6072      	str	r2, [r6, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8006568:	bc70      	pop	{r4, r5, r6}
 800656a:	4770      	bx	lr

0800656c <I2C_Enable_IRQ>:
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800656c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800656e:	4a1a      	ldr	r2, [pc, #104]	; (80065d8 <I2C_Enable_IRQ+0x6c>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d01d      	beq.n	80065b0 <I2C_Enable_IRQ+0x44>
 8006574:	4a19      	ldr	r2, [pc, #100]	; (80065dc <I2C_Enable_IRQ+0x70>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d01a      	beq.n	80065b0 <I2C_Enable_IRQ+0x44>
      tmpisr |= I2C_IT_TCI;
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800657a:	f001 0304 	and.w	r3, r1, #4
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800657e:	2b00      	cmp	r3, #0
 8006580:	bf0c      	ite	eq
 8006582:	2300      	moveq	r3, #0
 8006584:	23b8      	movne	r3, #184	; 0xb8
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006586:	f011 0f01 	tst.w	r1, #1
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800658a:	bf18      	it	ne
 800658c:	f043 03f2 	orrne.w	r3, r3, #242	; 0xf2
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006590:	f011 0f02 	tst.w	r1, #2
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8006594:	bf18      	it	ne
 8006596:	f043 03f4 	orrne.w	r3, r3, #244	; 0xf4
    }

    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 800659a:	f001 0112 	and.w	r1, r1, #18
 800659e:	2912      	cmp	r1, #18
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80065a0:	bf08      	it	eq
 80065a2:	f043 0320 	orreq.w	r3, r3, #32
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80065a6:	6801      	ldr	r1, [r0, #0]
 80065a8:	680a      	ldr	r2, [r1, #0]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	600b      	str	r3, [r1, #0]
}
 80065ae:	4770      	bx	lr
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80065b0:	f001 0304 	and.w	r3, r1, #4
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	bf0c      	ite	eq
 80065b8:	2300      	moveq	r3, #0
 80065ba:	23b8      	movne	r3, #184	; 0xb8
    if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 80065bc:	f001 0211 	and.w	r2, r1, #17
 80065c0:	2a11      	cmp	r2, #17
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80065c2:	bf08      	it	eq
 80065c4:	f043 0390 	orreq.w	r3, r3, #144	; 0x90
    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 80065c8:	f001 0112 	and.w	r1, r1, #18
 80065cc:	2912      	cmp	r1, #18
 80065ce:	d1ea      	bne.n	80065a6 <I2C_Enable_IRQ+0x3a>
      tmpisr |= I2C_IT_TCI;
 80065d0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80065d4:	e7e7      	b.n	80065a6 <I2C_Enable_IRQ+0x3a>
 80065d6:	bf00      	nop
 80065d8:	080092cd 	.word	0x080092cd
 80065dc:	080091c9 	.word	0x080091c9

080065e0 <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80065e0:	f011 0f01 	tst.w	r1, #1
 80065e4:	d02b      	beq.n	800663e <I2C_Disable_IRQ+0x5e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80065e6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80065ea:	f003 0328 	and.w	r3, r3, #40	; 0x28
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80065ee:	2b28      	cmp	r3, #40	; 0x28
 80065f0:	bf0c      	ite	eq
 80065f2:	2342      	moveq	r3, #66	; 0x42
 80065f4:	23f2      	movne	r3, #242	; 0xf2
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80065f6:	f011 0f02 	tst.w	r1, #2
 80065fa:	d009      	beq.n	8006610 <I2C_Disable_IRQ+0x30>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80065fc:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8006600:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8006604:	2a28      	cmp	r2, #40	; 0x28
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006606:	bf0c      	ite	eq
 8006608:	f043 0344 	orreq.w	r3, r3, #68	; 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800660c:	f043 03f4 	orrne.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006610:	f011 0f04 	tst.w	r1, #4
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006614:	bf18      	it	ne
 8006616:	f043 03b8 	orrne.w	r3, r3, #184	; 0xb8
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 800661a:	f001 0211 	and.w	r2, r1, #17
 800661e:	2a11      	cmp	r2, #17
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006620:	bf08      	it	eq
 8006622:	f043 0390 	orreq.w	r3, r3, #144	; 0x90
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8006626:	f001 0112 	and.w	r1, r1, #18
 800662a:	2912      	cmp	r1, #18
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800662c:	bf08      	it	eq
 800662e:	f043 0360 	orreq.w	r3, r3, #96	; 0x60
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006632:	6801      	ldr	r1, [r0, #0]
 8006634:	680a      	ldr	r2, [r1, #0]
 8006636:	ea22 0303 	bic.w	r3, r2, r3
 800663a:	600b      	str	r3, [r1, #0]
}
 800663c:	4770      	bx	lr
  uint32_t tmpisr = 0U;
 800663e:	2300      	movs	r3, #0
 8006640:	e7d9      	b.n	80065f6 <I2C_Disable_IRQ+0x16>

08006642 <I2C_ConvertOtherXferOptions>:
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006642:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8006644:	2baa      	cmp	r3, #170	; 0xaa
 8006646:	d007      	beq.n	8006658 <I2C_ConvertOtherXferOptions+0x16>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006648:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800664a:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800664e:	bf04      	itt	eq
 8006650:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8006654:	62c3      	streq	r3, [r0, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006656:	4770      	bx	lr
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006658:	2300      	movs	r3, #0
 800665a:	62c3      	str	r3, [r0, #44]	; 0x2c
 800665c:	4770      	bx	lr

0800665e <I2C_IsAcknowledgeFailed>:
{
 800665e:	b570      	push	{r4, r5, r6, lr}
 8006660:	4605      	mov	r5, r0
 8006662:	460c      	mov	r4, r1
 8006664:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006666:	6803      	ldr	r3, [r0, #0]
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	f013 0f10 	tst.w	r3, #16
 800666e:	d01c      	beq.n	80066aa <I2C_IsAcknowledgeFailed+0x4c>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006670:	682a      	ldr	r2, [r5, #0]
 8006672:	6993      	ldr	r3, [r2, #24]
 8006674:	f013 0f20 	tst.w	r3, #32
 8006678:	d119      	bne.n	80066ae <I2C_IsAcknowledgeFailed+0x50>
      if (Timeout != HAL_MAX_DELAY)
 800667a:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800667e:	d0f8      	beq.n	8006672 <I2C_IsAcknowledgeFailed+0x14>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006680:	f7fe f950 	bl	8004924 <HAL_GetTick>
 8006684:	1b80      	subs	r0, r0, r6
 8006686:	42a0      	cmp	r0, r4
 8006688:	d801      	bhi.n	800668e <I2C_IsAcknowledgeFailed+0x30>
 800668a:	2c00      	cmp	r4, #0
 800668c:	d1f0      	bne.n	8006670 <I2C_IsAcknowledgeFailed+0x12>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800668e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8006690:	f043 0320 	orr.w	r3, r3, #32
 8006694:	646b      	str	r3, [r5, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006696:	2320      	movs	r3, #32
 8006698:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800669c:	2300      	movs	r3, #0
 800669e:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 80066a2:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
          return HAL_ERROR;
 80066a6:	2001      	movs	r0, #1
 80066a8:	e020      	b.n	80066ec <I2C_IsAcknowledgeFailed+0x8e>
  return HAL_OK;
 80066aa:	2000      	movs	r0, #0
 80066ac:	e01e      	b.n	80066ec <I2C_IsAcknowledgeFailed+0x8e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066ae:	2310      	movs	r3, #16
 80066b0:	61d3      	str	r3, [r2, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066b2:	682b      	ldr	r3, [r5, #0]
 80066b4:	2420      	movs	r4, #32
 80066b6:	61dc      	str	r4, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80066b8:	4628      	mov	r0, r5
 80066ba:	f7ff ff2b 	bl	8006514 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80066be:	682a      	ldr	r2, [r5, #0]
 80066c0:	6853      	ldr	r3, [r2, #4]
 80066c2:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80066c6:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80066ca:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80066ce:	f023 0301 	bic.w	r3, r3, #1
 80066d2:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80066d4:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80066d6:	f043 0304 	orr.w	r3, r3, #4
 80066da:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80066dc:	f885 4041 	strb.w	r4, [r5, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066e0:	2300      	movs	r3, #0
 80066e2:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 80066e6:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
    return HAL_ERROR;
 80066ea:	2001      	movs	r0, #1
}
 80066ec:	bd70      	pop	{r4, r5, r6, pc}

080066ee <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80066ee:	b570      	push	{r4, r5, r6, lr}
 80066f0:	4604      	mov	r4, r0
 80066f2:	460d      	mov	r5, r1
 80066f4:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80066f6:	6823      	ldr	r3, [r4, #0]
 80066f8:	699b      	ldr	r3, [r3, #24]
 80066fa:	f013 0f02 	tst.w	r3, #2
 80066fe:	d11d      	bne.n	800673c <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006700:	4632      	mov	r2, r6
 8006702:	4629      	mov	r1, r5
 8006704:	4620      	mov	r0, r4
 8006706:	f7ff ffaa 	bl	800665e <I2C_IsAcknowledgeFailed>
 800670a:	b9c8      	cbnz	r0, 8006740 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 800670c:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8006710:	d0f1      	beq.n	80066f6 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006712:	f7fe f907 	bl	8004924 <HAL_GetTick>
 8006716:	1b80      	subs	r0, r0, r6
 8006718:	42a8      	cmp	r0, r5
 800671a:	d801      	bhi.n	8006720 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 800671c:	2d00      	cmp	r5, #0
 800671e:	d1ea      	bne.n	80066f6 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006720:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006722:	f043 0320 	orr.w	r3, r3, #32
 8006726:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006728:	2320      	movs	r3, #32
 800672a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800672e:	2300      	movs	r3, #0
 8006730:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8006734:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8006738:	2001      	movs	r0, #1
 800673a:	e000      	b.n	800673e <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 800673c:	2000      	movs	r0, #0
}
 800673e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8006740:	2001      	movs	r0, #1
 8006742:	e7fc      	b.n	800673e <I2C_WaitOnTXISFlagUntilTimeout+0x50>

08006744 <I2C_WaitOnFlagUntilTimeout>:
{
 8006744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006746:	4607      	mov	r7, r0
 8006748:	460e      	mov	r6, r1
 800674a:	4615      	mov	r5, r2
 800674c:	461c      	mov	r4, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800674e:	683a      	ldr	r2, [r7, #0]
 8006750:	6993      	ldr	r3, [r2, #24]
 8006752:	ea36 0303 	bics.w	r3, r6, r3
 8006756:	bf0c      	ite	eq
 8006758:	2301      	moveq	r3, #1
 800675a:	2300      	movne	r3, #0
 800675c:	42ab      	cmp	r3, r5
 800675e:	d118      	bne.n	8006792 <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8006760:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8006764:	d0f4      	beq.n	8006750 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006766:	f7fe f8dd 	bl	8004924 <HAL_GetTick>
 800676a:	9b06      	ldr	r3, [sp, #24]
 800676c:	1ac0      	subs	r0, r0, r3
 800676e:	42a0      	cmp	r0, r4
 8006770:	d801      	bhi.n	8006776 <I2C_WaitOnFlagUntilTimeout+0x32>
 8006772:	2c00      	cmp	r4, #0
 8006774:	d1eb      	bne.n	800674e <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006776:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006778:	f043 0320 	orr.w	r3, r3, #32
 800677c:	647b      	str	r3, [r7, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800677e:	2320      	movs	r3, #32
 8006780:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006784:	2300      	movs	r3, #0
 8006786:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800678a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
        return HAL_ERROR;
 800678e:	2001      	movs	r0, #1
 8006790:	e000      	b.n	8006794 <I2C_WaitOnFlagUntilTimeout+0x50>
  return HAL_OK;
 8006792:	2000      	movs	r0, #0
}
 8006794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006798 <I2C_RequestMemoryWrite>:
{
 8006798:	b570      	push	{r4, r5, r6, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	4604      	mov	r4, r0
 800679e:	4616      	mov	r6, r2
 80067a0:	461d      	mov	r5, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80067a2:	4b18      	ldr	r3, [pc, #96]	; (8006804 <I2C_RequestMemoryWrite+0x6c>)
 80067a4:	9300      	str	r3, [sp, #0]
 80067a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80067aa:	b2ea      	uxtb	r2, r5
 80067ac:	f7ff fec3 	bl	8006536 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067b0:	9a07      	ldr	r2, [sp, #28]
 80067b2:	9906      	ldr	r1, [sp, #24]
 80067b4:	4620      	mov	r0, r4
 80067b6:	f7ff ff9a 	bl	80066ee <I2C_WaitOnTXISFlagUntilTimeout>
 80067ba:	b9e8      	cbnz	r0, 80067f8 <I2C_RequestMemoryWrite+0x60>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80067bc:	2d01      	cmp	r5, #1
 80067be:	d10e      	bne.n	80067de <I2C_RequestMemoryWrite+0x46>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80067c0:	6823      	ldr	r3, [r4, #0]
 80067c2:	b2f6      	uxtb	r6, r6
 80067c4:	629e      	str	r6, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80067c6:	9b07      	ldr	r3, [sp, #28]
 80067c8:	9300      	str	r3, [sp, #0]
 80067ca:	9b06      	ldr	r3, [sp, #24]
 80067cc:	2200      	movs	r2, #0
 80067ce:	2180      	movs	r1, #128	; 0x80
 80067d0:	4620      	mov	r0, r4
 80067d2:	f7ff ffb7 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 80067d6:	3000      	adds	r0, #0
 80067d8:	bf18      	it	ne
 80067da:	2001      	movne	r0, #1
 80067dc:	e00d      	b.n	80067fa <I2C_RequestMemoryWrite+0x62>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80067de:	6823      	ldr	r3, [r4, #0]
 80067e0:	0a32      	lsrs	r2, r6, #8
 80067e2:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067e4:	9a07      	ldr	r2, [sp, #28]
 80067e6:	9906      	ldr	r1, [sp, #24]
 80067e8:	4620      	mov	r0, r4
 80067ea:	f7ff ff80 	bl	80066ee <I2C_WaitOnTXISFlagUntilTimeout>
 80067ee:	b930      	cbnz	r0, 80067fe <I2C_RequestMemoryWrite+0x66>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80067f0:	6823      	ldr	r3, [r4, #0]
 80067f2:	b2f6      	uxtb	r6, r6
 80067f4:	629e      	str	r6, [r3, #40]	; 0x28
 80067f6:	e7e6      	b.n	80067c6 <I2C_RequestMemoryWrite+0x2e>
    return HAL_ERROR;
 80067f8:	2001      	movs	r0, #1
}
 80067fa:	b002      	add	sp, #8
 80067fc:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80067fe:	2001      	movs	r0, #1
 8006800:	e7fb      	b.n	80067fa <I2C_RequestMemoryWrite+0x62>
 8006802:	bf00      	nop
 8006804:	80002000 	.word	0x80002000

08006808 <I2C_RequestMemoryRead>:
{
 8006808:	b570      	push	{r4, r5, r6, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	4604      	mov	r4, r0
 800680e:	4616      	mov	r6, r2
 8006810:	461d      	mov	r5, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006812:	4b17      	ldr	r3, [pc, #92]	; (8006870 <I2C_RequestMemoryRead+0x68>)
 8006814:	9300      	str	r3, [sp, #0]
 8006816:	2300      	movs	r3, #0
 8006818:	b2ea      	uxtb	r2, r5
 800681a:	f7ff fe8c 	bl	8006536 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800681e:	9a07      	ldr	r2, [sp, #28]
 8006820:	9906      	ldr	r1, [sp, #24]
 8006822:	4620      	mov	r0, r4
 8006824:	f7ff ff63 	bl	80066ee <I2C_WaitOnTXISFlagUntilTimeout>
 8006828:	b9e8      	cbnz	r0, 8006866 <I2C_RequestMemoryRead+0x5e>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800682a:	2d01      	cmp	r5, #1
 800682c:	d10e      	bne.n	800684c <I2C_RequestMemoryRead+0x44>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800682e:	6823      	ldr	r3, [r4, #0]
 8006830:	b2f6      	uxtb	r6, r6
 8006832:	629e      	str	r6, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006834:	9b07      	ldr	r3, [sp, #28]
 8006836:	9300      	str	r3, [sp, #0]
 8006838:	9b06      	ldr	r3, [sp, #24]
 800683a:	2200      	movs	r2, #0
 800683c:	2140      	movs	r1, #64	; 0x40
 800683e:	4620      	mov	r0, r4
 8006840:	f7ff ff80 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8006844:	3000      	adds	r0, #0
 8006846:	bf18      	it	ne
 8006848:	2001      	movne	r0, #1
 800684a:	e00d      	b.n	8006868 <I2C_RequestMemoryRead+0x60>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800684c:	6823      	ldr	r3, [r4, #0]
 800684e:	0a32      	lsrs	r2, r6, #8
 8006850:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006852:	9a07      	ldr	r2, [sp, #28]
 8006854:	9906      	ldr	r1, [sp, #24]
 8006856:	4620      	mov	r0, r4
 8006858:	f7ff ff49 	bl	80066ee <I2C_WaitOnTXISFlagUntilTimeout>
 800685c:	b930      	cbnz	r0, 800686c <I2C_RequestMemoryRead+0x64>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800685e:	6823      	ldr	r3, [r4, #0]
 8006860:	b2f6      	uxtb	r6, r6
 8006862:	629e      	str	r6, [r3, #40]	; 0x28
 8006864:	e7e6      	b.n	8006834 <I2C_RequestMemoryRead+0x2c>
    return HAL_ERROR;
 8006866:	2001      	movs	r0, #1
}
 8006868:	b002      	add	sp, #8
 800686a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800686c:	2001      	movs	r0, #1
 800686e:	e7fb      	b.n	8006868 <I2C_RequestMemoryRead+0x60>
 8006870:	80002000 	.word	0x80002000

08006874 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8006874:	b570      	push	{r4, r5, r6, lr}
 8006876:	4605      	mov	r5, r0
 8006878:	460c      	mov	r4, r1
 800687a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800687c:	682b      	ldr	r3, [r5, #0]
 800687e:	699b      	ldr	r3, [r3, #24]
 8006880:	f013 0f20 	tst.w	r3, #32
 8006884:	d11a      	bne.n	80068bc <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006886:	4632      	mov	r2, r6
 8006888:	4621      	mov	r1, r4
 800688a:	4628      	mov	r0, r5
 800688c:	f7ff fee7 	bl	800665e <I2C_IsAcknowledgeFailed>
 8006890:	b9b0      	cbnz	r0, 80068c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006892:	f7fe f847 	bl	8004924 <HAL_GetTick>
 8006896:	1b80      	subs	r0, r0, r6
 8006898:	42a0      	cmp	r0, r4
 800689a:	d801      	bhi.n	80068a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 800689c:	2c00      	cmp	r4, #0
 800689e:	d1ed      	bne.n	800687c <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068a0:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80068a2:	f043 0320 	orr.w	r3, r3, #32
 80068a6:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80068a8:	2320      	movs	r3, #32
 80068aa:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80068ae:	2300      	movs	r3, #0
 80068b0:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80068b4:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 80068b8:	2001      	movs	r0, #1
}
 80068ba:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80068bc:	2000      	movs	r0, #0
 80068be:	e7fc      	b.n	80068ba <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 80068c0:	2001      	movs	r0, #1
 80068c2:	e7fa      	b.n	80068ba <I2C_WaitOnSTOPFlagUntilTimeout+0x46>

080068c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80068c4:	b570      	push	{r4, r5, r6, lr}
 80068c6:	4604      	mov	r4, r0
 80068c8:	460d      	mov	r5, r1
 80068ca:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80068cc:	6823      	ldr	r3, [r4, #0]
 80068ce:	699b      	ldr	r3, [r3, #24]
 80068d0:	f013 0f04 	tst.w	r3, #4
 80068d4:	d13e      	bne.n	8006954 <I2C_WaitOnRXNEFlagUntilTimeout+0x90>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80068d6:	4632      	mov	r2, r6
 80068d8:	4629      	mov	r1, r5
 80068da:	4620      	mov	r0, r4
 80068dc:	f7ff febf 	bl	800665e <I2C_IsAcknowledgeFailed>
 80068e0:	4601      	mov	r1, r0
 80068e2:	2800      	cmp	r0, #0
 80068e4:	d138      	bne.n	8006958 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80068e6:	6823      	ldr	r3, [r4, #0]
 80068e8:	699a      	ldr	r2, [r3, #24]
 80068ea:	f012 0f20 	tst.w	r2, #32
 80068ee:	d113      	bne.n	8006918 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068f0:	f7fe f818 	bl	8004924 <HAL_GetTick>
 80068f4:	1b80      	subs	r0, r0, r6
 80068f6:	42a8      	cmp	r0, r5
 80068f8:	d801      	bhi.n	80068fe <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 80068fa:	2d00      	cmp	r5, #0
 80068fc:	d1e6      	bne.n	80068cc <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068fe:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006900:	f043 0320 	orr.w	r3, r3, #32
 8006904:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006906:	2320      	movs	r3, #32
 8006908:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 800690c:	2300      	movs	r3, #0
 800690e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8006912:	2101      	movs	r1, #1
}
 8006914:	4608      	mov	r0, r1
 8006916:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006918:	699a      	ldr	r2, [r3, #24]
 800691a:	f012 0f04 	tst.w	r2, #4
 800691e:	d002      	beq.n	8006926 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8006920:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8006922:	2a00      	cmp	r2, #0
 8006924:	d1f6      	bne.n	8006914 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006926:	2220      	movs	r2, #32
 8006928:	61da      	str	r2, [r3, #28]
        I2C_RESET_CR2(hi2c);
 800692a:	6821      	ldr	r1, [r4, #0]
 800692c:	684b      	ldr	r3, [r1, #4]
 800692e:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8006932:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8006936:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800693a:	f023 0301 	bic.w	r3, r3, #1
 800693e:	604b      	str	r3, [r1, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006940:	2300      	movs	r3, #0
 8006942:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006944:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006948:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800694c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8006950:	2101      	movs	r1, #1
 8006952:	e7df      	b.n	8006914 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
  return HAL_OK;
 8006954:	2100      	movs	r1, #0
 8006956:	e7dd      	b.n	8006914 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
      return HAL_ERROR;
 8006958:	2101      	movs	r1, #1
 800695a:	e7db      	b.n	8006914 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>

0800695c <HAL_I2C_MspInit>:
}
 800695c:	4770      	bx	lr

0800695e <HAL_I2C_Init>:
  if (hi2c == NULL)
 800695e:	2800      	cmp	r0, #0
 8006960:	d055      	beq.n	8006a0e <HAL_I2C_Init+0xb0>
{
 8006962:	b510      	push	{r4, lr}
 8006964:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006966:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800696a:	2b00      	cmp	r3, #0
 800696c:	d045      	beq.n	80069fa <HAL_I2C_Init+0x9c>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800696e:	2324      	movs	r3, #36	; 0x24
 8006970:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8006974:	6822      	ldr	r2, [r4, #0]
 8006976:	6813      	ldr	r3, [r2, #0]
 8006978:	f023 0301 	bic.w	r3, r3, #1
 800697c:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800697e:	6822      	ldr	r2, [r4, #0]
 8006980:	6863      	ldr	r3, [r4, #4]
 8006982:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8006986:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006988:	6822      	ldr	r2, [r4, #0]
 800698a:	6893      	ldr	r3, [r2, #8]
 800698c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006990:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006992:	68e3      	ldr	r3, [r4, #12]
 8006994:	2b01      	cmp	r3, #1
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006996:	6822      	ldr	r2, [r4, #0]
 8006998:	68a3      	ldr	r3, [r4, #8]
 800699a:	bf0c      	ite	eq
 800699c:	f443 4300 	orreq.w	r3, r3, #32768	; 0x8000
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80069a0:	f443 4304 	orrne.w	r3, r3, #33792	; 0x8400
 80069a4:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80069a6:	68e3      	ldr	r3, [r4, #12]
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d02b      	beq.n	8006a04 <HAL_I2C_Init+0xa6>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80069ac:	6822      	ldr	r2, [r4, #0]
 80069ae:	6853      	ldr	r3, [r2, #4]
 80069b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80069b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069b8:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80069ba:	6822      	ldr	r2, [r4, #0]
 80069bc:	68d3      	ldr	r3, [r2, #12]
 80069be:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80069c2:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80069c4:	6822      	ldr	r2, [r4, #0]
 80069c6:	6923      	ldr	r3, [r4, #16]
 80069c8:	6961      	ldr	r1, [r4, #20]
 80069ca:	430b      	orrs	r3, r1
 80069cc:	69a1      	ldr	r1, [r4, #24]
 80069ce:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80069d2:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80069d4:	6822      	ldr	r2, [r4, #0]
 80069d6:	69e3      	ldr	r3, [r4, #28]
 80069d8:	6a21      	ldr	r1, [r4, #32]
 80069da:	430b      	orrs	r3, r1
 80069dc:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 80069de:	6822      	ldr	r2, [r4, #0]
 80069e0:	6813      	ldr	r3, [r2, #0]
 80069e2:	f043 0301 	orr.w	r3, r3, #1
 80069e6:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069e8:	2000      	movs	r0, #0
 80069ea:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80069ec:	2320      	movs	r3, #32
 80069ee:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80069f2:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80069f4:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 80069f8:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80069fa:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80069fe:	f7ff ffad 	bl	800695c <HAL_I2C_MspInit>
 8006a02:	e7b4      	b.n	800696e <HAL_I2C_Init+0x10>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006a04:	6823      	ldr	r3, [r4, #0]
 8006a06:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a0a:	605a      	str	r2, [r3, #4]
 8006a0c:	e7ce      	b.n	80069ac <HAL_I2C_Init+0x4e>
    return HAL_ERROR;
 8006a0e:	2001      	movs	r0, #1
}
 8006a10:	4770      	bx	lr

08006a12 <HAL_I2C_MspDeInit>:
}
 8006a12:	4770      	bx	lr

08006a14 <HAL_I2C_DeInit>:
  if (hi2c == NULL)
 8006a14:	b1a8      	cbz	r0, 8006a42 <HAL_I2C_DeInit+0x2e>
{
 8006a16:	b510      	push	{r4, lr}
 8006a18:	4604      	mov	r4, r0
  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a1a:	2324      	movs	r3, #36	; 0x24
 8006a1c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8006a20:	6802      	ldr	r2, [r0, #0]
 8006a22:	6813      	ldr	r3, [r2, #0]
 8006a24:	f023 0301 	bic.w	r3, r3, #1
 8006a28:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8006a2a:	f7ff fff2 	bl	8006a12 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a2e:	2000      	movs	r0, #0
 8006a30:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006a32:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006a36:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a38:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  __HAL_UNLOCK(hi2c);
 8006a3c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8006a40:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006a42:	2001      	movs	r0, #1
}
 8006a44:	4770      	bx	lr
	...

08006a48 <HAL_I2C_Master_Transmit>:
{
 8006a48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a4c:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a4e:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 8006a52:	b2ed      	uxtb	r5, r5
 8006a54:	2d20      	cmp	r5, #32
 8006a56:	f040 80a6 	bne.w	8006ba6 <HAL_I2C_Master_Transmit+0x15e>
    __HAL_LOCK(hi2c);
 8006a5a:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8006a5e:	2c01      	cmp	r4, #1
 8006a60:	f000 80a6 	beq.w	8006bb0 <HAL_I2C_Master_Transmit+0x168>
 8006a64:	4698      	mov	r8, r3
 8006a66:	4617      	mov	r7, r2
 8006a68:	460e      	mov	r6, r1
 8006a6a:	4604      	mov	r4, r0
 8006a6c:	f04f 0901 	mov.w	r9, #1
 8006a70:	f880 9040 	strb.w	r9, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8006a74:	f7fd ff56 	bl	8004924 <HAL_GetTick>
 8006a78:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006a7a:	9000      	str	r0, [sp, #0]
 8006a7c:	2319      	movs	r3, #25
 8006a7e:	464a      	mov	r2, r9
 8006a80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006a84:	4620      	mov	r0, r4
 8006a86:	f7ff fe5d 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8006a8a:	2800      	cmp	r0, #0
 8006a8c:	f040 8092 	bne.w	8006bb4 <HAL_I2C_Master_Transmit+0x16c>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006a90:	2321      	movs	r3, #33	; 0x21
 8006a92:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006a96:	2310      	movs	r3, #16
 8006a98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8006aa0:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8006aa2:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006aa6:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006aa8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	2bff      	cmp	r3, #255	; 0xff
 8006aae:	d945      	bls.n	8006b3c <HAL_I2C_Master_Transmit+0xf4>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ab0:	22ff      	movs	r2, #255	; 0xff
 8006ab2:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006ab4:	4b43      	ldr	r3, [pc, #268]	; (8006bc4 <HAL_I2C_Master_Transmit+0x17c>)
 8006ab6:	9300      	str	r3, [sp, #0]
 8006ab8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006abc:	4631      	mov	r1, r6
 8006abe:	4620      	mov	r0, r4
 8006ac0:	f7ff fd39 	bl	8006536 <I2C_TransferConfig>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006ac4:	2700      	movs	r7, #0
 8006ac6:	f04f 0880 	mov.w	r8, #128	; 0x80
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006aca:	f04f 7900 	mov.w	r9, #33554432	; 0x2000000
    while (hi2c->XferCount > 0U)
 8006ace:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d04a      	beq.n	8006b6c <HAL_I2C_Master_Transmit+0x124>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ad6:	462a      	mov	r2, r5
 8006ad8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006ada:	4620      	mov	r0, r4
 8006adc:	f7ff fe07 	bl	80066ee <I2C_WaitOnTXISFlagUntilTimeout>
 8006ae0:	2800      	cmp	r0, #0
 8006ae2:	d169      	bne.n	8006bb8 <HAL_I2C_Master_Transmit+0x170>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006ae4:	6823      	ldr	r3, [r4, #0]
 8006ae6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006ae8:	7812      	ldrb	r2, [r2, #0]
 8006aea:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8006aec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006aee:	3301      	adds	r3, #1
 8006af0:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8006af2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006af4:	3b01      	subs	r3, #1
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8006afa:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006afc:	3b01      	subs	r3, #1
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006b02:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006b04:	b292      	uxth	r2, r2
 8006b06:	2a00      	cmp	r2, #0
 8006b08:	d0e1      	beq.n	8006ace <HAL_I2C_Master_Transmit+0x86>
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1df      	bne.n	8006ace <HAL_I2C_Master_Transmit+0x86>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006b0e:	9500      	str	r5, [sp, #0]
 8006b10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b12:	463a      	mov	r2, r7
 8006b14:	4641      	mov	r1, r8
 8006b16:	4620      	mov	r0, r4
 8006b18:	f7ff fe14 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8006b1c:	2800      	cmp	r0, #0
 8006b1e:	d14d      	bne.n	8006bbc <HAL_I2C_Master_Transmit+0x174>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006b20:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	2bff      	cmp	r3, #255	; 0xff
 8006b26:	d916      	bls.n	8006b56 <HAL_I2C_Master_Transmit+0x10e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006b28:	22ff      	movs	r2, #255	; 0xff
 8006b2a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006b2c:	9700      	str	r7, [sp, #0]
 8006b2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006b32:	4631      	mov	r1, r6
 8006b34:	4620      	mov	r0, r4
 8006b36:	f7ff fcfe 	bl	8006536 <I2C_TransferConfig>
 8006b3a:	e7c8      	b.n	8006ace <HAL_I2C_Master_Transmit+0x86>
      hi2c->XferSize = hi2c->XferCount;
 8006b3c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006b3e:	b292      	uxth	r2, r2
 8006b40:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8006b42:	4b20      	ldr	r3, [pc, #128]	; (8006bc4 <HAL_I2C_Master_Transmit+0x17c>)
 8006b44:	9300      	str	r3, [sp, #0]
 8006b46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006b4a:	b2d2      	uxtb	r2, r2
 8006b4c:	4631      	mov	r1, r6
 8006b4e:	4620      	mov	r0, r4
 8006b50:	f7ff fcf1 	bl	8006536 <I2C_TransferConfig>
 8006b54:	e7b6      	b.n	8006ac4 <HAL_I2C_Master_Transmit+0x7c>
          hi2c->XferSize = hi2c->XferCount;
 8006b56:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006b58:	b292      	uxth	r2, r2
 8006b5a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006b5c:	9700      	str	r7, [sp, #0]
 8006b5e:	464b      	mov	r3, r9
 8006b60:	b2d2      	uxtb	r2, r2
 8006b62:	4631      	mov	r1, r6
 8006b64:	4620      	mov	r0, r4
 8006b66:	f7ff fce6 	bl	8006536 <I2C_TransferConfig>
 8006b6a:	e7b0      	b.n	8006ace <HAL_I2C_Master_Transmit+0x86>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b6c:	462a      	mov	r2, r5
 8006b6e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006b70:	4620      	mov	r0, r4
 8006b72:	f7ff fe7f 	bl	8006874 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006b76:	4603      	mov	r3, r0
 8006b78:	bb10      	cbnz	r0, 8006bc0 <HAL_I2C_Master_Transmit+0x178>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b7a:	6822      	ldr	r2, [r4, #0]
 8006b7c:	2120      	movs	r1, #32
 8006b7e:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 8006b80:	6820      	ldr	r0, [r4, #0]
 8006b82:	6842      	ldr	r2, [r0, #4]
 8006b84:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8006b88:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8006b8c:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8006b90:	f022 0201 	bic.w	r2, r2, #1
 8006b94:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006b96:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8006ba0:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8006ba4:	e000      	b.n	8006ba8 <HAL_I2C_Master_Transmit+0x160>
    return HAL_BUSY;
 8006ba6:	2302      	movs	r3, #2
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	b003      	add	sp, #12
 8006bac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hi2c);
 8006bb0:	2302      	movs	r3, #2
 8006bb2:	e7f9      	b.n	8006ba8 <HAL_I2C_Master_Transmit+0x160>
      return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e7f7      	b.n	8006ba8 <HAL_I2C_Master_Transmit+0x160>
        return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e7f5      	b.n	8006ba8 <HAL_I2C_Master_Transmit+0x160>
          return HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e7f3      	b.n	8006ba8 <HAL_I2C_Master_Transmit+0x160>
      return HAL_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e7f1      	b.n	8006ba8 <HAL_I2C_Master_Transmit+0x160>
 8006bc4:	80002000 	.word	0x80002000

08006bc8 <HAL_I2C_Master_Receive>:
{
 8006bc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006bcc:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bce:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 8006bd2:	b2ed      	uxtb	r5, r5
 8006bd4:	2d20      	cmp	r5, #32
 8006bd6:	f040 80a6 	bne.w	8006d26 <HAL_I2C_Master_Receive+0x15e>
    __HAL_LOCK(hi2c);
 8006bda:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8006bde:	2c01      	cmp	r4, #1
 8006be0:	f000 80a6 	beq.w	8006d30 <HAL_I2C_Master_Receive+0x168>
 8006be4:	4698      	mov	r8, r3
 8006be6:	4617      	mov	r7, r2
 8006be8:	460e      	mov	r6, r1
 8006bea:	4604      	mov	r4, r0
 8006bec:	f04f 0901 	mov.w	r9, #1
 8006bf0:	f880 9040 	strb.w	r9, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8006bf4:	f7fd fe96 	bl	8004924 <HAL_GetTick>
 8006bf8:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006bfa:	9000      	str	r0, [sp, #0]
 8006bfc:	2319      	movs	r3, #25
 8006bfe:	464a      	mov	r2, r9
 8006c00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006c04:	4620      	mov	r0, r4
 8006c06:	f7ff fd9d 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	f040 8092 	bne.w	8006d34 <HAL_I2C_Master_Receive+0x16c>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006c10:	2322      	movs	r3, #34	; 0x22
 8006c12:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006c16:	2310      	movs	r3, #16
 8006c18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8006c20:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8006c22:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006c26:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c28:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	2bff      	cmp	r3, #255	; 0xff
 8006c2e:	d945      	bls.n	8006cbc <HAL_I2C_Master_Receive+0xf4>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c30:	22ff      	movs	r2, #255	; 0xff
 8006c32:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8006c34:	4b43      	ldr	r3, [pc, #268]	; (8006d44 <HAL_I2C_Master_Receive+0x17c>)
 8006c36:	9300      	str	r3, [sp, #0]
 8006c38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006c3c:	4631      	mov	r1, r6
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f7ff fc79 	bl	8006536 <I2C_TransferConfig>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006c44:	2700      	movs	r7, #0
 8006c46:	f04f 0880 	mov.w	r8, #128	; 0x80
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006c4a:	f04f 7900 	mov.w	r9, #33554432	; 0x2000000
    while (hi2c->XferCount > 0U)
 8006c4e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d04a      	beq.n	8006cec <HAL_I2C_Master_Receive+0x124>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c56:	462a      	mov	r2, r5
 8006c58:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	f7ff fe32 	bl	80068c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006c60:	2800      	cmp	r0, #0
 8006c62:	d169      	bne.n	8006d38 <HAL_I2C_Master_Receive+0x170>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006c64:	6823      	ldr	r3, [r4, #0]
 8006c66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c6a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8006c6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c6e:	3301      	adds	r3, #1
 8006c70:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8006c72:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006c74:	3b01      	subs	r3, #1
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8006c7a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006c7c:	3a01      	subs	r2, #1
 8006c7e:	b292      	uxth	r2, r2
 8006c80:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006c82:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006c84:	b292      	uxth	r2, r2
 8006c86:	2a00      	cmp	r2, #0
 8006c88:	d0e1      	beq.n	8006c4e <HAL_I2C_Master_Receive+0x86>
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d1df      	bne.n	8006c4e <HAL_I2C_Master_Receive+0x86>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006c8e:	9500      	str	r5, [sp, #0]
 8006c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c92:	463a      	mov	r2, r7
 8006c94:	4641      	mov	r1, r8
 8006c96:	4620      	mov	r0, r4
 8006c98:	f7ff fd54 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	d14d      	bne.n	8006d3c <HAL_I2C_Master_Receive+0x174>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ca0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	2bff      	cmp	r3, #255	; 0xff
 8006ca6:	d916      	bls.n	8006cd6 <HAL_I2C_Master_Receive+0x10e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ca8:	22ff      	movs	r2, #255	; 0xff
 8006caa:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006cac:	9700      	str	r7, [sp, #0]
 8006cae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006cb2:	4631      	mov	r1, r6
 8006cb4:	4620      	mov	r0, r4
 8006cb6:	f7ff fc3e 	bl	8006536 <I2C_TransferConfig>
 8006cba:	e7c8      	b.n	8006c4e <HAL_I2C_Master_Receive+0x86>
      hi2c->XferSize = hi2c->XferCount;
 8006cbc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006cbe:	b292      	uxth	r2, r2
 8006cc0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8006cc2:	4b20      	ldr	r3, [pc, #128]	; (8006d44 <HAL_I2C_Master_Receive+0x17c>)
 8006cc4:	9300      	str	r3, [sp, #0]
 8006cc6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006cca:	b2d2      	uxtb	r2, r2
 8006ccc:	4631      	mov	r1, r6
 8006cce:	4620      	mov	r0, r4
 8006cd0:	f7ff fc31 	bl	8006536 <I2C_TransferConfig>
 8006cd4:	e7b6      	b.n	8006c44 <HAL_I2C_Master_Receive+0x7c>
          hi2c->XferSize = hi2c->XferCount;
 8006cd6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006cd8:	b292      	uxth	r2, r2
 8006cda:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006cdc:	9700      	str	r7, [sp, #0]
 8006cde:	464b      	mov	r3, r9
 8006ce0:	b2d2      	uxtb	r2, r2
 8006ce2:	4631      	mov	r1, r6
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f7ff fc26 	bl	8006536 <I2C_TransferConfig>
 8006cea:	e7b0      	b.n	8006c4e <HAL_I2C_Master_Receive+0x86>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cec:	462a      	mov	r2, r5
 8006cee:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006cf0:	4620      	mov	r0, r4
 8006cf2:	f7ff fdbf 	bl	8006874 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	bb10      	cbnz	r0, 8006d40 <HAL_I2C_Master_Receive+0x178>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006cfa:	6822      	ldr	r2, [r4, #0]
 8006cfc:	2120      	movs	r1, #32
 8006cfe:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 8006d00:	6820      	ldr	r0, [r4, #0]
 8006d02:	6842      	ldr	r2, [r0, #4]
 8006d04:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8006d08:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8006d0c:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8006d10:	f022 0201 	bic.w	r2, r2, #1
 8006d14:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006d16:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8006d20:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8006d24:	e000      	b.n	8006d28 <HAL_I2C_Master_Receive+0x160>
    return HAL_BUSY;
 8006d26:	2302      	movs	r3, #2
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	b003      	add	sp, #12
 8006d2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hi2c);
 8006d30:	2302      	movs	r3, #2
 8006d32:	e7f9      	b.n	8006d28 <HAL_I2C_Master_Receive+0x160>
      return HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	e7f7      	b.n	8006d28 <HAL_I2C_Master_Receive+0x160>
        return HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	e7f5      	b.n	8006d28 <HAL_I2C_Master_Receive+0x160>
          return HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e7f3      	b.n	8006d28 <HAL_I2C_Master_Receive+0x160>
      return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e7f1      	b.n	8006d28 <HAL_I2C_Master_Receive+0x160>
 8006d44:	80002400 	.word	0x80002400

08006d48 <HAL_I2C_Slave_Transmit>:
{
 8006d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d4c:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d4e:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 8006d52:	b2ed      	uxtb	r5, r5
 8006d54:	2d20      	cmp	r5, #32
 8006d56:	f040 80b9 	bne.w	8006ecc <HAL_I2C_Slave_Transmit+0x184>
    if ((pData == NULL) || (Size == 0U))
 8006d5a:	2900      	cmp	r1, #0
 8006d5c:	d063      	beq.n	8006e26 <HAL_I2C_Slave_Transmit+0xde>
 8006d5e:	2a00      	cmp	r2, #0
 8006d60:	d061      	beq.n	8006e26 <HAL_I2C_Slave_Transmit+0xde>
    __HAL_LOCK(hi2c);
 8006d62:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8006d66:	2c01      	cmp	r4, #1
 8006d68:	f000 80b5 	beq.w	8006ed6 <HAL_I2C_Slave_Transmit+0x18e>
 8006d6c:	461f      	mov	r7, r3
 8006d6e:	4616      	mov	r6, r2
 8006d70:	460d      	mov	r5, r1
 8006d72:	4604      	mov	r4, r0
 8006d74:	2301      	movs	r3, #1
 8006d76:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8006d7a:	f7fd fdd3 	bl	8004924 <HAL_GetTick>
 8006d7e:	4680      	mov	r8, r0
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d80:	2321      	movs	r3, #33	; 0x21
 8006d82:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8006d86:	2320      	movs	r3, #32
 8006d88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	6462      	str	r2, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8006d90:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8006d92:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006d94:	6362      	str	r2, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8006d96:	6821      	ldr	r1, [r4, #0]
 8006d98:	684b      	ldr	r3, [r1, #4]
 8006d9a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006d9e:	604b      	str	r3, [r1, #4]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8006da0:	9000      	str	r0, [sp, #0]
 8006da2:	463b      	mov	r3, r7
 8006da4:	2108      	movs	r1, #8
 8006da6:	4620      	mov	r0, r4
 8006da8:	f7ff fccc 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8006dac:	2800      	cmp	r0, #0
 8006dae:	d13f      	bne.n	8006e30 <HAL_I2C_Slave_Transmit+0xe8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006db0:	6823      	ldr	r3, [r4, #0]
 8006db2:	2208      	movs	r2, #8
 8006db4:	61da      	str	r2, [r3, #28]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006db6:	68e3      	ldr	r3, [r4, #12]
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d040      	beq.n	8006e3e <HAL_I2C_Slave_Transmit+0xf6>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK)
 8006dbc:	f8cd 8000 	str.w	r8, [sp]
 8006dc0:	463b      	mov	r3, r7
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8006dc8:	4620      	mov	r0, r4
 8006dca:	f7ff fcbb 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8006dce:	2800      	cmp	r0, #0
 8006dd0:	d149      	bne.n	8006e66 <HAL_I2C_Slave_Transmit+0x11e>
    while (hi2c->XferCount > 0U)
 8006dd2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	b1ab      	cbz	r3, 8006e04 <HAL_I2C_Slave_Transmit+0xbc>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006dd8:	4642      	mov	r2, r8
 8006dda:	4639      	mov	r1, r7
 8006ddc:	4620      	mov	r0, r4
 8006dde:	f7ff fc86 	bl	80066ee <I2C_WaitOnTXISFlagUntilTimeout>
 8006de2:	2800      	cmp	r0, #0
 8006de4:	d146      	bne.n	8006e74 <HAL_I2C_Slave_Transmit+0x12c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006de6:	6823      	ldr	r3, [r4, #0]
 8006de8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006dea:	7812      	ldrb	r2, [r2, #0]
 8006dec:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8006dee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006df0:	3301      	adds	r3, #1
 8006df2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8006df4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006df6:	3b01      	subs	r3, #1
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferCount > 0U)
 8006dfc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d1e9      	bne.n	8006dd8 <HAL_I2C_Slave_Transmit+0x90>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e04:	4642      	mov	r2, r8
 8006e06:	4639      	mov	r1, r7
 8006e08:	4620      	mov	r0, r4
 8006e0a:	f7ff fd33 	bl	8006874 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	d039      	beq.n	8006e86 <HAL_I2C_Slave_Transmit+0x13e>
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006e12:	6822      	ldr	r2, [r4, #0]
 8006e14:	6853      	ldr	r3, [r2, #4]
 8006e16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e1a:	6053      	str	r3, [r2, #4]
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e1c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006e1e:	2b04      	cmp	r3, #4
 8006e20:	d02f      	beq.n	8006e82 <HAL_I2C_Slave_Transmit+0x13a>
        return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e053      	b.n	8006ece <HAL_I2C_Slave_Transmit+0x186>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006e26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e2a:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e04e      	b.n	8006ece <HAL_I2C_Slave_Transmit+0x186>
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006e30:	6822      	ldr	r2, [r4, #0]
 8006e32:	6853      	ldr	r3, [r2, #4]
 8006e34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e38:	6053      	str	r3, [r2, #4]
      return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e047      	b.n	8006ece <HAL_I2C_Slave_Transmit+0x186>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8006e3e:	f8cd 8000 	str.w	r8, [sp]
 8006e42:	463b      	mov	r3, r7
 8006e44:	2200      	movs	r2, #0
 8006e46:	2108      	movs	r1, #8
 8006e48:	4620      	mov	r0, r4
 8006e4a:	f7ff fc7b 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8006e4e:	b918      	cbnz	r0, 8006e58 <HAL_I2C_Slave_Transmit+0x110>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006e50:	6823      	ldr	r3, [r4, #0]
 8006e52:	2208      	movs	r2, #8
 8006e54:	61da      	str	r2, [r3, #28]
 8006e56:	e7b1      	b.n	8006dbc <HAL_I2C_Slave_Transmit+0x74>
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006e58:	6822      	ldr	r2, [r4, #0]
 8006e5a:	6853      	ldr	r3, [r2, #4]
 8006e5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e60:	6053      	str	r3, [r2, #4]
        return HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	e033      	b.n	8006ece <HAL_I2C_Slave_Transmit+0x186>
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006e66:	6822      	ldr	r2, [r4, #0]
 8006e68:	6853      	ldr	r3, [r2, #4]
 8006e6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e6e:	6053      	str	r3, [r2, #4]
      return HAL_ERROR;
 8006e70:	2301      	movs	r3, #1
 8006e72:	e02c      	b.n	8006ece <HAL_I2C_Slave_Transmit+0x186>
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006e74:	6822      	ldr	r2, [r4, #0]
 8006e76:	6853      	ldr	r3, [r2, #4]
 8006e78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e7c:	6053      	str	r3, [r2, #4]
        return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e025      	b.n	8006ece <HAL_I2C_Slave_Transmit+0x186>
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e82:	2300      	movs	r3, #0
 8006e84:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e86:	6823      	ldr	r3, [r4, #0]
 8006e88:	2220      	movs	r2, #32
 8006e8a:	61da      	str	r2, [r3, #28]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 8006e8c:	f8cd 8000 	str.w	r8, [sp]
 8006e90:	463b      	mov	r3, r7
 8006e92:	2201      	movs	r2, #1
 8006e94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006e98:	4620      	mov	r0, r4
 8006e9a:	f7ff fc53 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	b968      	cbnz	r0, 8006ebe <HAL_I2C_Slave_Transmit+0x176>
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006ea2:	6821      	ldr	r1, [r4, #0]
 8006ea4:	684a      	ldr	r2, [r1, #4]
 8006ea6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006eaa:	604a      	str	r2, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006eac:	2220      	movs	r2, #32
 8006eae:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8006eb8:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8006ebc:	e007      	b.n	8006ece <HAL_I2C_Slave_Transmit+0x186>
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006ebe:	6822      	ldr	r2, [r4, #0]
 8006ec0:	6853      	ldr	r3, [r2, #4]
 8006ec2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ec6:	6053      	str	r3, [r2, #4]
      return HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e000      	b.n	8006ece <HAL_I2C_Slave_Transmit+0x186>
    return HAL_BUSY;
 8006ecc:	2302      	movs	r3, #2
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	b002      	add	sp, #8
 8006ed2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hi2c);
 8006ed6:	2302      	movs	r3, #2
 8006ed8:	e7f9      	b.n	8006ece <HAL_I2C_Slave_Transmit+0x186>

08006eda <HAL_I2C_Slave_Receive>:
{
 8006eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ede:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ee0:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 8006ee4:	b2ed      	uxtb	r5, r5
 8006ee6:	2d20      	cmp	r5, #32
 8006ee8:	f040 80a6 	bne.w	8007038 <HAL_I2C_Slave_Receive+0x15e>
    if ((pData == NULL) || (Size == 0U))
 8006eec:	b369      	cbz	r1, 8006f4a <HAL_I2C_Slave_Receive+0x70>
 8006eee:	b362      	cbz	r2, 8006f4a <HAL_I2C_Slave_Receive+0x70>
    __HAL_LOCK(hi2c);
 8006ef0:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8006ef4:	2c01      	cmp	r4, #1
 8006ef6:	f000 80a4 	beq.w	8007042 <HAL_I2C_Slave_Receive+0x168>
 8006efa:	461f      	mov	r7, r3
 8006efc:	4616      	mov	r6, r2
 8006efe:	460d      	mov	r5, r1
 8006f00:	4604      	mov	r4, r0
 8006f02:	2301      	movs	r3, #1
 8006f04:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8006f08:	f7fd fd0c 	bl	8004924 <HAL_GetTick>
 8006f0c:	4680      	mov	r8, r0
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006f0e:	2322      	movs	r3, #34	; 0x22
 8006f10:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8006f14:	2320      	movs	r3, #32
 8006f16:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	6462      	str	r2, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8006f1e:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8006f20:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006f22:	6362      	str	r2, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8006f24:	6821      	ldr	r1, [r4, #0]
 8006f26:	684b      	ldr	r3, [r1, #4]
 8006f28:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006f2c:	604b      	str	r3, [r1, #4]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8006f2e:	9000      	str	r0, [sp, #0]
 8006f30:	463b      	mov	r3, r7
 8006f32:	2108      	movs	r1, #8
 8006f34:	4620      	mov	r0, r4
 8006f36:	f7ff fc05 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8006f3a:	b158      	cbz	r0, 8006f54 <HAL_I2C_Slave_Receive+0x7a>
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006f3c:	6822      	ldr	r2, [r4, #0]
 8006f3e:	6853      	ldr	r3, [r2, #4]
 8006f40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f44:	6053      	str	r3, [r2, #4]
      return HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e077      	b.n	800703a <HAL_I2C_Slave_Receive+0x160>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006f4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f4e:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e072      	b.n	800703a <HAL_I2C_Slave_Receive+0x160>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006f54:	6823      	ldr	r3, [r4, #0]
 8006f56:	2208      	movs	r2, #8
 8006f58:	61da      	str	r2, [r3, #28]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK)
 8006f5a:	f8cd 8000 	str.w	r8, [sp]
 8006f5e:	463b      	mov	r3, r7
 8006f60:	2201      	movs	r2, #1
 8006f62:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8006f66:	4620      	mov	r0, r4
 8006f68:	f7ff fbec 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8006f6c:	bb20      	cbnz	r0, 8006fb8 <HAL_I2C_Slave_Receive+0xde>
    while (hi2c->XferCount > 0U)
 8006f6e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	b1a3      	cbz	r3, 8006f9e <HAL_I2C_Slave_Receive+0xc4>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f74:	4642      	mov	r2, r8
 8006f76:	4639      	mov	r1, r7
 8006f78:	4620      	mov	r0, r4
 8006f7a:	f7ff fca3 	bl	80068c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006f7e:	bb10      	cbnz	r0, 8006fc6 <HAL_I2C_Slave_Receive+0xec>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f80:	6823      	ldr	r3, [r4, #0]
 8006f82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f86:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8006f88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f8a:	3301      	adds	r3, #1
 8006f8c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8006f8e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006f90:	3b01      	subs	r3, #1
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferCount > 0U)
 8006f96:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d1ea      	bne.n	8006f74 <HAL_I2C_Slave_Receive+0x9a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f9e:	4642      	mov	r2, r8
 8006fa0:	4639      	mov	r1, r7
 8006fa2:	4620      	mov	r0, r4
 8006fa4:	f7ff fc66 	bl	8006874 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006fa8:	b318      	cbz	r0, 8006ff2 <HAL_I2C_Slave_Receive+0x118>
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006faa:	6822      	ldr	r2, [r4, #0]
 8006fac:	6853      	ldr	r3, [r2, #4]
 8006fae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fb2:	6053      	str	r3, [r2, #4]
      return HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e040      	b.n	800703a <HAL_I2C_Slave_Receive+0x160>
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006fb8:	6822      	ldr	r2, [r4, #0]
 8006fba:	6853      	ldr	r3, [r2, #4]
 8006fbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fc0:	6053      	str	r3, [r2, #4]
      return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e039      	b.n	800703a <HAL_I2C_Slave_Receive+0x160>
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006fc6:	6822      	ldr	r2, [r4, #0]
 8006fc8:	6853      	ldr	r3, [r2, #4]
 8006fca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fce:	6053      	str	r3, [r2, #4]
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006fd0:	6823      	ldr	r3, [r4, #0]
 8006fd2:	699a      	ldr	r2, [r3, #24]
 8006fd4:	f012 0f04 	tst.w	r2, #4
 8006fd8:	d035      	beq.n	8007046 <HAL_I2C_Slave_Receive+0x16c>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006fda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006fdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fde:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8006fe0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferCount--;
 8006fe6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006fe8:	3b01      	subs	r3, #1
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	8563      	strh	r3, [r4, #42]	; 0x2a
        return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e023      	b.n	800703a <HAL_I2C_Slave_Receive+0x160>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ff2:	6823      	ldr	r3, [r4, #0]
 8006ff4:	2220      	movs	r2, #32
 8006ff6:	61da      	str	r2, [r3, #28]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 8006ff8:	f8cd 8000 	str.w	r8, [sp]
 8006ffc:	463b      	mov	r3, r7
 8006ffe:	2201      	movs	r2, #1
 8007000:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007004:	4620      	mov	r0, r4
 8007006:	f7ff fb9d 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 800700a:	4603      	mov	r3, r0
 800700c:	b968      	cbnz	r0, 800702a <HAL_I2C_Slave_Receive+0x150>
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800700e:	6821      	ldr	r1, [r4, #0]
 8007010:	684a      	ldr	r2, [r1, #4]
 8007012:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007016:	604a      	str	r2, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007018:	2220      	movs	r2, #32
 800701a:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800701e:	2200      	movs	r2, #0
 8007020:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8007024:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8007028:	e007      	b.n	800703a <HAL_I2C_Slave_Receive+0x160>
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800702a:	6822      	ldr	r2, [r4, #0]
 800702c:	6853      	ldr	r3, [r2, #4]
 800702e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007032:	6053      	str	r3, [r2, #4]
      return HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	e000      	b.n	800703a <HAL_I2C_Slave_Receive+0x160>
    return HAL_BUSY;
 8007038:	2302      	movs	r3, #2
}
 800703a:	4618      	mov	r0, r3
 800703c:	b002      	add	sp, #8
 800703e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hi2c);
 8007042:	2302      	movs	r3, #2
 8007044:	e7f9      	b.n	800703a <HAL_I2C_Slave_Receive+0x160>
        return HAL_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	e7f7      	b.n	800703a <HAL_I2C_Slave_Receive+0x160>
	...

0800704c <HAL_I2C_Master_Transmit_IT>:
{
 800704c:	b530      	push	{r4, r5, lr}
 800704e:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007050:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8007054:	b2e4      	uxtb	r4, r4
 8007056:	2c20      	cmp	r4, #32
 8007058:	d137      	bne.n	80070ca <HAL_I2C_Master_Transmit_IT+0x7e>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800705a:	6804      	ldr	r4, [r0, #0]
 800705c:	69a4      	ldr	r4, [r4, #24]
 800705e:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8007062:	d135      	bne.n	80070d0 <HAL_I2C_Master_Transmit_IT+0x84>
    __HAL_LOCK(hi2c);
 8007064:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8007068:	2c01      	cmp	r4, #1
 800706a:	d033      	beq.n	80070d4 <HAL_I2C_Master_Transmit_IT+0x88>
 800706c:	2401      	movs	r4, #1
 800706e:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007072:	2421      	movs	r4, #33	; 0x21
 8007074:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007078:	2410      	movs	r4, #16
 800707a:	f880 4042 	strb.w	r4, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800707e:	2400      	movs	r4, #0
 8007080:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 8007082:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007084:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007086:	4b14      	ldr	r3, [pc, #80]	; (80070d8 <HAL_I2C_Master_Transmit_IT+0x8c>)
 8007088:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800708a:	4b14      	ldr	r3, [pc, #80]	; (80070dc <HAL_I2C_Master_Transmit_IT+0x90>)
 800708c:	6343      	str	r3, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800708e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007090:	b29b      	uxth	r3, r3
 8007092:	2bff      	cmp	r3, #255	; 0xff
 8007094:	d914      	bls.n	80070c0 <HAL_I2C_Master_Transmit_IT+0x74>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007096:	23ff      	movs	r3, #255	; 0xff
 8007098:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800709a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800709e:	4604      	mov	r4, r0
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 80070a0:	f890 2028 	ldrb.w	r2, [r0, #40]	; 0x28
 80070a4:	480e      	ldr	r0, [pc, #56]	; (80070e0 <HAL_I2C_Master_Transmit_IT+0x94>)
 80070a6:	9000      	str	r0, [sp, #0]
 80070a8:	4620      	mov	r0, r4
 80070aa:	f7ff fa44 	bl	8006536 <I2C_TransferConfig>
    __HAL_UNLOCK(hi2c);
 80070ae:	2500      	movs	r5, #0
 80070b0:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80070b4:	2101      	movs	r1, #1
 80070b6:	4620      	mov	r0, r4
 80070b8:	f7ff fa58 	bl	800656c <I2C_Enable_IRQ>
    return HAL_OK;
 80070bc:	4628      	mov	r0, r5
 80070be:	e005      	b.n	80070cc <HAL_I2C_Master_Transmit_IT+0x80>
      hi2c->XferSize = hi2c->XferCount;
 80070c0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80070c2:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80070c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80070c8:	e7e9      	b.n	800709e <HAL_I2C_Master_Transmit_IT+0x52>
    return HAL_BUSY;
 80070ca:	2002      	movs	r0, #2
}
 80070cc:	b003      	add	sp, #12
 80070ce:	bd30      	pop	{r4, r5, pc}
      return HAL_BUSY;
 80070d0:	2002      	movs	r0, #2
 80070d2:	e7fb      	b.n	80070cc <HAL_I2C_Master_Transmit_IT+0x80>
    __HAL_LOCK(hi2c);
 80070d4:	2002      	movs	r0, #2
 80070d6:	e7f9      	b.n	80070cc <HAL_I2C_Master_Transmit_IT+0x80>
 80070d8:	ffff0000 	.word	0xffff0000
 80070dc:	0800904d 	.word	0x0800904d
 80070e0:	80002000 	.word	0x80002000

080070e4 <HAL_I2C_Master_Receive_IT>:
{
 80070e4:	b530      	push	{r4, r5, lr}
 80070e6:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 80070e8:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 80070ec:	b2e4      	uxtb	r4, r4
 80070ee:	2c20      	cmp	r4, #32
 80070f0:	d137      	bne.n	8007162 <HAL_I2C_Master_Receive_IT+0x7e>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80070f2:	6804      	ldr	r4, [r0, #0]
 80070f4:	69a4      	ldr	r4, [r4, #24]
 80070f6:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80070fa:	d135      	bne.n	8007168 <HAL_I2C_Master_Receive_IT+0x84>
    __HAL_LOCK(hi2c);
 80070fc:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8007100:	2c01      	cmp	r4, #1
 8007102:	d033      	beq.n	800716c <HAL_I2C_Master_Receive_IT+0x88>
 8007104:	2401      	movs	r4, #1
 8007106:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800710a:	2422      	movs	r4, #34	; 0x22
 800710c:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007110:	2410      	movs	r4, #16
 8007112:	f880 4042 	strb.w	r4, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007116:	2400      	movs	r4, #0
 8007118:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 800711a:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 800711c:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800711e:	4b14      	ldr	r3, [pc, #80]	; (8007170 <HAL_I2C_Master_Receive_IT+0x8c>)
 8007120:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8007122:	4b14      	ldr	r3, [pc, #80]	; (8007174 <HAL_I2C_Master_Receive_IT+0x90>)
 8007124:	6343      	str	r3, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007126:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007128:	b29b      	uxth	r3, r3
 800712a:	2bff      	cmp	r3, #255	; 0xff
 800712c:	d914      	bls.n	8007158 <HAL_I2C_Master_Receive_IT+0x74>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800712e:	23ff      	movs	r3, #255	; 0xff
 8007130:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8007132:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007136:	4604      	mov	r4, r0
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8007138:	f890 2028 	ldrb.w	r2, [r0, #40]	; 0x28
 800713c:	480e      	ldr	r0, [pc, #56]	; (8007178 <HAL_I2C_Master_Receive_IT+0x94>)
 800713e:	9000      	str	r0, [sp, #0]
 8007140:	4620      	mov	r0, r4
 8007142:	f7ff f9f8 	bl	8006536 <I2C_TransferConfig>
    __HAL_UNLOCK(hi2c);
 8007146:	2500      	movs	r5, #0
 8007148:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800714c:	2102      	movs	r1, #2
 800714e:	4620      	mov	r0, r4
 8007150:	f7ff fa0c 	bl	800656c <I2C_Enable_IRQ>
    return HAL_OK;
 8007154:	4628      	mov	r0, r5
 8007156:	e005      	b.n	8007164 <HAL_I2C_Master_Receive_IT+0x80>
      hi2c->XferSize = hi2c->XferCount;
 8007158:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800715a:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800715c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007160:	e7e9      	b.n	8007136 <HAL_I2C_Master_Receive_IT+0x52>
    return HAL_BUSY;
 8007162:	2002      	movs	r0, #2
}
 8007164:	b003      	add	sp, #12
 8007166:	bd30      	pop	{r4, r5, pc}
      return HAL_BUSY;
 8007168:	2002      	movs	r0, #2
 800716a:	e7fb      	b.n	8007164 <HAL_I2C_Master_Receive_IT+0x80>
    __HAL_LOCK(hi2c);
 800716c:	2002      	movs	r0, #2
 800716e:	e7f9      	b.n	8007164 <HAL_I2C_Master_Receive_IT+0x80>
 8007170:	ffff0000 	.word	0xffff0000
 8007174:	0800904d 	.word	0x0800904d
 8007178:	80002400 	.word	0x80002400

0800717c <HAL_I2C_Slave_Transmit_IT>:
{
 800717c:	b538      	push	{r3, r4, r5, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800717e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b20      	cmp	r3, #32
 8007186:	d122      	bne.n	80071ce <HAL_I2C_Slave_Transmit_IT+0x52>
    __HAL_LOCK(hi2c);
 8007188:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800718c:	2b01      	cmp	r3, #1
 800718e:	d020      	beq.n	80071d2 <HAL_I2C_Slave_Transmit_IT+0x56>
 8007190:	2301      	movs	r3, #1
 8007192:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007196:	2321      	movs	r3, #33	; 0x21
 8007198:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 800719c:	2320      	movs	r3, #32
 800719e:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80071a2:	2400      	movs	r4, #0
 80071a4:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80071a6:	6805      	ldr	r5, [r0, #0]
 80071a8:	686b      	ldr	r3, [r5, #4]
 80071aa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80071ae:	606b      	str	r3, [r5, #4]
    hi2c->pBuffPtr    = pData;
 80071b0:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 80071b2:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80071b4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80071b6:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80071b8:	4b07      	ldr	r3, [pc, #28]	; (80071d8 <HAL_I2C_Slave_Transmit_IT+0x5c>)
 80071ba:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 80071bc:	4b07      	ldr	r3, [pc, #28]	; (80071dc <HAL_I2C_Slave_Transmit_IT+0x60>)
 80071be:	6343      	str	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 80071c0:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 80071c4:	2105      	movs	r1, #5
 80071c6:	f7ff f9d1 	bl	800656c <I2C_Enable_IRQ>
    return HAL_OK;
 80071ca:	4620      	mov	r0, r4
 80071cc:	e000      	b.n	80071d0 <HAL_I2C_Slave_Transmit_IT+0x54>
    return HAL_BUSY;
 80071ce:	2002      	movs	r0, #2
}
 80071d0:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hi2c);
 80071d2:	2002      	movs	r0, #2
 80071d4:	e7fc      	b.n	80071d0 <HAL_I2C_Slave_Transmit_IT+0x54>
 80071d6:	bf00      	nop
 80071d8:	ffff0000 	.word	0xffff0000
 80071dc:	08008e25 	.word	0x08008e25

080071e0 <HAL_I2C_Slave_Receive_IT>:
{
 80071e0:	b538      	push	{r3, r4, r5, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80071e2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80071e6:	b2db      	uxtb	r3, r3
 80071e8:	2b20      	cmp	r3, #32
 80071ea:	d122      	bne.n	8007232 <HAL_I2C_Slave_Receive_IT+0x52>
    __HAL_LOCK(hi2c);
 80071ec:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d020      	beq.n	8007236 <HAL_I2C_Slave_Receive_IT+0x56>
 80071f4:	2301      	movs	r3, #1
 80071f6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80071fa:	2322      	movs	r3, #34	; 0x22
 80071fc:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8007200:	2320      	movs	r3, #32
 8007202:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007206:	2400      	movs	r4, #0
 8007208:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800720a:	6805      	ldr	r5, [r0, #0]
 800720c:	686b      	ldr	r3, [r5, #4]
 800720e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007212:	606b      	str	r3, [r5, #4]
    hi2c->pBuffPtr    = pData;
 8007214:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007216:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007218:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800721a:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800721c:	4b07      	ldr	r3, [pc, #28]	; (800723c <HAL_I2C_Slave_Receive_IT+0x5c>)
 800721e:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8007220:	4b07      	ldr	r3, [pc, #28]	; (8007240 <HAL_I2C_Slave_Receive_IT+0x60>)
 8007222:	6343      	str	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 8007224:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8007228:	2106      	movs	r1, #6
 800722a:	f7ff f99f 	bl	800656c <I2C_Enable_IRQ>
    return HAL_OK;
 800722e:	4620      	mov	r0, r4
 8007230:	e000      	b.n	8007234 <HAL_I2C_Slave_Receive_IT+0x54>
    return HAL_BUSY;
 8007232:	2002      	movs	r0, #2
}
 8007234:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hi2c);
 8007236:	2002      	movs	r0, #2
 8007238:	e7fc      	b.n	8007234 <HAL_I2C_Slave_Receive_IT+0x54>
 800723a:	bf00      	nop
 800723c:	ffff0000 	.word	0xffff0000
 8007240:	08008e25 	.word	0x08008e25

08007244 <HAL_I2C_Master_Transmit_DMA>:
{
 8007244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007246:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007248:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 800724c:	b2ed      	uxtb	r5, r5
 800724e:	2d20      	cmp	r5, #32
 8007250:	f040 808c 	bne.w	800736c <HAL_I2C_Master_Transmit_DMA+0x128>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007254:	6804      	ldr	r4, [r0, #0]
 8007256:	69a4      	ldr	r4, [r4, #24]
 8007258:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 800725c:	f040 808a 	bne.w	8007374 <HAL_I2C_Master_Transmit_DMA+0x130>
    __HAL_LOCK(hi2c);
 8007260:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8007264:	2c01      	cmp	r4, #1
 8007266:	f000 8087 	beq.w	8007378 <HAL_I2C_Master_Transmit_DMA+0x134>
 800726a:	4615      	mov	r5, r2
 800726c:	460e      	mov	r6, r1
 800726e:	4604      	mov	r4, r0
 8007270:	2201      	movs	r2, #1
 8007272:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007276:	2221      	movs	r2, #33	; 0x21
 8007278:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800727c:	2210      	movs	r2, #16
 800727e:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007282:	2200      	movs	r2, #0
 8007284:	6442      	str	r2, [r0, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 8007286:	6245      	str	r5, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007288:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800728a:	4b3c      	ldr	r3, [pc, #240]	; (800737c <HAL_I2C_Master_Transmit_DMA+0x138>)
 800728c:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800728e:	4b3c      	ldr	r3, [pc, #240]	; (8007380 <HAL_I2C_Master_Transmit_DMA+0x13c>)
 8007290:	6343      	str	r3, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007292:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007294:	b29b      	uxth	r3, r3
 8007296:	2bff      	cmp	r3, #255	; 0xff
 8007298:	d927      	bls.n	80072ea <HAL_I2C_Master_Transmit_DMA+0xa6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800729a:	23ff      	movs	r3, #255	; 0xff
 800729c:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800729e:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
      if (hi2c->hdmatx != NULL)
 80072a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d038      	beq.n	800731a <HAL_I2C_Master_Transmit_DMA+0xd6>
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80072a8:	4a36      	ldr	r2, [pc, #216]	; (8007384 <HAL_I2C_Master_Transmit_DMA+0x140>)
 80072aa:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80072ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80072ae:	4a36      	ldr	r2, [pc, #216]	; (8007388 <HAL_I2C_Master_Transmit_DMA+0x144>)
 80072b0:	635a      	str	r2, [r3, #52]	; 0x34
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80072b2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80072b4:	2300      	movs	r3, #0
 80072b6:	6313      	str	r3, [r2, #48]	; 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 80072b8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80072ba:	6393      	str	r3, [r2, #56]	; 0x38
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80072bc:	6822      	ldr	r2, [r4, #0]
 80072be:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80072c0:	3228      	adds	r2, #40	; 0x28
 80072c2:	4629      	mov	r1, r5
 80072c4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80072c6:	f7fd fea0 	bl	800500a <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 80072ca:	4605      	mov	r5, r0
 80072cc:	b398      	cbz	r0, 8007336 <HAL_I2C_Master_Transmit_DMA+0xf2>
        hi2c->State     = HAL_I2C_STATE_READY;
 80072ce:	2320      	movs	r3, #32
 80072d0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80072d4:	2200      	movs	r2, #0
 80072d6:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80072da:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80072dc:	f043 0310 	orr.w	r3, r3, #16
 80072e0:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80072e2:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 80072e6:	2501      	movs	r5, #1
 80072e8:	e041      	b.n	800736e <HAL_I2C_Master_Transmit_DMA+0x12a>
      hi2c->XferSize = hi2c->XferCount;
 80072ea:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	8503      	strh	r3, [r0, #40]	; 0x28
    if (hi2c->XferSize > 0U)
 80072f0:	b983      	cbnz	r3, 8007314 <HAL_I2C_Master_Transmit_DMA+0xd0>
      hi2c->XferISR = I2C_Master_ISR_IT;
 80072f2:	4b26      	ldr	r3, [pc, #152]	; (800738c <HAL_I2C_Master_Transmit_DMA+0x148>)
 80072f4:	6343      	str	r3, [r0, #52]	; 0x34
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80072f6:	4b26      	ldr	r3, [pc, #152]	; (8007390 <HAL_I2C_Master_Transmit_DMA+0x14c>)
 80072f8:	9300      	str	r3, [sp, #0]
 80072fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80072fe:	2200      	movs	r2, #0
 8007300:	f7ff f919 	bl	8006536 <I2C_TransferConfig>
      __HAL_UNLOCK(hi2c);
 8007304:	2500      	movs	r5, #0
 8007306:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800730a:	2101      	movs	r1, #1
 800730c:	4620      	mov	r0, r4
 800730e:	f7ff f92d 	bl	800656c <I2C_Enable_IRQ>
 8007312:	e02c      	b.n	800736e <HAL_I2C_Master_Transmit_DMA+0x12a>
      xfermode = I2C_AUTOEND_MODE;
 8007314:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8007318:	e7c3      	b.n	80072a2 <HAL_I2C_Master_Transmit_DMA+0x5e>
        hi2c->State     = HAL_I2C_STATE_READY;
 800731a:	2320      	movs	r3, #32
 800731c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007320:	2200      	movs	r2, #0
 8007322:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007326:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007328:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800732c:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800732e:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 8007332:	2501      	movs	r5, #1
 8007334:	e01b      	b.n	800736e <HAL_I2C_Master_Transmit_DMA+0x12a>
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8007336:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 800733a:	4b15      	ldr	r3, [pc, #84]	; (8007390 <HAL_I2C_Master_Transmit_DMA+0x14c>)
 800733c:	9300      	str	r3, [sp, #0]
 800733e:	463b      	mov	r3, r7
 8007340:	4631      	mov	r1, r6
 8007342:	4620      	mov	r0, r4
 8007344:	f7ff f8f7 	bl	8006536 <I2C_TransferConfig>
        hi2c->XferCount -= hi2c->XferSize;
 8007348:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800734a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800734c:	1a9b      	subs	r3, r3, r2
 800734e:	b29b      	uxth	r3, r3
 8007350:	8563      	strh	r3, [r4, #42]	; 0x2a
        __HAL_UNLOCK(hi2c);
 8007352:	2300      	movs	r3, #0
 8007354:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007358:	2111      	movs	r1, #17
 800735a:	4620      	mov	r0, r4
 800735c:	f7ff f906 	bl	800656c <I2C_Enable_IRQ>
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007360:	6822      	ldr	r2, [r4, #0]
 8007362:	6813      	ldr	r3, [r2, #0]
 8007364:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007368:	6013      	str	r3, [r2, #0]
 800736a:	e000      	b.n	800736e <HAL_I2C_Master_Transmit_DMA+0x12a>
    return HAL_BUSY;
 800736c:	2502      	movs	r5, #2
}
 800736e:	4628      	mov	r0, r5
 8007370:	b003      	add	sp, #12
 8007372:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_BUSY;
 8007374:	2502      	movs	r5, #2
 8007376:	e7fa      	b.n	800736e <HAL_I2C_Master_Transmit_DMA+0x12a>
    __HAL_LOCK(hi2c);
 8007378:	2502      	movs	r5, #2
 800737a:	e7f8      	b.n	800736e <HAL_I2C_Master_Transmit_DMA+0x12a>
 800737c:	ffff0000 	.word	0xffff0000
 8007380:	080092cd 	.word	0x080092cd
 8007384:	08009419 	.word	0x08009419
 8007388:	08009403 	.word	0x08009403
 800738c:	0800904d 	.word	0x0800904d
 8007390:	80002000 	.word	0x80002000

08007394 <HAL_I2C_Master_Receive_DMA>:
{
 8007394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007396:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007398:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 800739c:	b2ed      	uxtb	r5, r5
 800739e:	2d20      	cmp	r5, #32
 80073a0:	f040 808b 	bne.w	80074ba <HAL_I2C_Master_Receive_DMA+0x126>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80073a4:	6804      	ldr	r4, [r0, #0]
 80073a6:	69a4      	ldr	r4, [r4, #24]
 80073a8:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80073ac:	f040 8089 	bne.w	80074c2 <HAL_I2C_Master_Receive_DMA+0x12e>
    __HAL_LOCK(hi2c);
 80073b0:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 80073b4:	2c01      	cmp	r4, #1
 80073b6:	f000 8086 	beq.w	80074c6 <HAL_I2C_Master_Receive_DMA+0x132>
 80073ba:	460e      	mov	r6, r1
 80073bc:	4604      	mov	r4, r0
 80073be:	2101      	movs	r1, #1
 80073c0:	f880 1040 	strb.w	r1, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80073c4:	2122      	movs	r1, #34	; 0x22
 80073c6:	f880 1041 	strb.w	r1, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80073ca:	2110      	movs	r1, #16
 80073cc:	f880 1042 	strb.w	r1, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80073d0:	2100      	movs	r1, #0
 80073d2:	6441      	str	r1, [r0, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 80073d4:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 80073d6:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80073d8:	4b3c      	ldr	r3, [pc, #240]	; (80074cc <HAL_I2C_Master_Receive_DMA+0x138>)
 80073da:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80073dc:	4b3c      	ldr	r3, [pc, #240]	; (80074d0 <HAL_I2C_Master_Receive_DMA+0x13c>)
 80073de:	6343      	str	r3, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80073e0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	2bff      	cmp	r3, #255	; 0xff
 80073e6:	d926      	bls.n	8007436 <HAL_I2C_Master_Receive_DMA+0xa2>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80073e8:	23ff      	movs	r3, #255	; 0xff
 80073ea:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80073ec:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
      if (hi2c->hdmarx != NULL)
 80073f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d038      	beq.n	8007468 <HAL_I2C_Master_Receive_DMA+0xd4>
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80073f6:	4937      	ldr	r1, [pc, #220]	; (80074d4 <HAL_I2C_Master_Receive_DMA+0x140>)
 80073f8:	62d9      	str	r1, [r3, #44]	; 0x2c
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80073fa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80073fc:	4936      	ldr	r1, [pc, #216]	; (80074d8 <HAL_I2C_Master_Receive_DMA+0x144>)
 80073fe:	6359      	str	r1, [r3, #52]	; 0x34
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8007400:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007402:	2300      	movs	r3, #0
 8007404:	630b      	str	r3, [r1, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8007406:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007408:	638b      	str	r3, [r1, #56]	; 0x38
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 800740a:	6821      	ldr	r1, [r4, #0]
 800740c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800740e:	3124      	adds	r1, #36	; 0x24
 8007410:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007412:	f7fd fdfa 	bl	800500a <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 8007416:	4605      	mov	r5, r0
 8007418:	b3a0      	cbz	r0, 8007484 <HAL_I2C_Master_Receive_DMA+0xf0>
        hi2c->State     = HAL_I2C_STATE_READY;
 800741a:	2320      	movs	r3, #32
 800741c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007420:	2200      	movs	r2, #0
 8007422:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007426:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007428:	f043 0310 	orr.w	r3, r3, #16
 800742c:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800742e:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 8007432:	2501      	movs	r5, #1
 8007434:	e042      	b.n	80074bc <HAL_I2C_Master_Receive_DMA+0x128>
      hi2c->XferSize = hi2c->XferCount;
 8007436:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007438:	b29b      	uxth	r3, r3
 800743a:	8503      	strh	r3, [r0, #40]	; 0x28
    if (hi2c->XferSize > 0U)
 800743c:	b98b      	cbnz	r3, 8007462 <HAL_I2C_Master_Receive_DMA+0xce>
      hi2c->XferISR = I2C_Master_ISR_IT;
 800743e:	4b27      	ldr	r3, [pc, #156]	; (80074dc <HAL_I2C_Master_Receive_DMA+0x148>)
 8007440:	6343      	str	r3, [r0, #52]	; 0x34
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8007442:	4b27      	ldr	r3, [pc, #156]	; (80074e0 <HAL_I2C_Master_Receive_DMA+0x14c>)
 8007444:	9300      	str	r3, [sp, #0]
 8007446:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800744a:	2200      	movs	r2, #0
 800744c:	4631      	mov	r1, r6
 800744e:	f7ff f872 	bl	8006536 <I2C_TransferConfig>
      __HAL_UNLOCK(hi2c);
 8007452:	2500      	movs	r5, #0
 8007454:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007458:	2101      	movs	r1, #1
 800745a:	4620      	mov	r0, r4
 800745c:	f7ff f886 	bl	800656c <I2C_Enable_IRQ>
 8007460:	e02c      	b.n	80074bc <HAL_I2C_Master_Receive_DMA+0x128>
      xfermode = I2C_AUTOEND_MODE;
 8007462:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8007466:	e7c3      	b.n	80073f0 <HAL_I2C_Master_Receive_DMA+0x5c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8007468:	2320      	movs	r3, #32
 800746a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800746e:	2200      	movs	r2, #0
 8007470:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007474:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007476:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800747a:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800747c:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 8007480:	2501      	movs	r5, #1
 8007482:	e01b      	b.n	80074bc <HAL_I2C_Master_Receive_DMA+0x128>
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8007484:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8007488:	4b15      	ldr	r3, [pc, #84]	; (80074e0 <HAL_I2C_Master_Receive_DMA+0x14c>)
 800748a:	9300      	str	r3, [sp, #0]
 800748c:	463b      	mov	r3, r7
 800748e:	4631      	mov	r1, r6
 8007490:	4620      	mov	r0, r4
 8007492:	f7ff f850 	bl	8006536 <I2C_TransferConfig>
        hi2c->XferCount -= hi2c->XferSize;
 8007496:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007498:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800749a:	1a9b      	subs	r3, r3, r2
 800749c:	b29b      	uxth	r3, r3
 800749e:	8563      	strh	r3, [r4, #42]	; 0x2a
        __HAL_UNLOCK(hi2c);
 80074a0:	2300      	movs	r3, #0
 80074a2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80074a6:	2111      	movs	r1, #17
 80074a8:	4620      	mov	r0, r4
 80074aa:	f7ff f85f 	bl	800656c <I2C_Enable_IRQ>
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80074ae:	6822      	ldr	r2, [r4, #0]
 80074b0:	6813      	ldr	r3, [r2, #0]
 80074b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074b6:	6013      	str	r3, [r2, #0]
 80074b8:	e000      	b.n	80074bc <HAL_I2C_Master_Receive_DMA+0x128>
    return HAL_BUSY;
 80074ba:	2502      	movs	r5, #2
}
 80074bc:	4628      	mov	r0, r5
 80074be:	b003      	add	sp, #12
 80074c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_BUSY;
 80074c2:	2502      	movs	r5, #2
 80074c4:	e7fa      	b.n	80074bc <HAL_I2C_Master_Receive_DMA+0x128>
    __HAL_LOCK(hi2c);
 80074c6:	2502      	movs	r5, #2
 80074c8:	e7f8      	b.n	80074bc <HAL_I2C_Master_Receive_DMA+0x128>
 80074ca:	bf00      	nop
 80074cc:	ffff0000 	.word	0xffff0000
 80074d0:	080092cd 	.word	0x080092cd
 80074d4:	0800946f 	.word	0x0800946f
 80074d8:	08009403 	.word	0x08009403
 80074dc:	0800904d 	.word	0x0800904d
 80074e0:	80002400 	.word	0x80002400

080074e4 <HAL_I2C_Slave_Transmit_DMA>:
{
 80074e4:	b538      	push	{r3, r4, r5, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80074e6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	2b20      	cmp	r3, #32
 80074ee:	d162      	bne.n	80075b6 <HAL_I2C_Slave_Transmit_DMA+0xd2>
    if ((pData == NULL) || (Size == 0U))
 80074f0:	2900      	cmp	r1, #0
 80074f2:	d03b      	beq.n	800756c <HAL_I2C_Slave_Transmit_DMA+0x88>
 80074f4:	2a00      	cmp	r2, #0
 80074f6:	d039      	beq.n	800756c <HAL_I2C_Slave_Transmit_DMA+0x88>
    __HAL_LOCK(hi2c);
 80074f8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d05d      	beq.n	80075bc <HAL_I2C_Slave_Transmit_DMA+0xd8>
 8007500:	2301      	movs	r3, #1
 8007502:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007506:	2321      	movs	r3, #33	; 0x21
 8007508:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 800750c:	2320      	movs	r3, #32
 800750e:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007512:	2300      	movs	r3, #0
 8007514:	6443      	str	r3, [r0, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 8007516:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007518:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800751a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800751c:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800751e:	4b28      	ldr	r3, [pc, #160]	; (80075c0 <HAL_I2C_Slave_Transmit_DMA+0xdc>)
 8007520:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_DMA;
 8007522:	4b28      	ldr	r3, [pc, #160]	; (80075c4 <HAL_I2C_Slave_Transmit_DMA+0xe0>)
 8007524:	6343      	str	r3, [r0, #52]	; 0x34
    if (hi2c->hdmatx != NULL)
 8007526:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007528:	b32b      	cbz	r3, 8007576 <HAL_I2C_Slave_Transmit_DMA+0x92>
 800752a:	4605      	mov	r5, r0
      hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt;
 800752c:	4a26      	ldr	r2, [pc, #152]	; (80075c8 <HAL_I2C_Slave_Transmit_DMA+0xe4>)
 800752e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8007530:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007532:	4a26      	ldr	r2, [pc, #152]	; (80075cc <HAL_I2C_Slave_Transmit_DMA+0xe8>)
 8007534:	635a      	str	r2, [r3, #52]	; 0x34
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8007536:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8007538:	2300      	movs	r3, #0
 800753a:	6313      	str	r3, [r2, #48]	; 0x30
      hi2c->hdmatx->XferAbortCallback = NULL;
 800753c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800753e:	6393      	str	r3, [r2, #56]	; 0x38
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8007540:	6802      	ldr	r2, [r0, #0]
 8007542:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8007544:	3228      	adds	r2, #40	; 0x28
 8007546:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8007548:	f7fd fd5f 	bl	800500a <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 800754c:	4604      	mov	r4, r0
 800754e:	b300      	cbz	r0, 8007592 <HAL_I2C_Slave_Transmit_DMA+0xae>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 8007550:	2328      	movs	r3, #40	; 0x28
 8007552:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007556:	2200      	movs	r2, #0
 8007558:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800755c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800755e:	f043 0310 	orr.w	r3, r3, #16
 8007562:	646b      	str	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8007564:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
      return HAL_ERROR;
 8007568:	2401      	movs	r4, #1
 800756a:	e025      	b.n	80075b8 <HAL_I2C_Slave_Transmit_DMA+0xd4>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800756c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007570:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8007572:	2401      	movs	r4, #1
 8007574:	e020      	b.n	80075b8 <HAL_I2C_Slave_Transmit_DMA+0xd4>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 8007576:	2328      	movs	r3, #40	; 0x28
 8007578:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800757c:	2200      	movs	r2, #0
 800757e:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007582:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007588:	6443      	str	r3, [r0, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800758a:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
      return HAL_ERROR;
 800758e:	2401      	movs	r4, #1
 8007590:	e012      	b.n	80075b8 <HAL_I2C_Slave_Transmit_DMA+0xd4>
      hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8007592:	682a      	ldr	r2, [r5, #0]
 8007594:	6853      	ldr	r3, [r2, #4]
 8007596:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800759a:	6053      	str	r3, [r2, #4]
      __HAL_UNLOCK(hi2c);
 800759c:	2300      	movs	r3, #0
 800759e:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80075a2:	2104      	movs	r1, #4
 80075a4:	4628      	mov	r0, r5
 80075a6:	f7fe ffe1 	bl	800656c <I2C_Enable_IRQ>
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80075aa:	682a      	ldr	r2, [r5, #0]
 80075ac:	6813      	ldr	r3, [r2, #0]
 80075ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80075b2:	6013      	str	r3, [r2, #0]
    return HAL_OK;
 80075b4:	e000      	b.n	80075b8 <HAL_I2C_Slave_Transmit_DMA+0xd4>
    return HAL_BUSY;
 80075b6:	2402      	movs	r4, #2
}
 80075b8:	4620      	mov	r0, r4
 80075ba:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hi2c);
 80075bc:	2402      	movs	r4, #2
 80075be:	e7fb      	b.n	80075b8 <HAL_I2C_Slave_Transmit_DMA+0xd4>
 80075c0:	ffff0000 	.word	0xffff0000
 80075c4:	080091c9 	.word	0x080091c9
 80075c8:	08008ac5 	.word	0x08008ac5
 80075cc:	08009403 	.word	0x08009403

080075d0 <HAL_I2C_Slave_Receive_DMA>:
{
 80075d0:	b538      	push	{r3, r4, r5, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80075d2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	2b20      	cmp	r3, #32
 80075da:	d163      	bne.n	80076a4 <HAL_I2C_Slave_Receive_DMA+0xd4>
    if ((pData == NULL) || (Size == 0U))
 80075dc:	2900      	cmp	r1, #0
 80075de:	d03c      	beq.n	800765a <HAL_I2C_Slave_Receive_DMA+0x8a>
 80075e0:	2a00      	cmp	r2, #0
 80075e2:	d03a      	beq.n	800765a <HAL_I2C_Slave_Receive_DMA+0x8a>
    __HAL_LOCK(hi2c);
 80075e4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d05e      	beq.n	80076aa <HAL_I2C_Slave_Receive_DMA+0xda>
 80075ec:	2301      	movs	r3, #1
 80075ee:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80075f2:	2322      	movs	r3, #34	; 0x22
 80075f4:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 80075f8:	2320      	movs	r3, #32
 80075fa:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80075fe:	2300      	movs	r3, #0
 8007600:	6443      	str	r3, [r0, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 8007602:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007604:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007606:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8007608:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800760a:	4b29      	ldr	r3, [pc, #164]	; (80076b0 <HAL_I2C_Slave_Receive_DMA+0xe0>)
 800760c:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_DMA;
 800760e:	4b29      	ldr	r3, [pc, #164]	; (80076b4 <HAL_I2C_Slave_Receive_DMA+0xe4>)
 8007610:	6343      	str	r3, [r0, #52]	; 0x34
    if (hi2c->hdmarx != NULL)
 8007612:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8007614:	b333      	cbz	r3, 8007664 <HAL_I2C_Slave_Receive_DMA+0x94>
 8007616:	460a      	mov	r2, r1
 8007618:	4605      	mov	r5, r0
      hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
 800761a:	4927      	ldr	r1, [pc, #156]	; (80076b8 <HAL_I2C_Slave_Receive_DMA+0xe8>)
 800761c:	62d9      	str	r1, [r3, #44]	; 0x2c
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800761e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8007620:	4926      	ldr	r1, [pc, #152]	; (80076bc <HAL_I2C_Slave_Receive_DMA+0xec>)
 8007622:	6359      	str	r1, [r3, #52]	; 0x34
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8007624:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8007626:	2300      	movs	r3, #0
 8007628:	630b      	str	r3, [r1, #48]	; 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 800762a:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800762c:	638b      	str	r3, [r1, #56]	; 0x38
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 800762e:	6801      	ldr	r1, [r0, #0]
 8007630:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8007632:	3124      	adds	r1, #36	; 0x24
 8007634:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 8007636:	f7fd fce8 	bl	800500a <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 800763a:	4604      	mov	r4, r0
 800763c:	b300      	cbz	r0, 8007680 <HAL_I2C_Slave_Receive_DMA+0xb0>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800763e:	2328      	movs	r3, #40	; 0x28
 8007640:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007644:	2200      	movs	r2, #0
 8007646:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800764a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800764c:	f043 0310 	orr.w	r3, r3, #16
 8007650:	646b      	str	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8007652:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
      return HAL_ERROR;
 8007656:	2401      	movs	r4, #1
 8007658:	e025      	b.n	80076a6 <HAL_I2C_Slave_Receive_DMA+0xd6>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800765a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800765e:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8007660:	2401      	movs	r4, #1
 8007662:	e020      	b.n	80076a6 <HAL_I2C_Slave_Receive_DMA+0xd6>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 8007664:	2328      	movs	r3, #40	; 0x28
 8007666:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800766a:	2200      	movs	r2, #0
 800766c:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007670:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007672:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007676:	6443      	str	r3, [r0, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8007678:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
      return HAL_ERROR;
 800767c:	2401      	movs	r4, #1
 800767e:	e012      	b.n	80076a6 <HAL_I2C_Slave_Receive_DMA+0xd6>
      hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8007680:	682a      	ldr	r2, [r5, #0]
 8007682:	6853      	ldr	r3, [r2, #4]
 8007684:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007688:	6053      	str	r3, [r2, #4]
      __HAL_UNLOCK(hi2c);
 800768a:	2300      	movs	r3, #0
 800768c:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007690:	2104      	movs	r1, #4
 8007692:	4628      	mov	r0, r5
 8007694:	f7fe ff6a 	bl	800656c <I2C_Enable_IRQ>
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007698:	682a      	ldr	r2, [r5, #0]
 800769a:	6813      	ldr	r3, [r2, #0]
 800769c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076a0:	6013      	str	r3, [r2, #0]
    return HAL_OK;
 80076a2:	e000      	b.n	80076a6 <HAL_I2C_Slave_Receive_DMA+0xd6>
    return HAL_BUSY;
 80076a4:	2402      	movs	r4, #2
}
 80076a6:	4620      	mov	r0, r4
 80076a8:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hi2c);
 80076aa:	2402      	movs	r4, #2
 80076ac:	e7fb      	b.n	80076a6 <HAL_I2C_Slave_Receive_DMA+0xd6>
 80076ae:	bf00      	nop
 80076b0:	ffff0000 	.word	0xffff0000
 80076b4:	080091c9 	.word	0x080091c9
 80076b8:	08008ae1 	.word	0x08008ae1
 80076bc:	08009403 	.word	0x08009403

080076c0 <HAL_I2C_Mem_Write>:
{
 80076c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076c4:	b082      	sub	sp, #8
 80076c6:	f8bd 702c 	ldrh.w	r7, [sp, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_READY)
 80076ca:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 80076ce:	b2ed      	uxtb	r5, r5
 80076d0:	2d20      	cmp	r5, #32
 80076d2:	f040 80bc 	bne.w	800784e <HAL_I2C_Mem_Write+0x18e>
    if ((pData == NULL) || (Size == 0U))
 80076d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80076d8:	b1dc      	cbz	r4, 8007712 <HAL_I2C_Mem_Write+0x52>
 80076da:	b1d7      	cbz	r7, 8007712 <HAL_I2C_Mem_Write+0x52>
    __HAL_LOCK(hi2c);
 80076dc:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 80076e0:	2c01      	cmp	r4, #1
 80076e2:	f000 80b9 	beq.w	8007858 <HAL_I2C_Mem_Write+0x198>
 80076e6:	4698      	mov	r8, r3
 80076e8:	4691      	mov	r9, r2
 80076ea:	460d      	mov	r5, r1
 80076ec:	4604      	mov	r4, r0
 80076ee:	f04f 0a01 	mov.w	sl, #1
 80076f2:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80076f6:	f7fd f915 	bl	8004924 <HAL_GetTick>
 80076fa:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80076fc:	9000      	str	r0, [sp, #0]
 80076fe:	2319      	movs	r3, #25
 8007700:	4652      	mov	r2, sl
 8007702:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007706:	4620      	mov	r0, r4
 8007708:	f7ff f81c 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 800770c:	b130      	cbz	r0, 800771c <HAL_I2C_Mem_Write+0x5c>
      return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e09e      	b.n	8007850 <HAL_I2C_Mem_Write+0x190>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007712:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007716:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	e099      	b.n	8007850 <HAL_I2C_Mem_Write+0x190>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800771c:	2321      	movs	r3, #33	; 0x21
 800771e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007722:	2340      	movs	r3, #64	; 0x40
 8007724:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007728:	2300      	movs	r3, #0
 800772a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800772c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800772e:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8007730:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007732:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007734:	9601      	str	r6, [sp, #4]
 8007736:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007738:	9300      	str	r3, [sp, #0]
 800773a:	4643      	mov	r3, r8
 800773c:	464a      	mov	r2, r9
 800773e:	4629      	mov	r1, r5
 8007740:	4620      	mov	r0, r4
 8007742:	f7ff f829 	bl	8006798 <I2C_RequestMemoryWrite>
 8007746:	b998      	cbnz	r0, 8007770 <HAL_I2C_Mem_Write+0xb0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007748:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800774a:	b29b      	uxth	r3, r3
 800774c:	2bff      	cmp	r3, #255	; 0xff
 800774e:	d914      	bls.n	800777a <HAL_I2C_Mem_Write+0xba>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007750:	22ff      	movs	r2, #255	; 0xff
 8007752:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007754:	2300      	movs	r3, #0
 8007756:	9300      	str	r3, [sp, #0]
 8007758:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800775c:	4629      	mov	r1, r5
 800775e:	4620      	mov	r0, r4
 8007760:	f7fe fee9 	bl	8006536 <I2C_TransferConfig>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007764:	2700      	movs	r7, #0
 8007766:	f04f 0880 	mov.w	r8, #128	; 0x80
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800776a:	f04f 7900 	mov.w	r9, #33554432	; 0x2000000
 800776e:	e01f      	b.n	80077b0 <HAL_I2C_Mem_Write+0xf0>
      __HAL_UNLOCK(hi2c);
 8007770:	2300      	movs	r3, #0
 8007772:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8007776:	4653      	mov	r3, sl
 8007778:	e06a      	b.n	8007850 <HAL_I2C_Mem_Write+0x190>
      hi2c->XferSize = hi2c->XferCount;
 800777a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800777c:	b292      	uxth	r2, r2
 800777e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007780:	2300      	movs	r3, #0
 8007782:	9300      	str	r3, [sp, #0]
 8007784:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007788:	b2d2      	uxtb	r2, r2
 800778a:	4629      	mov	r1, r5
 800778c:	4620      	mov	r0, r4
 800778e:	f7fe fed2 	bl	8006536 <I2C_TransferConfig>
 8007792:	e7e7      	b.n	8007764 <HAL_I2C_Mem_Write+0xa4>
          hi2c->XferSize = hi2c->XferCount;
 8007794:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8007796:	b292      	uxth	r2, r2
 8007798:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800779a:	9700      	str	r7, [sp, #0]
 800779c:	464b      	mov	r3, r9
 800779e:	b2d2      	uxtb	r2, r2
 80077a0:	4629      	mov	r1, r5
 80077a2:	4620      	mov	r0, r4
 80077a4:	f7fe fec7 	bl	8006536 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80077a8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d031      	beq.n	8007814 <HAL_I2C_Mem_Write+0x154>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80077b0:	4632      	mov	r2, r6
 80077b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80077b4:	4620      	mov	r0, r4
 80077b6:	f7fe ff9a 	bl	80066ee <I2C_WaitOnTXISFlagUntilTimeout>
 80077ba:	2800      	cmp	r0, #0
 80077bc:	d14e      	bne.n	800785c <HAL_I2C_Mem_Write+0x19c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80077be:	6823      	ldr	r3, [r4, #0]
 80077c0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80077c2:	7812      	ldrb	r2, [r2, #0]
 80077c4:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 80077c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077c8:	3301      	adds	r3, #1
 80077ca:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80077cc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80077ce:	3b01      	subs	r3, #1
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80077d4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80077d6:	3b01      	subs	r3, #1
 80077d8:	b29b      	uxth	r3, r3
 80077da:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80077dc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80077de:	b292      	uxth	r2, r2
 80077e0:	2a00      	cmp	r2, #0
 80077e2:	d0e1      	beq.n	80077a8 <HAL_I2C_Mem_Write+0xe8>
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d1df      	bne.n	80077a8 <HAL_I2C_Mem_Write+0xe8>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80077e8:	9600      	str	r6, [sp, #0]
 80077ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077ec:	463a      	mov	r2, r7
 80077ee:	4641      	mov	r1, r8
 80077f0:	4620      	mov	r0, r4
 80077f2:	f7fe ffa7 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 80077f6:	bb98      	cbnz	r0, 8007860 <HAL_I2C_Mem_Write+0x1a0>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80077f8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	2bff      	cmp	r3, #255	; 0xff
 80077fe:	d9c9      	bls.n	8007794 <HAL_I2C_Mem_Write+0xd4>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007800:	22ff      	movs	r2, #255	; 0xff
 8007802:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007804:	9700      	str	r7, [sp, #0]
 8007806:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800780a:	4629      	mov	r1, r5
 800780c:	4620      	mov	r0, r4
 800780e:	f7fe fe92 	bl	8006536 <I2C_TransferConfig>
 8007812:	e7c9      	b.n	80077a8 <HAL_I2C_Mem_Write+0xe8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007814:	4632      	mov	r2, r6
 8007816:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007818:	4620      	mov	r0, r4
 800781a:	f7ff f82b 	bl	8006874 <I2C_WaitOnSTOPFlagUntilTimeout>
 800781e:	4603      	mov	r3, r0
 8007820:	bb00      	cbnz	r0, 8007864 <HAL_I2C_Mem_Write+0x1a4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007822:	6822      	ldr	r2, [r4, #0]
 8007824:	2120      	movs	r1, #32
 8007826:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 8007828:	6820      	ldr	r0, [r4, #0]
 800782a:	6842      	ldr	r2, [r0, #4]
 800782c:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8007830:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8007834:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8007838:	f022 0201 	bic.w	r2, r2, #1
 800783c:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800783e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007842:	2200      	movs	r2, #0
 8007844:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8007848:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 800784c:	e000      	b.n	8007850 <HAL_I2C_Mem_Write+0x190>
    return HAL_BUSY;
 800784e:	2302      	movs	r3, #2
}
 8007850:	4618      	mov	r0, r3
 8007852:	b002      	add	sp, #8
 8007854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8007858:	2302      	movs	r3, #2
 800785a:	e7f9      	b.n	8007850 <HAL_I2C_Mem_Write+0x190>
        return HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	e7f7      	b.n	8007850 <HAL_I2C_Mem_Write+0x190>
          return HAL_ERROR;
 8007860:	2301      	movs	r3, #1
 8007862:	e7f5      	b.n	8007850 <HAL_I2C_Mem_Write+0x190>
      return HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	e7f3      	b.n	8007850 <HAL_I2C_Mem_Write+0x190>

08007868 <HAL_I2C_Mem_Read>:
{
 8007868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800786c:	b082      	sub	sp, #8
 800786e:	f8bd 702c 	ldrh.w	r7, [sp, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007872:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 8007876:	b2ed      	uxtb	r5, r5
 8007878:	2d20      	cmp	r5, #32
 800787a:	f040 80bf 	bne.w	80079fc <HAL_I2C_Mem_Read+0x194>
    if ((pData == NULL) || (Size == 0U))
 800787e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007880:	b1dc      	cbz	r4, 80078ba <HAL_I2C_Mem_Read+0x52>
 8007882:	b1d7      	cbz	r7, 80078ba <HAL_I2C_Mem_Read+0x52>
    __HAL_LOCK(hi2c);
 8007884:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8007888:	2c01      	cmp	r4, #1
 800788a:	f000 80bc 	beq.w	8007a06 <HAL_I2C_Mem_Read+0x19e>
 800788e:	4698      	mov	r8, r3
 8007890:	4691      	mov	r9, r2
 8007892:	460d      	mov	r5, r1
 8007894:	4604      	mov	r4, r0
 8007896:	f04f 0a01 	mov.w	sl, #1
 800789a:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800789e:	f7fd f841 	bl	8004924 <HAL_GetTick>
 80078a2:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80078a4:	9000      	str	r0, [sp, #0]
 80078a6:	2319      	movs	r3, #25
 80078a8:	4652      	mov	r2, sl
 80078aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80078ae:	4620      	mov	r0, r4
 80078b0:	f7fe ff48 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 80078b4:	b130      	cbz	r0, 80078c4 <HAL_I2C_Mem_Read+0x5c>
      return HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	e0a1      	b.n	80079fe <HAL_I2C_Mem_Read+0x196>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80078ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078be:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e09c      	b.n	80079fe <HAL_I2C_Mem_Read+0x196>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80078c4:	2322      	movs	r3, #34	; 0x22
 80078c6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80078ca:	2340      	movs	r3, #64	; 0x40
 80078cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80078d0:	2300      	movs	r3, #0
 80078d2:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80078d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078d6:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80078d8:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80078da:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80078dc:	9601      	str	r6, [sp, #4]
 80078de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078e0:	9300      	str	r3, [sp, #0]
 80078e2:	4643      	mov	r3, r8
 80078e4:	464a      	mov	r2, r9
 80078e6:	4629      	mov	r1, r5
 80078e8:	4620      	mov	r0, r4
 80078ea:	f7fe ff8d 	bl	8006808 <I2C_RequestMemoryRead>
 80078ee:	b998      	cbnz	r0, 8007918 <HAL_I2C_Mem_Read+0xb0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80078f0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	2bff      	cmp	r3, #255	; 0xff
 80078f6:	d914      	bls.n	8007922 <HAL_I2C_Mem_Read+0xba>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80078f8:	22ff      	movs	r2, #255	; 0xff
 80078fa:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80078fc:	4b46      	ldr	r3, [pc, #280]	; (8007a18 <HAL_I2C_Mem_Read+0x1b0>)
 80078fe:	9300      	str	r3, [sp, #0]
 8007900:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007904:	4629      	mov	r1, r5
 8007906:	4620      	mov	r0, r4
 8007908:	f7fe fe15 	bl	8006536 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800790c:	2700      	movs	r7, #0
 800790e:	f04f 0804 	mov.w	r8, #4
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007912:	f04f 0980 	mov.w	r9, #128	; 0x80
 8007916:	e020      	b.n	800795a <HAL_I2C_Mem_Read+0xf2>
      __HAL_UNLOCK(hi2c);
 8007918:	2300      	movs	r3, #0
 800791a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800791e:	4653      	mov	r3, sl
 8007920:	e06d      	b.n	80079fe <HAL_I2C_Mem_Read+0x196>
      hi2c->XferSize = hi2c->XferCount;
 8007922:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8007924:	b292      	uxth	r2, r2
 8007926:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8007928:	4b3b      	ldr	r3, [pc, #236]	; (8007a18 <HAL_I2C_Mem_Read+0x1b0>)
 800792a:	9300      	str	r3, [sp, #0]
 800792c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007930:	b2d2      	uxtb	r2, r2
 8007932:	4629      	mov	r1, r5
 8007934:	4620      	mov	r0, r4
 8007936:	f7fe fdfe 	bl	8006536 <I2C_TransferConfig>
 800793a:	e7e7      	b.n	800790c <HAL_I2C_Mem_Read+0xa4>
          hi2c->XferSize = hi2c->XferCount;
 800793c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800793e:	b292      	uxth	r2, r2
 8007940:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007942:	9700      	str	r7, [sp, #0]
 8007944:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007948:	b2d2      	uxtb	r2, r2
 800794a:	4629      	mov	r1, r5
 800794c:	4620      	mov	r0, r4
 800794e:	f7fe fdf2 	bl	8006536 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8007952:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007954:	b29b      	uxth	r3, r3
 8007956:	2b00      	cmp	r3, #0
 8007958:	d033      	beq.n	80079c2 <HAL_I2C_Mem_Read+0x15a>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800795a:	9600      	str	r6, [sp, #0]
 800795c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800795e:	463a      	mov	r2, r7
 8007960:	4641      	mov	r1, r8
 8007962:	4620      	mov	r0, r4
 8007964:	f7fe feee 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8007968:	2800      	cmp	r0, #0
 800796a:	d14e      	bne.n	8007a0a <HAL_I2C_Mem_Read+0x1a2>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800796c:	6823      	ldr	r3, [r4, #0]
 800796e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007970:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007972:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8007974:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007976:	3301      	adds	r3, #1
 8007978:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800797a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800797c:	3b01      	subs	r3, #1
 800797e:	b29b      	uxth	r3, r3
 8007980:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8007982:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8007984:	3a01      	subs	r2, #1
 8007986:	b292      	uxth	r2, r2
 8007988:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800798a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800798c:	b292      	uxth	r2, r2
 800798e:	2a00      	cmp	r2, #0
 8007990:	d0df      	beq.n	8007952 <HAL_I2C_Mem_Read+0xea>
 8007992:	2b00      	cmp	r3, #0
 8007994:	d1dd      	bne.n	8007952 <HAL_I2C_Mem_Read+0xea>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007996:	9600      	str	r6, [sp, #0]
 8007998:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800799a:	463a      	mov	r2, r7
 800799c:	4649      	mov	r1, r9
 800799e:	4620      	mov	r0, r4
 80079a0:	f7fe fed0 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 80079a4:	bb98      	cbnz	r0, 8007a0e <HAL_I2C_Mem_Read+0x1a6>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80079a6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	2bff      	cmp	r3, #255	; 0xff
 80079ac:	d9c6      	bls.n	800793c <HAL_I2C_Mem_Read+0xd4>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80079ae:	22ff      	movs	r2, #255	; 0xff
 80079b0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80079b2:	9700      	str	r7, [sp, #0]
 80079b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80079b8:	4629      	mov	r1, r5
 80079ba:	4620      	mov	r0, r4
 80079bc:	f7fe fdbb 	bl	8006536 <I2C_TransferConfig>
 80079c0:	e7c7      	b.n	8007952 <HAL_I2C_Mem_Read+0xea>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079c2:	4632      	mov	r2, r6
 80079c4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80079c6:	4620      	mov	r0, r4
 80079c8:	f7fe ff54 	bl	8006874 <I2C_WaitOnSTOPFlagUntilTimeout>
 80079cc:	4603      	mov	r3, r0
 80079ce:	bb00      	cbnz	r0, 8007a12 <HAL_I2C_Mem_Read+0x1aa>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80079d0:	6822      	ldr	r2, [r4, #0]
 80079d2:	2120      	movs	r1, #32
 80079d4:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 80079d6:	6820      	ldr	r0, [r4, #0]
 80079d8:	6842      	ldr	r2, [r0, #4]
 80079da:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80079de:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80079e2:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80079e6:	f022 0201 	bic.w	r2, r2, #1
 80079ea:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80079ec:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80079f0:	2200      	movs	r2, #0
 80079f2:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 80079f6:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 80079fa:	e000      	b.n	80079fe <HAL_I2C_Mem_Read+0x196>
    return HAL_BUSY;
 80079fc:	2302      	movs	r3, #2
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	b002      	add	sp, #8
 8007a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8007a06:	2302      	movs	r3, #2
 8007a08:	e7f9      	b.n	80079fe <HAL_I2C_Mem_Read+0x196>
        return HAL_ERROR;
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	e7f7      	b.n	80079fe <HAL_I2C_Mem_Read+0x196>
          return HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e7f5      	b.n	80079fe <HAL_I2C_Mem_Read+0x196>
      return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e7f3      	b.n	80079fe <HAL_I2C_Mem_Read+0x196>
 8007a16:	bf00      	nop
 8007a18:	80002400 	.word	0x80002400

08007a1c <HAL_I2C_Mem_Write_IT>:
{
 8007a1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a20:	b082      	sub	sp, #8
 8007a22:	f8bd 6024 	ldrh.w	r6, [sp, #36]	; 0x24
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a26:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8007a2a:	b2e4      	uxtb	r4, r4
 8007a2c:	2c20      	cmp	r4, #32
 8007a2e:	d159      	bne.n	8007ae4 <HAL_I2C_Mem_Write_IT+0xc8>
    if ((pData == NULL) || (Size == 0U))
 8007a30:	9c08      	ldr	r4, [sp, #32]
 8007a32:	2c00      	cmp	r4, #0
 8007a34:	d03a      	beq.n	8007aac <HAL_I2C_Mem_Write_IT+0x90>
 8007a36:	2e00      	cmp	r6, #0
 8007a38:	d038      	beq.n	8007aac <HAL_I2C_Mem_Write_IT+0x90>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007a3a:	6804      	ldr	r4, [r0, #0]
 8007a3c:	69a4      	ldr	r4, [r4, #24]
 8007a3e:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8007a42:	d154      	bne.n	8007aee <HAL_I2C_Mem_Write_IT+0xd2>
    __HAL_LOCK(hi2c);
 8007a44:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8007a48:	2c01      	cmp	r4, #1
 8007a4a:	d052      	beq.n	8007af2 <HAL_I2C_Mem_Write_IT+0xd6>
 8007a4c:	4698      	mov	r8, r3
 8007a4e:	4614      	mov	r4, r2
 8007a50:	460f      	mov	r7, r1
 8007a52:	4605      	mov	r5, r0
 8007a54:	2301      	movs	r3, #1
 8007a56:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8007a5a:	f7fc ff63 	bl	8004924 <HAL_GetTick>
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007a5e:	2321      	movs	r3, #33	; 0x21
 8007a60:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8007a64:	2340      	movs	r3, #64	; 0x40
 8007a66:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 8007a6e:	9b08      	ldr	r3, [sp, #32]
 8007a70:	626b      	str	r3, [r5, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007a72:	856e      	strh	r6, [r5, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a74:	4b20      	ldr	r3, [pc, #128]	; (8007af8 <HAL_I2C_Mem_Write_IT+0xdc>)
 8007a76:	62eb      	str	r3, [r5, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8007a78:	4b20      	ldr	r3, [pc, #128]	; (8007afc <HAL_I2C_Mem_Write_IT+0xe0>)
 8007a7a:	636b      	str	r3, [r5, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a7c:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	2bff      	cmp	r3, #255	; 0xff
 8007a82:	d918      	bls.n	8007ab6 <HAL_I2C_Mem_Write_IT+0x9a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007a84:	23ff      	movs	r3, #255	; 0xff
 8007a86:	852b      	strh	r3, [r5, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8007a88:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8007a8c:	9001      	str	r0, [sp, #4]
 8007a8e:	2319      	movs	r3, #25
 8007a90:	9300      	str	r3, [sp, #0]
 8007a92:	4643      	mov	r3, r8
 8007a94:	4622      	mov	r2, r4
 8007a96:	4639      	mov	r1, r7
 8007a98:	4628      	mov	r0, r5
 8007a9a:	f7fe fe7d 	bl	8006798 <I2C_RequestMemoryWrite>
 8007a9e:	4604      	mov	r4, r0
 8007aa0:	b170      	cbz	r0, 8007ac0 <HAL_I2C_Mem_Write_IT+0xa4>
      __HAL_UNLOCK(hi2c);
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8007aa8:	2401      	movs	r4, #1
 8007aaa:	e01c      	b.n	8007ae6 <HAL_I2C_Mem_Write_IT+0xca>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007aac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ab0:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8007ab2:	2401      	movs	r4, #1
 8007ab4:	e017      	b.n	8007ae6 <HAL_I2C_Mem_Write_IT+0xca>
      hi2c->XferSize = hi2c->XferCount;
 8007ab6:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8007ab8:	852b      	strh	r3, [r5, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007aba:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8007abe:	e7e5      	b.n	8007a8c <HAL_I2C_Mem_Write_IT+0x70>
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8007ac0:	f895 2028 	ldrb.w	r2, [r5, #40]	; 0x28
 8007ac4:	f04f 0800 	mov.w	r8, #0
 8007ac8:	f8cd 8000 	str.w	r8, [sp]
 8007acc:	4633      	mov	r3, r6
 8007ace:	4639      	mov	r1, r7
 8007ad0:	4628      	mov	r0, r5
 8007ad2:	f7fe fd30 	bl	8006536 <I2C_TransferConfig>
    __HAL_UNLOCK(hi2c);
 8007ad6:	f885 8040 	strb.w	r8, [r5, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007ada:	2101      	movs	r1, #1
 8007adc:	4628      	mov	r0, r5
 8007ade:	f7fe fd45 	bl	800656c <I2C_Enable_IRQ>
    return HAL_OK;
 8007ae2:	e000      	b.n	8007ae6 <HAL_I2C_Mem_Write_IT+0xca>
    return HAL_BUSY;
 8007ae4:	2402      	movs	r4, #2
}
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	b002      	add	sp, #8
 8007aea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_BUSY;
 8007aee:	2402      	movs	r4, #2
 8007af0:	e7f9      	b.n	8007ae6 <HAL_I2C_Mem_Write_IT+0xca>
    __HAL_LOCK(hi2c);
 8007af2:	2402      	movs	r4, #2
 8007af4:	e7f7      	b.n	8007ae6 <HAL_I2C_Mem_Write_IT+0xca>
 8007af6:	bf00      	nop
 8007af8:	ffff0000 	.word	0xffff0000
 8007afc:	0800904d 	.word	0x0800904d

08007b00 <HAL_I2C_Mem_Read_IT>:
{
 8007b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b04:	b082      	sub	sp, #8
 8007b06:	f8bd 6024 	ldrh.w	r6, [sp, #36]	; 0x24
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b0a:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8007b0e:	b2e4      	uxtb	r4, r4
 8007b10:	2c20      	cmp	r4, #32
 8007b12:	d158      	bne.n	8007bc6 <HAL_I2C_Mem_Read_IT+0xc6>
    if ((pData == NULL) || (Size == 0U))
 8007b14:	9c08      	ldr	r4, [sp, #32]
 8007b16:	2c00      	cmp	r4, #0
 8007b18:	d03a      	beq.n	8007b90 <HAL_I2C_Mem_Read_IT+0x90>
 8007b1a:	2e00      	cmp	r6, #0
 8007b1c:	d038      	beq.n	8007b90 <HAL_I2C_Mem_Read_IT+0x90>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007b1e:	6804      	ldr	r4, [r0, #0]
 8007b20:	69a4      	ldr	r4, [r4, #24]
 8007b22:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8007b26:	d153      	bne.n	8007bd0 <HAL_I2C_Mem_Read_IT+0xd0>
    __HAL_LOCK(hi2c);
 8007b28:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8007b2c:	2c01      	cmp	r4, #1
 8007b2e:	d051      	beq.n	8007bd4 <HAL_I2C_Mem_Read_IT+0xd4>
 8007b30:	4698      	mov	r8, r3
 8007b32:	4614      	mov	r4, r2
 8007b34:	460f      	mov	r7, r1
 8007b36:	4605      	mov	r5, r0
 8007b38:	2301      	movs	r3, #1
 8007b3a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8007b3e:	f7fc fef1 	bl	8004924 <HAL_GetTick>
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007b42:	2322      	movs	r3, #34	; 0x22
 8007b44:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8007b48:	2340      	movs	r3, #64	; 0x40
 8007b4a:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 8007b52:	9b08      	ldr	r3, [sp, #32]
 8007b54:	626b      	str	r3, [r5, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007b56:	856e      	strh	r6, [r5, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b58:	4b1f      	ldr	r3, [pc, #124]	; (8007bd8 <HAL_I2C_Mem_Read_IT+0xd8>)
 8007b5a:	62eb      	str	r3, [r5, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8007b5c:	4b1f      	ldr	r3, [pc, #124]	; (8007bdc <HAL_I2C_Mem_Read_IT+0xdc>)
 8007b5e:	636b      	str	r3, [r5, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b60:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	2bff      	cmp	r3, #255	; 0xff
 8007b66:	d918      	bls.n	8007b9a <HAL_I2C_Mem_Read_IT+0x9a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b68:	23ff      	movs	r3, #255	; 0xff
 8007b6a:	852b      	strh	r3, [r5, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8007b6c:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8007b70:	9001      	str	r0, [sp, #4]
 8007b72:	2319      	movs	r3, #25
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	4643      	mov	r3, r8
 8007b78:	4622      	mov	r2, r4
 8007b7a:	4639      	mov	r1, r7
 8007b7c:	4628      	mov	r0, r5
 8007b7e:	f7fe fe43 	bl	8006808 <I2C_RequestMemoryRead>
 8007b82:	4604      	mov	r4, r0
 8007b84:	b170      	cbz	r0, 8007ba4 <HAL_I2C_Mem_Read_IT+0xa4>
      __HAL_UNLOCK(hi2c);
 8007b86:	2300      	movs	r3, #0
 8007b88:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8007b8c:	2401      	movs	r4, #1
 8007b8e:	e01b      	b.n	8007bc8 <HAL_I2C_Mem_Read_IT+0xc8>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007b90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007b94:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8007b96:	2401      	movs	r4, #1
 8007b98:	e016      	b.n	8007bc8 <HAL_I2C_Mem_Read_IT+0xc8>
      hi2c->XferSize = hi2c->XferCount;
 8007b9a:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8007b9c:	852b      	strh	r3, [r5, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007b9e:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8007ba2:	e7e5      	b.n	8007b70 <HAL_I2C_Mem_Read_IT+0x70>
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8007ba4:	f895 2028 	ldrb.w	r2, [r5, #40]	; 0x28
 8007ba8:	4b0d      	ldr	r3, [pc, #52]	; (8007be0 <HAL_I2C_Mem_Read_IT+0xe0>)
 8007baa:	9300      	str	r3, [sp, #0]
 8007bac:	4633      	mov	r3, r6
 8007bae:	4639      	mov	r1, r7
 8007bb0:	4628      	mov	r0, r5
 8007bb2:	f7fe fcc0 	bl	8006536 <I2C_TransferConfig>
    __HAL_UNLOCK(hi2c);
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007bbc:	2102      	movs	r1, #2
 8007bbe:	4628      	mov	r0, r5
 8007bc0:	f7fe fcd4 	bl	800656c <I2C_Enable_IRQ>
    return HAL_OK;
 8007bc4:	e000      	b.n	8007bc8 <HAL_I2C_Mem_Read_IT+0xc8>
    return HAL_BUSY;
 8007bc6:	2402      	movs	r4, #2
}
 8007bc8:	4620      	mov	r0, r4
 8007bca:	b002      	add	sp, #8
 8007bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_BUSY;
 8007bd0:	2402      	movs	r4, #2
 8007bd2:	e7f9      	b.n	8007bc8 <HAL_I2C_Mem_Read_IT+0xc8>
    __HAL_LOCK(hi2c);
 8007bd4:	2402      	movs	r4, #2
 8007bd6:	e7f7      	b.n	8007bc8 <HAL_I2C_Mem_Read_IT+0xc8>
 8007bd8:	ffff0000 	.word	0xffff0000
 8007bdc:	0800904d 	.word	0x0800904d
 8007be0:	80002400 	.word	0x80002400

08007be4 <HAL_I2C_Mem_Write_DMA>:
{
 8007be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007be8:	b082      	sub	sp, #8
 8007bea:	f8bd 6024 	ldrh.w	r6, [sp, #36]	; 0x24
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bee:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8007bf2:	b2e4      	uxtb	r4, r4
 8007bf4:	2c20      	cmp	r4, #32
 8007bf6:	f040 8098 	bne.w	8007d2a <HAL_I2C_Mem_Write_DMA+0x146>
    if ((pData == NULL) || (Size == 0U))
 8007bfa:	9c08      	ldr	r4, [sp, #32]
 8007bfc:	2c00      	cmp	r4, #0
 8007bfe:	d05b      	beq.n	8007cb8 <HAL_I2C_Mem_Write_DMA+0xd4>
 8007c00:	2e00      	cmp	r6, #0
 8007c02:	d059      	beq.n	8007cb8 <HAL_I2C_Mem_Write_DMA+0xd4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007c04:	6804      	ldr	r4, [r0, #0]
 8007c06:	69a4      	ldr	r4, [r4, #24]
 8007c08:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8007c0c:	f040 8092 	bne.w	8007d34 <HAL_I2C_Mem_Write_DMA+0x150>
    __HAL_LOCK(hi2c);
 8007c10:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8007c14:	2c01      	cmp	r4, #1
 8007c16:	f000 808f 	beq.w	8007d38 <HAL_I2C_Mem_Write_DMA+0x154>
 8007c1a:	4698      	mov	r8, r3
 8007c1c:	4614      	mov	r4, r2
 8007c1e:	460f      	mov	r7, r1
 8007c20:	4605      	mov	r5, r0
 8007c22:	2301      	movs	r3, #1
 8007c24:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8007c28:	f7fc fe7c 	bl	8004924 <HAL_GetTick>
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007c2c:	2321      	movs	r3, #33	; 0x21
 8007c2e:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8007c32:	2340      	movs	r3, #64	; 0x40
 8007c34:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 8007c3c:	9b08      	ldr	r3, [sp, #32]
 8007c3e:	626b      	str	r3, [r5, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007c40:	856e      	strh	r6, [r5, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007c42:	4b3e      	ldr	r3, [pc, #248]	; (8007d3c <HAL_I2C_Mem_Write_DMA+0x158>)
 8007c44:	62eb      	str	r3, [r5, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8007c46:	4b3e      	ldr	r3, [pc, #248]	; (8007d40 <HAL_I2C_Mem_Write_DMA+0x15c>)
 8007c48:	636b      	str	r3, [r5, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007c4a:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	2bff      	cmp	r3, #255	; 0xff
 8007c50:	d937      	bls.n	8007cc2 <HAL_I2C_Mem_Write_DMA+0xde>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007c52:	23ff      	movs	r3, #255	; 0xff
 8007c54:	852b      	strh	r3, [r5, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8007c56:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8007c5a:	9001      	str	r0, [sp, #4]
 8007c5c:	2319      	movs	r3, #25
 8007c5e:	9300      	str	r3, [sp, #0]
 8007c60:	4643      	mov	r3, r8
 8007c62:	4622      	mov	r2, r4
 8007c64:	4639      	mov	r1, r7
 8007c66:	4628      	mov	r0, r5
 8007c68:	f7fe fd96 	bl	8006798 <I2C_RequestMemoryWrite>
 8007c6c:	2800      	cmp	r0, #0
 8007c6e:	d12d      	bne.n	8007ccc <HAL_I2C_Mem_Write_DMA+0xe8>
    if (hi2c->hdmatx != NULL)
 8007c70:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d02f      	beq.n	8007cd6 <HAL_I2C_Mem_Write_DMA+0xf2>
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8007c76:	4a33      	ldr	r2, [pc, #204]	; (8007d44 <HAL_I2C_Mem_Write_DMA+0x160>)
 8007c78:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8007c7a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8007c7c:	4a32      	ldr	r2, [pc, #200]	; (8007d48 <HAL_I2C_Mem_Write_DMA+0x164>)
 8007c7e:	635a      	str	r2, [r3, #52]	; 0x34
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8007c80:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8007c82:	2300      	movs	r3, #0
 8007c84:	6313      	str	r3, [r2, #48]	; 0x30
      hi2c->hdmatx->XferAbortCallback = NULL;
 8007c86:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8007c88:	6393      	str	r3, [r2, #56]	; 0x38
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8007c8a:	682a      	ldr	r2, [r5, #0]
 8007c8c:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 8007c8e:	3228      	adds	r2, #40	; 0x28
 8007c90:	9908      	ldr	r1, [sp, #32]
 8007c92:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8007c94:	f7fd f9b9 	bl	800500a <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 8007c98:	4604      	mov	r4, r0
 8007c9a:	b350      	cbz	r0, 8007cf2 <HAL_I2C_Mem_Write_DMA+0x10e>
      hi2c->State     = HAL_I2C_STATE_READY;
 8007c9c:	2320      	movs	r3, #32
 8007c9e:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007ca8:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8007caa:	f043 0310 	orr.w	r3, r3, #16
 8007cae:	646b      	str	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8007cb0:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
      return HAL_ERROR;
 8007cb4:	2401      	movs	r4, #1
 8007cb6:	e039      	b.n	8007d2c <HAL_I2C_Mem_Write_DMA+0x148>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007cb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007cbc:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8007cbe:	2401      	movs	r4, #1
 8007cc0:	e034      	b.n	8007d2c <HAL_I2C_Mem_Write_DMA+0x148>
      hi2c->XferSize = hi2c->XferCount;
 8007cc2:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8007cc4:	852b      	strh	r3, [r5, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007cc6:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8007cca:	e7c6      	b.n	8007c5a <HAL_I2C_Mem_Write_DMA+0x76>
      __HAL_UNLOCK(hi2c);
 8007ccc:	2300      	movs	r3, #0
 8007cce:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8007cd2:	2401      	movs	r4, #1
 8007cd4:	e02a      	b.n	8007d2c <HAL_I2C_Mem_Write_DMA+0x148>
      hi2c->State     = HAL_I2C_STATE_READY;
 8007cd6:	2320      	movs	r3, #32
 8007cd8:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007cdc:	2200      	movs	r2, #0
 8007cde:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007ce2:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8007ce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ce8:	646b      	str	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8007cea:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
      return HAL_ERROR;
 8007cee:	2401      	movs	r4, #1
 8007cf0:	e01c      	b.n	8007d2c <HAL_I2C_Mem_Write_DMA+0x148>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8007cf2:	f895 2028 	ldrb.w	r2, [r5, #40]	; 0x28
 8007cf6:	f04f 0800 	mov.w	r8, #0
 8007cfa:	f8cd 8000 	str.w	r8, [sp]
 8007cfe:	4633      	mov	r3, r6
 8007d00:	4639      	mov	r1, r7
 8007d02:	4628      	mov	r0, r5
 8007d04:	f7fe fc17 	bl	8006536 <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 8007d08:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8007d0a:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
 8007d0c:	1a9b      	subs	r3, r3, r2
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	856b      	strh	r3, [r5, #42]	; 0x2a
      __HAL_UNLOCK(hi2c);
 8007d12:	f885 8040 	strb.w	r8, [r5, #64]	; 0x40
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007d16:	2111      	movs	r1, #17
 8007d18:	4628      	mov	r0, r5
 8007d1a:	f7fe fc27 	bl	800656c <I2C_Enable_IRQ>
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007d1e:	682a      	ldr	r2, [r5, #0]
 8007d20:	6813      	ldr	r3, [r2, #0]
 8007d22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007d26:	6013      	str	r3, [r2, #0]
    return HAL_OK;
 8007d28:	e000      	b.n	8007d2c <HAL_I2C_Mem_Write_DMA+0x148>
    return HAL_BUSY;
 8007d2a:	2402      	movs	r4, #2
}
 8007d2c:	4620      	mov	r0, r4
 8007d2e:	b002      	add	sp, #8
 8007d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_BUSY;
 8007d34:	2402      	movs	r4, #2
 8007d36:	e7f9      	b.n	8007d2c <HAL_I2C_Mem_Write_DMA+0x148>
    __HAL_LOCK(hi2c);
 8007d38:	2402      	movs	r4, #2
 8007d3a:	e7f7      	b.n	8007d2c <HAL_I2C_Mem_Write_DMA+0x148>
 8007d3c:	ffff0000 	.word	0xffff0000
 8007d40:	080092cd 	.word	0x080092cd
 8007d44:	08009419 	.word	0x08009419
 8007d48:	08009403 	.word	0x08009403

08007d4c <HAL_I2C_Mem_Read_DMA>:
{
 8007d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d50:	b082      	sub	sp, #8
 8007d52:	f8bd 6024 	ldrh.w	r6, [sp, #36]	; 0x24
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d56:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8007d5a:	b2e4      	uxtb	r4, r4
 8007d5c:	2c20      	cmp	r4, #32
 8007d5e:	f040 8097 	bne.w	8007e90 <HAL_I2C_Mem_Read_DMA+0x144>
    if ((pData == NULL) || (Size == 0U))
 8007d62:	9c08      	ldr	r4, [sp, #32]
 8007d64:	2c00      	cmp	r4, #0
 8007d66:	d05b      	beq.n	8007e20 <HAL_I2C_Mem_Read_DMA+0xd4>
 8007d68:	2e00      	cmp	r6, #0
 8007d6a:	d059      	beq.n	8007e20 <HAL_I2C_Mem_Read_DMA+0xd4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007d6c:	6804      	ldr	r4, [r0, #0]
 8007d6e:	69a4      	ldr	r4, [r4, #24]
 8007d70:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8007d74:	f040 8091 	bne.w	8007e9a <HAL_I2C_Mem_Read_DMA+0x14e>
    __HAL_LOCK(hi2c);
 8007d78:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8007d7c:	2c01      	cmp	r4, #1
 8007d7e:	f000 808e 	beq.w	8007e9e <HAL_I2C_Mem_Read_DMA+0x152>
 8007d82:	4698      	mov	r8, r3
 8007d84:	4614      	mov	r4, r2
 8007d86:	460f      	mov	r7, r1
 8007d88:	4605      	mov	r5, r0
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8007d90:	f7fc fdc8 	bl	8004924 <HAL_GetTick>
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007d94:	2322      	movs	r3, #34	; 0x22
 8007d96:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8007d9a:	2340      	movs	r3, #64	; 0x40
 8007d9c:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007da0:	2300      	movs	r3, #0
 8007da2:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 8007da4:	9b08      	ldr	r3, [sp, #32]
 8007da6:	626b      	str	r3, [r5, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007da8:	856e      	strh	r6, [r5, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007daa:	4b3e      	ldr	r3, [pc, #248]	; (8007ea4 <HAL_I2C_Mem_Read_DMA+0x158>)
 8007dac:	62eb      	str	r3, [r5, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8007dae:	4b3e      	ldr	r3, [pc, #248]	; (8007ea8 <HAL_I2C_Mem_Read_DMA+0x15c>)
 8007db0:	636b      	str	r3, [r5, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007db2:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	2bff      	cmp	r3, #255	; 0xff
 8007db8:	d937      	bls.n	8007e2a <HAL_I2C_Mem_Read_DMA+0xde>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007dba:	23ff      	movs	r3, #255	; 0xff
 8007dbc:	852b      	strh	r3, [r5, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8007dbe:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8007dc2:	9001      	str	r0, [sp, #4]
 8007dc4:	2319      	movs	r3, #25
 8007dc6:	9300      	str	r3, [sp, #0]
 8007dc8:	4643      	mov	r3, r8
 8007dca:	4622      	mov	r2, r4
 8007dcc:	4639      	mov	r1, r7
 8007dce:	4628      	mov	r0, r5
 8007dd0:	f7fe fd1a 	bl	8006808 <I2C_RequestMemoryRead>
 8007dd4:	2800      	cmp	r0, #0
 8007dd6:	d12d      	bne.n	8007e34 <HAL_I2C_Mem_Read_DMA+0xe8>
    if (hi2c->hdmarx != NULL)
 8007dd8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d02f      	beq.n	8007e3e <HAL_I2C_Mem_Read_DMA+0xf2>
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8007dde:	4a33      	ldr	r2, [pc, #204]	; (8007eac <HAL_I2C_Mem_Read_DMA+0x160>)
 8007de0:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8007de2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8007de4:	4a32      	ldr	r2, [pc, #200]	; (8007eb0 <HAL_I2C_Mem_Read_DMA+0x164>)
 8007de6:	635a      	str	r2, [r3, #52]	; 0x34
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8007de8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8007dea:	2300      	movs	r3, #0
 8007dec:	6313      	str	r3, [r2, #48]	; 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 8007dee:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8007df0:	6393      	str	r3, [r2, #56]	; 0x38
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 8007df2:	6829      	ldr	r1, [r5, #0]
 8007df4:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 8007df6:	9a08      	ldr	r2, [sp, #32]
 8007df8:	3124      	adds	r1, #36	; 0x24
 8007dfa:	6be8      	ldr	r0, [r5, #60]	; 0x3c
 8007dfc:	f7fd f905 	bl	800500a <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 8007e00:	4604      	mov	r4, r0
 8007e02:	b350      	cbz	r0, 8007e5a <HAL_I2C_Mem_Read_DMA+0x10e>
      hi2c->State     = HAL_I2C_STATE_READY;
 8007e04:	2320      	movs	r3, #32
 8007e06:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007e10:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8007e12:	f043 0310 	orr.w	r3, r3, #16
 8007e16:	646b      	str	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8007e18:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
      return HAL_ERROR;
 8007e1c:	2401      	movs	r4, #1
 8007e1e:	e038      	b.n	8007e92 <HAL_I2C_Mem_Read_DMA+0x146>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007e20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e24:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8007e26:	2401      	movs	r4, #1
 8007e28:	e033      	b.n	8007e92 <HAL_I2C_Mem_Read_DMA+0x146>
      hi2c->XferSize = hi2c->XferCount;
 8007e2a:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8007e2c:	852b      	strh	r3, [r5, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007e2e:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8007e32:	e7c6      	b.n	8007dc2 <HAL_I2C_Mem_Read_DMA+0x76>
      __HAL_UNLOCK(hi2c);
 8007e34:	2300      	movs	r3, #0
 8007e36:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8007e3a:	2401      	movs	r4, #1
 8007e3c:	e029      	b.n	8007e92 <HAL_I2C_Mem_Read_DMA+0x146>
      hi2c->State     = HAL_I2C_STATE_READY;
 8007e3e:	2320      	movs	r3, #32
 8007e40:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007e44:	2200      	movs	r2, #0
 8007e46:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8007e4a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8007e4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e50:	646b      	str	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8007e52:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
      return HAL_ERROR;
 8007e56:	2401      	movs	r4, #1
 8007e58:	e01b      	b.n	8007e92 <HAL_I2C_Mem_Read_DMA+0x146>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8007e5a:	f895 2028 	ldrb.w	r2, [r5, #40]	; 0x28
 8007e5e:	4b15      	ldr	r3, [pc, #84]	; (8007eb4 <HAL_I2C_Mem_Read_DMA+0x168>)
 8007e60:	9300      	str	r3, [sp, #0]
 8007e62:	4633      	mov	r3, r6
 8007e64:	4639      	mov	r1, r7
 8007e66:	4628      	mov	r0, r5
 8007e68:	f7fe fb65 	bl	8006536 <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 8007e6c:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8007e6e:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
 8007e70:	1a9b      	subs	r3, r3, r2
 8007e72:	b29b      	uxth	r3, r3
 8007e74:	856b      	strh	r3, [r5, #42]	; 0x2a
      __HAL_UNLOCK(hi2c);
 8007e76:	2300      	movs	r3, #0
 8007e78:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007e7c:	2111      	movs	r1, #17
 8007e7e:	4628      	mov	r0, r5
 8007e80:	f7fe fb74 	bl	800656c <I2C_Enable_IRQ>
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007e84:	682a      	ldr	r2, [r5, #0]
 8007e86:	6813      	ldr	r3, [r2, #0]
 8007e88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e8c:	6013      	str	r3, [r2, #0]
    return HAL_OK;
 8007e8e:	e000      	b.n	8007e92 <HAL_I2C_Mem_Read_DMA+0x146>
    return HAL_BUSY;
 8007e90:	2402      	movs	r4, #2
}
 8007e92:	4620      	mov	r0, r4
 8007e94:	b002      	add	sp, #8
 8007e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_BUSY;
 8007e9a:	2402      	movs	r4, #2
 8007e9c:	e7f9      	b.n	8007e92 <HAL_I2C_Mem_Read_DMA+0x146>
    __HAL_LOCK(hi2c);
 8007e9e:	2402      	movs	r4, #2
 8007ea0:	e7f7      	b.n	8007e92 <HAL_I2C_Mem_Read_DMA+0x146>
 8007ea2:	bf00      	nop
 8007ea4:	ffff0000 	.word	0xffff0000
 8007ea8:	080092cd 	.word	0x080092cd
 8007eac:	0800946f 	.word	0x0800946f
 8007eb0:	08009403 	.word	0x08009403
 8007eb4:	80002400 	.word	0x80002400

08007eb8 <HAL_I2C_IsDeviceReady>:
{
 8007eb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007ebc:	b085      	sub	sp, #20
  __IO uint32_t I2C_Trials = 0UL;
 8007ebe:	2400      	movs	r4, #0
 8007ec0:	9403      	str	r4, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ec2:	f890 6041 	ldrb.w	r6, [r0, #65]	; 0x41
 8007ec6:	b2f6      	uxtb	r6, r6
 8007ec8:	2e20      	cmp	r6, #32
 8007eca:	f040 809e 	bne.w	800800a <HAL_I2C_IsDeviceReady+0x152>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007ece:	6804      	ldr	r4, [r0, #0]
 8007ed0:	69a4      	ldr	r4, [r4, #24]
 8007ed2:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8007ed6:	f040 809d 	bne.w	8008014 <HAL_I2C_IsDeviceReady+0x15c>
    __HAL_LOCK(hi2c);
 8007eda:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8007ede:	2c01      	cmp	r4, #1
 8007ee0:	f000 809a 	beq.w	8008018 <HAL_I2C_IsDeviceReady+0x160>
 8007ee4:	461d      	mov	r5, r3
 8007ee6:	4690      	mov	r8, r2
 8007ee8:	4604      	mov	r4, r0
 8007eea:	2301      	movs	r3, #1
 8007eec:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ef0:	2324      	movs	r3, #36	; 0x24
 8007ef2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	6443      	str	r3, [r0, #68]	; 0x44
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8007efa:	f3c1 0709 	ubfx	r7, r1, #0, #10
 8007efe:	f447 5920 	orr.w	r9, r7, #10240	; 0x2800
 8007f02:	e03b      	b.n	8007f7c <HAL_I2C_IsDeviceReady+0xc4>
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f04:	6823      	ldr	r3, [r4, #0]
 8007f06:	699a      	ldr	r2, [r3, #24]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007f08:	6999      	ldr	r1, [r3, #24]
 8007f0a:	f001 0110 	and.w	r1, r1, #16
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007f0e:	f012 0f20 	tst.w	r2, #32
 8007f12:	d116      	bne.n	8007f42 <HAL_I2C_IsDeviceReady+0x8a>
 8007f14:	b9a9      	cbnz	r1, 8007f42 <HAL_I2C_IsDeviceReady+0x8a>
        if (Timeout != HAL_MAX_DELAY)
 8007f16:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8007f1a:	d0f3      	beq.n	8007f04 <HAL_I2C_IsDeviceReady+0x4c>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007f1c:	f7fc fd02 	bl	8004924 <HAL_GetTick>
 8007f20:	1b80      	subs	r0, r0, r6
 8007f22:	42a8      	cmp	r0, r5
 8007f24:	d801      	bhi.n	8007f2a <HAL_I2C_IsDeviceReady+0x72>
 8007f26:	2d00      	cmp	r5, #0
 8007f28:	d1ec      	bne.n	8007f04 <HAL_I2C_IsDeviceReady+0x4c>
            hi2c->State = HAL_I2C_STATE_READY;
 8007f2a:	2320      	movs	r3, #32
 8007f2c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f30:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007f32:	f043 0320 	orr.w	r3, r3, #32
 8007f36:	6463      	str	r3, [r4, #68]	; 0x44
            __HAL_UNLOCK(hi2c);
 8007f38:	2300      	movs	r3, #0
 8007f3a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
            return HAL_ERROR;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	e064      	b.n	800800c <HAL_I2C_IsDeviceReady+0x154>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8007f42:	6823      	ldr	r3, [r4, #0]
 8007f44:	699b      	ldr	r3, [r3, #24]
 8007f46:	f013 0f10 	tst.w	r3, #16
 8007f4a:	d02f      	beq.n	8007fac <HAL_I2C_IsDeviceReady+0xf4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007f4c:	9600      	str	r6, [sp, #0]
 8007f4e:	462b      	mov	r3, r5
 8007f50:	2200      	movs	r2, #0
 8007f52:	2120      	movs	r1, #32
 8007f54:	4620      	mov	r0, r4
 8007f56:	f7fe fbf5 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8007f5a:	2800      	cmp	r0, #0
 8007f5c:	d160      	bne.n	8008020 <HAL_I2C_IsDeviceReady+0x168>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f5e:	6823      	ldr	r3, [r4, #0]
 8007f60:	2210      	movs	r2, #16
 8007f62:	61da      	str	r2, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f64:	6823      	ldr	r3, [r4, #0]
 8007f66:	2220      	movs	r2, #32
 8007f68:	61da      	str	r2, [r3, #28]
      if (I2C_Trials == Trials)
 8007f6a:	9b03      	ldr	r3, [sp, #12]
 8007f6c:	4543      	cmp	r3, r8
 8007f6e:	d02f      	beq.n	8007fd0 <HAL_I2C_IsDeviceReady+0x118>
      I2C_Trials++;
 8007f70:	9b03      	ldr	r3, [sp, #12]
 8007f72:	3301      	adds	r3, #1
 8007f74:	9303      	str	r3, [sp, #12]
    while (I2C_Trials < Trials);
 8007f76:	9b03      	ldr	r3, [sp, #12]
 8007f78:	4543      	cmp	r3, r8
 8007f7a:	d23a      	bcs.n	8007ff2 <HAL_I2C_IsDeviceReady+0x13a>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8007f7c:	68e3      	ldr	r3, [r4, #12]
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	bf06      	itte	eq
 8007f82:	f047 7300 	orreq.w	r3, r7, #33554432	; 0x2000000
 8007f86:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
 8007f8a:	464b      	movne	r3, r9
 8007f8c:	6822      	ldr	r2, [r4, #0]
 8007f8e:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 8007f90:	f7fc fcc8 	bl	8004924 <HAL_GetTick>
 8007f94:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f96:	6823      	ldr	r3, [r4, #0]
 8007f98:	699a      	ldr	r2, [r3, #24]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007f9a:	699b      	ldr	r3, [r3, #24]
 8007f9c:	f003 0310 	and.w	r3, r3, #16
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007fa0:	f012 0f20 	tst.w	r2, #32
 8007fa4:	d1cd      	bne.n	8007f42 <HAL_I2C_IsDeviceReady+0x8a>
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d0b5      	beq.n	8007f16 <HAL_I2C_IsDeviceReady+0x5e>
 8007faa:	e7ca      	b.n	8007f42 <HAL_I2C_IsDeviceReady+0x8a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007fac:	9600      	str	r6, [sp, #0]
 8007fae:	462b      	mov	r3, r5
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	2120      	movs	r1, #32
 8007fb4:	4620      	mov	r0, r4
 8007fb6:	f7fe fbc5 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	bb70      	cbnz	r0, 800801c <HAL_I2C_IsDeviceReady+0x164>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007fbe:	6821      	ldr	r1, [r4, #0]
 8007fc0:	2220      	movs	r2, #32
 8007fc2:	61ca      	str	r2, [r1, #28]
        hi2c->State = HAL_I2C_STATE_READY;
 8007fc4:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 8007fc8:	2200      	movs	r2, #0
 8007fca:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_OK;
 8007fce:	e01d      	b.n	800800c <HAL_I2C_IsDeviceReady+0x154>
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007fd0:	6822      	ldr	r2, [r4, #0]
 8007fd2:	6853      	ldr	r3, [r2, #4]
 8007fd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007fd8:	6053      	str	r3, [r2, #4]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007fda:	9600      	str	r6, [sp, #0]
 8007fdc:	462b      	mov	r3, r5
 8007fde:	2200      	movs	r2, #0
 8007fe0:	2120      	movs	r1, #32
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	f7fe fbae 	bl	8006744 <I2C_WaitOnFlagUntilTimeout>
 8007fe8:	b9e0      	cbnz	r0, 8008024 <HAL_I2C_IsDeviceReady+0x16c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007fea:	6823      	ldr	r3, [r4, #0]
 8007fec:	2220      	movs	r2, #32
 8007fee:	61da      	str	r2, [r3, #28]
 8007ff0:	e7be      	b.n	8007f70 <HAL_I2C_IsDeviceReady+0xb8>
    hi2c->State = HAL_I2C_STATE_READY;
 8007ff2:	2320      	movs	r3, #32
 8007ff4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007ff8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007ffa:	f043 0320 	orr.w	r3, r3, #32
 8007ffe:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8008000:	2300      	movs	r3, #0
 8008002:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8008006:	2301      	movs	r3, #1
 8008008:	e000      	b.n	800800c <HAL_I2C_IsDeviceReady+0x154>
    return HAL_BUSY;
 800800a:	2302      	movs	r3, #2
}
 800800c:	4618      	mov	r0, r3
 800800e:	b005      	add	sp, #20
 8008010:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_BUSY;
 8008014:	2302      	movs	r3, #2
 8008016:	e7f9      	b.n	800800c <HAL_I2C_IsDeviceReady+0x154>
    __HAL_LOCK(hi2c);
 8008018:	2302      	movs	r3, #2
 800801a:	e7f7      	b.n	800800c <HAL_I2C_IsDeviceReady+0x154>
          return HAL_ERROR;
 800801c:	2301      	movs	r3, #1
 800801e:	e7f5      	b.n	800800c <HAL_I2C_IsDeviceReady+0x154>
          return HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	e7f3      	b.n	800800c <HAL_I2C_IsDeviceReady+0x154>
          return HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	e7f1      	b.n	800800c <HAL_I2C_IsDeviceReady+0x154>

08008028 <HAL_I2C_Master_Seq_Transmit_IT>:
{
 8008028:	b570      	push	{r4, r5, r6, lr}
 800802a:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 800802c:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8008030:	b2e4      	uxtb	r4, r4
 8008032:	2c20      	cmp	r4, #32
 8008034:	d149      	bne.n	80080ca <HAL_I2C_Master_Seq_Transmit_IT+0xa2>
    __HAL_LOCK(hi2c);
 8008036:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 800803a:	2c01      	cmp	r4, #1
 800803c:	d048      	beq.n	80080d0 <HAL_I2C_Master_Seq_Transmit_IT+0xa8>
 800803e:	2401      	movs	r4, #1
 8008040:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008044:	2421      	movs	r4, #33	; 0x21
 8008046:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800804a:	2410      	movs	r4, #16
 800804c:	f880 4042 	strb.w	r4, [r0, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008050:	2400      	movs	r4, #0
 8008052:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 8008054:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008056:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8008058:	9b06      	ldr	r3, [sp, #24]
 800805a:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800805c:	4b1d      	ldr	r3, [pc, #116]	; (80080d4 <HAL_I2C_Master_Seq_Transmit_IT+0xac>)
 800805e:	6343      	str	r3, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008060:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8008062:	b29b      	uxth	r3, r3
 8008064:	2bff      	cmp	r3, #255	; 0xff
 8008066:	d910      	bls.n	800808a <HAL_I2C_Master_Seq_Transmit_IT+0x62>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008068:	23ff      	movs	r3, #255	; 0xff
 800806a:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800806c:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
 8008070:	460d      	mov	r5, r1
 8008072:	4604      	mov	r4, r0
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8008074:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008076:	2b11      	cmp	r3, #17
 8008078:	d10b      	bne.n	8008092 <HAL_I2C_Master_Seq_Transmit_IT+0x6a>
 800807a:	9b06      	ldr	r3, [sp, #24]
 800807c:	2baa      	cmp	r3, #170	; 0xaa
 800807e:	d008      	beq.n	8008092 <HAL_I2C_Master_Seq_Transmit_IT+0x6a>
 8008080:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 8008084:	d005      	beq.n	8008092 <HAL_I2C_Master_Seq_Transmit_IT+0x6a>
      xferrequest = I2C_NO_STARTSTOP;
 8008086:	2300      	movs	r3, #0
 8008088:	e00c      	b.n	80080a4 <HAL_I2C_Master_Seq_Transmit_IT+0x7c>
      hi2c->XferSize = hi2c->XferCount;
 800808a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800808c:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 800808e:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
 8008090:	e7ee      	b.n	8008070 <HAL_I2C_Master_Seq_Transmit_IT+0x48>
      I2C_ConvertOtherXferOptions(hi2c);
 8008092:	4620      	mov	r0, r4
 8008094:	f7fe fad5 	bl	8006642 <I2C_ConvertOtherXferOptions>
      if (hi2c->XferCount < MAX_NBYTE_SIZE)
 8008098:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800809a:	b29b      	uxth	r3, r3
 800809c:	2bfe      	cmp	r3, #254	; 0xfe
 800809e:	d812      	bhi.n	80080c6 <HAL_I2C_Master_Seq_Transmit_IT+0x9e>
        xfermode = hi2c->XferOptions;
 80080a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 80080a2:	4b0d      	ldr	r3, [pc, #52]	; (80080d8 <HAL_I2C_Master_Seq_Transmit_IT+0xb0>)
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 80080a4:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80080a8:	9300      	str	r3, [sp, #0]
 80080aa:	4633      	mov	r3, r6
 80080ac:	4629      	mov	r1, r5
 80080ae:	4620      	mov	r0, r4
 80080b0:	f7fe fa41 	bl	8006536 <I2C_TransferConfig>
    __HAL_UNLOCK(hi2c);
 80080b4:	2500      	movs	r5, #0
 80080b6:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80080ba:	2101      	movs	r1, #1
 80080bc:	4620      	mov	r0, r4
 80080be:	f7fe fa55 	bl	800656c <I2C_Enable_IRQ>
    return HAL_OK;
 80080c2:	4628      	mov	r0, r5
 80080c4:	e002      	b.n	80080cc <HAL_I2C_Master_Seq_Transmit_IT+0xa4>
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 80080c6:	4b04      	ldr	r3, [pc, #16]	; (80080d8 <HAL_I2C_Master_Seq_Transmit_IT+0xb0>)
 80080c8:	e7ec      	b.n	80080a4 <HAL_I2C_Master_Seq_Transmit_IT+0x7c>
    return HAL_BUSY;
 80080ca:	2002      	movs	r0, #2
}
 80080cc:	b002      	add	sp, #8
 80080ce:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hi2c);
 80080d0:	2002      	movs	r0, #2
 80080d2:	e7fb      	b.n	80080cc <HAL_I2C_Master_Seq_Transmit_IT+0xa4>
 80080d4:	0800904d 	.word	0x0800904d
 80080d8:	80002000 	.word	0x80002000

080080dc <HAL_I2C_Master_Seq_Transmit_DMA>:
{
 80080dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080e0:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 80080e2:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 80080e6:	b2e4      	uxtb	r4, r4
 80080e8:	2c20      	cmp	r4, #32
 80080ea:	f040 809c 	bne.w	8008226 <HAL_I2C_Master_Seq_Transmit_DMA+0x14a>
    __HAL_LOCK(hi2c);
 80080ee:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 80080f2:	2c01      	cmp	r4, #1
 80080f4:	f000 809c 	beq.w	8008230 <HAL_I2C_Master_Seq_Transmit_DMA+0x154>
 80080f8:	2401      	movs	r4, #1
 80080fa:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80080fe:	2421      	movs	r4, #33	; 0x21
 8008100:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008104:	2410      	movs	r4, #16
 8008106:	f880 4042 	strb.w	r4, [r0, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800810a:	2400      	movs	r4, #0
 800810c:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 800810e:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008110:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8008112:	9b08      	ldr	r3, [sp, #32]
 8008114:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8008116:	4b47      	ldr	r3, [pc, #284]	; (8008234 <HAL_I2C_Master_Seq_Transmit_DMA+0x158>)
 8008118:	6343      	str	r3, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800811a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800811c:	b29b      	uxth	r3, r3
 800811e:	2bff      	cmp	r3, #255	; 0xff
 8008120:	d911      	bls.n	8008146 <HAL_I2C_Master_Seq_Transmit_DMA+0x6a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008122:	23ff      	movs	r3, #255	; 0xff
 8008124:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8008126:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
 800812a:	4615      	mov	r5, r2
 800812c:	4688      	mov	r8, r1
 800812e:	4604      	mov	r4, r0
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8008130:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008132:	2b11      	cmp	r3, #17
 8008134:	d10b      	bne.n	800814e <HAL_I2C_Master_Seq_Transmit_DMA+0x72>
 8008136:	9b08      	ldr	r3, [sp, #32]
 8008138:	2baa      	cmp	r3, #170	; 0xaa
 800813a:	d008      	beq.n	800814e <HAL_I2C_Master_Seq_Transmit_DMA+0x72>
 800813c:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 8008140:	d005      	beq.n	800814e <HAL_I2C_Master_Seq_Transmit_DMA+0x72>
      xferrequest = I2C_NO_STARTSTOP;
 8008142:	2600      	movs	r6, #0
 8008144:	e00c      	b.n	8008160 <HAL_I2C_Master_Seq_Transmit_DMA+0x84>
      hi2c->XferSize = hi2c->XferCount;
 8008146:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8008148:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 800814a:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
 800814c:	e7ed      	b.n	800812a <HAL_I2C_Master_Seq_Transmit_DMA+0x4e>
      I2C_ConvertOtherXferOptions(hi2c);
 800814e:	4620      	mov	r0, r4
 8008150:	f7fe fa77 	bl	8006642 <I2C_ConvertOtherXferOptions>
      if (hi2c->XferCount < MAX_NBYTE_SIZE)
 8008154:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008156:	b29b      	uxth	r3, r3
 8008158:	2bfe      	cmp	r3, #254	; 0xfe
 800815a:	d827      	bhi.n	80081ac <HAL_I2C_Master_Seq_Transmit_DMA+0xd0>
        xfermode = hi2c->XferOptions;
 800815c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 800815e:	4e36      	ldr	r6, [pc, #216]	; (8008238 <HAL_I2C_Master_Seq_Transmit_DMA+0x15c>)
    if (hi2c->XferSize > 0U)
 8008160:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8008162:	2b00      	cmp	r3, #0
 8008164:	d04c      	beq.n	8008200 <HAL_I2C_Master_Seq_Transmit_DMA+0x124>
      if (hi2c->hdmatx != NULL)
 8008166:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008168:	b313      	cbz	r3, 80081b0 <HAL_I2C_Master_Seq_Transmit_DMA+0xd4>
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800816a:	4a34      	ldr	r2, [pc, #208]	; (800823c <HAL_I2C_Master_Seq_Transmit_DMA+0x160>)
 800816c:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800816e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008170:	4a33      	ldr	r2, [pc, #204]	; (8008240 <HAL_I2C_Master_Seq_Transmit_DMA+0x164>)
 8008172:	635a      	str	r2, [r3, #52]	; 0x34
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8008174:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008176:	2300      	movs	r3, #0
 8008178:	6313      	str	r3, [r2, #48]	; 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 800817a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800817c:	6393      	str	r3, [r2, #56]	; 0x38
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800817e:	6822      	ldr	r2, [r4, #0]
 8008180:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8008182:	3228      	adds	r2, #40	; 0x28
 8008184:	4629      	mov	r1, r5
 8008186:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8008188:	f7fc ff3f 	bl	800500a <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 800818c:	4605      	mov	r5, r0
 800818e:	b1e8      	cbz	r0, 80081cc <HAL_I2C_Master_Seq_Transmit_DMA+0xf0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8008190:	2320      	movs	r3, #32
 8008192:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008196:	2200      	movs	r2, #0
 8008198:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800819c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800819e:	f043 0310 	orr.w	r3, r3, #16
 80081a2:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80081a4:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 80081a8:	2501      	movs	r5, #1
 80081aa:	e03d      	b.n	8008228 <HAL_I2C_Master_Seq_Transmit_DMA+0x14c>
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 80081ac:	4e22      	ldr	r6, [pc, #136]	; (8008238 <HAL_I2C_Master_Seq_Transmit_DMA+0x15c>)
 80081ae:	e7d7      	b.n	8008160 <HAL_I2C_Master_Seq_Transmit_DMA+0x84>
        hi2c->State     = HAL_I2C_STATE_READY;
 80081b0:	2320      	movs	r3, #32
 80081b2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80081b6:	2200      	movs	r2, #0
 80081b8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80081bc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80081be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081c2:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80081c4:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 80081c8:	2501      	movs	r5, #1
 80081ca:	e02d      	b.n	8008228 <HAL_I2C_Master_Seq_Transmit_DMA+0x14c>
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 80081cc:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80081d0:	9600      	str	r6, [sp, #0]
 80081d2:	463b      	mov	r3, r7
 80081d4:	4641      	mov	r1, r8
 80081d6:	4620      	mov	r0, r4
 80081d8:	f7fe f9ad 	bl	8006536 <I2C_TransferConfig>
        hi2c->XferCount -= hi2c->XferSize;
 80081dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80081de:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80081e0:	1a9b      	subs	r3, r3, r2
 80081e2:	b29b      	uxth	r3, r3
 80081e4:	8563      	strh	r3, [r4, #42]	; 0x2a
        __HAL_UNLOCK(hi2c);
 80081e6:	2300      	movs	r3, #0
 80081e8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80081ec:	2111      	movs	r1, #17
 80081ee:	4620      	mov	r0, r4
 80081f0:	f7fe f9bc 	bl	800656c <I2C_Enable_IRQ>
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80081f4:	6822      	ldr	r2, [r4, #0]
 80081f6:	6813      	ldr	r3, [r2, #0]
 80081f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80081fc:	6013      	str	r3, [r2, #0]
 80081fe:	e013      	b.n	8008228 <HAL_I2C_Master_Seq_Transmit_DMA+0x14c>
      hi2c->XferISR = I2C_Master_ISR_IT;
 8008200:	4b10      	ldr	r3, [pc, #64]	; (8008244 <HAL_I2C_Master_Seq_Transmit_DMA+0x168>)
 8008202:	6363      	str	r3, [r4, #52]	; 0x34
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008204:	4b0c      	ldr	r3, [pc, #48]	; (8008238 <HAL_I2C_Master_Seq_Transmit_DMA+0x15c>)
 8008206:	9300      	str	r3, [sp, #0]
 8008208:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800820c:	2200      	movs	r2, #0
 800820e:	4641      	mov	r1, r8
 8008210:	4620      	mov	r0, r4
 8008212:	f7fe f990 	bl	8006536 <I2C_TransferConfig>
      __HAL_UNLOCK(hi2c);
 8008216:	2500      	movs	r5, #0
 8008218:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800821c:	2101      	movs	r1, #1
 800821e:	4620      	mov	r0, r4
 8008220:	f7fe f9a4 	bl	800656c <I2C_Enable_IRQ>
 8008224:	e000      	b.n	8008228 <HAL_I2C_Master_Seq_Transmit_DMA+0x14c>
    return HAL_BUSY;
 8008226:	2502      	movs	r5, #2
}
 8008228:	4628      	mov	r0, r5
 800822a:	b002      	add	sp, #8
 800822c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hi2c);
 8008230:	2502      	movs	r5, #2
 8008232:	e7f9      	b.n	8008228 <HAL_I2C_Master_Seq_Transmit_DMA+0x14c>
 8008234:	080092cd 	.word	0x080092cd
 8008238:	80002000 	.word	0x80002000
 800823c:	08009419 	.word	0x08009419
 8008240:	08009403 	.word	0x08009403
 8008244:	0800904d 	.word	0x0800904d

08008248 <HAL_I2C_Master_Seq_Receive_IT>:
{
 8008248:	b570      	push	{r4, r5, r6, lr}
 800824a:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 800824c:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8008250:	b2e4      	uxtb	r4, r4
 8008252:	2c20      	cmp	r4, #32
 8008254:	d149      	bne.n	80082ea <HAL_I2C_Master_Seq_Receive_IT+0xa2>
    __HAL_LOCK(hi2c);
 8008256:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 800825a:	2c01      	cmp	r4, #1
 800825c:	d048      	beq.n	80082f0 <HAL_I2C_Master_Seq_Receive_IT+0xa8>
 800825e:	2401      	movs	r4, #1
 8008260:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008264:	2422      	movs	r4, #34	; 0x22
 8008266:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800826a:	2410      	movs	r4, #16
 800826c:	f880 4042 	strb.w	r4, [r0, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008270:	2400      	movs	r4, #0
 8008272:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 8008274:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008276:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8008278:	9b06      	ldr	r3, [sp, #24]
 800827a:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800827c:	4b1d      	ldr	r3, [pc, #116]	; (80082f4 <HAL_I2C_Master_Seq_Receive_IT+0xac>)
 800827e:	6343      	str	r3, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008280:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8008282:	b29b      	uxth	r3, r3
 8008284:	2bff      	cmp	r3, #255	; 0xff
 8008286:	d910      	bls.n	80082aa <HAL_I2C_Master_Seq_Receive_IT+0x62>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008288:	23ff      	movs	r3, #255	; 0xff
 800828a:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800828c:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
 8008290:	460d      	mov	r5, r1
 8008292:	4604      	mov	r4, r0
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8008294:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008296:	2b12      	cmp	r3, #18
 8008298:	d10b      	bne.n	80082b2 <HAL_I2C_Master_Seq_Receive_IT+0x6a>
 800829a:	9b06      	ldr	r3, [sp, #24]
 800829c:	2baa      	cmp	r3, #170	; 0xaa
 800829e:	d008      	beq.n	80082b2 <HAL_I2C_Master_Seq_Receive_IT+0x6a>
 80082a0:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 80082a4:	d005      	beq.n	80082b2 <HAL_I2C_Master_Seq_Receive_IT+0x6a>
      xferrequest = I2C_NO_STARTSTOP;
 80082a6:	2300      	movs	r3, #0
 80082a8:	e00c      	b.n	80082c4 <HAL_I2C_Master_Seq_Receive_IT+0x7c>
      hi2c->XferSize = hi2c->XferCount;
 80082aa:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80082ac:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 80082ae:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
 80082b0:	e7ee      	b.n	8008290 <HAL_I2C_Master_Seq_Receive_IT+0x48>
      I2C_ConvertOtherXferOptions(hi2c);
 80082b2:	4620      	mov	r0, r4
 80082b4:	f7fe f9c5 	bl	8006642 <I2C_ConvertOtherXferOptions>
      if (hi2c->XferCount < MAX_NBYTE_SIZE)
 80082b8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	2bfe      	cmp	r3, #254	; 0xfe
 80082be:	d812      	bhi.n	80082e6 <HAL_I2C_Master_Seq_Receive_IT+0x9e>
        xfermode = hi2c->XferOptions;
 80082c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 80082c2:	4b0d      	ldr	r3, [pc, #52]	; (80082f8 <HAL_I2C_Master_Seq_Receive_IT+0xb0>)
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 80082c4:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80082c8:	9300      	str	r3, [sp, #0]
 80082ca:	4633      	mov	r3, r6
 80082cc:	4629      	mov	r1, r5
 80082ce:	4620      	mov	r0, r4
 80082d0:	f7fe f931 	bl	8006536 <I2C_TransferConfig>
    __HAL_UNLOCK(hi2c);
 80082d4:	2500      	movs	r5, #0
 80082d6:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 80082da:	2102      	movs	r1, #2
 80082dc:	4620      	mov	r0, r4
 80082de:	f7fe f945 	bl	800656c <I2C_Enable_IRQ>
    return HAL_OK;
 80082e2:	4628      	mov	r0, r5
 80082e4:	e002      	b.n	80082ec <HAL_I2C_Master_Seq_Receive_IT+0xa4>
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 80082e6:	4b04      	ldr	r3, [pc, #16]	; (80082f8 <HAL_I2C_Master_Seq_Receive_IT+0xb0>)
 80082e8:	e7ec      	b.n	80082c4 <HAL_I2C_Master_Seq_Receive_IT+0x7c>
    return HAL_BUSY;
 80082ea:	2002      	movs	r0, #2
}
 80082ec:	b002      	add	sp, #8
 80082ee:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hi2c);
 80082f0:	2002      	movs	r0, #2
 80082f2:	e7fb      	b.n	80082ec <HAL_I2C_Master_Seq_Receive_IT+0xa4>
 80082f4:	0800904d 	.word	0x0800904d
 80082f8:	80002400 	.word	0x80002400

080082fc <HAL_I2C_Master_Seq_Receive_DMA>:
{
 80082fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008300:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008302:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8008306:	b2e4      	uxtb	r4, r4
 8008308:	2c20      	cmp	r4, #32
 800830a:	f040 809c 	bne.w	8008446 <HAL_I2C_Master_Seq_Receive_DMA+0x14a>
    __HAL_LOCK(hi2c);
 800830e:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8008312:	2c01      	cmp	r4, #1
 8008314:	f000 809c 	beq.w	8008450 <HAL_I2C_Master_Seq_Receive_DMA+0x154>
 8008318:	2401      	movs	r4, #1
 800831a:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800831e:	2422      	movs	r4, #34	; 0x22
 8008320:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008324:	2410      	movs	r4, #16
 8008326:	f880 4042 	strb.w	r4, [r0, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800832a:	2400      	movs	r4, #0
 800832c:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 800832e:	6242      	str	r2, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008330:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8008332:	9b08      	ldr	r3, [sp, #32]
 8008334:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8008336:	4b47      	ldr	r3, [pc, #284]	; (8008454 <HAL_I2C_Master_Seq_Receive_DMA+0x158>)
 8008338:	6343      	str	r3, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800833a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800833c:	b29b      	uxth	r3, r3
 800833e:	2bff      	cmp	r3, #255	; 0xff
 8008340:	d911      	bls.n	8008366 <HAL_I2C_Master_Seq_Receive_DMA+0x6a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008342:	23ff      	movs	r3, #255	; 0xff
 8008344:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8008346:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
 800834a:	4615      	mov	r5, r2
 800834c:	4688      	mov	r8, r1
 800834e:	4604      	mov	r4, r0
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8008350:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8008352:	2b12      	cmp	r3, #18
 8008354:	d10b      	bne.n	800836e <HAL_I2C_Master_Seq_Receive_DMA+0x72>
 8008356:	9b08      	ldr	r3, [sp, #32]
 8008358:	2baa      	cmp	r3, #170	; 0xaa
 800835a:	d008      	beq.n	800836e <HAL_I2C_Master_Seq_Receive_DMA+0x72>
 800835c:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 8008360:	d005      	beq.n	800836e <HAL_I2C_Master_Seq_Receive_DMA+0x72>
      xferrequest = I2C_NO_STARTSTOP;
 8008362:	2600      	movs	r6, #0
 8008364:	e00c      	b.n	8008380 <HAL_I2C_Master_Seq_Receive_DMA+0x84>
      hi2c->XferSize = hi2c->XferCount;
 8008366:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8008368:	8503      	strh	r3, [r0, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 800836a:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
 800836c:	e7ed      	b.n	800834a <HAL_I2C_Master_Seq_Receive_DMA+0x4e>
      I2C_ConvertOtherXferOptions(hi2c);
 800836e:	4620      	mov	r0, r4
 8008370:	f7fe f967 	bl	8006642 <I2C_ConvertOtherXferOptions>
      if (hi2c->XferCount < MAX_NBYTE_SIZE)
 8008374:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008376:	b29b      	uxth	r3, r3
 8008378:	2bfe      	cmp	r3, #254	; 0xfe
 800837a:	d827      	bhi.n	80083cc <HAL_I2C_Master_Seq_Receive_DMA+0xd0>
        xfermode = hi2c->XferOptions;
 800837c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 800837e:	4e36      	ldr	r6, [pc, #216]	; (8008458 <HAL_I2C_Master_Seq_Receive_DMA+0x15c>)
    if (hi2c->XferSize > 0U)
 8008380:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8008382:	2b00      	cmp	r3, #0
 8008384:	d04c      	beq.n	8008420 <HAL_I2C_Master_Seq_Receive_DMA+0x124>
      if (hi2c->hdmarx != NULL)
 8008386:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008388:	b313      	cbz	r3, 80083d0 <HAL_I2C_Master_Seq_Receive_DMA+0xd4>
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800838a:	4a34      	ldr	r2, [pc, #208]	; (800845c <HAL_I2C_Master_Seq_Receive_DMA+0x160>)
 800838c:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800838e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008390:	4a33      	ldr	r2, [pc, #204]	; (8008460 <HAL_I2C_Master_Seq_Receive_DMA+0x164>)
 8008392:	635a      	str	r2, [r3, #52]	; 0x34
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8008394:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8008396:	2300      	movs	r3, #0
 8008398:	6313      	str	r3, [r2, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 800839a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800839c:	6393      	str	r3, [r2, #56]	; 0x38
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 800839e:	6821      	ldr	r1, [r4, #0]
 80083a0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80083a2:	462a      	mov	r2, r5
 80083a4:	3124      	adds	r1, #36	; 0x24
 80083a6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80083a8:	f7fc fe2f 	bl	800500a <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 80083ac:	4605      	mov	r5, r0
 80083ae:	b1e8      	cbz	r0, 80083ec <HAL_I2C_Master_Seq_Receive_DMA+0xf0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80083b0:	2320      	movs	r3, #32
 80083b2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80083b6:	2200      	movs	r2, #0
 80083b8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80083bc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80083be:	f043 0310 	orr.w	r3, r3, #16
 80083c2:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80083c4:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 80083c8:	2501      	movs	r5, #1
 80083ca:	e03d      	b.n	8008448 <HAL_I2C_Master_Seq_Receive_DMA+0x14c>
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 80083cc:	4e22      	ldr	r6, [pc, #136]	; (8008458 <HAL_I2C_Master_Seq_Receive_DMA+0x15c>)
 80083ce:	e7d7      	b.n	8008380 <HAL_I2C_Master_Seq_Receive_DMA+0x84>
        hi2c->State     = HAL_I2C_STATE_READY;
 80083d0:	2320      	movs	r3, #32
 80083d2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80083d6:	2200      	movs	r2, #0
 80083d8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80083dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80083de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083e2:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80083e4:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 80083e8:	2501      	movs	r5, #1
 80083ea:	e02d      	b.n	8008448 <HAL_I2C_Master_Seq_Receive_DMA+0x14c>
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 80083ec:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80083f0:	9600      	str	r6, [sp, #0]
 80083f2:	463b      	mov	r3, r7
 80083f4:	4641      	mov	r1, r8
 80083f6:	4620      	mov	r0, r4
 80083f8:	f7fe f89d 	bl	8006536 <I2C_TransferConfig>
        hi2c->XferCount -= hi2c->XferSize;
 80083fc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80083fe:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8008400:	1a9b      	subs	r3, r3, r2
 8008402:	b29b      	uxth	r3, r3
 8008404:	8563      	strh	r3, [r4, #42]	; 0x2a
        __HAL_UNLOCK(hi2c);
 8008406:	2300      	movs	r3, #0
 8008408:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800840c:	2111      	movs	r1, #17
 800840e:	4620      	mov	r0, r4
 8008410:	f7fe f8ac 	bl	800656c <I2C_Enable_IRQ>
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008414:	6822      	ldr	r2, [r4, #0]
 8008416:	6813      	ldr	r3, [r2, #0]
 8008418:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800841c:	6013      	str	r3, [r2, #0]
 800841e:	e013      	b.n	8008448 <HAL_I2C_Master_Seq_Receive_DMA+0x14c>
      hi2c->XferISR = I2C_Master_ISR_IT;
 8008420:	4b10      	ldr	r3, [pc, #64]	; (8008464 <HAL_I2C_Master_Seq_Receive_DMA+0x168>)
 8008422:	6363      	str	r3, [r4, #52]	; 0x34
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8008424:	4b0c      	ldr	r3, [pc, #48]	; (8008458 <HAL_I2C_Master_Seq_Receive_DMA+0x15c>)
 8008426:	9300      	str	r3, [sp, #0]
 8008428:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800842c:	2200      	movs	r2, #0
 800842e:	4641      	mov	r1, r8
 8008430:	4620      	mov	r0, r4
 8008432:	f7fe f880 	bl	8006536 <I2C_TransferConfig>
      __HAL_UNLOCK(hi2c);
 8008436:	2500      	movs	r5, #0
 8008438:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800843c:	2101      	movs	r1, #1
 800843e:	4620      	mov	r0, r4
 8008440:	f7fe f894 	bl	800656c <I2C_Enable_IRQ>
 8008444:	e000      	b.n	8008448 <HAL_I2C_Master_Seq_Receive_DMA+0x14c>
    return HAL_BUSY;
 8008446:	2502      	movs	r5, #2
}
 8008448:	4628      	mov	r0, r5
 800844a:	b002      	add	sp, #8
 800844c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hi2c);
 8008450:	2502      	movs	r5, #2
 8008452:	e7f9      	b.n	8008448 <HAL_I2C_Master_Seq_Receive_DMA+0x14c>
 8008454:	080092cd 	.word	0x080092cd
 8008458:	80002400 	.word	0x80002400
 800845c:	0800946f 	.word	0x0800946f
 8008460:	08009403 	.word	0x08009403
 8008464:	0800904d 	.word	0x0800904d

08008468 <HAL_I2C_Slave_Seq_Transmit_IT>:
{
 8008468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800846a:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 800846e:	f004 0428 	and.w	r4, r4, #40	; 0x28
 8008472:	2c28      	cmp	r4, #40	; 0x28
 8008474:	d001      	beq.n	800847a <HAL_I2C_Slave_Seq_Transmit_IT+0x12>
    return HAL_ERROR;
 8008476:	2001      	movs	r0, #1
}
 8008478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 800847a:	b101      	cbz	r1, 800847e <HAL_I2C_Slave_Seq_Transmit_IT+0x16>
 800847c:	b922      	cbnz	r2, 8008488 <HAL_I2C_Slave_Seq_Transmit_IT+0x20>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800847e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008482:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8008484:	2001      	movs	r0, #1
 8008486:	e7f7      	b.n	8008478 <HAL_I2C_Slave_Seq_Transmit_IT+0x10>
 8008488:	461f      	mov	r7, r3
 800848a:	4616      	mov	r6, r2
 800848c:	460d      	mov	r5, r1
 800848e:	4604      	mov	r4, r0
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8008490:	2105      	movs	r1, #5
 8008492:	f7fe f8a5 	bl	80065e0 <I2C_Disable_IRQ>
    __HAL_LOCK(hi2c);
 8008496:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800849a:	2b01      	cmp	r3, #1
 800849c:	d046      	beq.n	800852c <HAL_I2C_Slave_Seq_Transmit_IT+0xc4>
 800849e:	2301      	movs	r3, #1
 80084a0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80084a4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80084a8:	b2db      	uxtb	r3, r3
 80084aa:	2b2a      	cmp	r3, #42	; 0x2a
 80084ac:	d023      	beq.n	80084f6 <HAL_I2C_Slave_Seq_Transmit_IT+0x8e>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 80084ae:	2329      	movs	r3, #41	; 0x29
 80084b0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80084b4:	2320      	movs	r3, #32
 80084b6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80084ba:	2300      	movs	r3, #0
 80084bc:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80084be:	6822      	ldr	r2, [r4, #0]
 80084c0:	6853      	ldr	r3, [r2, #4]
 80084c2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80084c6:	6053      	str	r3, [r2, #4]
    hi2c->pBuffPtr    = pData;
 80084c8:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80084ca:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80084cc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80084ce:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 80084d0:	62e7      	str	r7, [r4, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 80084d2:	4b17      	ldr	r3, [pc, #92]	; (8008530 <HAL_I2C_Slave_Seq_Transmit_IT+0xc8>)
 80084d4:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80084d6:	6823      	ldr	r3, [r4, #0]
 80084d8:	699a      	ldr	r2, [r3, #24]
 80084da:	f412 3f80 	tst.w	r2, #65536	; 0x10000
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80084de:	bf1c      	itt	ne
 80084e0:	2208      	movne	r2, #8
 80084e2:	61da      	strne	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80084e4:	2500      	movs	r5, #0
 80084e6:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 80084ea:	2105      	movs	r1, #5
 80084ec:	4620      	mov	r0, r4
 80084ee:	f7fe f83d 	bl	800656c <I2C_Enable_IRQ>
    return HAL_OK;
 80084f2:	4628      	mov	r0, r5
 80084f4:	e7c0      	b.n	8008478 <HAL_I2C_Slave_Seq_Transmit_IT+0x10>
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80084f6:	2102      	movs	r1, #2
 80084f8:	4620      	mov	r0, r4
 80084fa:	f7fe f871 	bl	80065e0 <I2C_Disable_IRQ>
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80084fe:	6823      	ldr	r3, [r4, #0]
 8008500:	681a      	ldr	r2, [r3, #0]
 8008502:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8008506:	d0d2      	beq.n	80084ae <HAL_I2C_Slave_Seq_Transmit_IT+0x46>
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008508:	681a      	ldr	r2, [r3, #0]
 800850a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800850e:	601a      	str	r2, [r3, #0]
        if (hi2c->hdmarx != NULL)
 8008510:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008512:	2b00      	cmp	r3, #0
 8008514:	d0cb      	beq.n	80084ae <HAL_I2C_Slave_Seq_Transmit_IT+0x46>
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008516:	4a07      	ldr	r2, [pc, #28]	; (8008534 <HAL_I2C_Slave_Seq_Transmit_IT+0xcc>)
 8008518:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800851a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800851c:	f7fc fde7 	bl	80050ee <HAL_DMA_Abort_IT>
 8008520:	2800      	cmp	r0, #0
 8008522:	d0c4      	beq.n	80084ae <HAL_I2C_Slave_Seq_Transmit_IT+0x46>
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008524:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8008526:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008528:	4798      	blx	r3
 800852a:	e7c0      	b.n	80084ae <HAL_I2C_Slave_Seq_Transmit_IT+0x46>
    __HAL_LOCK(hi2c);
 800852c:	2002      	movs	r0, #2
 800852e:	e7a3      	b.n	8008478 <HAL_I2C_Slave_Seq_Transmit_IT+0x10>
 8008530:	08008e25 	.word	0x08008e25
 8008534:	0800954b 	.word	0x0800954b

08008538 <HAL_I2C_Slave_Seq_Transmit_DMA>:
{
 8008538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800853a:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 800853e:	f005 0528 	and.w	r5, r5, #40	; 0x28
 8008542:	2d28      	cmp	r5, #40	; 0x28
 8008544:	d002      	beq.n	800854c <HAL_I2C_Slave_Seq_Transmit_DMA+0x14>
    return HAL_ERROR;
 8008546:	2501      	movs	r5, #1
}
 8008548:	4628      	mov	r0, r5
 800854a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 800854c:	2900      	cmp	r1, #0
 800854e:	d05e      	beq.n	800860e <HAL_I2C_Slave_Seq_Transmit_DMA+0xd6>
 8008550:	2a00      	cmp	r2, #0
 8008552:	d05c      	beq.n	800860e <HAL_I2C_Slave_Seq_Transmit_DMA+0xd6>
    __HAL_LOCK(hi2c);
 8008554:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8008558:	2c01      	cmp	r4, #1
 800855a:	f000 80af 	beq.w	80086bc <HAL_I2C_Slave_Seq_Transmit_DMA+0x184>
 800855e:	461f      	mov	r7, r3
 8008560:	4616      	mov	r6, r2
 8008562:	460d      	mov	r5, r1
 8008564:	4604      	mov	r4, r0
 8008566:	2301      	movs	r3, #1
 8008568:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800856c:	2105      	movs	r1, #5
 800856e:	f7fe f837 	bl	80065e0 <I2C_Disable_IRQ>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008572:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008576:	b2db      	uxtb	r3, r3
 8008578:	2b2a      	cmp	r3, #42	; 0x2a
 800857a:	d04d      	beq.n	8008618 <HAL_I2C_Slave_Seq_Transmit_DMA+0xe0>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800857c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008580:	b2db      	uxtb	r3, r3
 8008582:	2b29      	cmp	r3, #41	; 0x29
 8008584:	d064      	beq.n	8008650 <HAL_I2C_Slave_Seq_Transmit_DMA+0x118>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8008586:	2329      	movs	r3, #41	; 0x29
 8008588:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800858c:	2320      	movs	r3, #32
 800858e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008592:	2300      	movs	r3, #0
 8008594:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8008596:	6822      	ldr	r2, [r4, #0]
 8008598:	6853      	ldr	r3, [r2, #4]
 800859a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800859e:	6053      	str	r3, [r2, #4]
    hi2c->pBuffPtr    = pData;
 80085a0:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80085a2:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80085a4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80085a6:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 80085a8:	62e7      	str	r7, [r4, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_DMA;
 80085aa:	4b45      	ldr	r3, [pc, #276]	; (80086c0 <HAL_I2C_Slave_Seq_Transmit_DMA+0x188>)
 80085ac:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->hdmatx != NULL)
 80085ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d064      	beq.n	800867e <HAL_I2C_Slave_Seq_Transmit_DMA+0x146>
      hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt;
 80085b4:	4a43      	ldr	r2, [pc, #268]	; (80086c4 <HAL_I2C_Slave_Seq_Transmit_DMA+0x18c>)
 80085b6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80085b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80085ba:	4a43      	ldr	r2, [pc, #268]	; (80086c8 <HAL_I2C_Slave_Seq_Transmit_DMA+0x190>)
 80085bc:	635a      	str	r2, [r3, #52]	; 0x34
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80085be:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80085c0:	2300      	movs	r3, #0
 80085c2:	6313      	str	r3, [r2, #48]	; 0x30
      hi2c->hdmatx->XferAbortCallback = NULL;
 80085c4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80085c6:	6393      	str	r3, [r2, #56]	; 0x38
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80085c8:	6822      	ldr	r2, [r4, #0]
 80085ca:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80085cc:	3228      	adds	r2, #40	; 0x28
 80085ce:	4629      	mov	r1, r5
 80085d0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80085d2:	f7fc fd1a 	bl	800500a <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 80085d6:	4605      	mov	r5, r0
 80085d8:	2800      	cmp	r0, #0
 80085da:	d15e      	bne.n	800869a <HAL_I2C_Slave_Seq_Transmit_DMA+0x162>
      hi2c->XferCount -= hi2c->XferSize;
 80085dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80085de:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80085e0:	1a9b      	subs	r3, r3, r2
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize = 0;
 80085e6:	2300      	movs	r3, #0
 80085e8:	8523      	strh	r3, [r4, #40]	; 0x28
    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80085ea:	6823      	ldr	r3, [r4, #0]
 80085ec:	699a      	ldr	r2, [r3, #24]
 80085ee:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80085f2:	d160      	bne.n	80086b6 <HAL_I2C_Slave_Seq_Transmit_DMA+0x17e>
    __HAL_UNLOCK(hi2c);
 80085f4:	2300      	movs	r3, #0
 80085f6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80085fa:	2104      	movs	r1, #4
 80085fc:	4620      	mov	r0, r4
 80085fe:	f7fd ffb5 	bl	800656c <I2C_Enable_IRQ>
    hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008602:	6822      	ldr	r2, [r4, #0]
 8008604:	6813      	ldr	r3, [r2, #0]
 8008606:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800860a:	6013      	str	r3, [r2, #0]
    return HAL_OK;
 800860c:	e79c      	b.n	8008548 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800860e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008612:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8008614:	2501      	movs	r5, #1
 8008616:	e797      	b.n	8008548 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10>
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008618:	2102      	movs	r1, #2
 800861a:	4620      	mov	r0, r4
 800861c:	f7fd ffe0 	bl	80065e0 <I2C_Disable_IRQ>
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008620:	6823      	ldr	r3, [r4, #0]
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8008628:	d0ad      	beq.n	8008586 <HAL_I2C_Slave_Seq_Transmit_DMA+0x4e>
        if (hi2c->hdmarx != NULL)
 800862a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800862c:	2a00      	cmp	r2, #0
 800862e:	d0aa      	beq.n	8008586 <HAL_I2C_Slave_Seq_Transmit_DMA+0x4e>
          hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008636:	601a      	str	r2, [r3, #0]
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008638:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800863a:	4a24      	ldr	r2, [pc, #144]	; (80086cc <HAL_I2C_Slave_Seq_Transmit_DMA+0x194>)
 800863c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800863e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8008640:	f7fc fd55 	bl	80050ee <HAL_DMA_Abort_IT>
 8008644:	2800      	cmp	r0, #0
 8008646:	d09e      	beq.n	8008586 <HAL_I2C_Slave_Seq_Transmit_DMA+0x4e>
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008648:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800864a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800864c:	4798      	blx	r3
 800864e:	e79a      	b.n	8008586 <HAL_I2C_Slave_Seq_Transmit_DMA+0x4e>
      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008650:	6823      	ldr	r3, [r4, #0]
 8008652:	681a      	ldr	r2, [r3, #0]
 8008654:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8008658:	d095      	beq.n	8008586 <HAL_I2C_Slave_Seq_Transmit_DMA+0x4e>
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008660:	601a      	str	r2, [r3, #0]
        if (hi2c->hdmatx != NULL)
 8008662:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008664:	2b00      	cmp	r3, #0
 8008666:	d08e      	beq.n	8008586 <HAL_I2C_Slave_Seq_Transmit_DMA+0x4e>
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008668:	4a18      	ldr	r2, [pc, #96]	; (80086cc <HAL_I2C_Slave_Seq_Transmit_DMA+0x194>)
 800866a:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800866c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800866e:	f7fc fd3e 	bl	80050ee <HAL_DMA_Abort_IT>
 8008672:	2800      	cmp	r0, #0
 8008674:	d087      	beq.n	8008586 <HAL_I2C_Slave_Seq_Transmit_DMA+0x4e>
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008676:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8008678:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800867a:	4798      	blx	r3
 800867c:	e783      	b.n	8008586 <HAL_I2C_Slave_Seq_Transmit_DMA+0x4e>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800867e:	2328      	movs	r3, #40	; 0x28
 8008680:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008684:	2200      	movs	r2, #0
 8008686:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800868a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800868c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008690:	6463      	str	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8008692:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8008696:	2501      	movs	r5, #1
 8008698:	e756      	b.n	8008548 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800869a:	2328      	movs	r3, #40	; 0x28
 800869c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80086a0:	2200      	movs	r2, #0
 80086a2:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80086a6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80086a8:	f043 0310 	orr.w	r3, r3, #16
 80086ac:	6463      	str	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80086ae:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 80086b2:	2501      	movs	r5, #1
 80086b4:	e748      	b.n	8008548 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80086b6:	2208      	movs	r2, #8
 80086b8:	61da      	str	r2, [r3, #28]
 80086ba:	e79b      	b.n	80085f4 <HAL_I2C_Slave_Seq_Transmit_DMA+0xbc>
    __HAL_LOCK(hi2c);
 80086bc:	2502      	movs	r5, #2
 80086be:	e743      	b.n	8008548 <HAL_I2C_Slave_Seq_Transmit_DMA+0x10>
 80086c0:	080091c9 	.word	0x080091c9
 80086c4:	08008ac5 	.word	0x08008ac5
 80086c8:	08009403 	.word	0x08009403
 80086cc:	0800954b 	.word	0x0800954b

080086d0 <HAL_I2C_Slave_Seq_Receive_IT>:
{
 80086d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80086d2:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 80086d6:	f004 0428 	and.w	r4, r4, #40	; 0x28
 80086da:	2c28      	cmp	r4, #40	; 0x28
 80086dc:	d001      	beq.n	80086e2 <HAL_I2C_Slave_Seq_Receive_IT+0x12>
    return HAL_ERROR;
 80086de:	2001      	movs	r0, #1
}
 80086e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 80086e2:	b101      	cbz	r1, 80086e6 <HAL_I2C_Slave_Seq_Receive_IT+0x16>
 80086e4:	b922      	cbnz	r2, 80086f0 <HAL_I2C_Slave_Seq_Receive_IT+0x20>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80086e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80086ea:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 80086ec:	2001      	movs	r0, #1
 80086ee:	e7f7      	b.n	80086e0 <HAL_I2C_Slave_Seq_Receive_IT+0x10>
 80086f0:	461f      	mov	r7, r3
 80086f2:	4616      	mov	r6, r2
 80086f4:	460d      	mov	r5, r1
 80086f6:	4604      	mov	r4, r0
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80086f8:	2106      	movs	r1, #6
 80086fa:	f7fd ff71 	bl	80065e0 <I2C_Disable_IRQ>
    __HAL_LOCK(hi2c);
 80086fe:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8008702:	2b01      	cmp	r3, #1
 8008704:	d046      	beq.n	8008794 <HAL_I2C_Slave_Seq_Receive_IT+0xc4>
 8008706:	2301      	movs	r3, #1
 8008708:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800870c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008710:	b2db      	uxtb	r3, r3
 8008712:	2b29      	cmp	r3, #41	; 0x29
 8008714:	d023      	beq.n	800875e <HAL_I2C_Slave_Seq_Receive_IT+0x8e>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8008716:	232a      	movs	r3, #42	; 0x2a
 8008718:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800871c:	2320      	movs	r3, #32
 800871e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008722:	2300      	movs	r3, #0
 8008724:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8008726:	6822      	ldr	r2, [r4, #0]
 8008728:	6853      	ldr	r3, [r2, #4]
 800872a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800872e:	6053      	str	r3, [r2, #4]
    hi2c->pBuffPtr    = pData;
 8008730:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008732:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008734:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008736:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8008738:	62e7      	str	r7, [r4, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800873a:	4b17      	ldr	r3, [pc, #92]	; (8008798 <HAL_I2C_Slave_Seq_Receive_IT+0xc8>)
 800873c:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT)
 800873e:	6823      	ldr	r3, [r4, #0]
 8008740:	699a      	ldr	r2, [r3, #24]
 8008742:	f412 3f80 	tst.w	r2, #65536	; 0x10000
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008746:	bf04      	itt	eq
 8008748:	2208      	moveq	r2, #8
 800874a:	61da      	streq	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800874c:	2500      	movs	r5, #0
 800874e:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8008752:	2106      	movs	r1, #6
 8008754:	4620      	mov	r0, r4
 8008756:	f7fd ff09 	bl	800656c <I2C_Enable_IRQ>
    return HAL_OK;
 800875a:	4628      	mov	r0, r5
 800875c:	e7c0      	b.n	80086e0 <HAL_I2C_Slave_Seq_Receive_IT+0x10>
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800875e:	2101      	movs	r1, #1
 8008760:	4620      	mov	r0, r4
 8008762:	f7fd ff3d 	bl	80065e0 <I2C_Disable_IRQ>
      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008766:	6823      	ldr	r3, [r4, #0]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 800876e:	d0d2      	beq.n	8008716 <HAL_I2C_Slave_Seq_Receive_IT+0x46>
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008776:	601a      	str	r2, [r3, #0]
        if (hi2c->hdmatx != NULL)
 8008778:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800877a:	2b00      	cmp	r3, #0
 800877c:	d0cb      	beq.n	8008716 <HAL_I2C_Slave_Seq_Receive_IT+0x46>
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800877e:	4a07      	ldr	r2, [pc, #28]	; (800879c <HAL_I2C_Slave_Seq_Receive_IT+0xcc>)
 8008780:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008782:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8008784:	f7fc fcb3 	bl	80050ee <HAL_DMA_Abort_IT>
 8008788:	2800      	cmp	r0, #0
 800878a:	d0c4      	beq.n	8008716 <HAL_I2C_Slave_Seq_Receive_IT+0x46>
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800878c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800878e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008790:	4798      	blx	r3
 8008792:	e7c0      	b.n	8008716 <HAL_I2C_Slave_Seq_Receive_IT+0x46>
    __HAL_LOCK(hi2c);
 8008794:	2002      	movs	r0, #2
 8008796:	e7a3      	b.n	80086e0 <HAL_I2C_Slave_Seq_Receive_IT+0x10>
 8008798:	08008e25 	.word	0x08008e25
 800879c:	0800954b 	.word	0x0800954b

080087a0 <HAL_I2C_Slave_Seq_Receive_DMA>:
{
 80087a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80087a2:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 80087a6:	f004 0428 	and.w	r4, r4, #40	; 0x28
 80087aa:	2c28      	cmp	r4, #40	; 0x28
 80087ac:	d002      	beq.n	80087b4 <HAL_I2C_Slave_Seq_Receive_DMA+0x14>
    return HAL_ERROR;
 80087ae:	2501      	movs	r5, #1
}
 80087b0:	4628      	mov	r0, r5
 80087b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 80087b4:	b101      	cbz	r1, 80087b8 <HAL_I2C_Slave_Seq_Receive_DMA+0x18>
 80087b6:	b922      	cbnz	r2, 80087c2 <HAL_I2C_Slave_Seq_Receive_DMA+0x22>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80087b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80087bc:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 80087be:	2501      	movs	r5, #1
 80087c0:	e7f6      	b.n	80087b0 <HAL_I2C_Slave_Seq_Receive_DMA+0x10>
 80087c2:	461f      	mov	r7, r3
 80087c4:	4616      	mov	r6, r2
 80087c6:	460d      	mov	r5, r1
 80087c8:	4604      	mov	r4, r0
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80087ca:	2106      	movs	r1, #6
 80087cc:	f7fd ff08 	bl	80065e0 <I2C_Disable_IRQ>
    __HAL_LOCK(hi2c);
 80087d0:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	f000 80a3 	beq.w	8008920 <HAL_I2C_Slave_Seq_Receive_DMA+0x180>
 80087da:	2301      	movs	r3, #1
 80087dc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80087e0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80087e4:	b2db      	uxtb	r3, r3
 80087e6:	2b29      	cmp	r3, #41	; 0x29
 80087e8:	d048      	beq.n	800887c <HAL_I2C_Slave_Seq_Receive_DMA+0xdc>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80087ea:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80087ee:	b2db      	uxtb	r3, r3
 80087f0:	2b2a      	cmp	r3, #42	; 0x2a
 80087f2:	d05f      	beq.n	80088b4 <HAL_I2C_Slave_Seq_Receive_DMA+0x114>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 80087f4:	232a      	movs	r3, #42	; 0x2a
 80087f6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80087fa:	2320      	movs	r3, #32
 80087fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008800:	2300      	movs	r3, #0
 8008802:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8008804:	6822      	ldr	r2, [r4, #0]
 8008806:	6853      	ldr	r3, [r2, #4]
 8008808:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800880c:	6053      	str	r3, [r2, #4]
    hi2c->pBuffPtr    = pData;
 800880e:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008810:	8566      	strh	r6, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008812:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008814:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8008816:	62e7      	str	r7, [r4, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_DMA;
 8008818:	4b42      	ldr	r3, [pc, #264]	; (8008924 <HAL_I2C_Slave_Seq_Receive_DMA+0x184>)
 800881a:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->hdmarx != NULL)
 800881c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800881e:	2b00      	cmp	r3, #0
 8008820:	d05f      	beq.n	80088e2 <HAL_I2C_Slave_Seq_Receive_DMA+0x142>
      hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
 8008822:	4a41      	ldr	r2, [pc, #260]	; (8008928 <HAL_I2C_Slave_Seq_Receive_DMA+0x188>)
 8008824:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8008826:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008828:	4a40      	ldr	r2, [pc, #256]	; (800892c <HAL_I2C_Slave_Seq_Receive_DMA+0x18c>)
 800882a:	635a      	str	r2, [r3, #52]	; 0x34
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800882c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800882e:	2300      	movs	r3, #0
 8008830:	6313      	str	r3, [r2, #48]	; 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 8008832:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8008834:	6393      	str	r3, [r2, #56]	; 0x38
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 8008836:	6821      	ldr	r1, [r4, #0]
 8008838:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800883a:	462a      	mov	r2, r5
 800883c:	3124      	adds	r1, #36	; 0x24
 800883e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8008840:	f7fc fbe3 	bl	800500a <HAL_DMA_Start_IT>
    if (dmaxferstatus == HAL_OK)
 8008844:	4605      	mov	r5, r0
 8008846:	2800      	cmp	r0, #0
 8008848:	d159      	bne.n	80088fe <HAL_I2C_Slave_Seq_Receive_DMA+0x15e>
      hi2c->XferCount -= hi2c->XferSize;
 800884a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800884c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800884e:	1a9b      	subs	r3, r3, r2
 8008850:	b29b      	uxth	r3, r3
 8008852:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize = 0;
 8008854:	2300      	movs	r3, #0
 8008856:	8523      	strh	r3, [r4, #40]	; 0x28
    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT)
 8008858:	6823      	ldr	r3, [r4, #0]
 800885a:	699a      	ldr	r2, [r3, #24]
 800885c:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8008860:	d05b      	beq.n	800891a <HAL_I2C_Slave_Seq_Receive_DMA+0x17a>
    __HAL_UNLOCK(hi2c);
 8008862:	2300      	movs	r3, #0
 8008864:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8008868:	2106      	movs	r1, #6
 800886a:	4620      	mov	r0, r4
 800886c:	f7fd fe7e 	bl	800656c <I2C_Enable_IRQ>
    hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008870:	6822      	ldr	r2, [r4, #0]
 8008872:	6813      	ldr	r3, [r2, #0]
 8008874:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008878:	6013      	str	r3, [r2, #0]
    return HAL_OK;
 800887a:	e799      	b.n	80087b0 <HAL_I2C_Slave_Seq_Receive_DMA+0x10>
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800887c:	2101      	movs	r1, #1
 800887e:	4620      	mov	r0, r4
 8008880:	f7fd feae 	bl	80065e0 <I2C_Disable_IRQ>
      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008884:	6823      	ldr	r3, [r4, #0]
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 800888c:	d0b2      	beq.n	80087f4 <HAL_I2C_Slave_Seq_Receive_DMA+0x54>
        if (hi2c->hdmatx != NULL)
 800888e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008890:	2a00      	cmp	r2, #0
 8008892:	d0af      	beq.n	80087f4 <HAL_I2C_Slave_Seq_Receive_DMA+0x54>
          hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008894:	681a      	ldr	r2, [r3, #0]
 8008896:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800889a:	601a      	str	r2, [r3, #0]
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800889c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800889e:	4a24      	ldr	r2, [pc, #144]	; (8008930 <HAL_I2C_Slave_Seq_Receive_DMA+0x190>)
 80088a0:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80088a2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80088a4:	f7fc fc23 	bl	80050ee <HAL_DMA_Abort_IT>
 80088a8:	2800      	cmp	r0, #0
 80088aa:	d0a3      	beq.n	80087f4 <HAL_I2C_Slave_Seq_Receive_DMA+0x54>
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80088ac:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80088ae:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80088b0:	4798      	blx	r3
 80088b2:	e79f      	b.n	80087f4 <HAL_I2C_Slave_Seq_Receive_DMA+0x54>
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80088b4:	6823      	ldr	r3, [r4, #0]
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80088bc:	d09a      	beq.n	80087f4 <HAL_I2C_Slave_Seq_Receive_DMA+0x54>
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80088c4:	601a      	str	r2, [r3, #0]
        if (hi2c->hdmarx != NULL)
 80088c6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d093      	beq.n	80087f4 <HAL_I2C_Slave_Seq_Receive_DMA+0x54>
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80088cc:	4a18      	ldr	r2, [pc, #96]	; (8008930 <HAL_I2C_Slave_Seq_Receive_DMA+0x190>)
 80088ce:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80088d0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80088d2:	f7fc fc0c 	bl	80050ee <HAL_DMA_Abort_IT>
 80088d6:	2800      	cmp	r0, #0
 80088d8:	d08c      	beq.n	80087f4 <HAL_I2C_Slave_Seq_Receive_DMA+0x54>
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80088da:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80088dc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80088de:	4798      	blx	r3
 80088e0:	e788      	b.n	80087f4 <HAL_I2C_Slave_Seq_Receive_DMA+0x54>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 80088e2:	2328      	movs	r3, #40	; 0x28
 80088e4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80088e8:	2200      	movs	r2, #0
 80088ea:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80088ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80088f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088f4:	6463      	str	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80088f6:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 80088fa:	2501      	movs	r5, #1
 80088fc:	e758      	b.n	80087b0 <HAL_I2C_Slave_Seq_Receive_DMA+0x10>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 80088fe:	2328      	movs	r3, #40	; 0x28
 8008900:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8008904:	2200      	movs	r2, #0
 8008906:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800890a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800890c:	f043 0310 	orr.w	r3, r3, #16
 8008910:	6463      	str	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8008912:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8008916:	2501      	movs	r5, #1
 8008918:	e74a      	b.n	80087b0 <HAL_I2C_Slave_Seq_Receive_DMA+0x10>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800891a:	2208      	movs	r2, #8
 800891c:	61da      	str	r2, [r3, #28]
 800891e:	e7a0      	b.n	8008862 <HAL_I2C_Slave_Seq_Receive_DMA+0xc2>
    __HAL_LOCK(hi2c);
 8008920:	2502      	movs	r5, #2
 8008922:	e745      	b.n	80087b0 <HAL_I2C_Slave_Seq_Receive_DMA+0x10>
 8008924:	080091c9 	.word	0x080091c9
 8008928:	08008ae1 	.word	0x08008ae1
 800892c:	08009403 	.word	0x08009403
 8008930:	0800954b 	.word	0x0800954b

08008934 <HAL_I2C_EnableListen_IT>:
{
 8008934:	b508      	push	{r3, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008936:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800893a:	b2db      	uxtb	r3, r3
 800893c:	2b20      	cmp	r3, #32
 800893e:	d001      	beq.n	8008944 <HAL_I2C_EnableListen_IT+0x10>
    return HAL_BUSY;
 8008940:	2002      	movs	r0, #2
}
 8008942:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8008944:	2328      	movs	r3, #40	; 0x28
 8008946:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->XferISR = I2C_Slave_ISR_IT;
 800894a:	4b03      	ldr	r3, [pc, #12]	; (8008958 <HAL_I2C_EnableListen_IT+0x24>)
 800894c:	6343      	str	r3, [r0, #52]	; 0x34
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800894e:	2104      	movs	r1, #4
 8008950:	f7fd fe0c 	bl	800656c <I2C_Enable_IRQ>
    return HAL_OK;
 8008954:	2000      	movs	r0, #0
 8008956:	e7f4      	b.n	8008942 <HAL_I2C_EnableListen_IT+0xe>
 8008958:	08008e25 	.word	0x08008e25

0800895c <HAL_I2C_DisableListen_IT>:
  if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800895c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8008960:	b2db      	uxtb	r3, r3
 8008962:	2b28      	cmp	r3, #40	; 0x28
 8008964:	d001      	beq.n	800896a <HAL_I2C_DisableListen_IT+0xe>
    return HAL_BUSY;
 8008966:	2002      	movs	r0, #2
}
 8008968:	4770      	bx	lr
{
 800896a:	b510      	push	{r4, lr}
    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 800896c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 8008970:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8008974:	f002 0203 	and.w	r2, r2, #3
 8008978:	4313      	orrs	r3, r2
 800897a:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 800897c:	2320      	movs	r3, #32
 800897e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008982:	2400      	movs	r4, #0
 8008984:	f880 4042 	strb.w	r4, [r0, #66]	; 0x42
    hi2c->XferISR = NULL;
 8008988:	6344      	str	r4, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800898a:	2104      	movs	r1, #4
 800898c:	f7fd fe28 	bl	80065e0 <I2C_Disable_IRQ>
    return HAL_OK;
 8008990:	4620      	mov	r0, r4
}
 8008992:	bd10      	pop	{r4, pc}

08008994 <HAL_I2C_Master_Abort_IT>:
  if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8008994:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8008998:	b2db      	uxtb	r3, r3
 800899a:	2b10      	cmp	r3, #16
 800899c:	d001      	beq.n	80089a2 <HAL_I2C_Master_Abort_IT+0xe>
    return HAL_ERROR;
 800899e:	2001      	movs	r0, #1
 80089a0:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80089a2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80089a6:	2b01      	cmp	r3, #1
 80089a8:	d023      	beq.n	80089f2 <HAL_I2C_Master_Abort_IT+0x5e>
{
 80089aa:	b570      	push	{r4, r5, r6, lr}
 80089ac:	b082      	sub	sp, #8
 80089ae:	460d      	mov	r5, r1
 80089b0:	4604      	mov	r4, r0
    __HAL_LOCK(hi2c);
 80089b2:	2601      	movs	r6, #1
 80089b4:	f880 6040 	strb.w	r6, [r0, #64]	; 0x40
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80089b8:	2102      	movs	r1, #2
 80089ba:	f7fd fe11 	bl	80065e0 <I2C_Disable_IRQ>
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80089be:	4631      	mov	r1, r6
 80089c0:	4620      	mov	r0, r4
 80089c2:	f7fd fe0d 	bl	80065e0 <I2C_Disable_IRQ>
    hi2c->State = HAL_I2C_STATE_ABORT;
 80089c6:	2360      	movs	r3, #96	; 0x60
 80089c8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    I2C_TransferConfig(hi2c, DevAddress, 1, I2C_AUTOEND_MODE, I2C_GENERATE_STOP);
 80089cc:	4b0a      	ldr	r3, [pc, #40]	; (80089f8 <HAL_I2C_Master_Abort_IT+0x64>)
 80089ce:	9300      	str	r3, [sp, #0]
 80089d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80089d4:	4632      	mov	r2, r6
 80089d6:	4629      	mov	r1, r5
 80089d8:	4620      	mov	r0, r4
 80089da:	f7fd fdac 	bl	8006536 <I2C_TransferConfig>
    __HAL_UNLOCK(hi2c);
 80089de:	2500      	movs	r5, #0
 80089e0:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80089e4:	2112      	movs	r1, #18
 80089e6:	4620      	mov	r0, r4
 80089e8:	f7fd fdc0 	bl	800656c <I2C_Enable_IRQ>
    return HAL_OK;
 80089ec:	4628      	mov	r0, r5
}
 80089ee:	b002      	add	sp, #8
 80089f0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hi2c);
 80089f2:	2002      	movs	r0, #2
}
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop
 80089f8:	80004000 	.word	0x80004000

080089fc <HAL_I2C_EV_IRQHandler>:
{
 80089fc:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80089fe:	6803      	ldr	r3, [r0, #0]
 8008a00:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008a02:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8008a04:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8008a06:	b103      	cbz	r3, 8008a0a <HAL_I2C_EV_IRQHandler+0xe>
    hi2c->XferISR(hi2c, itflags, itsources);
 8008a08:	4798      	blx	r3
}
 8008a0a:	bd08      	pop	{r3, pc}

08008a0c <HAL_I2C_MasterTxCpltCallback>:
}
 8008a0c:	4770      	bx	lr

08008a0e <HAL_I2C_MasterRxCpltCallback>:
}
 8008a0e:	4770      	bx	lr

08008a10 <I2C_ITMasterSeqCplt>:
{
 8008a10:	b538      	push	{r3, r4, r5, lr}
 8008a12:	4604      	mov	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a14:	2300      	movs	r3, #0
 8008a16:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008a1a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8008a1e:	b2db      	uxtb	r3, r3
 8008a20:	2b21      	cmp	r3, #33	; 0x21
 8008a22:	d00f      	beq.n	8008a44 <I2C_ITMasterSeqCplt+0x34>
    hi2c->State         = HAL_I2C_STATE_READY;
 8008a24:	2320      	movs	r3, #32
 8008a26:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008a2a:	2312      	movs	r3, #18
 8008a2c:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8008a2e:	2500      	movs	r5, #0
 8008a30:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008a32:	2102      	movs	r1, #2
 8008a34:	f7fd fdd4 	bl	80065e0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008a38:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8008a3c:	4620      	mov	r0, r4
 8008a3e:	f7ff ffe6 	bl	8008a0e <HAL_I2C_MasterRxCpltCallback>
}
 8008a42:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->State         = HAL_I2C_STATE_READY;
 8008a44:	2320      	movs	r3, #32
 8008a46:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008a4a:	2311      	movs	r3, #17
 8008a4c:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8008a4e:	2500      	movs	r5, #0
 8008a50:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008a52:	2101      	movs	r1, #1
 8008a54:	f7fd fdc4 	bl	80065e0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008a58:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8008a5c:	4620      	mov	r0, r4
 8008a5e:	f7ff ffd5 	bl	8008a0c <HAL_I2C_MasterTxCpltCallback>
 8008a62:	e7ee      	b.n	8008a42 <I2C_ITMasterSeqCplt+0x32>

08008a64 <HAL_I2C_SlaveTxCpltCallback>:
}
 8008a64:	4770      	bx	lr

08008a66 <HAL_I2C_SlaveRxCpltCallback>:
}
 8008a66:	4770      	bx	lr

08008a68 <I2C_ITSlaveSeqCplt>:
{
 8008a68:	b510      	push	{r4, lr}
 8008a6a:	4604      	mov	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008a72:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8008a76:	b2db      	uxtb	r3, r3
 8008a78:	2b29      	cmp	r3, #41	; 0x29
 8008a7a:	d005      	beq.n	8008a88 <I2C_ITSlaveSeqCplt+0x20>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008a7c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8008a80:	b2db      	uxtb	r3, r3
 8008a82:	2b2a      	cmp	r3, #42	; 0x2a
 8008a84:	d00f      	beq.n	8008aa6 <I2C_ITSlaveSeqCplt+0x3e>
}
 8008a86:	bd10      	pop	{r4, pc}
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008a88:	2328      	movs	r3, #40	; 0x28
 8008a8a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008a8e:	2321      	movs	r3, #33	; 0x21
 8008a90:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008a92:	2101      	movs	r1, #1
 8008a94:	f7fd fda4 	bl	80065e0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008a98:	2300      	movs	r3, #0
 8008a9a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	f7ff ffe0 	bl	8008a64 <HAL_I2C_SlaveTxCpltCallback>
 8008aa4:	e7ef      	b.n	8008a86 <I2C_ITSlaveSeqCplt+0x1e>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008aa6:	2328      	movs	r3, #40	; 0x28
 8008aa8:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008aac:	2322      	movs	r3, #34	; 0x22
 8008aae:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008ab0:	2102      	movs	r1, #2
 8008ab2:	f7fd fd95 	bl	80065e0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008abc:	4620      	mov	r0, r4
 8008abe:	f7ff ffd2 	bl	8008a66 <HAL_I2C_SlaveRxCpltCallback>
}
 8008ac2:	e7e0      	b.n	8008a86 <I2C_ITSlaveSeqCplt+0x1e>

08008ac4 <I2C_DMASlaveTransmitCplt>:
{
 8008ac4:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008ac6:	6a80      	ldr	r0, [r0, #40]	; 0x28
  uint32_t tmpoptions = hi2c->XferOptions;
 8008ac8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008aca:	f033 7380 	bics.w	r3, r3, #16777216	; 0x1000000
 8008ace:	d106      	bne.n	8008ade <I2C_DMASlaveTransmitCplt+0x1a>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008ad0:	6802      	ldr	r2, [r0, #0]
 8008ad2:	6813      	ldr	r3, [r2, #0]
 8008ad4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008ad8:	6013      	str	r3, [r2, #0]
    I2C_ITSlaveSeqCplt(hi2c);
 8008ada:	f7ff ffc5 	bl	8008a68 <I2C_ITSlaveSeqCplt>
}
 8008ade:	bd08      	pop	{r3, pc}

08008ae0 <I2C_DMASlaveReceiveCplt>:
{
 8008ae0:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008ae2:	6a80      	ldr	r0, [r0, #40]	; 0x28
  uint32_t tmpoptions = hi2c->XferOptions;
 8008ae4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if ((__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U) && \
 8008ae6:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	b94b      	cbnz	r3, 8008b02 <I2C_DMASlaveReceiveCplt+0x22>
 8008aee:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8008af2:	d006      	beq.n	8008b02 <I2C_DMASlaveReceiveCplt+0x22>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008af4:	6802      	ldr	r2, [r0, #0]
 8008af6:	6813      	ldr	r3, [r2, #0]
 8008af8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008afc:	6013      	str	r3, [r2, #0]
    I2C_ITSlaveSeqCplt(hi2c);
 8008afe:	f7ff ffb3 	bl	8008a68 <I2C_ITSlaveSeqCplt>
}
 8008b02:	bd08      	pop	{r3, pc}

08008b04 <HAL_I2C_AddrCallback>:
}
 8008b04:	4770      	bx	lr

08008b06 <I2C_ITAddrCplt>:
{
 8008b06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008b08:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8008b0c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008b10:	2b28      	cmp	r3, #40	; 0x28
 8008b12:	d006      	beq.n	8008b22 <I2C_ITAddrCplt+0x1c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008b14:	6803      	ldr	r3, [r0, #0]
 8008b16:	2208      	movs	r2, #8
 8008b18:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 8008b20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b22:	4604      	mov	r4, r0
    transferdirection = I2C_GET_DIR(hi2c);
 8008b24:	6803      	ldr	r3, [r0, #0]
 8008b26:	699e      	ldr	r6, [r3, #24]
 8008b28:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8008b2c:	699a      	ldr	r2, [r3, #24]
 8008b2e:	0c12      	lsrs	r2, r2, #16
 8008b30:	f002 05fe 	and.w	r5, r2, #254	; 0xfe
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8008b34:	689a      	ldr	r2, [r3, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8008b36:	68df      	ldr	r7, [r3, #12]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008b38:	68c1      	ldr	r1, [r0, #12]
 8008b3a:	2902      	cmp	r1, #2
 8008b3c:	d124      	bne.n	8008b88 <I2C_ITAddrCplt+0x82>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8008b3e:	f3c2 0209 	ubfx	r2, r2, #0, #10
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8008b42:	ea85 15d2 	eor.w	r5, r5, r2, lsr #7
 8008b46:	f015 0f06 	tst.w	r5, #6
 8008b4a:	d110      	bne.n	8008b6e <I2C_ITAddrCplt+0x68>
        hi2c->AddrEventCount++;
 8008b4c:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8008b4e:	3101      	adds	r1, #1
 8008b50:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8008b52:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8008b54:	2902      	cmp	r1, #2
 8008b56:	d1e3      	bne.n	8008b20 <I2C_ITAddrCplt+0x1a>
          hi2c->AddrEventCount = 0U;
 8008b58:	2100      	movs	r1, #0
 8008b5a:	6481      	str	r1, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008b5c:	2008      	movs	r0, #8
 8008b5e:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8008b60:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008b64:	4631      	mov	r1, r6
 8008b66:	4620      	mov	r0, r4
 8008b68:	f7ff ffcc 	bl	8008b04 <HAL_I2C_AddrCallback>
 8008b6c:	e7d8      	b.n	8008b20 <I2C_ITAddrCplt+0x1a>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008b6e:	2104      	movs	r1, #4
 8008b70:	f7fd fd36 	bl	80065e0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8008b74:	2300      	movs	r3, #0
 8008b76:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008b7a:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 8008b7e:	4631      	mov	r1, r6
 8008b80:	4620      	mov	r0, r4
 8008b82:	f7ff ffbf 	bl	8008b04 <HAL_I2C_AddrCallback>
 8008b86:	e7cb      	b.n	8008b20 <I2C_ITAddrCplt+0x1a>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008b88:	2104      	movs	r1, #4
 8008b8a:	f7fd fd29 	bl	80065e0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8008b8e:	2300      	movs	r3, #0
 8008b90:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008b94:	462a      	mov	r2, r5
 8008b96:	4631      	mov	r1, r6
 8008b98:	4620      	mov	r0, r4
 8008b9a:	f7ff ffb3 	bl	8008b04 <HAL_I2C_AddrCallback>
 8008b9e:	e7bf      	b.n	8008b20 <I2C_ITAddrCplt+0x1a>

08008ba0 <HAL_I2C_ListenCpltCallback>:
}
 8008ba0:	4770      	bx	lr
	...

08008ba4 <I2C_ITListenCplt>:
{
 8008ba4:	b510      	push	{r4, lr}
 8008ba6:	4604      	mov	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008ba8:	4b16      	ldr	r3, [pc, #88]	; (8008c04 <I2C_ITListenCplt+0x60>)
 8008baa:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8008bac:	2300      	movs	r3, #0
 8008bae:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8008bb0:	2220      	movs	r2, #32
 8008bb2:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008bb6:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008bba:	6343      	str	r3, [r0, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8008bbc:	f011 0f04 	tst.w	r1, #4
 8008bc0:	d012      	beq.n	8008be8 <I2C_ITListenCplt+0x44>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008bc2:	6803      	ldr	r3, [r0, #0]
 8008bc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008bc6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008bc8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008bca:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008bcc:	3301      	adds	r3, #1
 8008bce:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8008bd0:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8008bd2:	b14b      	cbz	r3, 8008be8 <I2C_ITListenCplt+0x44>
      hi2c->XferSize--;
 8008bd4:	3b01      	subs	r3, #1
 8008bd6:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8008bd8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8008bda:	3b01      	subs	r3, #1
 8008bdc:	b29b      	uxth	r3, r3
 8008bde:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008be0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008be2:	f043 0304 	orr.w	r3, r3, #4
 8008be6:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008be8:	2107      	movs	r1, #7
 8008bea:	4620      	mov	r0, r4
 8008bec:	f7fd fcf8 	bl	80065e0 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008bf0:	6823      	ldr	r3, [r4, #0]
 8008bf2:	2210      	movs	r2, #16
 8008bf4:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8008bfc:	4620      	mov	r0, r4
 8008bfe:	f7ff ffcf 	bl	8008ba0 <HAL_I2C_ListenCpltCallback>
}
 8008c02:	bd10      	pop	{r4, pc}
 8008c04:	ffff0000 	.word	0xffff0000

08008c08 <HAL_I2C_MemTxCpltCallback>:
}
 8008c08:	4770      	bx	lr

08008c0a <HAL_I2C_MemRxCpltCallback>:
}
 8008c0a:	4770      	bx	lr

08008c0c <HAL_I2C_ErrorCallback>:
}
 8008c0c:	4770      	bx	lr

08008c0e <HAL_I2C_AbortCpltCallback>:
}
 8008c0e:	4770      	bx	lr

08008c10 <I2C_ITError>:
{
 8008c10:	b510      	push	{r4, lr}
 8008c12:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008c14:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008c1e:	4836      	ldr	r0, [pc, #216]	; (8008cf8 <I2C_ITError+0xe8>)
 8008c20:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8008c22:	8562      	strh	r2, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8008c24:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008c26:	4311      	orrs	r1, r2
 8008c28:	6461      	str	r1, [r4, #68]	; 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8008c2a:	3b28      	subs	r3, #40	; 0x28
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	2b02      	cmp	r3, #2
 8008c30:	d822      	bhi.n	8008c78 <I2C_ITError+0x68>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008c32:	2103      	movs	r1, #3
 8008c34:	4620      	mov	r0, r4
 8008c36:	f7fd fcd3 	bl	80065e0 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008c3a:	2328      	movs	r3, #40	; 0x28
 8008c3c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008c40:	2300      	movs	r3, #0
 8008c42:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008c44:	4b2d      	ldr	r3, [pc, #180]	; (8008cfc <I2C_ITError+0xec>)
 8008c46:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8008c48:	6823      	ldr	r3, [r4, #0]
 8008c4a:	681a      	ldr	r2, [r3, #0]
 8008c4c:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8008c50:	d022      	beq.n	8008c98 <I2C_ITError+0x88>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008c52:	681a      	ldr	r2, [r3, #0]
 8008c54:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008c58:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 8008c5a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008c5c:	b15b      	cbz	r3, 8008c76 <I2C_ITError+0x66>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008c5e:	4a28      	ldr	r2, [pc, #160]	; (8008d00 <I2C_ITError+0xf0>)
 8008c60:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8008c62:	2300      	movs	r3, #0
 8008c64:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008c68:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8008c6a:	f7fc fa40 	bl	80050ee <HAL_DMA_Abort_IT>
 8008c6e:	b110      	cbz	r0, 8008c76 <I2C_ITError+0x66>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008c70:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8008c72:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008c74:	4798      	blx	r3
}
 8008c76:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008c78:	2107      	movs	r1, #7
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	f7fd fcb0 	bl	80065e0 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8008c80:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	2b60      	cmp	r3, #96	; 0x60
      hi2c->State         = HAL_I2C_STATE_READY;
 8008c88:	bf1c      	itt	ne
 8008c8a:	2320      	movne	r3, #32
 8008c8c:	f884 3041 	strbne.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008c90:	2300      	movs	r3, #0
 8008c92:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8008c94:	6363      	str	r3, [r4, #52]	; 0x34
 8008c96:	e7d7      	b.n	8008c48 <I2C_ITError+0x38>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8008c9e:	d014      	beq.n	8008cca <I2C_ITError+0xba>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008ca6:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8008ca8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d0e3      	beq.n	8008c76 <I2C_ITError+0x66>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008cae:	4a14      	ldr	r2, [pc, #80]	; (8008d00 <I2C_ITError+0xf0>)
 8008cb0:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008cb8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8008cba:	f7fc fa18 	bl	80050ee <HAL_DMA_Abort_IT>
 8008cbe:	2800      	cmp	r0, #0
 8008cc0:	d0d9      	beq.n	8008c76 <I2C_ITError+0x66>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008cc2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8008cc4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008cc6:	4798      	blx	r3
 8008cc8:	e7d5      	b.n	8008c76 <I2C_ITError+0x66>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008cca:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008cce:	b2db      	uxtb	r3, r3
 8008cd0:	2b60      	cmp	r3, #96	; 0x60
 8008cd2:	d006      	beq.n	8008ce2 <I2C_ITError+0xd2>
    __HAL_UNLOCK(hi2c);
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f7ff ff96 	bl	8008c0c <HAL_I2C_ErrorCallback>
}
 8008ce0:	e7c9      	b.n	8008c76 <I2C_ITError+0x66>
    hi2c->State = HAL_I2C_STATE_READY;
 8008ce2:	2320      	movs	r3, #32
 8008ce4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8008ce8:	2300      	movs	r3, #0
 8008cea:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8008cee:	4620      	mov	r0, r4
 8008cf0:	f7ff ff8d 	bl	8008c0e <HAL_I2C_AbortCpltCallback>
 8008cf4:	e7bf      	b.n	8008c76 <I2C_ITError+0x66>
 8008cf6:	bf00      	nop
 8008cf8:	ffff0000 	.word	0xffff0000
 8008cfc:	08008e25 	.word	0x08008e25
 8008d00:	0800954b 	.word	0x0800954b

08008d04 <I2C_ITSlaveCplt>:
{
 8008d04:	b570      	push	{r4, r5, r6, lr}
 8008d06:	4604      	mov	r4, r0
 8008d08:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008d0a:	6803      	ldr	r3, [r0, #0]
 8008d0c:	681e      	ldr	r6, [r3, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d0e:	2220      	movs	r2, #32
 8008d10:	61da      	str	r2, [r3, #28]
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8008d12:	2107      	movs	r1, #7
 8008d14:	f7fd fc64 	bl	80065e0 <I2C_Disable_IRQ>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8008d18:	6822      	ldr	r2, [r4, #0]
 8008d1a:	6853      	ldr	r3, [r2, #4]
 8008d1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008d20:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 8008d22:	6822      	ldr	r2, [r4, #0]
 8008d24:	6853      	ldr	r3, [r2, #4]
 8008d26:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8008d2a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8008d2e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8008d32:	f023 0301 	bic.w	r3, r3, #1
 8008d36:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 8008d38:	4620      	mov	r0, r4
 8008d3a:	f7fd fbeb 	bl	8006514 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008d3e:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8008d42:	d03a      	beq.n	8008dba <I2C_ITSlaveCplt+0xb6>
    if (hi2c->hdmatx != NULL)
 8008d44:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008d46:	b11b      	cbz	r3, 8008d50 <I2C_ITSlaveCplt+0x4c>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8008d50:	f015 0f04 	tst.w	r5, #4
 8008d54:	d010      	beq.n	8008d78 <I2C_ITSlaveCplt+0x74>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008d56:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008d5a:	6823      	ldr	r3, [r4, #0]
 8008d5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008d5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d60:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008d62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d64:	3301      	adds	r3, #1
 8008d66:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8008d68:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8008d6a:	b12b      	cbz	r3, 8008d78 <I2C_ITSlaveCplt+0x74>
      hi2c->XferSize--;
 8008d6c:	3b01      	subs	r3, #1
 8008d6e:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8008d70:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008d72:	3b01      	subs	r3, #1
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8008d78:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008d7a:	b29b      	uxth	r3, r3
 8008d7c:	b11b      	cbz	r3, 8008d86 <I2C_ITSlaveCplt+0x82>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008d7e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8008d80:	f043 0304 	orr.w	r3, r3, #4
 8008d84:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->PreviousState = I2C_STATE_NONE;
 8008d86:	2300      	movs	r3, #0
 8008d88:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d8a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  hi2c->XferISR = NULL;
 8008d8e:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008d90:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8008d92:	b9eb      	cbnz	r3, 8008dd0 <I2C_ITSlaveCplt+0xcc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008d94:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008d96:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008d9a:	d127      	bne.n	8008dec <I2C_ITSlaveCplt+0xe8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008d9c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008da0:	b2db      	uxtb	r3, r3
 8008da2:	2b22      	cmp	r3, #34	; 0x22
 8008da4:	d031      	beq.n	8008e0a <I2C_ITSlaveCplt+0x106>
    hi2c->State = HAL_I2C_STATE_READY;
 8008da6:	2320      	movs	r3, #32
 8008da8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8008dac:	2300      	movs	r3, #0
 8008dae:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008db2:	4620      	mov	r0, r4
 8008db4:	f7ff fe56 	bl	8008a64 <HAL_I2C_SlaveTxCpltCallback>
}
 8008db8:	e026      	b.n	8008e08 <I2C_ITSlaveCplt+0x104>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008dba:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8008dbe:	d0c7      	beq.n	8008d50 <I2C_ITSlaveCplt+0x4c>
    if (hi2c->hdmarx != NULL)
 8008dc0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d0c4      	beq.n	8008d50 <I2C_ITSlaveCplt+0x4c>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	8563      	strh	r3, [r4, #42]	; 0x2a
 8008dce:	e7bf      	b.n	8008d50 <I2C_ITSlaveCplt+0x4c>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008dd0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8008dd2:	4620      	mov	r0, r4
 8008dd4:	f7ff ff1c 	bl	8008c10 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008dd8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008ddc:	b2db      	uxtb	r3, r3
 8008dde:	2b28      	cmp	r3, #40	; 0x28
 8008de0:	d112      	bne.n	8008e08 <I2C_ITSlaveCplt+0x104>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8008de2:	4629      	mov	r1, r5
 8008de4:	4620      	mov	r0, r4
 8008de6:	f7ff fedd 	bl	8008ba4 <I2C_ITListenCplt>
 8008dea:	e00d      	b.n	8008e08 <I2C_ITSlaveCplt+0x104>
    I2C_ITSlaveSeqCplt(hi2c);
 8008dec:	4620      	mov	r0, r4
 8008dee:	f7ff fe3b 	bl	8008a68 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008df2:	4b0b      	ldr	r3, [pc, #44]	; (8008e20 <I2C_ITSlaveCplt+0x11c>)
 8008df4:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8008df6:	2320      	movs	r3, #32
 8008df8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8008e02:	4620      	mov	r0, r4
 8008e04:	f7ff fecc 	bl	8008ba0 <HAL_I2C_ListenCpltCallback>
}
 8008e08:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8008e0a:	2320      	movs	r3, #32
 8008e0c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8008e10:	2300      	movs	r3, #0
 8008e12:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008e16:	4620      	mov	r0, r4
 8008e18:	f7ff fe25 	bl	8008a66 <HAL_I2C_SlaveRxCpltCallback>
 8008e1c:	e7f4      	b.n	8008e08 <I2C_ITSlaveCplt+0x104>
 8008e1e:	bf00      	nop
 8008e20:	ffff0000 	.word	0xffff0000

08008e24 <I2C_Slave_ISR_IT>:
{
 8008e24:	b570      	push	{r4, r5, r6, lr}
 8008e26:	4616      	mov	r6, r2
  uint32_t tmpoptions = hi2c->XferOptions;
 8008e28:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 8008e2a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	f000 8099 	beq.w	8008f66 <I2C_Slave_ISR_IT+0x142>
 8008e34:	4604      	mov	r4, r0
 8008e36:	460d      	mov	r5, r1
 8008e38:	2301      	movs	r3, #1
 8008e3a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008e3e:	f011 0f10 	tst.w	r1, #16
 8008e42:	d03d      	beq.n	8008ec0 <I2C_Slave_ISR_IT+0x9c>
 8008e44:	f016 0f10 	tst.w	r6, #16
 8008e48:	d03a      	beq.n	8008ec0 <I2C_Slave_ISR_IT+0x9c>
    if (hi2c->XferCount == 0U)
 8008e4a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	bb4b      	cbnz	r3, 8008ea4 <I2C_Slave_ISR_IT+0x80>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8008e50:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8008e54:	b2db      	uxtb	r3, r3
 8008e56:	2b28      	cmp	r3, #40	; 0x28
 8008e58:	d011      	beq.n	8008e7e <I2C_Slave_ISR_IT+0x5a>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008e5a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008e5e:	b2db      	uxtb	r3, r3
 8008e60:	2b29      	cmp	r3, #41	; 0x29
 8008e62:	d012      	beq.n	8008e8a <I2C_Slave_ISR_IT+0x66>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e64:	6823      	ldr	r3, [r4, #0]
 8008e66:	2210      	movs	r2, #16
 8008e68:	61da      	str	r2, [r3, #28]
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008e6a:	f015 0f20 	tst.w	r5, #32
 8008e6e:	d002      	beq.n	8008e76 <I2C_Slave_ISR_IT+0x52>
 8008e70:	f016 0f20 	tst.w	r6, #32
 8008e74:	d172      	bne.n	8008f5c <I2C_Slave_ISR_IT+0x138>
  __HAL_UNLOCK(hi2c);
 8008e76:	2000      	movs	r0, #0
 8008e78:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8008e7c:	bd70      	pop	{r4, r5, r6, pc}
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8008e7e:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 8008e82:	d1ea      	bne.n	8008e5a <I2C_Slave_ISR_IT+0x36>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008e84:	f7ff fe8e 	bl	8008ba4 <I2C_ITListenCplt>
 8008e88:	e7ef      	b.n	8008e6a <I2C_Slave_ISR_IT+0x46>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008e8a:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8008e8e:	d0e9      	beq.n	8008e64 <I2C_Slave_ISR_IT+0x40>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e90:	6823      	ldr	r3, [r4, #0]
 8008e92:	2210      	movs	r2, #16
 8008e94:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8008e96:	4620      	mov	r0, r4
 8008e98:	f7fd fb3c 	bl	8006514 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 8008e9c:	4620      	mov	r0, r4
 8008e9e:	f7ff fde3 	bl	8008a68 <I2C_ITSlaveSeqCplt>
 8008ea2:	e7e2      	b.n	8008e6a <I2C_Slave_ISR_IT+0x46>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008ea4:	6803      	ldr	r3, [r0, #0]
 8008ea6:	2110      	movs	r1, #16
 8008ea8:	61d9      	str	r1, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008eaa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008eac:	f043 0304 	orr.w	r3, r3, #4
 8008eb0:	6443      	str	r3, [r0, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008eb2:	f032 7380 	bics.w	r3, r2, #16777216	; 0x1000000
 8008eb6:	d1d8      	bne.n	8008e6a <I2C_Slave_ISR_IT+0x46>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008eb8:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8008eba:	f7ff fea9 	bl	8008c10 <I2C_ITError>
 8008ebe:	e7d4      	b.n	8008e6a <I2C_Slave_ISR_IT+0x46>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008ec0:	f015 0f04 	tst.w	r5, #4
 8008ec4:	d020      	beq.n	8008f08 <I2C_Slave_ISR_IT+0xe4>
 8008ec6:	f016 0f04 	tst.w	r6, #4
 8008eca:	d01d      	beq.n	8008f08 <I2C_Slave_ISR_IT+0xe4>
    if (hi2c->XferCount > 0U)
 8008ecc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	b17b      	cbz	r3, 8008ef2 <I2C_Slave_ISR_IT+0xce>
      tmpITFlags &= ~I2C_FLAG_RXNE;
 8008ed2:	f025 0504 	bic.w	r5, r5, #4
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008ed6:	6823      	ldr	r3, [r4, #0]
 8008ed8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8008eda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008edc:	7019      	strb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8008ede:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8008ee4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8008ee6:	3b01      	subs	r3, #1
 8008ee8:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8008eea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008eec:	3b01      	subs	r3, #1
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 8008ef2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1b7      	bne.n	8008e6a <I2C_Slave_ISR_IT+0x46>
 8008efa:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8008efe:	d0b4      	beq.n	8008e6a <I2C_Slave_ISR_IT+0x46>
      I2C_ITSlaveSeqCplt(hi2c);
 8008f00:	4620      	mov	r0, r4
 8008f02:	f7ff fdb1 	bl	8008a68 <I2C_ITSlaveSeqCplt>
 8008f06:	e7b0      	b.n	8008e6a <I2C_Slave_ISR_IT+0x46>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008f08:	f015 0f08 	tst.w	r5, #8
 8008f0c:	d002      	beq.n	8008f14 <I2C_Slave_ISR_IT+0xf0>
 8008f0e:	f016 0f08 	tst.w	r6, #8
 8008f12:	d117      	bne.n	8008f44 <I2C_Slave_ISR_IT+0x120>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008f14:	f015 0f02 	tst.w	r5, #2
 8008f18:	d0a7      	beq.n	8008e6a <I2C_Slave_ISR_IT+0x46>
 8008f1a:	f016 0f02 	tst.w	r6, #2
 8008f1e:	d0a4      	beq.n	8008e6a <I2C_Slave_ISR_IT+0x46>
    if (hi2c->XferCount > 0U)
 8008f20:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	b19b      	cbz	r3, 8008f4e <I2C_Slave_ISR_IT+0x12a>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008f26:	6823      	ldr	r3, [r4, #0]
 8008f28:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008f2a:	7812      	ldrb	r2, [r2, #0]
 8008f2c:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8008f2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f30:	3301      	adds	r3, #1
 8008f32:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8008f34:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008f36:	3b01      	subs	r3, #1
 8008f38:	b29b      	uxth	r3, r3
 8008f3a:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8008f3c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8008f3e:	3b01      	subs	r3, #1
 8008f40:	8523      	strh	r3, [r4, #40]	; 0x28
 8008f42:	e792      	b.n	8008e6a <I2C_Slave_ISR_IT+0x46>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008f44:	4629      	mov	r1, r5
 8008f46:	4620      	mov	r0, r4
 8008f48:	f7ff fddd 	bl	8008b06 <I2C_ITAddrCplt>
 8008f4c:	e78d      	b.n	8008e6a <I2C_Slave_ISR_IT+0x46>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008f4e:	f032 7380 	bics.w	r3, r2, #16777216	; 0x1000000
 8008f52:	d18a      	bne.n	8008e6a <I2C_Slave_ISR_IT+0x46>
        I2C_ITSlaveSeqCplt(hi2c);
 8008f54:	4620      	mov	r0, r4
 8008f56:	f7ff fd87 	bl	8008a68 <I2C_ITSlaveSeqCplt>
 8008f5a:	e786      	b.n	8008e6a <I2C_Slave_ISR_IT+0x46>
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008f5c:	4629      	mov	r1, r5
 8008f5e:	4620      	mov	r0, r4
 8008f60:	f7ff fed0 	bl	8008d04 <I2C_ITSlaveCplt>
 8008f64:	e787      	b.n	8008e76 <I2C_Slave_ISR_IT+0x52>
  __HAL_LOCK(hi2c);
 8008f66:	2002      	movs	r0, #2
 8008f68:	e788      	b.n	8008e7c <I2C_Slave_ISR_IT+0x58>

08008f6a <I2C_ITMasterCplt>:
{
 8008f6a:	b510      	push	{r4, lr}
 8008f6c:	4604      	mov	r4, r0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f6e:	6803      	ldr	r3, [r0, #0]
 8008f70:	2220      	movs	r2, #32
 8008f72:	61da      	str	r2, [r3, #28]
  I2C_RESET_CR2(hi2c);
 8008f74:	6802      	ldr	r2, [r0, #0]
 8008f76:	6853      	ldr	r3, [r2, #4]
 8008f78:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8008f7c:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8008f80:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8008f84:	f023 0301 	bic.w	r3, r3, #1
 8008f88:	6053      	str	r3, [r2, #4]
  hi2c->PreviousState = I2C_STATE_NONE;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->XferISR       = NULL;
 8008f8e:	6343      	str	r3, [r0, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008f90:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8008f94:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET)
 8008f96:	f011 0f10 	tst.w	r1, #16
 8008f9a:	d006      	beq.n	8008faa <I2C_ITMasterCplt+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008f9c:	6803      	ldr	r3, [r0, #0]
 8008f9e:	2210      	movs	r2, #16
 8008fa0:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008fa2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008fa4:	f043 0304 	orr.w	r3, r3, #4
 8008fa8:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Flush_TXDR(hi2c);
 8008faa:	4620      	mov	r0, r4
 8008fac:	f7fd fab2 	bl	8006514 <I2C_Flush_TXDR>
  I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8008fb0:	2103      	movs	r1, #3
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	f7fd fb14 	bl	80065e0 <I2C_Disable_IRQ>
  tmperror = hi2c->ErrorCode;
 8008fb8:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8008fba:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008fbe:	b2db      	uxtb	r3, r3
 8008fc0:	2b60      	cmp	r3, #96	; 0x60
 8008fc2:	d01b      	beq.n	8008ffc <I2C_ITMasterCplt+0x92>
 8008fc4:	b9d2      	cbnz	r2, 8008ffc <I2C_ITMasterCplt+0x92>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008fc6:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008fca:	b2db      	uxtb	r3, r3
 8008fcc:	2b21      	cmp	r3, #33	; 0x21
 8008fce:	d01a      	beq.n	8009006 <I2C_ITMasterCplt+0x9c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008fd0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	2b22      	cmp	r3, #34	; 0x22
 8008fd8:	d114      	bne.n	8009004 <I2C_ITMasterCplt+0x9a>
    hi2c->State = HAL_I2C_STATE_READY;
 8008fda:	2320      	movs	r3, #32
 8008fdc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008fe0:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	2b40      	cmp	r3, #64	; 0x40
 8008fe8:	d027      	beq.n	800903a <I2C_ITMasterCplt+0xd0>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fea:	2300      	movs	r3, #0
 8008fec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008ff0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8008ff4:	4620      	mov	r0, r4
 8008ff6:	f7ff fd0a 	bl	8008a0e <HAL_I2C_MasterRxCpltCallback>
}
 8008ffa:	e003      	b.n	8009004 <I2C_ITMasterCplt+0x9a>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008ffc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8008ffe:	4620      	mov	r0, r4
 8009000:	f7ff fe06 	bl	8008c10 <I2C_ITError>
}
 8009004:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8009006:	2320      	movs	r3, #32
 8009008:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800900c:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8009010:	b2db      	uxtb	r3, r3
 8009012:	2b40      	cmp	r3, #64	; 0x40
 8009014:	d008      	beq.n	8009028 <I2C_ITMasterCplt+0xbe>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009016:	2300      	movs	r3, #0
 8009018:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800901c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8009020:	4620      	mov	r0, r4
 8009022:	f7ff fcf3 	bl	8008a0c <HAL_I2C_MasterTxCpltCallback>
 8009026:	e7ed      	b.n	8009004 <I2C_ITMasterCplt+0x9a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009028:	2300      	movs	r3, #0
 800902a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800902e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8009032:	4620      	mov	r0, r4
 8009034:	f7ff fde8 	bl	8008c08 <HAL_I2C_MemTxCpltCallback>
 8009038:	e7e4      	b.n	8009004 <I2C_ITMasterCplt+0x9a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800903a:	2300      	movs	r3, #0
 800903c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009040:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8009044:	4620      	mov	r0, r4
 8009046:	f7ff fde0 	bl	8008c0a <HAL_I2C_MemRxCpltCallback>
 800904a:	e7db      	b.n	8009004 <I2C_ITMasterCplt+0x9a>

0800904c <I2C_Master_ISR_IT>:
  __HAL_LOCK(hi2c);
 800904c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8009050:	2b01      	cmp	r3, #1
 8009052:	f000 80b7 	beq.w	80091c4 <I2C_Master_ISR_IT+0x178>
{
 8009056:	b570      	push	{r4, r5, r6, lr}
 8009058:	b082      	sub	sp, #8
 800905a:	4604      	mov	r4, r0
 800905c:	460d      	mov	r5, r1
 800905e:	4616      	mov	r6, r2
  __HAL_LOCK(hi2c);
 8009060:	2301      	movs	r3, #1
 8009062:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009066:	f011 0f10 	tst.w	r1, #16
 800906a:	d002      	beq.n	8009072 <I2C_Master_ISR_IT+0x26>
 800906c:	f012 0f10 	tst.w	r2, #16
 8009070:	d121      	bne.n	80090b6 <I2C_Master_ISR_IT+0x6a>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009072:	f015 0f04 	tst.w	r5, #4
 8009076:	d028      	beq.n	80090ca <I2C_Master_ISR_IT+0x7e>
 8009078:	f016 0f04 	tst.w	r6, #4
 800907c:	d025      	beq.n	80090ca <I2C_Master_ISR_IT+0x7e>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800907e:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009082:	6823      	ldr	r3, [r4, #0]
 8009084:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009086:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009088:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800908a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800908c:	3301      	adds	r3, #1
 800908e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferSize--;
 8009090:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009092:	3b01      	subs	r3, #1
 8009094:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferCount--;
 8009096:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009098:	3b01      	subs	r3, #1
 800909a:	b29b      	uxth	r3, r3
 800909c:	8563      	strh	r3, [r4, #42]	; 0x2a
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800909e:	f015 0f20 	tst.w	r5, #32
 80090a2:	d003      	beq.n	80090ac <I2C_Master_ISR_IT+0x60>
 80090a4:	f016 0f20 	tst.w	r6, #32
 80090a8:	f040 8087 	bne.w	80091ba <I2C_Master_ISR_IT+0x16e>
  __HAL_UNLOCK(hi2c);
 80090ac:	2000      	movs	r0, #0
 80090ae:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 80090b2:	b002      	add	sp, #8
 80090b4:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80090b6:	6803      	ldr	r3, [r0, #0]
 80090b8:	2210      	movs	r2, #16
 80090ba:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80090bc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80090be:	f043 0304 	orr.w	r3, r3, #4
 80090c2:	6443      	str	r3, [r0, #68]	; 0x44
    I2C_Flush_TXDR(hi2c);
 80090c4:	f7fd fa26 	bl	8006514 <I2C_Flush_TXDR>
 80090c8:	e7e9      	b.n	800909e <I2C_Master_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80090ca:	f015 0f02 	tst.w	r5, #2
 80090ce:	d011      	beq.n	80090f4 <I2C_Master_ISR_IT+0xa8>
 80090d0:	f016 0f02 	tst.w	r6, #2
 80090d4:	d00e      	beq.n	80090f4 <I2C_Master_ISR_IT+0xa8>
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80090d6:	6823      	ldr	r3, [r4, #0]
 80090d8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80090da:	7812      	ldrb	r2, [r2, #0]
 80090dc:	629a      	str	r2, [r3, #40]	; 0x28
    hi2c->pBuffPtr++;
 80090de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090e0:	3301      	adds	r3, #1
 80090e2:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferSize--;
 80090e4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80090e6:	3b01      	subs	r3, #1
 80090e8:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferCount--;
 80090ea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80090ec:	3b01      	subs	r3, #1
 80090ee:	b29b      	uxth	r3, r3
 80090f0:	8563      	strh	r3, [r4, #42]	; 0x2a
 80090f2:	e7d4      	b.n	800909e <I2C_Master_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80090f4:	f015 0f80 	tst.w	r5, #128	; 0x80
 80090f8:	d03f      	beq.n	800917a <I2C_Master_ISR_IT+0x12e>
 80090fa:	f016 0f40 	tst.w	r6, #64	; 0x40
 80090fe:	d0ce      	beq.n	800909e <I2C_Master_ISR_IT+0x52>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009100:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009102:	b29b      	uxth	r3, r3
 8009104:	b35b      	cbz	r3, 800915e <I2C_Master_ISR_IT+0x112>
 8009106:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009108:	bb4b      	cbnz	r3, 800915e <I2C_Master_ISR_IT+0x112>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800910a:	6823      	ldr	r3, [r4, #0]
 800910c:	6859      	ldr	r1, [r3, #4]
 800910e:	f3c1 0109 	ubfx	r1, r1, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009112:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009114:	b29b      	uxth	r3, r3
 8009116:	2bff      	cmp	r3, #255	; 0xff
 8009118:	d80e      	bhi.n	8009138 <I2C_Master_ISR_IT+0xec>
        hi2c->XferSize = hi2c->XferCount;
 800911a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800911c:	b292      	uxth	r2, r2
 800911e:	8522      	strh	r2, [r4, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009120:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009122:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009126:	d011      	beq.n	800914c <I2C_Master_ISR_IT+0x100>
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8009128:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800912a:	2000      	movs	r0, #0
 800912c:	9000      	str	r0, [sp, #0]
 800912e:	b2d2      	uxtb	r2, r2
 8009130:	4620      	mov	r0, r4
 8009132:	f7fd fa00 	bl	8006536 <I2C_TransferConfig>
 8009136:	e7b2      	b.n	800909e <I2C_Master_ISR_IT+0x52>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009138:	22ff      	movs	r2, #255	; 0xff
 800913a:	8522      	strh	r2, [r4, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800913c:	2300      	movs	r3, #0
 800913e:	9300      	str	r3, [sp, #0]
 8009140:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009144:	4620      	mov	r0, r4
 8009146:	f7fd f9f6 	bl	8006536 <I2C_TransferConfig>
 800914a:	e7a8      	b.n	800909e <I2C_Master_ISR_IT+0x52>
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800914c:	2300      	movs	r3, #0
 800914e:	9300      	str	r3, [sp, #0]
 8009150:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009154:	b2d2      	uxtb	r2, r2
 8009156:	4620      	mov	r0, r4
 8009158:	f7fd f9ed 	bl	8006536 <I2C_TransferConfig>
 800915c:	e79f      	b.n	800909e <I2C_Master_ISR_IT+0x52>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800915e:	6823      	ldr	r3, [r4, #0]
 8009160:	685b      	ldr	r3, [r3, #4]
 8009162:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8009166:	d103      	bne.n	8009170 <I2C_Master_ISR_IT+0x124>
        I2C_ITMasterSeqCplt(hi2c);
 8009168:	4620      	mov	r0, r4
 800916a:	f7ff fc51 	bl	8008a10 <I2C_ITMasterSeqCplt>
 800916e:	e796      	b.n	800909e <I2C_Master_ISR_IT+0x52>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009170:	2140      	movs	r1, #64	; 0x40
 8009172:	4620      	mov	r0, r4
 8009174:	f7ff fd4c 	bl	8008c10 <I2C_ITError>
 8009178:	e791      	b.n	800909e <I2C_Master_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800917a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800917e:	d08e      	beq.n	800909e <I2C_Master_ISR_IT+0x52>
 8009180:	f016 0f40 	tst.w	r6, #64	; 0x40
 8009184:	d08b      	beq.n	800909e <I2C_Master_ISR_IT+0x52>
    if (hi2c->XferCount == 0U)
 8009186:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009188:	b29b      	uxth	r3, r3
 800918a:	b98b      	cbnz	r3, 80091b0 <I2C_Master_ISR_IT+0x164>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800918c:	6823      	ldr	r3, [r4, #0]
 800918e:	685a      	ldr	r2, [r3, #4]
 8009190:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8009194:	d183      	bne.n	800909e <I2C_Master_ISR_IT+0x52>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8009196:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009198:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800919c:	d104      	bne.n	80091a8 <I2C_Master_ISR_IT+0x15c>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800919e:	685a      	ldr	r2, [r3, #4]
 80091a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80091a4:	605a      	str	r2, [r3, #4]
 80091a6:	e77a      	b.n	800909e <I2C_Master_ISR_IT+0x52>
          I2C_ITMasterSeqCplt(hi2c);
 80091a8:	4620      	mov	r0, r4
 80091aa:	f7ff fc31 	bl	8008a10 <I2C_ITMasterSeqCplt>
 80091ae:	e776      	b.n	800909e <I2C_Master_ISR_IT+0x52>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80091b0:	2140      	movs	r1, #64	; 0x40
 80091b2:	4620      	mov	r0, r4
 80091b4:	f7ff fd2c 	bl	8008c10 <I2C_ITError>
 80091b8:	e771      	b.n	800909e <I2C_Master_ISR_IT+0x52>
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80091ba:	4629      	mov	r1, r5
 80091bc:	4620      	mov	r0, r4
 80091be:	f7ff fed4 	bl	8008f6a <I2C_ITMasterCplt>
 80091c2:	e773      	b.n	80090ac <I2C_Master_ISR_IT+0x60>
  __HAL_LOCK(hi2c);
 80091c4:	2002      	movs	r0, #2
}
 80091c6:	4770      	bx	lr

080091c8 <I2C_Slave_ISR_DMA>:
{
 80091c8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 80091ca:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 80091cc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80091d0:	2b01      	cmp	r3, #1
 80091d2:	d065      	beq.n	80092a0 <I2C_Slave_ISR_DMA+0xd8>
 80091d4:	4604      	mov	r4, r0
 80091d6:	2301      	movs	r3, #1
 80091d8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80091dc:	f011 0f10 	tst.w	r1, #16
 80091e0:	d046      	beq.n	8009270 <I2C_Slave_ISR_DMA+0xa8>
 80091e2:	f012 0f10 	tst.w	r2, #16
 80091e6:	d043      	beq.n	8009270 <I2C_Slave_ISR_DMA+0xa8>
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80091e8:	0b93      	lsrs	r3, r2, #14
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80091ea:	0bd2      	lsrs	r2, r2, #15
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80091ec:	ea43 0002 	orr.w	r0, r3, r2
 80091f0:	f010 0f01 	tst.w	r0, #1
 80091f4:	d038      	beq.n	8009268 <I2C_Slave_ISR_DMA+0xa0>
      if (hi2c->hdmarx != NULL)
 80091f6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80091f8:	2800      	cmp	r0, #0
 80091fa:	d053      	beq.n	80092a4 <I2C_Slave_ISR_DMA+0xdc>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80091fc:	f012 0f01 	tst.w	r2, #1
 8009200:	d050      	beq.n	80092a4 <I2C_Slave_ISR_DMA+0xdc>
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8009202:	6802      	ldr	r2, [r0, #0]
 8009204:	6852      	ldr	r2, [r2, #4]
 8009206:	fab2 f282 	clz	r2, r2
 800920a:	0952      	lsrs	r2, r2, #5
      if (hi2c->hdmatx != NULL)
 800920c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800920e:	b138      	cbz	r0, 8009220 <I2C_Slave_ISR_DMA+0x58>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8009210:	f013 0f01 	tst.w	r3, #1
 8009214:	d004      	beq.n	8009220 <I2C_Slave_ISR_DMA+0x58>
 8009216:	e000      	b.n	800921a <I2C_Slave_ISR_DMA+0x52>
 8009218:	2200      	movs	r2, #0
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 800921a:	6803      	ldr	r3, [r0, #0]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	b10b      	cbz	r3, 8009224 <I2C_Slave_ISR_DMA+0x5c>
      if (treatdmanack == 1U)
 8009220:	2a00      	cmp	r2, #0
 8009222:	d044      	beq.n	80092ae <I2C_Slave_ISR_DMA+0xe6>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8009224:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8009228:	b2db      	uxtb	r3, r3
 800922a:	2b28      	cmp	r3, #40	; 0x28
 800922c:	d008      	beq.n	8009240 <I2C_Slave_ISR_DMA+0x78>
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800922e:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8009232:	b2db      	uxtb	r3, r3
 8009234:	2b29      	cmp	r3, #41	; 0x29
 8009236:	d00a      	beq.n	800924e <I2C_Slave_ISR_DMA+0x86>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009238:	6823      	ldr	r3, [r4, #0]
 800923a:	2210      	movs	r2, #16
 800923c:	61da      	str	r2, [r3, #28]
 800923e:	e023      	b.n	8009288 <I2C_Slave_ISR_DMA+0xc0>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8009240:	f1b5 7f00 	cmp.w	r5, #33554432	; 0x2000000
 8009244:	d1f3      	bne.n	800922e <I2C_Slave_ISR_DMA+0x66>
          I2C_ITListenCplt(hi2c, ITFlags);
 8009246:	4620      	mov	r0, r4
 8009248:	f7ff fcac 	bl	8008ba4 <I2C_ITListenCplt>
 800924c:	e01c      	b.n	8009288 <I2C_Slave_ISR_DMA+0xc0>
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800924e:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 8009252:	d0f1      	beq.n	8009238 <I2C_Slave_ISR_DMA+0x70>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009254:	6823      	ldr	r3, [r4, #0]
 8009256:	2210      	movs	r2, #16
 8009258:	61da      	str	r2, [r3, #28]
          I2C_Flush_TXDR(hi2c);
 800925a:	4620      	mov	r0, r4
 800925c:	f7fd f95a 	bl	8006514 <I2C_Flush_TXDR>
          I2C_ITSlaveSeqCplt(hi2c);
 8009260:	4620      	mov	r0, r4
 8009262:	f7ff fc01 	bl	8008a68 <I2C_ITSlaveSeqCplt>
 8009266:	e00f      	b.n	8009288 <I2C_Slave_ISR_DMA+0xc0>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009268:	6823      	ldr	r3, [r4, #0]
 800926a:	2210      	movs	r2, #16
 800926c:	61da      	str	r2, [r3, #28]
 800926e:	e00b      	b.n	8009288 <I2C_Slave_ISR_DMA+0xc0>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009270:	f011 0f08 	tst.w	r1, #8
 8009274:	d002      	beq.n	800927c <I2C_Slave_ISR_DMA+0xb4>
 8009276:	f012 0f08 	tst.w	r2, #8
 800927a:	d109      	bne.n	8009290 <I2C_Slave_ISR_DMA+0xc8>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800927c:	f011 0f20 	tst.w	r1, #32
 8009280:	d002      	beq.n	8009288 <I2C_Slave_ISR_DMA+0xc0>
 8009282:	f012 0f20 	tst.w	r2, #32
 8009286:	d107      	bne.n	8009298 <I2C_Slave_ISR_DMA+0xd0>
  __HAL_UNLOCK(hi2c);
 8009288:	2000      	movs	r0, #0
 800928a:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 800928e:	bd38      	pop	{r3, r4, r5, pc}
    I2C_ITAddrCplt(hi2c, ITFlags);
 8009290:	4620      	mov	r0, r4
 8009292:	f7ff fc38 	bl	8008b06 <I2C_ITAddrCplt>
 8009296:	e7f7      	b.n	8009288 <I2C_Slave_ISR_DMA+0xc0>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8009298:	4620      	mov	r0, r4
 800929a:	f7ff fd33 	bl	8008d04 <I2C_ITSlaveCplt>
 800929e:	e7f3      	b.n	8009288 <I2C_Slave_ISR_DMA+0xc0>
  __HAL_LOCK(hi2c);
 80092a0:	2002      	movs	r0, #2
 80092a2:	e7f4      	b.n	800928e <I2C_Slave_ISR_DMA+0xc6>
      if (hi2c->hdmatx != NULL)
 80092a4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80092a6:	b110      	cbz	r0, 80092ae <I2C_Slave_ISR_DMA+0xe6>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80092a8:	f013 0f01 	tst.w	r3, #1
 80092ac:	d1b4      	bne.n	8009218 <I2C_Slave_ISR_DMA+0x50>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	2210      	movs	r2, #16
 80092b2:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80092b4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80092b6:	f043 0304 	orr.w	r3, r3, #4
 80092ba:	6463      	str	r3, [r4, #68]	; 0x44
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80092bc:	f035 7380 	bics.w	r3, r5, #16777216	; 0x1000000
 80092c0:	d1e2      	bne.n	8009288 <I2C_Slave_ISR_DMA+0xc0>
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80092c2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80092c4:	4620      	mov	r0, r4
 80092c6:	f7ff fca3 	bl	8008c10 <I2C_ITError>
 80092ca:	e7dd      	b.n	8009288 <I2C_Slave_ISR_DMA+0xc0>

080092cc <I2C_Master_ISR_DMA>:
  __HAL_LOCK(hi2c);
 80092cc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80092d0:	2b01      	cmp	r3, #1
 80092d2:	f000 8094 	beq.w	80093fe <I2C_Master_ISR_DMA+0x132>
{
 80092d6:	b510      	push	{r4, lr}
 80092d8:	b082      	sub	sp, #8
 80092da:	4604      	mov	r4, r0
  __HAL_LOCK(hi2c);
 80092dc:	2301      	movs	r3, #1
 80092de:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80092e2:	f011 0f10 	tst.w	r1, #16
 80092e6:	d002      	beq.n	80092ee <I2C_Master_ISR_DMA+0x22>
 80092e8:	f012 0f10 	tst.w	r2, #16
 80092ec:	d133      	bne.n	8009356 <I2C_Master_ISR_DMA+0x8a>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80092ee:	f011 0f80 	tst.w	r1, #128	; 0x80
 80092f2:	d05a      	beq.n	80093aa <I2C_Master_ISR_DMA+0xde>
 80092f4:	f012 0f40 	tst.w	r2, #64	; 0x40
 80092f8:	d077      	beq.n	80093ea <I2C_Master_ISR_DMA+0x11e>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80092fa:	6822      	ldr	r2, [r4, #0]
 80092fc:	6813      	ldr	r3, [r2, #0]
 80092fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009302:	6013      	str	r3, [r2, #0]
    if (hi2c->XferCount != 0U)
 8009304:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009306:	b29b      	uxth	r3, r3
 8009308:	2b00      	cmp	r3, #0
 800930a:	d040      	beq.n	800938e <I2C_Master_ISR_DMA+0xc2>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800930c:	6823      	ldr	r3, [r4, #0]
 800930e:	6859      	ldr	r1, [r3, #4]
 8009310:	f3c1 0109 	ubfx	r1, r1, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009314:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009316:	b29b      	uxth	r3, r3
 8009318:	2bff      	cmp	r3, #255	; 0xff
 800931a:	d92e      	bls.n	800937a <I2C_Master_ISR_DMA+0xae>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800931c:	23ff      	movs	r3, #255	; 0xff
 800931e:	8523      	strh	r3, [r4, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8009320:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8009324:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8009328:	2000      	movs	r0, #0
 800932a:	9000      	str	r0, [sp, #0]
 800932c:	4620      	mov	r0, r4
 800932e:	f7fd f902 	bl	8006536 <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 8009332:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009334:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8009336:	1a9b      	subs	r3, r3, r2
 8009338:	b29b      	uxth	r3, r3
 800933a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800933c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8009340:	b2db      	uxtb	r3, r3
 8009342:	2b22      	cmp	r3, #34	; 0x22
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009344:	6822      	ldr	r2, [r4, #0]
 8009346:	6813      	ldr	r3, [r2, #0]
 8009348:	bf0c      	ite	eq
 800934a:	f443 4300 	orreq.w	r3, r3, #32768	; 0x8000
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800934e:	f443 4380 	orrne.w	r3, r3, #16384	; 0x4000
 8009352:	6013      	str	r3, [r2, #0]
 8009354:	e00c      	b.n	8009370 <I2C_Master_ISR_DMA+0xa4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009356:	6803      	ldr	r3, [r0, #0]
 8009358:	2210      	movs	r2, #16
 800935a:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800935c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800935e:	f043 0304 	orr.w	r3, r3, #4
 8009362:	6443      	str	r3, [r0, #68]	; 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009364:	2112      	movs	r1, #18
 8009366:	f7fd f901 	bl	800656c <I2C_Enable_IRQ>
    I2C_Flush_TXDR(hi2c);
 800936a:	4620      	mov	r0, r4
 800936c:	f7fd f8d2 	bl	8006514 <I2C_Flush_TXDR>
  __HAL_UNLOCK(hi2c);
 8009370:	2000      	movs	r0, #0
 8009372:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8009376:	b002      	add	sp, #8
 8009378:	bd10      	pop	{r4, pc}
        hi2c->XferSize = hi2c->XferCount;
 800937a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800937c:	8523      	strh	r3, [r4, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800937e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009380:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
          xfermode = hi2c->XferOptions;
 8009384:	bf14      	ite	ne
 8009386:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
          xfermode = I2C_AUTOEND_MODE;
 8009388:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 800938c:	e7ca      	b.n	8009324 <I2C_Master_ISR_DMA+0x58>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800938e:	6823      	ldr	r3, [r4, #0]
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8009396:	d103      	bne.n	80093a0 <I2C_Master_ISR_DMA+0xd4>
        I2C_ITMasterSeqCplt(hi2c);
 8009398:	4620      	mov	r0, r4
 800939a:	f7ff fb39 	bl	8008a10 <I2C_ITMasterSeqCplt>
 800939e:	e7e7      	b.n	8009370 <I2C_Master_ISR_DMA+0xa4>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80093a0:	2140      	movs	r1, #64	; 0x40
 80093a2:	4620      	mov	r0, r4
 80093a4:	f7ff fc34 	bl	8008c10 <I2C_ITError>
 80093a8:	e7e2      	b.n	8009370 <I2C_Master_ISR_DMA+0xa4>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80093aa:	f011 0f40 	tst.w	r1, #64	; 0x40
 80093ae:	d01c      	beq.n	80093ea <I2C_Master_ISR_DMA+0x11e>
 80093b0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80093b4:	d019      	beq.n	80093ea <I2C_Master_ISR_DMA+0x11e>
    if (hi2c->XferCount == 0U)
 80093b6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	b98b      	cbnz	r3, 80093e0 <I2C_Master_ISR_DMA+0x114>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80093bc:	6823      	ldr	r3, [r4, #0]
 80093be:	685a      	ldr	r2, [r3, #4]
 80093c0:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80093c4:	d1d4      	bne.n	8009370 <I2C_Master_ISR_DMA+0xa4>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80093c6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80093c8:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80093cc:	d104      	bne.n	80093d8 <I2C_Master_ISR_DMA+0x10c>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80093ce:	685a      	ldr	r2, [r3, #4]
 80093d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80093d4:	605a      	str	r2, [r3, #4]
 80093d6:	e7cb      	b.n	8009370 <I2C_Master_ISR_DMA+0xa4>
          I2C_ITMasterSeqCplt(hi2c);
 80093d8:	4620      	mov	r0, r4
 80093da:	f7ff fb19 	bl	8008a10 <I2C_ITMasterSeqCplt>
 80093de:	e7c7      	b.n	8009370 <I2C_Master_ISR_DMA+0xa4>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80093e0:	2140      	movs	r1, #64	; 0x40
 80093e2:	4620      	mov	r0, r4
 80093e4:	f7ff fc14 	bl	8008c10 <I2C_ITError>
 80093e8:	e7c2      	b.n	8009370 <I2C_Master_ISR_DMA+0xa4>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80093ea:	f011 0f20 	tst.w	r1, #32
 80093ee:	d0bf      	beq.n	8009370 <I2C_Master_ISR_DMA+0xa4>
 80093f0:	f012 0f20 	tst.w	r2, #32
 80093f4:	d0bc      	beq.n	8009370 <I2C_Master_ISR_DMA+0xa4>
    I2C_ITMasterCplt(hi2c, ITFlags);
 80093f6:	4620      	mov	r0, r4
 80093f8:	f7ff fdb7 	bl	8008f6a <I2C_ITMasterCplt>
 80093fc:	e7b8      	b.n	8009370 <I2C_Master_ISR_DMA+0xa4>
  __HAL_LOCK(hi2c);
 80093fe:	2002      	movs	r0, #2
}
 8009400:	4770      	bx	lr

08009402 <I2C_DMAError>:
{
 8009402:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009404:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009406:	6802      	ldr	r2, [r0, #0]
 8009408:	6853      	ldr	r3, [r2, #4]
 800940a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800940e:	6053      	str	r3, [r2, #4]
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009410:	2110      	movs	r1, #16
 8009412:	f7ff fbfd 	bl	8008c10 <I2C_ITError>
}
 8009416:	bd08      	pop	{r3, pc}

08009418 <I2C_DMAMasterTransmitCplt>:
{
 8009418:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800941a:	6a84      	ldr	r4, [r0, #40]	; 0x28
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800941c:	6822      	ldr	r2, [r4, #0]
 800941e:	6813      	ldr	r3, [r2, #0]
 8009420:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009424:	6013      	str	r3, [r2, #0]
  if (hi2c->XferCount == 0U)
 8009426:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009428:	b29b      	uxth	r3, r3
 800942a:	b1b3      	cbz	r3, 800945a <I2C_DMAMasterTransmitCplt+0x42>
    hi2c->pBuffPtr += hi2c->XferSize;
 800942c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800942e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009430:	4419      	add	r1, r3
 8009432:	6261      	str	r1, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009434:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8009436:	b29b      	uxth	r3, r3
 8009438:	2bff      	cmp	r3, #255	; 0xff
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800943a:	bf8c      	ite	hi
 800943c:	23ff      	movhi	r3, #255	; 0xff
      hi2c->XferSize = hi2c->XferCount;
 800943e:	8d63      	ldrhls	r3, [r4, #42]	; 0x2a
 8009440:	8523      	strh	r3, [r4, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK)
 8009442:	6822      	ldr	r2, [r4, #0]
 8009444:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009446:	3228      	adds	r2, #40	; 0x28
 8009448:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800944a:	f7fb fdde 	bl	800500a <HAL_DMA_Start_IT>
 800944e:	b948      	cbnz	r0, 8009464 <I2C_DMAMasterTransmitCplt+0x4c>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8009450:	2112      	movs	r1, #18
 8009452:	4620      	mov	r0, r4
 8009454:	f7fd f88a 	bl	800656c <I2C_Enable_IRQ>
}
 8009458:	bd10      	pop	{r4, pc}
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800945a:	2112      	movs	r1, #18
 800945c:	4620      	mov	r0, r4
 800945e:	f7fd f885 	bl	800656c <I2C_Enable_IRQ>
 8009462:	e7f9      	b.n	8009458 <I2C_DMAMasterTransmitCplt+0x40>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009464:	2110      	movs	r1, #16
 8009466:	4620      	mov	r0, r4
 8009468:	f7ff fbd2 	bl	8008c10 <I2C_ITError>
 800946c:	e7f4      	b.n	8009458 <I2C_DMAMasterTransmitCplt+0x40>

0800946e <I2C_DMAMasterReceiveCplt>:
{
 800946e:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009470:	6a84      	ldr	r4, [r0, #40]	; 0x28
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009472:	6822      	ldr	r2, [r4, #0]
 8009474:	6813      	ldr	r3, [r2, #0]
 8009476:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800947a:	6013      	str	r3, [r2, #0]
  if (hi2c->XferCount == 0U)
 800947c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800947e:	b29b      	uxth	r3, r3
 8009480:	b1b3      	cbz	r3, 80094b0 <I2C_DMAMasterReceiveCplt+0x42>
    hi2c->pBuffPtr += hi2c->XferSize;
 8009482:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8009484:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8009486:	441a      	add	r2, r3
 8009488:	6262      	str	r2, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800948a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800948c:	b29b      	uxth	r3, r3
 800948e:	2bff      	cmp	r3, #255	; 0xff
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009490:	bf8c      	ite	hi
 8009492:	23ff      	movhi	r3, #255	; 0xff
      hi2c->XferSize = hi2c->XferCount;
 8009494:	8d63      	ldrhls	r3, [r4, #42]	; 0x2a
 8009496:	8523      	strh	r3, [r4, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK)
 8009498:	6821      	ldr	r1, [r4, #0]
 800949a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800949c:	3124      	adds	r1, #36	; 0x24
 800949e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80094a0:	f7fb fdb3 	bl	800500a <HAL_DMA_Start_IT>
 80094a4:	b948      	cbnz	r0, 80094ba <I2C_DMAMasterReceiveCplt+0x4c>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80094a6:	2112      	movs	r1, #18
 80094a8:	4620      	mov	r0, r4
 80094aa:	f7fd f85f 	bl	800656c <I2C_Enable_IRQ>
}
 80094ae:	bd10      	pop	{r4, pc}
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80094b0:	2112      	movs	r1, #18
 80094b2:	4620      	mov	r0, r4
 80094b4:	f7fd f85a 	bl	800656c <I2C_Enable_IRQ>
 80094b8:	e7f9      	b.n	80094ae <I2C_DMAMasterReceiveCplt+0x40>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80094ba:	2110      	movs	r1, #16
 80094bc:	4620      	mov	r0, r4
 80094be:	f7ff fba7 	bl	8008c10 <I2C_ITError>
 80094c2:	e7f4      	b.n	80094ae <I2C_DMAMasterReceiveCplt+0x40>

080094c4 <HAL_I2C_ER_IRQHandler>:
{
 80094c4:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80094c6:	6802      	ldr	r2, [r0, #0]
 80094c8:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80094ca:	6811      	ldr	r1, [r2, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80094cc:	f413 7f80 	tst.w	r3, #256	; 0x100
 80094d0:	d010      	beq.n	80094f4 <HAL_I2C_ER_IRQHandler+0x30>
 80094d2:	f011 0f80 	tst.w	r1, #128	; 0x80
 80094d6:	d02e      	beq.n	8009536 <HAL_I2C_ER_IRQHandler+0x72>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80094d8:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80094da:	f041 0101 	orr.w	r1, r1, #1
 80094de:	6441      	str	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80094e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80094e4:	61d1      	str	r1, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80094e6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80094ea:	d109      	bne.n	8009500 <HAL_I2C_ER_IRQHandler+0x3c>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80094ec:	f413 7f00 	tst.w	r3, #512	; 0x200
 80094f0:	d111      	bne.n	8009516 <HAL_I2C_ER_IRQHandler+0x52>
 80094f2:	e018      	b.n	8009526 <HAL_I2C_ER_IRQHandler+0x62>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80094f4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80094f8:	d020      	beq.n	800953c <HAL_I2C_ER_IRQHandler+0x78>
 80094fa:	f011 0f80 	tst.w	r1, #128	; 0x80
 80094fe:	d012      	beq.n	8009526 <HAL_I2C_ER_IRQHandler+0x62>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8009500:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009502:	f042 0208 	orr.w	r2, r2, #8
 8009506:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009508:	6802      	ldr	r2, [r0, #0]
 800950a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800950e:	61d1      	str	r1, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009510:	f413 7f00 	tst.w	r3, #512	; 0x200
 8009514:	d007      	beq.n	8009526 <HAL_I2C_ER_IRQHandler+0x62>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8009516:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009518:	f043 0302 	orr.w	r3, r3, #2
 800951c:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800951e:	6803      	ldr	r3, [r0, #0]
 8009520:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009524:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 8009526:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8009528:	f011 0f0b 	tst.w	r1, #11
 800952c:	d100      	bne.n	8009530 <HAL_I2C_ER_IRQHandler+0x6c>
}
 800952e:	bd08      	pop	{r3, pc}
    I2C_ITError(hi2c, tmperror);
 8009530:	f7ff fb6e 	bl	8008c10 <I2C_ITError>
}
 8009534:	e7fb      	b.n	800952e <HAL_I2C_ER_IRQHandler+0x6a>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009536:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800953a:	d1f4      	bne.n	8009526 <HAL_I2C_ER_IRQHandler+0x62>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800953c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8009540:	d0f1      	beq.n	8009526 <HAL_I2C_ER_IRQHandler+0x62>
 8009542:	f011 0f80 	tst.w	r1, #128	; 0x80
 8009546:	d0ee      	beq.n	8009526 <HAL_I2C_ER_IRQHandler+0x62>
 8009548:	e7e5      	b.n	8009516 <HAL_I2C_ER_IRQHandler+0x52>

0800954a <I2C_DMAAbort>:
{
 800954a:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800954c:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hi2c->hdmatx->XferAbortCallback = NULL;
 800954e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8009550:	2300      	movs	r3, #0
 8009552:	6393      	str	r3, [r2, #56]	; 0x38
  hi2c->hdmarx->XferAbortCallback = NULL;
 8009554:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009556:	6393      	str	r3, [r2, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009558:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800955c:	b2db      	uxtb	r3, r3
 800955e:	2b60      	cmp	r3, #96	; 0x60
 8009560:	d002      	beq.n	8009568 <I2C_DMAAbort+0x1e>
    HAL_I2C_ErrorCallback(hi2c);
 8009562:	f7ff fb53 	bl	8008c0c <HAL_I2C_ErrorCallback>
}
 8009566:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8009568:	2320      	movs	r3, #32
 800956a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 800956e:	f7ff fb4e 	bl	8008c0e <HAL_I2C_AbortCpltCallback>
 8009572:	e7f8      	b.n	8009566 <I2C_DMAAbort+0x1c>

08009574 <HAL_I2C_GetState>:
  return hi2c->State;
 8009574:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
}
 8009578:	4770      	bx	lr

0800957a <HAL_I2C_GetMode>:
  return hi2c->Mode;
 800957a:	f890 0042 	ldrb.w	r0, [r0, #66]	; 0x42
}
 800957e:	4770      	bx	lr

08009580 <HAL_I2C_GetError>:
  return hi2c->ErrorCode;
 8009580:	6c40      	ldr	r0, [r0, #68]	; 0x44
}
 8009582:	4770      	bx	lr

08009584 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009584:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8009588:	b2db      	uxtb	r3, r3
 800958a:	2b20      	cmp	r3, #32
 800958c:	d124      	bne.n	80095d8 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800958e:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8009592:	2b01      	cmp	r3, #1
 8009594:	d022      	beq.n	80095dc <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8009596:	2301      	movs	r3, #1
 8009598:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800959c:	2324      	movs	r3, #36	; 0x24
 800959e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80095a2:	6802      	ldr	r2, [r0, #0]
 80095a4:	6813      	ldr	r3, [r2, #0]
 80095a6:	f023 0301 	bic.w	r3, r3, #1
 80095aa:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80095ac:	6802      	ldr	r2, [r0, #0]
 80095ae:	6813      	ldr	r3, [r2, #0]
 80095b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80095b4:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80095b6:	6802      	ldr	r2, [r0, #0]
 80095b8:	6813      	ldr	r3, [r2, #0]
 80095ba:	4319      	orrs	r1, r3
 80095bc:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80095be:	6802      	ldr	r2, [r0, #0]
 80095c0:	6813      	ldr	r3, [r2, #0]
 80095c2:	f043 0301 	orr.w	r3, r3, #1
 80095c6:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80095c8:	2320      	movs	r3, #32
 80095ca:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80095ce:	2300      	movs	r3, #0
 80095d0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80095d4:	4618      	mov	r0, r3
 80095d6:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80095d8:	2002      	movs	r0, #2
 80095da:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80095dc:	2002      	movs	r0, #2
  }
}
 80095de:	4770      	bx	lr

080095e0 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80095e0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	2b20      	cmp	r3, #32
 80095e8:	d122      	bne.n	8009630 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80095ea:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80095ee:	2b01      	cmp	r3, #1
 80095f0:	d020      	beq.n	8009634 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 80095f2:	2301      	movs	r3, #1
 80095f4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80095f8:	2324      	movs	r3, #36	; 0x24
 80095fa:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80095fe:	6802      	ldr	r2, [r0, #0]
 8009600:	6813      	ldr	r3, [r2, #0]
 8009602:	f023 0301 	bic.w	r3, r3, #1
 8009606:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009608:	6802      	ldr	r2, [r0, #0]
 800960a:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800960c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009610:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009614:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009616:	6802      	ldr	r2, [r0, #0]
 8009618:	6813      	ldr	r3, [r2, #0]
 800961a:	f043 0301 	orr.w	r3, r3, #1
 800961e:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009620:	2320      	movs	r3, #32
 8009622:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009626:	2300      	movs	r3, #0
 8009628:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 800962c:	4618      	mov	r0, r3
 800962e:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8009630:	2002      	movs	r0, #2
 8009632:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8009634:	2002      	movs	r0, #2
  }
}
 8009636:	4770      	bx	lr

08009638 <HAL_I2CEx_EnableWakeUp>:
HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(I2C_HandleTypeDef *hi2c)
{
  /* Check the parameters */
  assert_param(IS_I2C_WAKEUP_FROMSTOP_INSTANCE(hi2c->Instance));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009638:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800963c:	b2db      	uxtb	r3, r3
 800963e:	2b20      	cmp	r3, #32
 8009640:	d120      	bne.n	8009684 <HAL_I2CEx_EnableWakeUp+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009642:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8009646:	2b01      	cmp	r3, #1
 8009648:	d01e      	beq.n	8009688 <HAL_I2CEx_EnableWakeUp+0x50>
 800964a:	2301      	movs	r3, #1
 800964c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009650:	2324      	movs	r3, #36	; 0x24
 8009652:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009656:	6802      	ldr	r2, [r0, #0]
 8009658:	6813      	ldr	r3, [r2, #0]
 800965a:	f023 0301 	bic.w	r3, r3, #1
 800965e:	6013      	str	r3, [r2, #0]

    /* Enable wakeup from stop mode */
    hi2c->Instance->CR1 |= I2C_CR1_WUPEN;
 8009660:	6802      	ldr	r2, [r0, #0]
 8009662:	6813      	ldr	r3, [r2, #0]
 8009664:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009668:	6013      	str	r3, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 800966a:	6802      	ldr	r2, [r0, #0]
 800966c:	6813      	ldr	r3, [r2, #0]
 800966e:	f043 0301 	orr.w	r3, r3, #1
 8009672:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009674:	2320      	movs	r3, #32
 8009676:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800967a:	2300      	movs	r3, #0
 800967c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8009680:	4618      	mov	r0, r3
 8009682:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8009684:	2002      	movs	r0, #2
 8009686:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8009688:	2002      	movs	r0, #2
  }
}
 800968a:	4770      	bx	lr

0800968c <HAL_I2CEx_DisableWakeUp>:
HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(I2C_HandleTypeDef *hi2c)
{
  /* Check the parameters */
  assert_param(IS_I2C_WAKEUP_FROMSTOP_INSTANCE(hi2c->Instance));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800968c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8009690:	b2db      	uxtb	r3, r3
 8009692:	2b20      	cmp	r3, #32
 8009694:	d120      	bne.n	80096d8 <HAL_I2CEx_DisableWakeUp+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009696:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800969a:	2b01      	cmp	r3, #1
 800969c:	d01e      	beq.n	80096dc <HAL_I2CEx_DisableWakeUp+0x50>
 800969e:	2301      	movs	r3, #1
 80096a0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80096a4:	2324      	movs	r3, #36	; 0x24
 80096a6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80096aa:	6802      	ldr	r2, [r0, #0]
 80096ac:	6813      	ldr	r3, [r2, #0]
 80096ae:	f023 0301 	bic.w	r3, r3, #1
 80096b2:	6013      	str	r3, [r2, #0]

    /* Enable wakeup from stop mode */
    hi2c->Instance->CR1 &= ~(I2C_CR1_WUPEN);
 80096b4:	6802      	ldr	r2, [r0, #0]
 80096b6:	6813      	ldr	r3, [r2, #0]
 80096b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80096bc:	6013      	str	r3, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80096be:	6802      	ldr	r2, [r0, #0]
 80096c0:	6813      	ldr	r3, [r2, #0]
 80096c2:	f043 0301 	orr.w	r3, r3, #1
 80096c6:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80096c8:	2320      	movs	r3, #32
 80096ca:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80096ce:	2300      	movs	r3, #0
 80096d0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80096d4:	4618      	mov	r0, r3
 80096d6:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80096d8:	2002      	movs	r0, #2
 80096da:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80096dc:	2002      	movs	r0, #2
  }
}
 80096de:	4770      	bx	lr

080096e0 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80096e0:	b082      	sub	sp, #8
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80096e2:	4b08      	ldr	r3, [pc, #32]	; (8009704 <HAL_I2CEx_EnableFastModePlus+0x24>)
 80096e4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80096e6:	f042 0201 	orr.w	r2, r2, #1
 80096ea:	661a      	str	r2, [r3, #96]	; 0x60
 80096ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096ee:	f003 0301 	and.w	r3, r3, #1
 80096f2:	9301      	str	r3, [sp, #4]
 80096f4:	9b01      	ldr	r3, [sp, #4]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80096f6:	4a04      	ldr	r2, [pc, #16]	; (8009708 <HAL_I2CEx_EnableFastModePlus+0x28>)
 80096f8:	6853      	ldr	r3, [r2, #4]
 80096fa:	4318      	orrs	r0, r3
 80096fc:	6050      	str	r0, [r2, #4]
}
 80096fe:	b002      	add	sp, #8
 8009700:	4770      	bx	lr
 8009702:	bf00      	nop
 8009704:	40021000 	.word	0x40021000
 8009708:	40010000 	.word	0x40010000

0800970c <HAL_I2CEx_DisableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be disabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus)
{
 800970c:	b082      	sub	sp, #8
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800970e:	4b08      	ldr	r3, [pc, #32]	; (8009730 <HAL_I2CEx_DisableFastModePlus+0x24>)
 8009710:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009712:	f042 0201 	orr.w	r2, r2, #1
 8009716:	661a      	str	r2, [r3, #96]	; 0x60
 8009718:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800971a:	f003 0301 	and.w	r3, r3, #1
 800971e:	9301      	str	r3, [sp, #4]
 8009720:	9b01      	ldr	r3, [sp, #4]

  /* Disable fast mode plus driving capability for selected pin */
  CLEAR_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8009722:	4a04      	ldr	r2, [pc, #16]	; (8009734 <HAL_I2CEx_DisableFastModePlus+0x28>)
 8009724:	6853      	ldr	r3, [r2, #4]
 8009726:	ea23 0000 	bic.w	r0, r3, r0
 800972a:	6050      	str	r0, [r2, #4]
}
 800972c:	b002      	add	sp, #8
 800972e:	4770      	bx	lr
 8009730:	40021000 	.word	0x40021000
 8009734:	40010000 	.word	0x40010000

08009738 <HAL_PWR_DeInit>:
  * @brief Deinitialize the HAL PWR peripheral registers to their default reset values.
  * @retval None
  */
void HAL_PWR_DeInit(void)
{
  __HAL_RCC_PWR_FORCE_RESET();
 8009738:	4b04      	ldr	r3, [pc, #16]	; (800974c <HAL_PWR_DeInit+0x14>)
 800973a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800973c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009740:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_RCC_PWR_RELEASE_RESET();
 8009742:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009744:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009748:	639a      	str	r2, [r3, #56]	; 0x38
}
 800974a:	4770      	bx	lr
 800974c:	40021000 	.word	0x40021000

08009750 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009750:	4a02      	ldr	r2, [pc, #8]	; (800975c <HAL_PWR_EnableBkUpAccess+0xc>)
 8009752:	6813      	ldr	r3, [r2, #0]
 8009754:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009758:	6013      	str	r3, [r2, #0]
}
 800975a:	4770      	bx	lr
 800975c:	40007000 	.word	0x40007000

08009760 <HAL_PWR_DisableBkUpAccess>:
  *        (RTC registers, RTC backup data registers).
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8009760:	4a02      	ldr	r2, [pc, #8]	; (800976c <HAL_PWR_DisableBkUpAccess+0xc>)
 8009762:	6813      	ldr	r3, [r2, #0]
 8009764:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009768:	6013      	str	r3, [r2, #0]
}
 800976a:	4770      	bx	lr
 800976c:	40007000 	.word	0x40007000

08009770 <HAL_PWR_ConfigPVD>:
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 8009770:	4a1e      	ldr	r2, [pc, #120]	; (80097ec <HAL_PWR_ConfigPVD+0x7c>)
 8009772:	6853      	ldr	r3, [r2, #4]
 8009774:	f023 030e 	bic.w	r3, r3, #14
 8009778:	6801      	ldr	r1, [r0, #0]
 800977a:	430b      	orrs	r3, r1
 800977c:	6053      	str	r3, [r2, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 800977e:	4b1c      	ldr	r3, [pc, #112]	; (80097f0 <HAL_PWR_ConfigPVD+0x80>)
 8009780:	685a      	ldr	r2, [r3, #4]
 8009782:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009786:	605a      	str	r2, [r3, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8009788:	681a      	ldr	r2, [r3, #0]
 800978a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800978e:	601a      	str	r2, [r3, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 8009790:	68da      	ldr	r2, [r3, #12]
 8009792:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009796:	60da      	str	r2, [r3, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8009798:	689a      	ldr	r2, [r3, #8]
 800979a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800979e:	609a      	str	r2, [r3, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 80097a0:	6843      	ldr	r3, [r0, #4]
 80097a2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80097a6:	d004      	beq.n	80097b2 <HAL_PWR_ConfigPVD+0x42>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 80097a8:	4a11      	ldr	r2, [pc, #68]	; (80097f0 <HAL_PWR_ConfigPVD+0x80>)
 80097aa:	6813      	ldr	r3, [r2, #0]
 80097ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80097b0:	6013      	str	r3, [r2, #0]
  }

  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 80097b2:	6843      	ldr	r3, [r0, #4]
 80097b4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80097b8:	d004      	beq.n	80097c4 <HAL_PWR_ConfigPVD+0x54>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 80097ba:	4a0d      	ldr	r2, [pc, #52]	; (80097f0 <HAL_PWR_ConfigPVD+0x80>)
 80097bc:	6853      	ldr	r3, [r2, #4]
 80097be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80097c2:	6053      	str	r3, [r2, #4]
  }

  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 80097c4:	6843      	ldr	r3, [r0, #4]
 80097c6:	f013 0f01 	tst.w	r3, #1
 80097ca:	d004      	beq.n	80097d6 <HAL_PWR_ConfigPVD+0x66>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 80097cc:	4a08      	ldr	r2, [pc, #32]	; (80097f0 <HAL_PWR_ConfigPVD+0x80>)
 80097ce:	6893      	ldr	r3, [r2, #8]
 80097d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80097d4:	6093      	str	r3, [r2, #8]
  }

  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 80097d6:	6843      	ldr	r3, [r0, #4]
 80097d8:	f013 0f02 	tst.w	r3, #2
 80097dc:	d004      	beq.n	80097e8 <HAL_PWR_ConfigPVD+0x78>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 80097de:	4a04      	ldr	r2, [pc, #16]	; (80097f0 <HAL_PWR_ConfigPVD+0x80>)
 80097e0:	68d3      	ldr	r3, [r2, #12]
 80097e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80097e6:	60d3      	str	r3, [r2, #12]
  }

  return HAL_OK;
}
 80097e8:	2000      	movs	r0, #0
 80097ea:	4770      	bx	lr
 80097ec:	40007000 	.word	0x40007000
 80097f0:	40010400 	.word	0x40010400

080097f4 <HAL_PWR_EnablePVD>:
  * @brief Enable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 80097f4:	4a02      	ldr	r2, [pc, #8]	; (8009800 <HAL_PWR_EnablePVD+0xc>)
 80097f6:	6853      	ldr	r3, [r2, #4]
 80097f8:	f043 0301 	orr.w	r3, r3, #1
 80097fc:	6053      	str	r3, [r2, #4]
}
 80097fe:	4770      	bx	lr
 8009800:	40007000 	.word	0x40007000

08009804 <HAL_PWR_DisablePVD>:
  * @brief Disable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
  CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE);
 8009804:	4a02      	ldr	r2, [pc, #8]	; (8009810 <HAL_PWR_DisablePVD+0xc>)
 8009806:	6853      	ldr	r3, [r2, #4]
 8009808:	f023 0301 	bic.w	r3, r3, #1
 800980c:	6053      	str	r3, [r2, #4]
}
 800980e:	4770      	bx	lr
 8009810:	40007000 	.word	0x40007000

08009814 <HAL_PWR_EnableWakeUpPin>:
{
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 8009814:	4a06      	ldr	r2, [pc, #24]	; (8009830 <HAL_PWR_EnableWakeUpPin+0x1c>)
 8009816:	68d3      	ldr	r3, [r2, #12]
 8009818:	f000 011f 	and.w	r1, r0, #31
 800981c:	ea23 0301 	bic.w	r3, r3, r1
 8009820:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8009824:	60d0      	str	r0, [r2, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 8009826:	6893      	ldr	r3, [r2, #8]
 8009828:	4319      	orrs	r1, r3
 800982a:	6091      	str	r1, [r2, #8]


}
 800982c:	4770      	bx	lr
 800982e:	bf00      	nop
 8009830:	40007000 	.word	0x40007000

08009834 <HAL_PWR_DisableWakeUpPin>:
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 8009834:	4a03      	ldr	r2, [pc, #12]	; (8009844 <HAL_PWR_DisableWakeUpPin+0x10>)
 8009836:	6893      	ldr	r3, [r2, #8]
 8009838:	f000 001f 	and.w	r0, r0, #31
 800983c:	ea23 0300 	bic.w	r3, r3, r0
 8009840:	6093      	str	r3, [r2, #8]
}
 8009842:	4770      	bx	lr
 8009844:	40007000 	.word	0x40007000

08009848 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8009848:	b510      	push	{r4, lr}
 800984a:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800984c:	b9a0      	cbnz	r0, 8009878 <HAL_PWR_EnterSLEEPMode+0x30>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800984e:	4b0f      	ldr	r3, [pc, #60]	; (800988c <HAL_PWR_EnterSLEEPMode+0x44>)
 8009850:	695b      	ldr	r3, [r3, #20]
 8009852:	f413 7f00 	tst.w	r3, #512	; 0x200
 8009856:	d10a      	bne.n	800986e <HAL_PWR_EnterSLEEPMode+0x26>
      HAL_PWREx_EnableLowPowerRunMode();
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009858:	4a0d      	ldr	r2, [pc, #52]	; (8009890 <HAL_PWR_EnterSLEEPMode+0x48>)
 800985a:	6913      	ldr	r3, [r2, #16]
 800985c:	f023 0304 	bic.w	r3, r3, #4
 8009860:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8009862:	2c01      	cmp	r4, #1
 8009864:	d010      	beq.n	8009888 <HAL_PWR_EnterSLEEPMode+0x40>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8009866:	bf40      	sev
    __WFE();
 8009868:	bf20      	wfe
    __WFE();
 800986a:	bf20      	wfe
  }

}
 800986c:	bd10      	pop	{r4, pc}
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800986e:	f000 fba3 	bl	8009fb8 <HAL_PWREx_DisableLowPowerRunMode>
 8009872:	2800      	cmp	r0, #0
 8009874:	d0f0      	beq.n	8009858 <HAL_PWR_EnterSLEEPMode+0x10>
 8009876:	e7f9      	b.n	800986c <HAL_PWR_EnterSLEEPMode+0x24>
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8009878:	4b04      	ldr	r3, [pc, #16]	; (800988c <HAL_PWR_EnterSLEEPMode+0x44>)
 800987a:	695b      	ldr	r3, [r3, #20]
 800987c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8009880:	d1ea      	bne.n	8009858 <HAL_PWR_EnterSLEEPMode+0x10>
      HAL_PWREx_EnableLowPowerRunMode();
 8009882:	f000 fb91 	bl	8009fa8 <HAL_PWREx_EnableLowPowerRunMode>
 8009886:	e7e7      	b.n	8009858 <HAL_PWR_EnterSLEEPMode+0x10>
    __WFI();
 8009888:	bf30      	wfi
 800988a:	e7ef      	b.n	800986c <HAL_PWR_EnterSLEEPMode+0x24>
 800988c:	40007000 	.word	0x40007000
 8009890:	e000ed00 	.word	0xe000ed00

08009894 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI instruction.
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8009894:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));

  if(Regulator == PWR_LOWPOWERREGULATOR_ON)
 8009896:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 800989a:	d003      	beq.n	80098a4 <HAL_PWR_EnterSTOPMode+0x10>
  {
    HAL_PWREx_EnterSTOP1Mode(STOPEntry);
  }
  else
  {
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
 800989c:	4608      	mov	r0, r1
 800989e:	f000 fbb7 	bl	800a010 <HAL_PWREx_EnterSTOP0Mode>
  }
}
 80098a2:	bd08      	pop	{r3, pc}
    HAL_PWREx_EnterSTOP1Mode(STOPEntry);
 80098a4:	4608      	mov	r0, r1
 80098a6:	f000 fbcf 	bl	800a048 <HAL_PWREx_EnterSTOP1Mode>
 80098aa:	e7fa      	b.n	80098a2 <HAL_PWR_EnterSTOPMode+0xe>

080098ac <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 80098ac:	4a06      	ldr	r2, [pc, #24]	; (80098c8 <HAL_PWR_EnterSTANDBYMode+0x1c>)
 80098ae:	6813      	ldr	r3, [r2, #0]
 80098b0:	f023 0307 	bic.w	r3, r3, #7
 80098b4:	f043 0303 	orr.w	r3, r3, #3
 80098b8:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80098ba:	4a04      	ldr	r2, [pc, #16]	; (80098cc <HAL_PWR_EnterSTANDBYMode+0x20>)
 80098bc:	6913      	ldr	r3, [r2, #16]
 80098be:	f043 0304 	orr.w	r3, r3, #4
 80098c2:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 80098c4:	bf30      	wfi
}
 80098c6:	4770      	bx	lr
 80098c8:	40007000 	.word	0x40007000
 80098cc:	e000ed00 	.word	0xe000ed00

080098d0 <HAL_PWR_EnableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80098d0:	4a02      	ldr	r2, [pc, #8]	; (80098dc <HAL_PWR_EnableSleepOnExit+0xc>)
 80098d2:	6913      	ldr	r3, [r2, #16]
 80098d4:	f043 0302 	orr.w	r3, r3, #2
 80098d8:	6113      	str	r3, [r2, #16]
}
 80098da:	4770      	bx	lr
 80098dc:	e000ed00 	.word	0xe000ed00

080098e0 <HAL_PWR_DisableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 80098e0:	4a02      	ldr	r2, [pc, #8]	; (80098ec <HAL_PWR_DisableSleepOnExit+0xc>)
 80098e2:	6913      	ldr	r3, [r2, #16]
 80098e4:	f023 0302 	bic.w	r3, r3, #2
 80098e8:	6113      	str	r3, [r2, #16]
}
 80098ea:	4770      	bx	lr
 80098ec:	e000ed00 	.word	0xe000ed00

080098f0 <HAL_PWR_EnableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_EnableSEVOnPend(void)
{
  /* Set SEVONPEND bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 80098f0:	4a02      	ldr	r2, [pc, #8]	; (80098fc <HAL_PWR_EnableSEVOnPend+0xc>)
 80098f2:	6913      	ldr	r3, [r2, #16]
 80098f4:	f043 0310 	orr.w	r3, r3, #16
 80098f8:	6113      	str	r3, [r2, #16]
}
 80098fa:	4770      	bx	lr
 80098fc:	e000ed00 	.word	0xe000ed00

08009900 <HAL_PWR_DisableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_DisableSEVOnPend(void)
{
  /* Clear SEVONPEND bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8009900:	4a02      	ldr	r2, [pc, #8]	; (800990c <HAL_PWR_DisableSEVOnPend+0xc>)
 8009902:	6913      	ldr	r3, [r2, #16]
 8009904:	f023 0310 	bic.w	r3, r3, #16
 8009908:	6113      	str	r3, [r2, #16]
}
 800990a:	4770      	bx	lr
 800990c:	e000ed00 	.word	0xe000ed00

08009910 <HAL_PWR_PVDCallback>:
__weak void HAL_PWR_PVDCallback(void)
{
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
   */
}
 8009910:	4770      	bx	lr
	...

08009914 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009914:	4b02      	ldr	r3, [pc, #8]	; (8009920 <HAL_PWREx_GetVoltageRange+0xc>)
 8009916:	6818      	ldr	r0, [r3, #0]
#endif
}
 8009918:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 800991c:	4770      	bx	lr
 800991e:	bf00      	nop
 8009920:	40007000 	.word	0x40007000

08009924 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009924:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009928:	d00f      	beq.n	800994a <HAL_PWREx_ControlVoltageScaling+0x26>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800992a:	4b21      	ldr	r3, [pc, #132]	; (80099b0 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009932:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009936:	d038      	beq.n	80099aa <HAL_PWREx_ControlVoltageScaling+0x86>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009938:	4a1d      	ldr	r2, [pc, #116]	; (80099b0 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 800993a:	6813      	ldr	r3, [r2, #0]
 800993c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009940:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009944:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009946:	2000      	movs	r0, #0
 8009948:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800994a:	4b19      	ldr	r3, [pc, #100]	; (80099b0 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009952:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009956:	d026      	beq.n	80099a6 <HAL_PWREx_ControlVoltageScaling+0x82>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009958:	4a15      	ldr	r2, [pc, #84]	; (80099b0 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 800995a:	6813      	ldr	r3, [r2, #0]
 800995c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009960:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009964:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009966:	4b13      	ldr	r3, [pc, #76]	; (80099b4 <HAL_PWREx_ControlVoltageScaling+0x90>)
 8009968:	6819      	ldr	r1, [r3, #0]
 800996a:	2332      	movs	r3, #50	; 0x32
 800996c:	fb03 f301 	mul.w	r3, r3, r1
 8009970:	4911      	ldr	r1, [pc, #68]	; (80099b8 <HAL_PWREx_ControlVoltageScaling+0x94>)
 8009972:	fba1 1303 	umull	r1, r3, r1, r3
 8009976:	0c9b      	lsrs	r3, r3, #18
 8009978:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800997a:	6952      	ldr	r2, [r2, #20]
 800997c:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8009980:	d008      	beq.n	8009994 <HAL_PWREx_ControlVoltageScaling+0x70>
 8009982:	b13b      	cbz	r3, 8009994 <HAL_PWREx_ControlVoltageScaling+0x70>
 8009984:	490a      	ldr	r1, [pc, #40]	; (80099b0 <HAL_PWREx_ControlVoltageScaling+0x8c>)
        wait_loop_index--;
 8009986:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009988:	694a      	ldr	r2, [r1, #20]
 800998a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800998e:	d001      	beq.n	8009994 <HAL_PWREx_ControlVoltageScaling+0x70>
 8009990:	2b00      	cmp	r3, #0
 8009992:	d1f8      	bne.n	8009986 <HAL_PWREx_ControlVoltageScaling+0x62>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009994:	4b06      	ldr	r3, [pc, #24]	; (80099b0 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 8009996:	695b      	ldr	r3, [r3, #20]
 8009998:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  return HAL_OK;
 800999c:	2b00      	cmp	r3, #0
 800999e:	bf14      	ite	ne
 80099a0:	2003      	movne	r0, #3
 80099a2:	2000      	moveq	r0, #0
 80099a4:	4770      	bx	lr
 80099a6:	2000      	movs	r0, #0
 80099a8:	4770      	bx	lr
 80099aa:	2000      	movs	r0, #0
}
 80099ac:	4770      	bx	lr
 80099ae:	bf00      	nop
 80099b0:	40007000 	.word	0x40007000
 80099b4:	2000000c 	.word	0x2000000c
 80099b8:	431bde83 	.word	0x431bde83

080099bc <HAL_PWREx_EnableBatteryCharging>:
void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)
{
  assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));

  /* Specify resistor selection */
  MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection);
 80099bc:	4a05      	ldr	r2, [pc, #20]	; (80099d4 <HAL_PWREx_EnableBatteryCharging+0x18>)
 80099be:	68d3      	ldr	r3, [r2, #12]
 80099c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80099c4:	4318      	orrs	r0, r3
 80099c6:	60d0      	str	r0, [r2, #12]

  /* Enable battery charging */
  SET_BIT(PWR->CR4, PWR_CR4_VBE);
 80099c8:	68d3      	ldr	r3, [r2, #12]
 80099ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099ce:	60d3      	str	r3, [r2, #12]
}
 80099d0:	4770      	bx	lr
 80099d2:	bf00      	nop
 80099d4:	40007000 	.word	0x40007000

080099d8 <HAL_PWREx_DisableBatteryCharging>:
  * @brief Disable battery charging.
  * @retval None
  */
void HAL_PWREx_DisableBatteryCharging(void)
{
  CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
 80099d8:	4a02      	ldr	r2, [pc, #8]	; (80099e4 <HAL_PWREx_DisableBatteryCharging+0xc>)
 80099da:	68d3      	ldr	r3, [r2, #12]
 80099dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80099e0:	60d3      	str	r3, [r2, #12]
}
 80099e2:	4770      	bx	lr
 80099e4:	40007000 	.word	0x40007000

080099e8 <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80099e8:	4a02      	ldr	r2, [pc, #8]	; (80099f4 <HAL_PWREx_EnableVddUSB+0xc>)
 80099ea:	6853      	ldr	r3, [r2, #4]
 80099ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80099f0:	6053      	str	r3, [r2, #4]
}
 80099f2:	4770      	bx	lr
 80099f4:	40007000 	.word	0x40007000

080099f8 <HAL_PWREx_DisableVddUSB>:
  * @brief Disable VDDUSB supply.
  * @retval None
  */
void HAL_PWREx_DisableVddUSB(void)
{
  CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 80099f8:	4a02      	ldr	r2, [pc, #8]	; (8009a04 <HAL_PWREx_DisableVddUSB+0xc>)
 80099fa:	6853      	ldr	r3, [r2, #4]
 80099fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009a00:	6053      	str	r3, [r2, #4]
}
 8009a02:	4770      	bx	lr
 8009a04:	40007000 	.word	0x40007000

08009a08 <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8009a08:	4a02      	ldr	r2, [pc, #8]	; (8009a14 <HAL_PWREx_EnableVddIO2+0xc>)
 8009a0a:	6853      	ldr	r3, [r2, #4]
 8009a0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009a10:	6053      	str	r3, [r2, #4]
}
 8009a12:	4770      	bx	lr
 8009a14:	40007000 	.word	0x40007000

08009a18 <HAL_PWREx_DisableVddIO2>:
  * @brief Disable VDDIO2 supply.
  * @retval None
  */
void HAL_PWREx_DisableVddIO2(void)
{
  CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 8009a18:	4a02      	ldr	r2, [pc, #8]	; (8009a24 <HAL_PWREx_DisableVddIO2+0xc>)
 8009a1a:	6853      	ldr	r3, [r2, #4]
 8009a1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009a20:	6053      	str	r3, [r2, #4]
}
 8009a22:	4770      	bx	lr
 8009a24:	40007000 	.word	0x40007000

08009a28 <HAL_PWREx_EnableInternalWakeUpLine>:
  * @brief Enable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_EnableInternalWakeUpLine(void)
{
  SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 8009a28:	4a02      	ldr	r2, [pc, #8]	; (8009a34 <HAL_PWREx_EnableInternalWakeUpLine+0xc>)
 8009a2a:	6893      	ldr	r3, [r2, #8]
 8009a2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a30:	6093      	str	r3, [r2, #8]
}
 8009a32:	4770      	bx	lr
 8009a34:	40007000 	.word	0x40007000

08009a38 <HAL_PWREx_DisableInternalWakeUpLine>:
  * @brief Disable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_DisableInternalWakeUpLine(void)
{
  CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 8009a38:	4a02      	ldr	r2, [pc, #8]	; (8009a44 <HAL_PWREx_DisableInternalWakeUpLine+0xc>)
 8009a3a:	6893      	ldr	r3, [r2, #8]
 8009a3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009a40:	6093      	str	r3, [r2, #8]
}
 8009a42:	4770      	bx	lr
 8009a44:	40007000 	.word	0x40007000

08009a48 <HAL_PWREx_EnableGPIOPullUp>:
  HAL_StatusTypeDef status = HAL_OK;

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 8009a48:	2807      	cmp	r0, #7
 8009a4a:	d85d      	bhi.n	8009b08 <HAL_PWREx_EnableGPIOPullUp+0xc0>
 8009a4c:	e8df f000 	tbb	[pc, r0]
 8009a50:	281e1204 	.word	0x281e1204
 8009a54:	50463c32 	.word	0x50463c32
  {
    case PWR_GPIO_A:
       SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 8009a58:	4b2c      	ldr	r3, [pc, #176]	; (8009b0c <HAL_PWREx_EnableGPIOPullUp+0xc4>)
 8009a5a:	6a18      	ldr	r0, [r3, #32]
 8009a5c:	f421 4280 	bic.w	r2, r1, #16384	; 0x4000
 8009a60:	4302      	orrs	r2, r0
 8009a62:	621a      	str	r2, [r3, #32]
       CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 8009a64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009a66:	f421 4120 	bic.w	r1, r1, #40960	; 0xa000
 8009a6a:	ea22 0101 	bic.w	r1, r2, r1
 8009a6e:	6259      	str	r1, [r3, #36]	; 0x24
  HAL_StatusTypeDef status = HAL_OK;
 8009a70:	2000      	movs	r0, #0
       break;
 8009a72:	4770      	bx	lr
    case PWR_GPIO_B:
       SET_BIT(PWR->PUCRB, GPIONumber);
 8009a74:	4b25      	ldr	r3, [pc, #148]	; (8009b0c <HAL_PWREx_EnableGPIOPullUp+0xc4>)
 8009a76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009a78:	430a      	orrs	r2, r1
 8009a7a:	629a      	str	r2, [r3, #40]	; 0x28
       CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 8009a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a7e:	f021 0110 	bic.w	r1, r1, #16
 8009a82:	ea22 0101 	bic.w	r1, r2, r1
 8009a86:	62d9      	str	r1, [r3, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8009a88:	2000      	movs	r0, #0
       break;
 8009a8a:	4770      	bx	lr
    case PWR_GPIO_C:
       SET_BIT(PWR->PUCRC, GPIONumber);
 8009a8c:	4b1f      	ldr	r3, [pc, #124]	; (8009b0c <HAL_PWREx_EnableGPIOPullUp+0xc4>)
 8009a8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009a90:	430a      	orrs	r2, r1
 8009a92:	631a      	str	r2, [r3, #48]	; 0x30
       CLEAR_BIT(PWR->PDCRC, GPIONumber);
 8009a94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a96:	ea22 0101 	bic.w	r1, r2, r1
 8009a9a:	6359      	str	r1, [r3, #52]	; 0x34
  HAL_StatusTypeDef status = HAL_OK;
 8009a9c:	2000      	movs	r0, #0
       break;
 8009a9e:	4770      	bx	lr
#if defined(GPIOD)
    case PWR_GPIO_D:
       SET_BIT(PWR->PUCRD, GPIONumber);
 8009aa0:	4b1a      	ldr	r3, [pc, #104]	; (8009b0c <HAL_PWREx_EnableGPIOPullUp+0xc4>)
 8009aa2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009aa4:	430a      	orrs	r2, r1
 8009aa6:	639a      	str	r2, [r3, #56]	; 0x38
       CLEAR_BIT(PWR->PDCRD, GPIONumber);
 8009aa8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009aaa:	ea22 0101 	bic.w	r1, r2, r1
 8009aae:	63d9      	str	r1, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8009ab0:	2000      	movs	r0, #0
       break;
 8009ab2:	4770      	bx	lr
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       SET_BIT(PWR->PUCRE, GPIONumber);
 8009ab4:	4b15      	ldr	r3, [pc, #84]	; (8009b0c <HAL_PWREx_EnableGPIOPullUp+0xc4>)
 8009ab6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ab8:	430a      	orrs	r2, r1
 8009aba:	641a      	str	r2, [r3, #64]	; 0x40
       CLEAR_BIT(PWR->PDCRE, GPIONumber);
 8009abc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009abe:	ea22 0101 	bic.w	r1, r2, r1
 8009ac2:	6459      	str	r1, [r3, #68]	; 0x44
  HAL_StatusTypeDef status = HAL_OK;
 8009ac4:	2000      	movs	r0, #0
       break;
 8009ac6:	4770      	bx	lr
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       SET_BIT(PWR->PUCRF, GPIONumber);
 8009ac8:	4b10      	ldr	r3, [pc, #64]	; (8009b0c <HAL_PWREx_EnableGPIOPullUp+0xc4>)
 8009aca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009acc:	430a      	orrs	r2, r1
 8009ace:	649a      	str	r2, [r3, #72]	; 0x48
       CLEAR_BIT(PWR->PDCRF, GPIONumber);
 8009ad0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009ad2:	ea22 0101 	bic.w	r1, r2, r1
 8009ad6:	64d9      	str	r1, [r3, #76]	; 0x4c
  HAL_StatusTypeDef status = HAL_OK;
 8009ad8:	2000      	movs	r0, #0
       break;
 8009ada:	4770      	bx	lr
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       SET_BIT(PWR->PUCRG, GPIONumber);
 8009adc:	4b0b      	ldr	r3, [pc, #44]	; (8009b0c <HAL_PWREx_EnableGPIOPullUp+0xc4>)
 8009ade:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009ae0:	430a      	orrs	r2, r1
 8009ae2:	651a      	str	r2, [r3, #80]	; 0x50
       CLEAR_BIT(PWR->PDCRG, GPIONumber);
 8009ae4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009ae6:	ea22 0101 	bic.w	r1, r2, r1
 8009aea:	6559      	str	r1, [r3, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8009aec:	2000      	movs	r0, #0
       break;
 8009aee:	4770      	bx	lr
#endif
    case PWR_GPIO_H:
       SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 8009af0:	4b06      	ldr	r3, [pc, #24]	; (8009b0c <HAL_PWREx_EnableGPIOPullUp+0xc4>)
 8009af2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009af4:	f001 0103 	and.w	r1, r1, #3
 8009af8:	430a      	orrs	r2, r1
 8009afa:	659a      	str	r2, [r3, #88]	; 0x58
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 8009afc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009afe:	ea22 0101 	bic.w	r1, r2, r1
 8009b02:	65d9      	str	r1, [r3, #92]	; 0x5c
  HAL_StatusTypeDef status = HAL_OK;
 8009b04:	2000      	movs	r0, #0
#endif
       break;
 8009b06:	4770      	bx	lr
       SET_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 8009b08:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 8009b0a:	4770      	bx	lr
 8009b0c:	40007000 	.word	0x40007000

08009b10 <HAL_PWREx_DisableGPIOPullUp>:
  HAL_StatusTypeDef status = HAL_OK;

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 8009b10:	2807      	cmp	r0, #7
 8009b12:	d841      	bhi.n	8009b98 <HAL_PWREx_DisableGPIOPullUp+0x88>
 8009b14:	e8df f000 	tbb	[pc, r0]
 8009b18:	1b140d04 	.word	0x1b140d04
 8009b1c:	37302922 	.word	0x37302922
  {
    case PWR_GPIO_A:
       CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 8009b20:	4a1e      	ldr	r2, [pc, #120]	; (8009b9c <HAL_PWREx_DisableGPIOPullUp+0x8c>)
 8009b22:	6a13      	ldr	r3, [r2, #32]
 8009b24:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8009b28:	ea23 0101 	bic.w	r1, r3, r1
 8009b2c:	6211      	str	r1, [r2, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8009b2e:	2000      	movs	r0, #0
       break;
 8009b30:	4770      	bx	lr
    case PWR_GPIO_B:
       CLEAR_BIT(PWR->PUCRB, GPIONumber);
 8009b32:	4a1a      	ldr	r2, [pc, #104]	; (8009b9c <HAL_PWREx_DisableGPIOPullUp+0x8c>)
 8009b34:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8009b36:	ea23 0101 	bic.w	r1, r3, r1
 8009b3a:	6291      	str	r1, [r2, #40]	; 0x28
  HAL_StatusTypeDef status = HAL_OK;
 8009b3c:	2000      	movs	r0, #0
       break;
 8009b3e:	4770      	bx	lr
    case PWR_GPIO_C:
       CLEAR_BIT(PWR->PUCRC, GPIONumber);
 8009b40:	4a16      	ldr	r2, [pc, #88]	; (8009b9c <HAL_PWREx_DisableGPIOPullUp+0x8c>)
 8009b42:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009b44:	ea23 0101 	bic.w	r1, r3, r1
 8009b48:	6311      	str	r1, [r2, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 8009b4a:	2000      	movs	r0, #0
       break;
 8009b4c:	4770      	bx	lr
#if defined(GPIOD)
    case PWR_GPIO_D:
       CLEAR_BIT(PWR->PUCRD, GPIONumber);
 8009b4e:	4a13      	ldr	r2, [pc, #76]	; (8009b9c <HAL_PWREx_DisableGPIOPullUp+0x8c>)
 8009b50:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8009b52:	ea23 0101 	bic.w	r1, r3, r1
 8009b56:	6391      	str	r1, [r2, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 8009b58:	2000      	movs	r0, #0
       break;
 8009b5a:	4770      	bx	lr
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       CLEAR_BIT(PWR->PUCRE, GPIONumber);
 8009b5c:	4a0f      	ldr	r2, [pc, #60]	; (8009b9c <HAL_PWREx_DisableGPIOPullUp+0x8c>)
 8009b5e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009b60:	ea23 0101 	bic.w	r1, r3, r1
 8009b64:	6411      	str	r1, [r2, #64]	; 0x40
  HAL_StatusTypeDef status = HAL_OK;
 8009b66:	2000      	movs	r0, #0
       break;
 8009b68:	4770      	bx	lr
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       CLEAR_BIT(PWR->PUCRF, GPIONumber);
 8009b6a:	4a0c      	ldr	r2, [pc, #48]	; (8009b9c <HAL_PWREx_DisableGPIOPullUp+0x8c>)
 8009b6c:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8009b6e:	ea23 0101 	bic.w	r1, r3, r1
 8009b72:	6491      	str	r1, [r2, #72]	; 0x48
  HAL_StatusTypeDef status = HAL_OK;
 8009b74:	2000      	movs	r0, #0
       break;
 8009b76:	4770      	bx	lr
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       CLEAR_BIT(PWR->PUCRG, GPIONumber);
 8009b78:	4a08      	ldr	r2, [pc, #32]	; (8009b9c <HAL_PWREx_DisableGPIOPullUp+0x8c>)
 8009b7a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009b7c:	ea23 0101 	bic.w	r1, r3, r1
 8009b80:	6511      	str	r1, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8009b82:	2000      	movs	r0, #0
       break;
 8009b84:	4770      	bx	lr
#endif
    case PWR_GPIO_H:
       CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 8009b86:	4a05      	ldr	r2, [pc, #20]	; (8009b9c <HAL_PWREx_DisableGPIOPullUp+0x8c>)
 8009b88:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009b8a:	f001 0103 	and.w	r1, r1, #3
 8009b8e:	ea23 0101 	bic.w	r1, r3, r1
 8009b92:	6591      	str	r1, [r2, #88]	; 0x58
  HAL_StatusTypeDef status = HAL_OK;
 8009b94:	2000      	movs	r0, #0
       break;
 8009b96:	4770      	bx	lr
    case PWR_GPIO_I:
       CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
       status = HAL_ERROR;
 8009b98:	2001      	movs	r0, #1
       break;
  }

  return status;
}
 8009b9a:	4770      	bx	lr
 8009b9c:	40007000 	.word	0x40007000

08009ba0 <HAL_PWREx_EnableGPIOPullDown>:
  HAL_StatusTypeDef status = HAL_OK;

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 8009ba0:	2807      	cmp	r0, #7
 8009ba2:	d85d      	bhi.n	8009c60 <HAL_PWREx_EnableGPIOPullDown+0xc0>
 8009ba4:	e8df f000 	tbb	[pc, r0]
 8009ba8:	281e1204 	.word	0x281e1204
 8009bac:	50463c32 	.word	0x50463c32
  {
    case PWR_GPIO_A:
       SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 8009bb0:	4b2c      	ldr	r3, [pc, #176]	; (8009c64 <HAL_PWREx_EnableGPIOPullDown+0xc4>)
 8009bb2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8009bb4:	f421 4220 	bic.w	r2, r1, #40960	; 0xa000
 8009bb8:	4302      	orrs	r2, r0
 8009bba:	625a      	str	r2, [r3, #36]	; 0x24
       CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 8009bbc:	6a1a      	ldr	r2, [r3, #32]
 8009bbe:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8009bc2:	ea22 0101 	bic.w	r1, r2, r1
 8009bc6:	6219      	str	r1, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8009bc8:	2000      	movs	r0, #0
       break;
 8009bca:	4770      	bx	lr
    case PWR_GPIO_B:
       SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 8009bcc:	4b25      	ldr	r3, [pc, #148]	; (8009c64 <HAL_PWREx_EnableGPIOPullDown+0xc4>)
 8009bce:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8009bd0:	f021 0210 	bic.w	r2, r1, #16
 8009bd4:	4302      	orrs	r2, r0
 8009bd6:	62da      	str	r2, [r3, #44]	; 0x2c
       CLEAR_BIT(PWR->PUCRB, GPIONumber);
 8009bd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009bda:	ea22 0101 	bic.w	r1, r2, r1
 8009bde:	6299      	str	r1, [r3, #40]	; 0x28
  HAL_StatusTypeDef status = HAL_OK;
 8009be0:	2000      	movs	r0, #0
       break;
 8009be2:	4770      	bx	lr
    case PWR_GPIO_C:
       SET_BIT(PWR->PDCRC, GPIONumber);
 8009be4:	4b1f      	ldr	r3, [pc, #124]	; (8009c64 <HAL_PWREx_EnableGPIOPullDown+0xc4>)
 8009be6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009be8:	430a      	orrs	r2, r1
 8009bea:	635a      	str	r2, [r3, #52]	; 0x34
       CLEAR_BIT(PWR->PUCRC, GPIONumber);
 8009bec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009bee:	ea22 0101 	bic.w	r1, r2, r1
 8009bf2:	6319      	str	r1, [r3, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 8009bf4:	2000      	movs	r0, #0
       break;
 8009bf6:	4770      	bx	lr
#if defined(GPIOD)
    case PWR_GPIO_D:
       SET_BIT(PWR->PDCRD, GPIONumber);
 8009bf8:	4b1a      	ldr	r3, [pc, #104]	; (8009c64 <HAL_PWREx_EnableGPIOPullDown+0xc4>)
 8009bfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009bfc:	430a      	orrs	r2, r1
 8009bfe:	63da      	str	r2, [r3, #60]	; 0x3c
       CLEAR_BIT(PWR->PUCRD, GPIONumber);
 8009c00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009c02:	ea22 0101 	bic.w	r1, r2, r1
 8009c06:	6399      	str	r1, [r3, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 8009c08:	2000      	movs	r0, #0
       break;
 8009c0a:	4770      	bx	lr
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       SET_BIT(PWR->PDCRE, GPIONumber);
 8009c0c:	4b15      	ldr	r3, [pc, #84]	; (8009c64 <HAL_PWREx_EnableGPIOPullDown+0xc4>)
 8009c0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009c10:	430a      	orrs	r2, r1
 8009c12:	645a      	str	r2, [r3, #68]	; 0x44
       CLEAR_BIT(PWR->PUCRE, GPIONumber);
 8009c14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009c16:	ea22 0101 	bic.w	r1, r2, r1
 8009c1a:	6419      	str	r1, [r3, #64]	; 0x40
  HAL_StatusTypeDef status = HAL_OK;
 8009c1c:	2000      	movs	r0, #0
       break;
 8009c1e:	4770      	bx	lr
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       SET_BIT(PWR->PDCRF, GPIONumber);
 8009c20:	4b10      	ldr	r3, [pc, #64]	; (8009c64 <HAL_PWREx_EnableGPIOPullDown+0xc4>)
 8009c22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009c24:	430a      	orrs	r2, r1
 8009c26:	64da      	str	r2, [r3, #76]	; 0x4c
       CLEAR_BIT(PWR->PUCRF, GPIONumber);
 8009c28:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009c2a:	ea22 0101 	bic.w	r1, r2, r1
 8009c2e:	6499      	str	r1, [r3, #72]	; 0x48
  HAL_StatusTypeDef status = HAL_OK;
 8009c30:	2000      	movs	r0, #0
       break;
 8009c32:	4770      	bx	lr
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       SET_BIT(PWR->PDCRG, GPIONumber);
 8009c34:	4b0b      	ldr	r3, [pc, #44]	; (8009c64 <HAL_PWREx_EnableGPIOPullDown+0xc4>)
 8009c36:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009c38:	430a      	orrs	r2, r1
 8009c3a:	655a      	str	r2, [r3, #84]	; 0x54
       CLEAR_BIT(PWR->PUCRG, GPIONumber);
 8009c3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009c3e:	ea22 0101 	bic.w	r1, r2, r1
 8009c42:	6519      	str	r1, [r3, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8009c44:	2000      	movs	r0, #0
       break;
 8009c46:	4770      	bx	lr
#endif
    case PWR_GPIO_H:
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 8009c48:	4b06      	ldr	r3, [pc, #24]	; (8009c64 <HAL_PWREx_EnableGPIOPullDown+0xc4>)
 8009c4a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009c4c:	f001 0103 	and.w	r1, r1, #3
 8009c50:	430a      	orrs	r2, r1
 8009c52:	65da      	str	r2, [r3, #92]	; 0x5c
#endif
       CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 8009c54:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009c56:	ea22 0101 	bic.w	r1, r2, r1
 8009c5a:	6599      	str	r1, [r3, #88]	; 0x58
  HAL_StatusTypeDef status = HAL_OK;
 8009c5c:	2000      	movs	r0, #0
       break;
 8009c5e:	4770      	bx	lr
       SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 8009c60:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 8009c62:	4770      	bx	lr
 8009c64:	40007000 	.word	0x40007000

08009c68 <HAL_PWREx_DisableGPIOPullDown>:
  HAL_StatusTypeDef status = HAL_OK;

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 8009c68:	2807      	cmp	r0, #7
 8009c6a:	d843      	bhi.n	8009cf4 <HAL_PWREx_DisableGPIOPullDown+0x8c>
 8009c6c:	e8df f000 	tbb	[pc, r0]
 8009c70:	1d160d04 	.word	0x1d160d04
 8009c74:	39322b24 	.word	0x39322b24
  {
    case PWR_GPIO_A:
       CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 8009c78:	4a1f      	ldr	r2, [pc, #124]	; (8009cf8 <HAL_PWREx_DisableGPIOPullDown+0x90>)
 8009c7a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8009c7c:	f421 4120 	bic.w	r1, r1, #40960	; 0xa000
 8009c80:	ea23 0101 	bic.w	r1, r3, r1
 8009c84:	6251      	str	r1, [r2, #36]	; 0x24
  HAL_StatusTypeDef status = HAL_OK;
 8009c86:	2000      	movs	r0, #0
       break;
 8009c88:	4770      	bx	lr
    case PWR_GPIO_B:
       CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 8009c8a:	4a1b      	ldr	r2, [pc, #108]	; (8009cf8 <HAL_PWREx_DisableGPIOPullDown+0x90>)
 8009c8c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009c8e:	f021 0110 	bic.w	r1, r1, #16
 8009c92:	ea23 0101 	bic.w	r1, r3, r1
 8009c96:	62d1      	str	r1, [r2, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8009c98:	2000      	movs	r0, #0
       break;
 8009c9a:	4770      	bx	lr
    case PWR_GPIO_C:
       CLEAR_BIT(PWR->PDCRC, GPIONumber);
 8009c9c:	4a16      	ldr	r2, [pc, #88]	; (8009cf8 <HAL_PWREx_DisableGPIOPullDown+0x90>)
 8009c9e:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8009ca0:	ea23 0101 	bic.w	r1, r3, r1
 8009ca4:	6351      	str	r1, [r2, #52]	; 0x34
  HAL_StatusTypeDef status = HAL_OK;
 8009ca6:	2000      	movs	r0, #0
       break;
 8009ca8:	4770      	bx	lr
#if defined(GPIOD)
    case PWR_GPIO_D:
       CLEAR_BIT(PWR->PDCRD, GPIONumber);
 8009caa:	4a13      	ldr	r2, [pc, #76]	; (8009cf8 <HAL_PWREx_DisableGPIOPullDown+0x90>)
 8009cac:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8009cae:	ea23 0101 	bic.w	r1, r3, r1
 8009cb2:	63d1      	str	r1, [r2, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8009cb4:	2000      	movs	r0, #0
       break;
 8009cb6:	4770      	bx	lr
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       CLEAR_BIT(PWR->PDCRE, GPIONumber);
 8009cb8:	4a0f      	ldr	r2, [pc, #60]	; (8009cf8 <HAL_PWREx_DisableGPIOPullDown+0x90>)
 8009cba:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8009cbc:	ea23 0101 	bic.w	r1, r3, r1
 8009cc0:	6451      	str	r1, [r2, #68]	; 0x44
  HAL_StatusTypeDef status = HAL_OK;
 8009cc2:	2000      	movs	r0, #0
       break;
 8009cc4:	4770      	bx	lr
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       CLEAR_BIT(PWR->PDCRF, GPIONumber);
 8009cc6:	4a0c      	ldr	r2, [pc, #48]	; (8009cf8 <HAL_PWREx_DisableGPIOPullDown+0x90>)
 8009cc8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8009cca:	ea23 0101 	bic.w	r1, r3, r1
 8009cce:	64d1      	str	r1, [r2, #76]	; 0x4c
  HAL_StatusTypeDef status = HAL_OK;
 8009cd0:	2000      	movs	r0, #0
       break;
 8009cd2:	4770      	bx	lr
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       CLEAR_BIT(PWR->PDCRG, GPIONumber);
 8009cd4:	4a08      	ldr	r2, [pc, #32]	; (8009cf8 <HAL_PWREx_DisableGPIOPullDown+0x90>)
 8009cd6:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009cd8:	ea23 0101 	bic.w	r1, r3, r1
 8009cdc:	6551      	str	r1, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8009cde:	2000      	movs	r0, #0
       break;
 8009ce0:	4770      	bx	lr
#endif
    case PWR_GPIO_H:
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 8009ce2:	4a05      	ldr	r2, [pc, #20]	; (8009cf8 <HAL_PWREx_DisableGPIOPullDown+0x90>)
 8009ce4:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8009ce6:	f001 0103 	and.w	r1, r1, #3
 8009cea:	ea23 0101 	bic.w	r1, r3, r1
 8009cee:	65d1      	str	r1, [r2, #92]	; 0x5c
  HAL_StatusTypeDef status = HAL_OK;
 8009cf0:	2000      	movs	r0, #0
#endif
       break;
 8009cf2:	4770      	bx	lr
    case PWR_GPIO_I:
       CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 8009cf4:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 8009cf6:	4770      	bx	lr
 8009cf8:	40007000 	.word	0x40007000

08009cfc <HAL_PWREx_EnablePullUpPullDownConfig>:
  *        is no conflict when setting PUy or PDy bit.
  * @retval None
  */
void HAL_PWREx_EnablePullUpPullDownConfig(void)
{
  SET_BIT(PWR->CR3, PWR_CR3_APC);
 8009cfc:	4a02      	ldr	r2, [pc, #8]	; (8009d08 <HAL_PWREx_EnablePullUpPullDownConfig+0xc>)
 8009cfe:	6893      	ldr	r3, [r2, #8]
 8009d00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009d04:	6093      	str	r3, [r2, #8]
}
 8009d06:	4770      	bx	lr
 8009d08:	40007000 	.word	0x40007000

08009d0c <HAL_PWREx_DisablePullUpPullDownConfig>:
  *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
  * @retval None
  */
void HAL_PWREx_DisablePullUpPullDownConfig(void)
{
  CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 8009d0c:	4a02      	ldr	r2, [pc, #8]	; (8009d18 <HAL_PWREx_DisablePullUpPullDownConfig+0xc>)
 8009d0e:	6893      	ldr	r3, [r2, #8]
 8009d10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009d14:	6093      	str	r3, [r2, #8]
}
 8009d16:	4770      	bx	lr
 8009d18:	40007000 	.word	0x40007000

08009d1c <HAL_PWREx_EnableSRAM2ContentRetention>:
  *         Standby mode and its content is kept.
  * @retval None
  */
void HAL_PWREx_EnableSRAM2ContentRetention(void)
{
  SET_BIT(PWR->CR3, PWR_CR3_RRS);
 8009d1c:	4a02      	ldr	r2, [pc, #8]	; (8009d28 <HAL_PWREx_EnableSRAM2ContentRetention+0xc>)
 8009d1e:	6893      	ldr	r3, [r2, #8]
 8009d20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d24:	6093      	str	r3, [r2, #8]
}
 8009d26:	4770      	bx	lr
 8009d28:	40007000 	.word	0x40007000

08009d2c <HAL_PWREx_DisableSRAM2ContentRetention>:
  *        and its content is lost.
  * @retval None
  */
void HAL_PWREx_DisableSRAM2ContentRetention(void)
{
  CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
 8009d2c:	4a02      	ldr	r2, [pc, #8]	; (8009d38 <HAL_PWREx_DisableSRAM2ContentRetention+0xc>)
 8009d2e:	6893      	ldr	r3, [r2, #8]
 8009d30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d34:	6093      	str	r3, [r2, #8]
}
 8009d36:	4770      	bx	lr
 8009d38:	40007000 	.word	0x40007000

08009d3c <HAL_PWREx_EnablePVM1>:
  * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
  * @retval None
  */
void HAL_PWREx_EnablePVM1(void)
{
  SET_BIT(PWR->CR2, PWR_PVM_1);
 8009d3c:	4a02      	ldr	r2, [pc, #8]	; (8009d48 <HAL_PWREx_EnablePVM1+0xc>)
 8009d3e:	6853      	ldr	r3, [r2, #4]
 8009d40:	f043 0310 	orr.w	r3, r3, #16
 8009d44:	6053      	str	r3, [r2, #4]
}
 8009d46:	4770      	bx	lr
 8009d48:	40007000 	.word	0x40007000

08009d4c <HAL_PWREx_DisablePVM1>:
  * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
  * @retval None
  */
void HAL_PWREx_DisablePVM1(void)
{
  CLEAR_BIT(PWR->CR2, PWR_PVM_1);
 8009d4c:	4a02      	ldr	r2, [pc, #8]	; (8009d58 <HAL_PWREx_DisablePVM1+0xc>)
 8009d4e:	6853      	ldr	r3, [r2, #4]
 8009d50:	f023 0310 	bic.w	r3, r3, #16
 8009d54:	6053      	str	r3, [r2, #4]
}
 8009d56:	4770      	bx	lr
 8009d58:	40007000 	.word	0x40007000

08009d5c <HAL_PWREx_EnablePVM2>:
  * @brief Enable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
  * @retval None
  */
void HAL_PWREx_EnablePVM2(void)
{
  SET_BIT(PWR->CR2, PWR_PVM_2);
 8009d5c:	4a02      	ldr	r2, [pc, #8]	; (8009d68 <HAL_PWREx_EnablePVM2+0xc>)
 8009d5e:	6853      	ldr	r3, [r2, #4]
 8009d60:	f043 0320 	orr.w	r3, r3, #32
 8009d64:	6053      	str	r3, [r2, #4]
}
 8009d66:	4770      	bx	lr
 8009d68:	40007000 	.word	0x40007000

08009d6c <HAL_PWREx_DisablePVM2>:
  * @brief Disable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
  * @retval None
  */
void HAL_PWREx_DisablePVM2(void)
{
  CLEAR_BIT(PWR->CR2, PWR_PVM_2);
 8009d6c:	4a02      	ldr	r2, [pc, #8]	; (8009d78 <HAL_PWREx_DisablePVM2+0xc>)
 8009d6e:	6853      	ldr	r3, [r2, #4]
 8009d70:	f023 0320 	bic.w	r3, r3, #32
 8009d74:	6053      	str	r3, [r2, #4]
}
 8009d76:	4770      	bx	lr
 8009d78:	40007000 	.word	0x40007000

08009d7c <HAL_PWREx_EnablePVM3>:
  * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62V.
  * @retval None
  */
void HAL_PWREx_EnablePVM3(void)
{
  SET_BIT(PWR->CR2, PWR_PVM_3);
 8009d7c:	4a02      	ldr	r2, [pc, #8]	; (8009d88 <HAL_PWREx_EnablePVM3+0xc>)
 8009d7e:	6853      	ldr	r3, [r2, #4]
 8009d80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d84:	6053      	str	r3, [r2, #4]
}
 8009d86:	4770      	bx	lr
 8009d88:	40007000 	.word	0x40007000

08009d8c <HAL_PWREx_DisablePVM3>:
  * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62V.
  * @retval None
  */
void HAL_PWREx_DisablePVM3(void)
{
  CLEAR_BIT(PWR->CR2, PWR_PVM_3);
 8009d8c:	4a02      	ldr	r2, [pc, #8]	; (8009d98 <HAL_PWREx_DisablePVM3+0xc>)
 8009d8e:	6853      	ldr	r3, [r2, #4]
 8009d90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d94:	6053      	str	r3, [r2, #4]
}
 8009d96:	4770      	bx	lr
 8009d98:	40007000 	.word	0x40007000

08009d9c <HAL_PWREx_EnablePVM4>:
  * @brief Enable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
  * @retval None
  */
void HAL_PWREx_EnablePVM4(void)
{
  SET_BIT(PWR->CR2, PWR_PVM_4);
 8009d9c:	4a02      	ldr	r2, [pc, #8]	; (8009da8 <HAL_PWREx_EnablePVM4+0xc>)
 8009d9e:	6853      	ldr	r3, [r2, #4]
 8009da0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009da4:	6053      	str	r3, [r2, #4]
}
 8009da6:	4770      	bx	lr
 8009da8:	40007000 	.word	0x40007000

08009dac <HAL_PWREx_DisablePVM4>:
  * @brief Disable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
  * @retval None
  */
void HAL_PWREx_DisablePVM4(void)
{
  CLEAR_BIT(PWR->CR2, PWR_PVM_4);
 8009dac:	4a02      	ldr	r2, [pc, #8]	; (8009db8 <HAL_PWREx_DisablePVM4+0xc>)
 8009dae:	6853      	ldr	r3, [r2, #4]
 8009db0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009db4:	6053      	str	r3, [r2, #4]
}
 8009db6:	4770      	bx	lr
 8009db8:	40007000 	.word	0x40007000

08009dbc <HAL_PWREx_ConfigPVM>:


  /* Configure EXTI 35 to 38 interrupts if so required:
     scan thru PVMType to detect which PVMx is set and
     configure the corresponding EXTI line accordingly. */
  switch (sConfigPVM->PVMType)
 8009dbc:	6803      	ldr	r3, [r0, #0]
 8009dbe:	2b20      	cmp	r3, #32
 8009dc0:	d078      	beq.n	8009eb4 <HAL_PWREx_ConfigPVM+0xf8>
 8009dc2:	d93d      	bls.n	8009e40 <HAL_PWREx_ConfigPVM+0x84>
 8009dc4:	2b40      	cmp	r3, #64	; 0x40
 8009dc6:	f000 80ac 	beq.w	8009f22 <HAL_PWREx_ConfigPVM+0x166>
 8009dca:	2b80      	cmp	r3, #128	; 0x80
 8009dcc:	f040 80e0 	bne.w	8009f90 <HAL_PWREx_ConfigPVM+0x1d4>
      }
      break;

    case PWR_PVM_4:
      /* Clear any previous config. Keep it clear if no event or IT mode is selected */
      __HAL_PWR_PVM4_EXTI_DISABLE_EVENT();
 8009dd0:	4b74      	ldr	r3, [pc, #464]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009dd2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009dd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009dd8:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_PWR_PVM4_EXTI_DISABLE_IT();
 8009dda:	6a1a      	ldr	r2, [r3, #32]
 8009ddc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009de0:	621a      	str	r2, [r3, #32]
      __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE();
 8009de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009de4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009de8:	62da      	str	r2, [r3, #44]	; 0x2c
      __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE();
 8009dea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009dec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009df0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure interrupt mode */
      if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 8009df2:	6843      	ldr	r3, [r0, #4]
 8009df4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8009df8:	d004      	beq.n	8009e04 <HAL_PWREx_ConfigPVM+0x48>
      {
        __HAL_PWR_PVM4_EXTI_ENABLE_IT();
 8009dfa:	4a6a      	ldr	r2, [pc, #424]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009dfc:	6a13      	ldr	r3, [r2, #32]
 8009dfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e02:	6213      	str	r3, [r2, #32]
      }

      /* Configure event mode */
      if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 8009e04:	6843      	ldr	r3, [r0, #4]
 8009e06:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8009e0a:	d004      	beq.n	8009e16 <HAL_PWREx_ConfigPVM+0x5a>
      {
        __HAL_PWR_PVM4_EXTI_ENABLE_EVENT();
 8009e0c:	4a65      	ldr	r2, [pc, #404]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009e0e:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8009e10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e14:	6253      	str	r3, [r2, #36]	; 0x24
      }

      /* Configure the edge */
      if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 8009e16:	6843      	ldr	r3, [r0, #4]
 8009e18:	f013 0f01 	tst.w	r3, #1
 8009e1c:	d004      	beq.n	8009e28 <HAL_PWREx_ConfigPVM+0x6c>
      {
        __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE();
 8009e1e:	4a61      	ldr	r2, [pc, #388]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009e20:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8009e22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e26:	6293      	str	r3, [r2, #40]	; 0x28
      }

      if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 8009e28:	6843      	ldr	r3, [r0, #4]
 8009e2a:	f013 0f02 	tst.w	r3, #2
 8009e2e:	f000 80b7 	beq.w	8009fa0 <HAL_PWREx_ConfigPVM+0x1e4>
      {
        __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE();
 8009e32:	4a5c      	ldr	r2, [pc, #368]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009e34:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009e36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e3a:	62d3      	str	r3, [r2, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8009e3c:	2000      	movs	r0, #0
 8009e3e:	4770      	bx	lr
  switch (sConfigPVM->PVMType)
 8009e40:	2b10      	cmp	r3, #16
 8009e42:	f040 80a5 	bne.w	8009f90 <HAL_PWREx_ConfigPVM+0x1d4>
      __HAL_PWR_PVM1_EXTI_DISABLE_EVENT();
 8009e46:	4b57      	ldr	r3, [pc, #348]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009e48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009e4a:	f022 0208 	bic.w	r2, r2, #8
 8009e4e:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 8009e50:	6a1a      	ldr	r2, [r3, #32]
 8009e52:	f022 0208 	bic.w	r2, r2, #8
 8009e56:	621a      	str	r2, [r3, #32]
      __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 8009e58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e5a:	f022 0208 	bic.w	r2, r2, #8
 8009e5e:	62da      	str	r2, [r3, #44]	; 0x2c
      __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 8009e60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009e62:	f022 0208 	bic.w	r2, r2, #8
 8009e66:	629a      	str	r2, [r3, #40]	; 0x28
      if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 8009e68:	6843      	ldr	r3, [r0, #4]
 8009e6a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8009e6e:	d004      	beq.n	8009e7a <HAL_PWREx_ConfigPVM+0xbe>
        __HAL_PWR_PVM1_EXTI_ENABLE_IT();
 8009e70:	4a4c      	ldr	r2, [pc, #304]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009e72:	6a13      	ldr	r3, [r2, #32]
 8009e74:	f043 0308 	orr.w	r3, r3, #8
 8009e78:	6213      	str	r3, [r2, #32]
      if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 8009e7a:	6843      	ldr	r3, [r0, #4]
 8009e7c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8009e80:	d004      	beq.n	8009e8c <HAL_PWREx_ConfigPVM+0xd0>
        __HAL_PWR_PVM1_EXTI_ENABLE_EVENT();
 8009e82:	4a48      	ldr	r2, [pc, #288]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009e84:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8009e86:	f043 0308 	orr.w	r3, r3, #8
 8009e8a:	6253      	str	r3, [r2, #36]	; 0x24
      if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 8009e8c:	6843      	ldr	r3, [r0, #4]
 8009e8e:	f013 0f01 	tst.w	r3, #1
 8009e92:	d004      	beq.n	8009e9e <HAL_PWREx_ConfigPVM+0xe2>
        __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE();
 8009e94:	4a43      	ldr	r2, [pc, #268]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009e96:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8009e98:	f043 0308 	orr.w	r3, r3, #8
 8009e9c:	6293      	str	r3, [r2, #40]	; 0x28
      if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 8009e9e:	6843      	ldr	r3, [r0, #4]
 8009ea0:	f013 0f02 	tst.w	r3, #2
 8009ea4:	d076      	beq.n	8009f94 <HAL_PWREx_ConfigPVM+0x1d8>
        __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE();
 8009ea6:	4a3f      	ldr	r2, [pc, #252]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009ea8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009eaa:	f043 0308 	orr.w	r3, r3, #8
 8009eae:	62d3      	str	r3, [r2, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8009eb0:	2000      	movs	r0, #0
 8009eb2:	4770      	bx	lr
      __HAL_PWR_PVM2_EXTI_DISABLE_EVENT();
 8009eb4:	4b3b      	ldr	r3, [pc, #236]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009eb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009eb8:	f022 0210 	bic.w	r2, r2, #16
 8009ebc:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_PWR_PVM2_EXTI_DISABLE_IT();
 8009ebe:	6a1a      	ldr	r2, [r3, #32]
 8009ec0:	f022 0210 	bic.w	r2, r2, #16
 8009ec4:	621a      	str	r2, [r3, #32]
      __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();
 8009ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ec8:	f022 0210 	bic.w	r2, r2, #16
 8009ecc:	62da      	str	r2, [r3, #44]	; 0x2c
      __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();
 8009ece:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009ed0:	f022 0210 	bic.w	r2, r2, #16
 8009ed4:	629a      	str	r2, [r3, #40]	; 0x28
      if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 8009ed6:	6843      	ldr	r3, [r0, #4]
 8009ed8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8009edc:	d004      	beq.n	8009ee8 <HAL_PWREx_ConfigPVM+0x12c>
        __HAL_PWR_PVM2_EXTI_ENABLE_IT();
 8009ede:	4a31      	ldr	r2, [pc, #196]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009ee0:	6a13      	ldr	r3, [r2, #32]
 8009ee2:	f043 0310 	orr.w	r3, r3, #16
 8009ee6:	6213      	str	r3, [r2, #32]
      if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 8009ee8:	6843      	ldr	r3, [r0, #4]
 8009eea:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8009eee:	d004      	beq.n	8009efa <HAL_PWREx_ConfigPVM+0x13e>
        __HAL_PWR_PVM2_EXTI_ENABLE_EVENT();
 8009ef0:	4a2c      	ldr	r2, [pc, #176]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009ef2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8009ef4:	f043 0310 	orr.w	r3, r3, #16
 8009ef8:	6253      	str	r3, [r2, #36]	; 0x24
      if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 8009efa:	6843      	ldr	r3, [r0, #4]
 8009efc:	f013 0f01 	tst.w	r3, #1
 8009f00:	d004      	beq.n	8009f0c <HAL_PWREx_ConfigPVM+0x150>
        __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE();
 8009f02:	4a28      	ldr	r2, [pc, #160]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009f04:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8009f06:	f043 0310 	orr.w	r3, r3, #16
 8009f0a:	6293      	str	r3, [r2, #40]	; 0x28
      if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 8009f0c:	6843      	ldr	r3, [r0, #4]
 8009f0e:	f013 0f02 	tst.w	r3, #2
 8009f12:	d041      	beq.n	8009f98 <HAL_PWREx_ConfigPVM+0x1dc>
        __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
 8009f14:	4a23      	ldr	r2, [pc, #140]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009f16:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009f18:	f043 0310 	orr.w	r3, r3, #16
 8009f1c:	62d3      	str	r3, [r2, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8009f1e:	2000      	movs	r0, #0
 8009f20:	4770      	bx	lr
      __HAL_PWR_PVM3_EXTI_DISABLE_EVENT();
 8009f22:	4b20      	ldr	r3, [pc, #128]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009f24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009f26:	f022 0220 	bic.w	r2, r2, #32
 8009f2a:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_PWR_PVM3_EXTI_DISABLE_IT();
 8009f2c:	6a1a      	ldr	r2, [r3, #32]
 8009f2e:	f022 0220 	bic.w	r2, r2, #32
 8009f32:	621a      	str	r2, [r3, #32]
      __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
 8009f34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f36:	f022 0220 	bic.w	r2, r2, #32
 8009f3a:	62da      	str	r2, [r3, #44]	; 0x2c
      __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
 8009f3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f3e:	f022 0220 	bic.w	r2, r2, #32
 8009f42:	629a      	str	r2, [r3, #40]	; 0x28
      if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 8009f44:	6843      	ldr	r3, [r0, #4]
 8009f46:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8009f4a:	d004      	beq.n	8009f56 <HAL_PWREx_ConfigPVM+0x19a>
        __HAL_PWR_PVM3_EXTI_ENABLE_IT();
 8009f4c:	4a15      	ldr	r2, [pc, #84]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009f4e:	6a13      	ldr	r3, [r2, #32]
 8009f50:	f043 0320 	orr.w	r3, r3, #32
 8009f54:	6213      	str	r3, [r2, #32]
      if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 8009f56:	6843      	ldr	r3, [r0, #4]
 8009f58:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8009f5c:	d004      	beq.n	8009f68 <HAL_PWREx_ConfigPVM+0x1ac>
        __HAL_PWR_PVM3_EXTI_ENABLE_EVENT();
 8009f5e:	4a11      	ldr	r2, [pc, #68]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009f60:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8009f62:	f043 0320 	orr.w	r3, r3, #32
 8009f66:	6253      	str	r3, [r2, #36]	; 0x24
      if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 8009f68:	6843      	ldr	r3, [r0, #4]
 8009f6a:	f013 0f01 	tst.w	r3, #1
 8009f6e:	d004      	beq.n	8009f7a <HAL_PWREx_ConfigPVM+0x1be>
        __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE();
 8009f70:	4a0c      	ldr	r2, [pc, #48]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009f72:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8009f74:	f043 0320 	orr.w	r3, r3, #32
 8009f78:	6293      	str	r3, [r2, #40]	; 0x28
      if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 8009f7a:	6843      	ldr	r3, [r0, #4]
 8009f7c:	f013 0f02 	tst.w	r3, #2
 8009f80:	d00c      	beq.n	8009f9c <HAL_PWREx_ConfigPVM+0x1e0>
        __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE();
 8009f82:	4a08      	ldr	r2, [pc, #32]	; (8009fa4 <HAL_PWREx_ConfigPVM+0x1e8>)
 8009f84:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009f86:	f043 0320 	orr.w	r3, r3, #32
 8009f8a:	62d3      	str	r3, [r2, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8009f8c:	2000      	movs	r0, #0
 8009f8e:	4770      	bx	lr
      }
      break;

    default:
      status = HAL_ERROR;
 8009f90:	2001      	movs	r0, #1
 8009f92:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8009f94:	2000      	movs	r0, #0
 8009f96:	4770      	bx	lr
 8009f98:	2000      	movs	r0, #0
 8009f9a:	4770      	bx	lr
 8009f9c:	2000      	movs	r0, #0
 8009f9e:	4770      	bx	lr
 8009fa0:	2000      	movs	r0, #0
      break;
  }

  return status;
}
 8009fa2:	4770      	bx	lr
 8009fa4:	40010400 	.word	0x40010400

08009fa8 <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8009fa8:	4a02      	ldr	r2, [pc, #8]	; (8009fb4 <HAL_PWREx_EnableLowPowerRunMode+0xc>)
 8009faa:	6813      	ldr	r3, [r2, #0]
 8009fac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009fb0:	6013      	str	r3, [r2, #0]
}
 8009fb2:	4770      	bx	lr
 8009fb4:	40007000 	.word	0x40007000

08009fb8 <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8009fb8:	4a12      	ldr	r2, [pc, #72]	; (800a004 <HAL_PWREx_DisableLowPowerRunMode+0x4c>)
 8009fba:	6813      	ldr	r3, [r2, #0]
 8009fbc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009fc0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009fc2:	4b11      	ldr	r3, [pc, #68]	; (800a008 <HAL_PWREx_DisableLowPowerRunMode+0x50>)
 8009fc4:	6819      	ldr	r1, [r3, #0]
 8009fc6:	2332      	movs	r3, #50	; 0x32
 8009fc8:	fb03 f301 	mul.w	r3, r3, r1
 8009fcc:	490f      	ldr	r1, [pc, #60]	; (800a00c <HAL_PWREx_DisableLowPowerRunMode+0x54>)
 8009fce:	fba1 1303 	umull	r1, r3, r1, r3
 8009fd2:	0c9b      	lsrs	r3, r3, #18
 8009fd4:	3301      	adds	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8009fd6:	6952      	ldr	r2, [r2, #20]
 8009fd8:	f412 7f00 	tst.w	r2, #512	; 0x200
 8009fdc:	d008      	beq.n	8009ff0 <HAL_PWREx_DisableLowPowerRunMode+0x38>
 8009fde:	b13b      	cbz	r3, 8009ff0 <HAL_PWREx_DisableLowPowerRunMode+0x38>
 8009fe0:	4908      	ldr	r1, [pc, #32]	; (800a004 <HAL_PWREx_DisableLowPowerRunMode+0x4c>)
  {
    wait_loop_index--;
 8009fe2:	3b01      	subs	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8009fe4:	694a      	ldr	r2, [r1, #20]
 8009fe6:	f412 7f00 	tst.w	r2, #512	; 0x200
 8009fea:	d001      	beq.n	8009ff0 <HAL_PWREx_DisableLowPowerRunMode+0x38>
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d1f8      	bne.n	8009fe2 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8009ff0:	4b04      	ldr	r3, [pc, #16]	; (800a004 <HAL_PWREx_DisableLowPowerRunMode+0x4c>)
 8009ff2:	695b      	ldr	r3, [r3, #20]
 8009ff4:	f403 7300 	and.w	r3, r3, #512	; 0x200
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
 8009ff8:	2b00      	cmp	r3, #0
}
 8009ffa:	bf14      	ite	ne
 8009ffc:	2003      	movne	r0, #3
 8009ffe:	2000      	moveq	r0, #0
 800a000:	4770      	bx	lr
 800a002:	bf00      	nop
 800a004:	40007000 	.word	0x40007000
 800a008:	2000000c 	.word	0x2000000c
 800a00c:	431bde83 	.word	0x431bde83

0800a010 <HAL_PWREx_EnterSTOP0Mode>:
{
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 0 mode with Main Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 800a010:	4a0b      	ldr	r2, [pc, #44]	; (800a040 <HAL_PWREx_EnterSTOP0Mode+0x30>)
 800a012:	6813      	ldr	r3, [r2, #0]
 800a014:	f023 0307 	bic.w	r3, r3, #7
 800a018:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a01a:	4a0a      	ldr	r2, [pc, #40]	; (800a044 <HAL_PWREx_EnterSTOP0Mode+0x34>)
 800a01c:	6913      	ldr	r3, [r2, #16]
 800a01e:	f043 0304 	orr.w	r3, r3, #4
 800a022:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800a024:	2801      	cmp	r0, #1
 800a026:	d008      	beq.n	800a03a <HAL_PWREx_EnterSTOP0Mode+0x2a>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800a028:	bf40      	sev
    __WFE();
 800a02a:	bf20      	wfe
    __WFE();
 800a02c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a02e:	4a05      	ldr	r2, [pc, #20]	; (800a044 <HAL_PWREx_EnterSTOP0Mode+0x34>)
 800a030:	6913      	ldr	r3, [r2, #16]
 800a032:	f023 0304 	bic.w	r3, r3, #4
 800a036:	6113      	str	r3, [r2, #16]
}
 800a038:	4770      	bx	lr
    __WFI();
 800a03a:	bf30      	wfi
 800a03c:	e7f7      	b.n	800a02e <HAL_PWREx_EnterSTOP0Mode+0x1e>
 800a03e:	bf00      	nop
 800a040:	40007000 	.word	0x40007000
 800a044:	e000ed00 	.word	0xe000ed00

0800a048 <HAL_PWREx_EnterSTOP1Mode>:
{
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 800a048:	4a0c      	ldr	r2, [pc, #48]	; (800a07c <HAL_PWREx_EnterSTOP1Mode+0x34>)
 800a04a:	6813      	ldr	r3, [r2, #0]
 800a04c:	f023 0307 	bic.w	r3, r3, #7
 800a050:	f043 0301 	orr.w	r3, r3, #1
 800a054:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a056:	4a0a      	ldr	r2, [pc, #40]	; (800a080 <HAL_PWREx_EnterSTOP1Mode+0x38>)
 800a058:	6913      	ldr	r3, [r2, #16]
 800a05a:	f043 0304 	orr.w	r3, r3, #4
 800a05e:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800a060:	2801      	cmp	r0, #1
 800a062:	d008      	beq.n	800a076 <HAL_PWREx_EnterSTOP1Mode+0x2e>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800a064:	bf40      	sev
    __WFE();
 800a066:	bf20      	wfe
    __WFE();
 800a068:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a06a:	4a05      	ldr	r2, [pc, #20]	; (800a080 <HAL_PWREx_EnterSTOP1Mode+0x38>)
 800a06c:	6913      	ldr	r3, [r2, #16]
 800a06e:	f023 0304 	bic.w	r3, r3, #4
 800a072:	6113      	str	r3, [r2, #16]
}
 800a074:	4770      	bx	lr
    __WFI();
 800a076:	bf30      	wfi
 800a078:	e7f7      	b.n	800a06a <HAL_PWREx_EnterSTOP1Mode+0x22>
 800a07a:	bf00      	nop
 800a07c:	40007000 	.word	0x40007000
 800a080:	e000ed00 	.word	0xe000ed00

0800a084 <HAL_PWREx_EnterSTOP2Mode>:
{
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 800a084:	4a0c      	ldr	r2, [pc, #48]	; (800a0b8 <HAL_PWREx_EnterSTOP2Mode+0x34>)
 800a086:	6813      	ldr	r3, [r2, #0]
 800a088:	f023 0307 	bic.w	r3, r3, #7
 800a08c:	f043 0302 	orr.w	r3, r3, #2
 800a090:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a092:	4a0a      	ldr	r2, [pc, #40]	; (800a0bc <HAL_PWREx_EnterSTOP2Mode+0x38>)
 800a094:	6913      	ldr	r3, [r2, #16]
 800a096:	f043 0304 	orr.w	r3, r3, #4
 800a09a:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800a09c:	2801      	cmp	r0, #1
 800a09e:	d008      	beq.n	800a0b2 <HAL_PWREx_EnterSTOP2Mode+0x2e>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800a0a0:	bf40      	sev
    __WFE();
 800a0a2:	bf20      	wfe
    __WFE();
 800a0a4:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a0a6:	4a05      	ldr	r2, [pc, #20]	; (800a0bc <HAL_PWREx_EnterSTOP2Mode+0x38>)
 800a0a8:	6913      	ldr	r3, [r2, #16]
 800a0aa:	f023 0304 	bic.w	r3, r3, #4
 800a0ae:	6113      	str	r3, [r2, #16]
}
 800a0b0:	4770      	bx	lr
    __WFI();
 800a0b2:	bf30      	wfi
 800a0b4:	e7f7      	b.n	800a0a6 <HAL_PWREx_EnterSTOP2Mode+0x22>
 800a0b6:	bf00      	nop
 800a0b8:	40007000 	.word	0x40007000
 800a0bc:	e000ed00 	.word	0xe000ed00

0800a0c0 <HAL_PWREx_EnterSHUTDOWNMode>:
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 800a0c0:	4a06      	ldr	r2, [pc, #24]	; (800a0dc <HAL_PWREx_EnterSHUTDOWNMode+0x1c>)
 800a0c2:	6813      	ldr	r3, [r2, #0]
 800a0c4:	f023 0307 	bic.w	r3, r3, #7
 800a0c8:	f043 0304 	orr.w	r3, r3, #4
 800a0cc:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800a0ce:	4a04      	ldr	r2, [pc, #16]	; (800a0e0 <HAL_PWREx_EnterSHUTDOWNMode+0x20>)
 800a0d0:	6913      	ldr	r3, [r2, #16]
 800a0d2:	f043 0304 	orr.w	r3, r3, #4
 800a0d6:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800a0d8:	bf30      	wfi
}
 800a0da:	4770      	bx	lr
 800a0dc:	40007000 	.word	0x40007000
 800a0e0:	e000ed00 	.word	0xe000ed00

0800a0e4 <HAL_PWREx_PVM1Callback>:
__weak void HAL_PWREx_PVM1Callback(void)
{
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM1Callback() API can be implemented in the user file
   */
}
 800a0e4:	4770      	bx	lr

0800a0e6 <HAL_PWREx_PVM2Callback>:
__weak void HAL_PWREx_PVM2Callback(void)
{
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM2Callback() API can be implemented in the user file
   */
}
 800a0e6:	4770      	bx	lr

0800a0e8 <HAL_PWREx_PVM3Callback>:
__weak void HAL_PWREx_PVM3Callback(void)
{
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM3Callback() API can be implemented in the user file
   */
}
 800a0e8:	4770      	bx	lr

0800a0ea <HAL_PWREx_PVM4Callback>:
__weak void HAL_PWREx_PVM4Callback(void)
{
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM4Callback() API can be implemented in the user file
   */
}
 800a0ea:	4770      	bx	lr

0800a0ec <HAL_PWREx_PVD_PVM_IRQHandler>:
{
 800a0ec:	b508      	push	{r3, lr}
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0x0U)
 800a0ee:	4b1c      	ldr	r3, [pc, #112]	; (800a160 <HAL_PWREx_PVD_PVM_IRQHandler+0x74>)
 800a0f0:	695b      	ldr	r3, [r3, #20]
 800a0f2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800a0f6:	d114      	bne.n	800a122 <HAL_PWREx_PVD_PVM_IRQHandler+0x36>
  if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0x0U)
 800a0f8:	4b19      	ldr	r3, [pc, #100]	; (800a160 <HAL_PWREx_PVD_PVM_IRQHandler+0x74>)
 800a0fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0fc:	f013 0f08 	tst.w	r3, #8
 800a100:	d116      	bne.n	800a130 <HAL_PWREx_PVD_PVM_IRQHandler+0x44>
  if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0x0U)
 800a102:	4b17      	ldr	r3, [pc, #92]	; (800a160 <HAL_PWREx_PVD_PVM_IRQHandler+0x74>)
 800a104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a106:	f013 0f10 	tst.w	r3, #16
 800a10a:	d117      	bne.n	800a13c <HAL_PWREx_PVD_PVM_IRQHandler+0x50>
  if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0x0U)
 800a10c:	4b14      	ldr	r3, [pc, #80]	; (800a160 <HAL_PWREx_PVD_PVM_IRQHandler+0x74>)
 800a10e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a110:	f013 0f20 	tst.w	r3, #32
 800a114:	d118      	bne.n	800a148 <HAL_PWREx_PVD_PVM_IRQHandler+0x5c>
  if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0x0U)
 800a116:	4b12      	ldr	r3, [pc, #72]	; (800a160 <HAL_PWREx_PVD_PVM_IRQHandler+0x74>)
 800a118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a11a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a11e:	d119      	bne.n	800a154 <HAL_PWREx_PVD_PVM_IRQHandler+0x68>
}
 800a120:	bd08      	pop	{r3, pc}
    HAL_PWR_PVDCallback();
 800a122:	f7ff fbf5 	bl	8009910 <HAL_PWR_PVDCallback>
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 800a126:	4b0e      	ldr	r3, [pc, #56]	; (800a160 <HAL_PWREx_PVD_PVM_IRQHandler+0x74>)
 800a128:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a12c:	615a      	str	r2, [r3, #20]
 800a12e:	e7e3      	b.n	800a0f8 <HAL_PWREx_PVD_PVM_IRQHandler+0xc>
    HAL_PWREx_PVM1Callback();
 800a130:	f7ff ffd8 	bl	800a0e4 <HAL_PWREx_PVM1Callback>
    __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 800a134:	4b0a      	ldr	r3, [pc, #40]	; (800a160 <HAL_PWREx_PVD_PVM_IRQHandler+0x74>)
 800a136:	2208      	movs	r2, #8
 800a138:	635a      	str	r2, [r3, #52]	; 0x34
 800a13a:	e7e2      	b.n	800a102 <HAL_PWREx_PVD_PVM_IRQHandler+0x16>
    HAL_PWREx_PVM2Callback();
 800a13c:	f7ff ffd3 	bl	800a0e6 <HAL_PWREx_PVM2Callback>
    __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
 800a140:	4b07      	ldr	r3, [pc, #28]	; (800a160 <HAL_PWREx_PVD_PVM_IRQHandler+0x74>)
 800a142:	2210      	movs	r2, #16
 800a144:	635a      	str	r2, [r3, #52]	; 0x34
 800a146:	e7e1      	b.n	800a10c <HAL_PWREx_PVD_PVM_IRQHandler+0x20>
    HAL_PWREx_PVM3Callback();
 800a148:	f7ff ffce 	bl	800a0e8 <HAL_PWREx_PVM3Callback>
    __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 800a14c:	4b04      	ldr	r3, [pc, #16]	; (800a160 <HAL_PWREx_PVD_PVM_IRQHandler+0x74>)
 800a14e:	2220      	movs	r2, #32
 800a150:	635a      	str	r2, [r3, #52]	; 0x34
 800a152:	e7e0      	b.n	800a116 <HAL_PWREx_PVD_PVM_IRQHandler+0x2a>
    HAL_PWREx_PVM4Callback();
 800a154:	f7ff ffc9 	bl	800a0ea <HAL_PWREx_PVM4Callback>
    __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
 800a158:	4b01      	ldr	r3, [pc, #4]	; (800a160 <HAL_PWREx_PVD_PVM_IRQHandler+0x74>)
 800a15a:	2240      	movs	r2, #64	; 0x40
 800a15c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800a15e:	e7df      	b.n	800a120 <HAL_PWREx_PVD_PVM_IRQHandler+0x34>
 800a160:	40010400 	.word	0x40010400

0800a164 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a164:	b530      	push	{r4, r5, lr}
 800a166:	b083      	sub	sp, #12
 800a168:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a16a:	4b1e      	ldr	r3, [pc, #120]	; (800a1e4 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 800a16c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a16e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800a172:	d00c      	beq.n	800a18e <RCC_SetFlashLatencyFromMSIRange+0x2a>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a174:	f7ff fbce 	bl	8009914 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a178:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a17c:	d018      	beq.n	800a1b0 <RCC_SetFlashLatencyFromMSIRange+0x4c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800a17e:	2c80      	cmp	r4, #128	; 0x80
 800a180:	d81f      	bhi.n	800a1c2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800a182:	d02d      	beq.n	800a1e0 <RCC_SetFlashLatencyFromMSIRange+0x7c>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 800a184:	2c70      	cmp	r4, #112	; 0x70
 800a186:	bf14      	ite	ne
 800a188:	2400      	movne	r4, #0
 800a18a:	2401      	moveq	r4, #1
 800a18c:	e01a      	b.n	800a1c4 <RCC_SetFlashLatencyFromMSIRange+0x60>
    __HAL_RCC_PWR_CLK_ENABLE();
 800a18e:	4d15      	ldr	r5, [pc, #84]	; (800a1e4 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 800a190:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800a192:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a196:	65ab      	str	r3, [r5, #88]	; 0x58
 800a198:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800a19a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a19e:	9301      	str	r3, [sp, #4]
 800a1a0:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 800a1a2:	f7ff fbb7 	bl	8009914 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800a1a6:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800a1a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a1ac:	65ab      	str	r3, [r5, #88]	; 0x58
 800a1ae:	e7e3      	b.n	800a178 <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 800a1b0:	2c80      	cmp	r4, #128	; 0x80
 800a1b2:	d904      	bls.n	800a1be <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_1; /* 1WS */
 800a1b4:	2ca0      	cmp	r4, #160	; 0xa0
 800a1b6:	bf8c      	ite	hi
 800a1b8:	2402      	movhi	r4, #2
 800a1ba:	2401      	movls	r4, #1
 800a1bc:	e002      	b.n	800a1c4 <RCC_SetFlashLatencyFromMSIRange+0x60>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a1be:	2400      	movs	r4, #0
 800a1c0:	e000      	b.n	800a1c4 <RCC_SetFlashLatencyFromMSIRange+0x60>
      latency = FLASH_LATENCY_3; /* 3WS */
 800a1c2:	2403      	movs	r4, #3
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a1c4:	4908      	ldr	r1, [pc, #32]	; (800a1e8 <RCC_SetFlashLatencyFromMSIRange+0x84>)
 800a1c6:	680b      	ldr	r3, [r1, #0]
 800a1c8:	f023 0307 	bic.w	r3, r3, #7
 800a1cc:	4323      	orrs	r3, r4
 800a1ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a1d0:	6808      	ldr	r0, [r1, #0]
 800a1d2:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 800a1d6:	1b00      	subs	r0, r0, r4
 800a1d8:	bf18      	it	ne
 800a1da:	2001      	movne	r0, #1
 800a1dc:	b003      	add	sp, #12
 800a1de:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 800a1e0:	2402      	movs	r4, #2
 800a1e2:	e7ef      	b.n	800a1c4 <RCC_SetFlashLatencyFromMSIRange+0x60>
 800a1e4:	40021000 	.word	0x40021000
 800a1e8:	40022000 	.word	0x40022000

0800a1ec <HAL_RCC_DeInit>:
{
 800a1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800a1ee:	4a37      	ldr	r2, [pc, #220]	; (800a2cc <HAL_RCC_DeInit+0xe0>)
 800a1f0:	6813      	ldr	r3, [r2, #0]
 800a1f2:	f043 0301 	orr.w	r3, r3, #1
 800a1f6:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 800a1f8:	f7fa fb94 	bl	8004924 <HAL_GetTick>
 800a1fc:	4605      	mov	r5, r0
  while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a1fe:	4c33      	ldr	r4, [pc, #204]	; (800a2cc <HAL_RCC_DeInit+0xe0>)
 800a200:	6823      	ldr	r3, [r4, #0]
 800a202:	f013 0f02 	tst.w	r3, #2
 800a206:	d107      	bne.n	800a218 <HAL_RCC_DeInit+0x2c>
    if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a208:	f7fa fb8c 	bl	8004924 <HAL_GetTick>
 800a20c:	1b40      	subs	r0, r0, r5
 800a20e:	2802      	cmp	r0, #2
 800a210:	d9f6      	bls.n	800a200 <HAL_RCC_DeInit+0x14>
      return HAL_TIMEOUT;
 800a212:	2403      	movs	r4, #3
}
 800a214:	4620      	mov	r0, r4
 800a216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 800a218:	4a2c      	ldr	r2, [pc, #176]	; (800a2cc <HAL_RCC_DeInit+0xe0>)
 800a21a:	6813      	ldr	r3, [r2, #0]
 800a21c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a220:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a224:	6013      	str	r3, [r2, #0]
  CLEAR_REG(RCC->CFGR);
 800a226:	2300      	movs	r3, #0
 800a228:	6093      	str	r3, [r2, #8]
  SystemCoreClock = MSI_VALUE;
 800a22a:	4b29      	ldr	r3, [pc, #164]	; (800a2d0 <HAL_RCC_DeInit+0xe4>)
 800a22c:	4a29      	ldr	r2, [pc, #164]	; (800a2d4 <HAL_RCC_DeInit+0xe8>)
 800a22e:	601a      	str	r2, [r3, #0]
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 800a230:	4b29      	ldr	r3, [pc, #164]	; (800a2d8 <HAL_RCC_DeInit+0xec>)
 800a232:	6818      	ldr	r0, [r3, #0]
 800a234:	f7fa fb2c 	bl	8004890 <HAL_InitTick>
 800a238:	4604      	mov	r4, r0
 800a23a:	b108      	cbz	r0, 800a240 <HAL_RCC_DeInit+0x54>
    return HAL_ERROR;
 800a23c:	2401      	movs	r4, #1
 800a23e:	e7e9      	b.n	800a214 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 800a240:	f7fa fb70 	bl	8004924 <HAL_GetTick>
 800a244:	4607      	mov	r7, r0
  while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 800a246:	4d21      	ldr	r5, [pc, #132]	; (800a2cc <HAL_RCC_DeInit+0xe0>)
    if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a248:	f241 3688 	movw	r6, #5000	; 0x1388
  while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 800a24c:	68ab      	ldr	r3, [r5, #8]
 800a24e:	f013 0f0c 	tst.w	r3, #12
 800a252:	d006      	beq.n	800a262 <HAL_RCC_DeInit+0x76>
    if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a254:	f7fa fb66 	bl	8004924 <HAL_GetTick>
 800a258:	1bc0      	subs	r0, r0, r7
 800a25a:	42b0      	cmp	r0, r6
 800a25c:	d9f6      	bls.n	800a24c <HAL_RCC_DeInit+0x60>
      return HAL_TIMEOUT;
 800a25e:	2403      	movs	r4, #3
 800a260:	e7d8      	b.n	800a214 <HAL_RCC_DeInit+0x28>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON | RCC_CR_PLLSAI1ON | RCC_CR_PLLSAI2ON);
 800a262:	4a1a      	ldr	r2, [pc, #104]	; (800a2cc <HAL_RCC_DeInit+0xe0>)
 800a264:	6811      	ldr	r1, [r2, #0]
 800a266:	4b1d      	ldr	r3, [pc, #116]	; (800a2dc <HAL_RCC_DeInit+0xf0>)
 800a268:	400b      	ands	r3, r1
 800a26a:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 800a26c:	f7fa fb5a 	bl	8004924 <HAL_GetTick>
 800a270:	4606      	mov	r6, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY) != 0U)
 800a272:	4d16      	ldr	r5, [pc, #88]	; (800a2cc <HAL_RCC_DeInit+0xe0>)
 800a274:	682b      	ldr	r3, [r5, #0]
 800a276:	f013 5f28 	tst.w	r3, #704643072	; 0x2a000000
 800a27a:	d006      	beq.n	800a28a <HAL_RCC_DeInit+0x9e>
    if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a27c:	f7fa fb52 	bl	8004924 <HAL_GetTick>
 800a280:	1b80      	subs	r0, r0, r6
 800a282:	2802      	cmp	r0, #2
 800a284:	d9f6      	bls.n	800a274 <HAL_RCC_DeInit+0x88>
      return HAL_TIMEOUT;
 800a286:	2403      	movs	r4, #3
 800a288:	e7c4      	b.n	800a214 <HAL_RCC_DeInit+0x28>
  CLEAR_REG(RCC->PLLCFGR);
 800a28a:	4b10      	ldr	r3, [pc, #64]	; (800a2cc <HAL_RCC_DeInit+0xe0>)
 800a28c:	2200      	movs	r2, #0
 800a28e:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4 );
 800a290:	68d9      	ldr	r1, [r3, #12]
 800a292:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800a296:	60d9      	str	r1, [r3, #12]
  CLEAR_REG(RCC->PLLSAI1CFGR);
 800a298:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->PLLSAI1CFGR,  RCC_PLLSAI1CFGR_PLLSAI1N_4 );
 800a29a:	6919      	ldr	r1, [r3, #16]
 800a29c:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800a2a0:	6119      	str	r1, [r3, #16]
  CLEAR_REG(RCC->PLLSAI2CFGR);
 800a2a2:	615a      	str	r2, [r3, #20]
  SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4 );
 800a2a4:	6959      	ldr	r1, [r3, #20]
 800a2a6:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800a2aa:	6159      	str	r1, [r3, #20]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 800a2ac:	6819      	ldr	r1, [r3, #0]
 800a2ae:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800a2b2:	6019      	str	r1, [r3, #0]
  CLEAR_REG(RCC->CIER);
 800a2b4:	619a      	str	r2, [r3, #24]
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 800a2b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a2ba:	621a      	str	r2, [r3, #32]
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800a2bc:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800a2c0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800a2c4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  return HAL_OK;
 800a2c8:	e7a4      	b.n	800a214 <HAL_RCC_DeInit+0x28>
 800a2ca:	bf00      	nop
 800a2cc:	40021000 	.word	0x40021000
 800a2d0:	2000000c 	.word	0x2000000c
 800a2d4:	003d0900 	.word	0x003d0900
 800a2d8:	20000014 	.word	0x20000014
 800a2dc:	eafef4ff 	.word	0xeafef4ff

0800a2e0 <HAL_RCC_MCOConfig>:
{
 800a2e0:	b570      	push	{r4, r5, r6, lr}
 800a2e2:	b086      	sub	sp, #24
 800a2e4:	460d      	mov	r5, r1
 800a2e6:	4616      	mov	r6, r2
  __MCO1_CLK_ENABLE();
 800a2e8:	4c0f      	ldr	r4, [pc, #60]	; (800a328 <HAL_RCC_MCOConfig+0x48>)
 800a2ea:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800a2ec:	f043 0301 	orr.w	r3, r3, #1
 800a2f0:	64e3      	str	r3, [r4, #76]	; 0x4c
 800a2f2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800a2f4:	f003 0301 	and.w	r3, r3, #1
 800a2f8:	9300      	str	r3, [sp, #0]
 800a2fa:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = MCO1_PIN;
 800a2fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a300:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a302:	2302      	movs	r3, #2
 800a304:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a306:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a308:	2300      	movs	r3, #0
 800a30a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800a30c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800a30e:	a901      	add	r1, sp, #4
 800a310:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a314:	f7fb ff32 	bl	800617c <HAL_GPIO_Init>
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 800a318:	68a1      	ldr	r1, [r4, #8]
 800a31a:	f021 41ee 	bic.w	r1, r1, #1996488704	; 0x77000000
 800a31e:	4331      	orrs	r1, r6
 800a320:	4329      	orrs	r1, r5
 800a322:	60a1      	str	r1, [r4, #8]
}
 800a324:	b006      	add	sp, #24
 800a326:	bd70      	pop	{r4, r5, r6, pc}
 800a328:	40021000 	.word	0x40021000

0800a32c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a32c:	4a25      	ldr	r2, [pc, #148]	; (800a3c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800a32e:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a330:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a332:	f013 030c 	ands.w	r3, r3, #12
 800a336:	d00e      	beq.n	800a356 <HAL_RCC_GetSysClockFreq+0x2a>
 800a338:	2b0c      	cmp	r3, #12
 800a33a:	d006      	beq.n	800a34a <HAL_RCC_GetSysClockFreq+0x1e>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a33c:	2b04      	cmp	r3, #4
 800a33e:	d03f      	beq.n	800a3c0 <HAL_RCC_GetSysClockFreq+0x94>
 800a340:	2b08      	cmp	r3, #8
 800a342:	4821      	ldr	r0, [pc, #132]	; (800a3c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800a344:	bf18      	it	ne
 800a346:	2000      	movne	r0, #0
 800a348:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a34a:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a34e:	2a01      	cmp	r2, #1
 800a350:	d001      	beq.n	800a356 <HAL_RCC_GetSysClockFreq+0x2a>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a352:	2000      	movs	r0, #0
 800a354:	e012      	b.n	800a37c <HAL_RCC_GetSysClockFreq+0x50>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a356:	4a1b      	ldr	r2, [pc, #108]	; (800a3c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800a358:	6812      	ldr	r2, [r2, #0]
 800a35a:	f012 0f08 	tst.w	r2, #8
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a35e:	4a19      	ldr	r2, [pc, #100]	; (800a3c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800a360:	bf07      	ittee	eq
 800a362:	f8d2 2094 	ldreq.w	r2, [r2, #148]	; 0x94
 800a366:	f3c2 2203 	ubfxeq	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a36a:	6812      	ldrne	r2, [r2, #0]
 800a36c:	f3c2 1203 	ubfxne	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 800a370:	4916      	ldr	r1, [pc, #88]	; (800a3cc <HAL_RCC_GetSysClockFreq+0xa0>)
 800a372:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a376:	b323      	cbz	r3, 800a3c2 <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a378:	2b0c      	cmp	r3, #12
 800a37a:	d11f      	bne.n	800a3bc <HAL_RCC_GetSysClockFreq+0x90>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a37c:	4b11      	ldr	r3, [pc, #68]	; (800a3c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800a37e:	68db      	ldr	r3, [r3, #12]
 800a380:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 800a384:	2b02      	cmp	r3, #2
 800a386:	d017      	beq.n	800a3b8 <HAL_RCC_GetSysClockFreq+0x8c>
      pllvco = HSE_VALUE;
 800a388:	4a0f      	ldr	r2, [pc, #60]	; (800a3c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800a38a:	2b03      	cmp	r3, #3
 800a38c:	bf08      	it	eq
 800a38e:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a390:	4b0c      	ldr	r3, [pc, #48]	; (800a3c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800a392:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a394:	68d9      	ldr	r1, [r3, #12]
 800a396:	f3c1 2106 	ubfx	r1, r1, #8, #7
 800a39a:	fb00 f001 	mul.w	r0, r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a39e:	68db      	ldr	r3, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a3a0:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800a3a4:	3201      	adds	r2, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a3a6:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a3aa:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 800a3b2:	fbb0 f0f3 	udiv	r0, r0, r3
 800a3b6:	4770      	bx	lr
      pllvco = HSI_VALUE;
 800a3b8:	4805      	ldr	r0, [pc, #20]	; (800a3d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800a3ba:	e7e9      	b.n	800a390 <HAL_RCC_GetSysClockFreq+0x64>
 800a3bc:	2000      	movs	r0, #0
  return sysclockfreq;
 800a3be:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 800a3c0:	4803      	ldr	r0, [pc, #12]	; (800a3d0 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 800a3c2:	4770      	bx	lr
 800a3c4:	40021000 	.word	0x40021000
 800a3c8:	007a1200 	.word	0x007a1200
 800a3cc:	08014550 	.word	0x08014550
 800a3d0:	00f42400 	.word	0x00f42400

0800a3d4 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 800a3d4:	2800      	cmp	r0, #0
 800a3d6:	f000 82db 	beq.w	800a990 <HAL_RCC_OscConfig+0x5bc>
{
 800a3da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a3de:	b083      	sub	sp, #12
 800a3e0:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a3e2:	4bad      	ldr	r3, [pc, #692]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a3e4:	689d      	ldr	r5, [r3, #8]
 800a3e6:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a3ea:	68de      	ldr	r6, [r3, #12]
 800a3ec:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a3f0:	6803      	ldr	r3, [r0, #0]
 800a3f2:	f013 0f10 	tst.w	r3, #16
 800a3f6:	d062      	beq.n	800a4be <HAL_RCC_OscConfig+0xea>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a3f8:	b1ed      	cbz	r5, 800a436 <HAL_RCC_OscConfig+0x62>
 800a3fa:	2d0c      	cmp	r5, #12
 800a3fc:	d019      	beq.n	800a432 <HAL_RCC_OscConfig+0x5e>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a3fe:	69a3      	ldr	r3, [r4, #24]
 800a400:	2b00      	cmp	r3, #0
 800a402:	f000 80b6 	beq.w	800a572 <HAL_RCC_OscConfig+0x19e>
        __HAL_RCC_MSI_ENABLE();
 800a406:	4aa4      	ldr	r2, [pc, #656]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a408:	6813      	ldr	r3, [r2, #0]
 800a40a:	f043 0301 	orr.w	r3, r3, #1
 800a40e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800a410:	f7fa fa88 	bl	8004924 <HAL_GetTick>
 800a414:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a416:	4fa0      	ldr	r7, [pc, #640]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	f013 0f02 	tst.w	r3, #2
 800a41e:	f040 8095 	bne.w	800a54c <HAL_RCC_OscConfig+0x178>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a422:	f7fa fa7f 	bl	8004924 <HAL_GetTick>
 800a426:	eba0 0008 	sub.w	r0, r0, r8
 800a42a:	2802      	cmp	r0, #2
 800a42c:	d9f4      	bls.n	800a418 <HAL_RCC_OscConfig+0x44>
            return HAL_TIMEOUT;
 800a42e:	2303      	movs	r3, #3
 800a430:	e2ba      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800a432:	2e01      	cmp	r6, #1
 800a434:	d1e3      	bne.n	800a3fe <HAL_RCC_OscConfig+0x2a>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a436:	4b98      	ldr	r3, [pc, #608]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f013 0f02 	tst.w	r3, #2
 800a43e:	d003      	beq.n	800a448 <HAL_RCC_OscConfig+0x74>
 800a440:	69a3      	ldr	r3, [r4, #24]
 800a442:	2b00      	cmp	r3, #0
 800a444:	f000 82a7 	beq.w	800a996 <HAL_RCC_OscConfig+0x5c2>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a448:	6a20      	ldr	r0, [r4, #32]
 800a44a:	4b93      	ldr	r3, [pc, #588]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f013 0f08 	tst.w	r3, #8
 800a452:	4b91      	ldr	r3, [pc, #580]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a454:	bf12      	itee	ne
 800a456:	681b      	ldrne	r3, [r3, #0]
 800a458:	f8d3 3094 	ldreq.w	r3, [r3, #148]	; 0x94
 800a45c:	091b      	lsreq	r3, r3, #4
 800a45e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a462:	4298      	cmp	r0, r3
 800a464:	d959      	bls.n	800a51a <HAL_RCC_OscConfig+0x146>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a466:	f7ff fe7d 	bl	800a164 <RCC_SetFlashLatencyFromMSIRange>
 800a46a:	2800      	cmp	r0, #0
 800a46c:	f040 8295 	bne.w	800a99a <HAL_RCC_OscConfig+0x5c6>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a470:	4b89      	ldr	r3, [pc, #548]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a472:	681a      	ldr	r2, [r3, #0]
 800a474:	f042 0208 	orr.w	r2, r2, #8
 800a478:	601a      	str	r2, [r3, #0]
 800a47a:	681a      	ldr	r2, [r3, #0]
 800a47c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800a480:	6a21      	ldr	r1, [r4, #32]
 800a482:	430a      	orrs	r2, r1
 800a484:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a486:	685a      	ldr	r2, [r3, #4]
 800a488:	69e1      	ldr	r1, [r4, #28]
 800a48a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800a48e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800a492:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a494:	f7ff ff4a 	bl	800a32c <HAL_RCC_GetSysClockFreq>
 800a498:	4b7f      	ldr	r3, [pc, #508]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a49a:	689b      	ldr	r3, [r3, #8]
 800a49c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800a4a0:	4a7e      	ldr	r2, [pc, #504]	; (800a69c <HAL_RCC_OscConfig+0x2c8>)
 800a4a2:	5cd3      	ldrb	r3, [r2, r3]
 800a4a4:	f003 031f 	and.w	r3, r3, #31
 800a4a8:	40d8      	lsrs	r0, r3
 800a4aa:	4b7d      	ldr	r3, [pc, #500]	; (800a6a0 <HAL_RCC_OscConfig+0x2cc>)
 800a4ac:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 800a4ae:	4b7d      	ldr	r3, [pc, #500]	; (800a6a4 <HAL_RCC_OscConfig+0x2d0>)
 800a4b0:	6818      	ldr	r0, [r3, #0]
 800a4b2:	f7fa f9ed 	bl	8004890 <HAL_InitTick>
        if(status != HAL_OK)
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	2800      	cmp	r0, #0
 800a4ba:	f040 8275 	bne.w	800a9a8 <HAL_RCC_OscConfig+0x5d4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a4be:	6823      	ldr	r3, [r4, #0]
 800a4c0:	f013 0f01 	tst.w	r3, #1
 800a4c4:	d075      	beq.n	800a5b2 <HAL_RCC_OscConfig+0x1de>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800a4c6:	2d08      	cmp	r5, #8
 800a4c8:	d06a      	beq.n	800a5a0 <HAL_RCC_OscConfig+0x1cc>
 800a4ca:	2d0c      	cmp	r5, #12
 800a4cc:	d066      	beq.n	800a59c <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a4ce:	6863      	ldr	r3, [r4, #4]
 800a4d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a4d4:	f000 808c 	beq.w	800a5f0 <HAL_RCC_OscConfig+0x21c>
 800a4d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a4dc:	f000 808e 	beq.w	800a5fc <HAL_RCC_OscConfig+0x228>
 800a4e0:	4b6d      	ldr	r3, [pc, #436]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a4e2:	681a      	ldr	r2, [r3, #0]
 800a4e4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a4e8:	601a      	str	r2, [r3, #0]
 800a4ea:	681a      	ldr	r2, [r3, #0]
 800a4ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a4f0:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a4f2:	6863      	ldr	r3, [r4, #4]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	f000 808e 	beq.w	800a616 <HAL_RCC_OscConfig+0x242>
        tickstart = HAL_GetTick();
 800a4fa:	f7fa fa13 	bl	8004924 <HAL_GetTick>
 800a4fe:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a500:	4f65      	ldr	r7, [pc, #404]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800a508:	d153      	bne.n	800a5b2 <HAL_RCC_OscConfig+0x1de>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a50a:	f7fa fa0b 	bl	8004924 <HAL_GetTick>
 800a50e:	eba0 0008 	sub.w	r0, r0, r8
 800a512:	2864      	cmp	r0, #100	; 0x64
 800a514:	d9f5      	bls.n	800a502 <HAL_RCC_OscConfig+0x12e>
            return HAL_TIMEOUT;
 800a516:	2303      	movs	r3, #3
 800a518:	e246      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a51a:	4b5f      	ldr	r3, [pc, #380]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a51c:	681a      	ldr	r2, [r3, #0]
 800a51e:	f042 0208 	orr.w	r2, r2, #8
 800a522:	601a      	str	r2, [r3, #0]
 800a524:	681a      	ldr	r2, [r3, #0]
 800a526:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800a52a:	6a21      	ldr	r1, [r4, #32]
 800a52c:	430a      	orrs	r2, r1
 800a52e:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a530:	685a      	ldr	r2, [r3, #4]
 800a532:	69e1      	ldr	r1, [r4, #28]
 800a534:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800a538:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800a53c:	605a      	str	r2, [r3, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a53e:	6a20      	ldr	r0, [r4, #32]
 800a540:	f7ff fe10 	bl	800a164 <RCC_SetFlashLatencyFromMSIRange>
 800a544:	2800      	cmp	r0, #0
 800a546:	d0a5      	beq.n	800a494 <HAL_RCC_OscConfig+0xc0>
            return HAL_ERROR;
 800a548:	2301      	movs	r3, #1
 800a54a:	e22d      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a54c:	4b52      	ldr	r3, [pc, #328]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a54e:	681a      	ldr	r2, [r3, #0]
 800a550:	f042 0208 	orr.w	r2, r2, #8
 800a554:	601a      	str	r2, [r3, #0]
 800a556:	681a      	ldr	r2, [r3, #0]
 800a558:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800a55c:	6a21      	ldr	r1, [r4, #32]
 800a55e:	430a      	orrs	r2, r1
 800a560:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a562:	685a      	ldr	r2, [r3, #4]
 800a564:	69e1      	ldr	r1, [r4, #28]
 800a566:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800a56a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800a56e:	605a      	str	r2, [r3, #4]
 800a570:	e7a5      	b.n	800a4be <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_MSI_DISABLE();
 800a572:	4a49      	ldr	r2, [pc, #292]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a574:	6813      	ldr	r3, [r2, #0]
 800a576:	f023 0301 	bic.w	r3, r3, #1
 800a57a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800a57c:	f7fa f9d2 	bl	8004924 <HAL_GetTick>
 800a580:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a582:	4f45      	ldr	r7, [pc, #276]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	f013 0f02 	tst.w	r3, #2
 800a58a:	d098      	beq.n	800a4be <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a58c:	f7fa f9ca 	bl	8004924 <HAL_GetTick>
 800a590:	eba0 0008 	sub.w	r0, r0, r8
 800a594:	2802      	cmp	r0, #2
 800a596:	d9f5      	bls.n	800a584 <HAL_RCC_OscConfig+0x1b0>
            return HAL_TIMEOUT;
 800a598:	2303      	movs	r3, #3
 800a59a:	e205      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800a59c:	2e03      	cmp	r6, #3
 800a59e:	d196      	bne.n	800a4ce <HAL_RCC_OscConfig+0xfa>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5a0:	4b3d      	ldr	r3, [pc, #244]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800a5a8:	d003      	beq.n	800a5b2 <HAL_RCC_OscConfig+0x1de>
 800a5aa:	6863      	ldr	r3, [r4, #4]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	f000 81f6 	beq.w	800a99e <HAL_RCC_OscConfig+0x5ca>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a5b2:	6823      	ldr	r3, [r4, #0]
 800a5b4:	f013 0f02 	tst.w	r3, #2
 800a5b8:	d050      	beq.n	800a65c <HAL_RCC_OscConfig+0x288>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a5ba:	2d04      	cmp	r5, #4
 800a5bc:	d03d      	beq.n	800a63a <HAL_RCC_OscConfig+0x266>
 800a5be:	2d0c      	cmp	r5, #12
 800a5c0:	d039      	beq.n	800a636 <HAL_RCC_OscConfig+0x262>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a5c2:	68e3      	ldr	r3, [r4, #12]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d078      	beq.n	800a6ba <HAL_RCC_OscConfig+0x2e6>
        __HAL_RCC_HSI_ENABLE();
 800a5c8:	4a33      	ldr	r2, [pc, #204]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a5ca:	6813      	ldr	r3, [r2, #0]
 800a5cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a5d0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800a5d2:	f7fa f9a7 	bl	8004924 <HAL_GetTick>
 800a5d6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a5d8:	4e2f      	ldr	r6, [pc, #188]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a5da:	6833      	ldr	r3, [r6, #0]
 800a5dc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800a5e0:	d162      	bne.n	800a6a8 <HAL_RCC_OscConfig+0x2d4>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a5e2:	f7fa f99f 	bl	8004924 <HAL_GetTick>
 800a5e6:	1bc0      	subs	r0, r0, r7
 800a5e8:	2802      	cmp	r0, #2
 800a5ea:	d9f6      	bls.n	800a5da <HAL_RCC_OscConfig+0x206>
            return HAL_TIMEOUT;
 800a5ec:	2303      	movs	r3, #3
 800a5ee:	e1db      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a5f0:	4a29      	ldr	r2, [pc, #164]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a5f2:	6813      	ldr	r3, [r2, #0]
 800a5f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a5f8:	6013      	str	r3, [r2, #0]
 800a5fa:	e77a      	b.n	800a4f2 <HAL_RCC_OscConfig+0x11e>
 800a5fc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a600:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 800a604:	681a      	ldr	r2, [r3, #0]
 800a606:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800a60a:	601a      	str	r2, [r3, #0]
 800a60c:	681a      	ldr	r2, [r3, #0]
 800a60e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a612:	601a      	str	r2, [r3, #0]
 800a614:	e76d      	b.n	800a4f2 <HAL_RCC_OscConfig+0x11e>
        tickstart = HAL_GetTick();
 800a616:	f7fa f985 	bl	8004924 <HAL_GetTick>
 800a61a:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a61c:	4f1e      	ldr	r7, [pc, #120]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800a624:	d0c5      	beq.n	800a5b2 <HAL_RCC_OscConfig+0x1de>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a626:	f7fa f97d 	bl	8004924 <HAL_GetTick>
 800a62a:	eba0 0008 	sub.w	r0, r0, r8
 800a62e:	2864      	cmp	r0, #100	; 0x64
 800a630:	d9f5      	bls.n	800a61e <HAL_RCC_OscConfig+0x24a>
            return HAL_TIMEOUT;
 800a632:	2303      	movs	r3, #3
 800a634:	e1b8      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a636:	2e02      	cmp	r6, #2
 800a638:	d1c3      	bne.n	800a5c2 <HAL_RCC_OscConfig+0x1ee>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a63a:	4b17      	ldr	r3, [pc, #92]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800a642:	d003      	beq.n	800a64c <HAL_RCC_OscConfig+0x278>
 800a644:	68e3      	ldr	r3, [r4, #12]
 800a646:	2b00      	cmp	r3, #0
 800a648:	f000 81ab 	beq.w	800a9a2 <HAL_RCC_OscConfig+0x5ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a64c:	4a12      	ldr	r2, [pc, #72]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a64e:	6853      	ldr	r3, [r2, #4]
 800a650:	6921      	ldr	r1, [r4, #16]
 800a652:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 800a656:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800a65a:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a65c:	6823      	ldr	r3, [r4, #0]
 800a65e:	f013 0f08 	tst.w	r3, #8
 800a662:	d055      	beq.n	800a710 <HAL_RCC_OscConfig+0x33c>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a664:	6963      	ldr	r3, [r4, #20]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d03b      	beq.n	800a6e2 <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_LSI_ENABLE();
 800a66a:	4a0b      	ldr	r2, [pc, #44]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a66c:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800a670:	f043 0301 	orr.w	r3, r3, #1
 800a674:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 800a678:	f7fa f954 	bl	8004924 <HAL_GetTick>
 800a67c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a67e:	4e06      	ldr	r6, [pc, #24]	; (800a698 <HAL_RCC_OscConfig+0x2c4>)
 800a680:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 800a684:	f013 0f02 	tst.w	r3, #2
 800a688:	d142      	bne.n	800a710 <HAL_RCC_OscConfig+0x33c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a68a:	f7fa f94b 	bl	8004924 <HAL_GetTick>
 800a68e:	1bc0      	subs	r0, r0, r7
 800a690:	2802      	cmp	r0, #2
 800a692:	d9f5      	bls.n	800a680 <HAL_RCC_OscConfig+0x2ac>
          return HAL_TIMEOUT;
 800a694:	2303      	movs	r3, #3
 800a696:	e187      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
 800a698:	40021000 	.word	0x40021000
 800a69c:	08014538 	.word	0x08014538
 800a6a0:	2000000c 	.word	0x2000000c
 800a6a4:	20000014 	.word	0x20000014
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a6a8:	4ab6      	ldr	r2, [pc, #728]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a6aa:	6853      	ldr	r3, [r2, #4]
 800a6ac:	6921      	ldr	r1, [r4, #16]
 800a6ae:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 800a6b2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800a6b6:	6053      	str	r3, [r2, #4]
 800a6b8:	e7d0      	b.n	800a65c <HAL_RCC_OscConfig+0x288>
        __HAL_RCC_HSI_DISABLE();
 800a6ba:	4ab2      	ldr	r2, [pc, #712]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a6bc:	6813      	ldr	r3, [r2, #0]
 800a6be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a6c2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800a6c4:	f7fa f92e 	bl	8004924 <HAL_GetTick>
 800a6c8:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a6ca:	4eae      	ldr	r6, [pc, #696]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a6cc:	6833      	ldr	r3, [r6, #0]
 800a6ce:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800a6d2:	d0c3      	beq.n	800a65c <HAL_RCC_OscConfig+0x288>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a6d4:	f7fa f926 	bl	8004924 <HAL_GetTick>
 800a6d8:	1bc0      	subs	r0, r0, r7
 800a6da:	2802      	cmp	r0, #2
 800a6dc:	d9f6      	bls.n	800a6cc <HAL_RCC_OscConfig+0x2f8>
            return HAL_TIMEOUT;
 800a6de:	2303      	movs	r3, #3
 800a6e0:	e162      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
      __HAL_RCC_LSI_DISABLE();
 800a6e2:	4aa8      	ldr	r2, [pc, #672]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a6e4:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800a6e8:	f023 0301 	bic.w	r3, r3, #1
 800a6ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 800a6f0:	f7fa f918 	bl	8004924 <HAL_GetTick>
 800a6f4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a6f6:	4ea3      	ldr	r6, [pc, #652]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a6f8:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 800a6fc:	f013 0f02 	tst.w	r3, #2
 800a700:	d006      	beq.n	800a710 <HAL_RCC_OscConfig+0x33c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a702:	f7fa f90f 	bl	8004924 <HAL_GetTick>
 800a706:	1bc0      	subs	r0, r0, r7
 800a708:	2802      	cmp	r0, #2
 800a70a:	d9f5      	bls.n	800a6f8 <HAL_RCC_OscConfig+0x324>
          return HAL_TIMEOUT;
 800a70c:	2303      	movs	r3, #3
 800a70e:	e14b      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a710:	6823      	ldr	r3, [r4, #0]
 800a712:	f013 0f04 	tst.w	r3, #4
 800a716:	d07d      	beq.n	800a814 <HAL_RCC_OscConfig+0x440>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a718:	4b9a      	ldr	r3, [pc, #616]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a71a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a71c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800a720:	d10b      	bne.n	800a73a <HAL_RCC_OscConfig+0x366>
      __HAL_RCC_PWR_CLK_ENABLE();
 800a722:	4b98      	ldr	r3, [pc, #608]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a724:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a726:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800a72a:	659a      	str	r2, [r3, #88]	; 0x58
 800a72c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a72e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a732:	9301      	str	r3, [sp, #4]
 800a734:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800a736:	2601      	movs	r6, #1
 800a738:	e000      	b.n	800a73c <HAL_RCC_OscConfig+0x368>
    FlagStatus       pwrclkchanged = RESET;
 800a73a:	2600      	movs	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a73c:	4b92      	ldr	r3, [pc, #584]	; (800a988 <HAL_RCC_OscConfig+0x5b4>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	f413 7f80 	tst.w	r3, #256	; 0x100
 800a744:	d027      	beq.n	800a796 <HAL_RCC_OscConfig+0x3c2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a746:	68a3      	ldr	r3, [r4, #8]
 800a748:	2b01      	cmp	r3, #1
 800a74a:	d039      	beq.n	800a7c0 <HAL_RCC_OscConfig+0x3ec>
 800a74c:	2b05      	cmp	r3, #5
 800a74e:	d03f      	beq.n	800a7d0 <HAL_RCC_OscConfig+0x3fc>
 800a750:	4b8c      	ldr	r3, [pc, #560]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a752:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800a756:	f022 0201 	bic.w	r2, r2, #1
 800a75a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800a75e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800a762:	f022 0204 	bic.w	r2, r2, #4
 800a766:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a76a:	68a3      	ldr	r3, [r4, #8]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d03d      	beq.n	800a7ec <HAL_RCC_OscConfig+0x418>
      tickstart = HAL_GetTick();
 800a770:	f7fa f8d8 	bl	8004924 <HAL_GetTick>
 800a774:	4681      	mov	r9, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a776:	4f83      	ldr	r7, [pc, #524]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a778:	f241 3888 	movw	r8, #5000	; 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a77c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a780:	f013 0f02 	tst.w	r3, #2
 800a784:	d145      	bne.n	800a812 <HAL_RCC_OscConfig+0x43e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a786:	f7fa f8cd 	bl	8004924 <HAL_GetTick>
 800a78a:	eba0 0009 	sub.w	r0, r0, r9
 800a78e:	4540      	cmp	r0, r8
 800a790:	d9f4      	bls.n	800a77c <HAL_RCC_OscConfig+0x3a8>
          return HAL_TIMEOUT;
 800a792:	2303      	movs	r3, #3
 800a794:	e108      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a796:	4a7c      	ldr	r2, [pc, #496]	; (800a988 <HAL_RCC_OscConfig+0x5b4>)
 800a798:	6813      	ldr	r3, [r2, #0]
 800a79a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a79e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800a7a0:	f7fa f8c0 	bl	8004924 <HAL_GetTick>
 800a7a4:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a7a6:	4f78      	ldr	r7, [pc, #480]	; (800a988 <HAL_RCC_OscConfig+0x5b4>)
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	f413 7f80 	tst.w	r3, #256	; 0x100
 800a7ae:	d1ca      	bne.n	800a746 <HAL_RCC_OscConfig+0x372>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a7b0:	f7fa f8b8 	bl	8004924 <HAL_GetTick>
 800a7b4:	eba0 0008 	sub.w	r0, r0, r8
 800a7b8:	2802      	cmp	r0, #2
 800a7ba:	d9f5      	bls.n	800a7a8 <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 800a7bc:	2303      	movs	r3, #3
 800a7be:	e0f3      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a7c0:	4a70      	ldr	r2, [pc, #448]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a7c2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800a7c6:	f043 0301 	orr.w	r3, r3, #1
 800a7ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a7ce:	e7cc      	b.n	800a76a <HAL_RCC_OscConfig+0x396>
 800a7d0:	4b6c      	ldr	r3, [pc, #432]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a7d2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800a7d6:	f042 0204 	orr.w	r2, r2, #4
 800a7da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800a7de:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800a7e2:	f042 0201 	orr.w	r2, r2, #1
 800a7e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800a7ea:	e7be      	b.n	800a76a <HAL_RCC_OscConfig+0x396>
      tickstart = HAL_GetTick();
 800a7ec:	f7fa f89a 	bl	8004924 <HAL_GetTick>
 800a7f0:	4681      	mov	r9, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a7f2:	4f64      	ldr	r7, [pc, #400]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a7f4:	f241 3888 	movw	r8, #5000	; 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a7f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a7fc:	f013 0f02 	tst.w	r3, #2
 800a800:	d007      	beq.n	800a812 <HAL_RCC_OscConfig+0x43e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a802:	f7fa f88f 	bl	8004924 <HAL_GetTick>
 800a806:	eba0 0009 	sub.w	r0, r0, r9
 800a80a:	4540      	cmp	r0, r8
 800a80c:	d9f4      	bls.n	800a7f8 <HAL_RCC_OscConfig+0x424>
          return HAL_TIMEOUT;
 800a80e:	2303      	movs	r3, #3
 800a810:	e0ca      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
    if(pwrclkchanged == SET)
 800a812:	bb5e      	cbnz	r6, 800a86c <HAL_RCC_OscConfig+0x498>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a814:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a816:	2b00      	cmp	r3, #0
 800a818:	f000 80c5 	beq.w	800a9a6 <HAL_RCC_OscConfig+0x5d2>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a81c:	2d0c      	cmp	r5, #12
 800a81e:	d076      	beq.n	800a90e <HAL_RCC_OscConfig+0x53a>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a820:	2b02      	cmp	r3, #2
 800a822:	d029      	beq.n	800a878 <HAL_RCC_OscConfig+0x4a4>
        __HAL_RCC_PLL_DISABLE();
 800a824:	4b57      	ldr	r3, [pc, #348]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a826:	681a      	ldr	r2, [r3, #0]
 800a828:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800a82c:	601a      	str	r2, [r3, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
 800a834:	d104      	bne.n	800a840 <HAL_RCC_OscConfig+0x46c>
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800a836:	4a53      	ldr	r2, [pc, #332]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a838:	68d3      	ldr	r3, [r2, #12]
 800a83a:	f023 0303 	bic.w	r3, r3, #3
 800a83e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a840:	4a50      	ldr	r2, [pc, #320]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a842:	68d3      	ldr	r3, [r2, #12]
 800a844:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800a848:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a84c:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 800a84e:	f7fa f869 	bl	8004924 <HAL_GetTick>
 800a852:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a854:	4c4b      	ldr	r4, [pc, #300]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a856:	6823      	ldr	r3, [r4, #0]
 800a858:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800a85c:	d055      	beq.n	800a90a <HAL_RCC_OscConfig+0x536>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a85e:	f7fa f861 	bl	8004924 <HAL_GetTick>
 800a862:	1b40      	subs	r0, r0, r5
 800a864:	2802      	cmp	r0, #2
 800a866:	d9f6      	bls.n	800a856 <HAL_RCC_OscConfig+0x482>
            return HAL_TIMEOUT;
 800a868:	2303      	movs	r3, #3
 800a86a:	e09d      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 800a86c:	4a45      	ldr	r2, [pc, #276]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a86e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800a870:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a874:	6593      	str	r3, [r2, #88]	; 0x58
 800a876:	e7cd      	b.n	800a814 <HAL_RCC_OscConfig+0x440>
        __HAL_RCC_PLL_DISABLE();
 800a878:	4a42      	ldr	r2, [pc, #264]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a87a:	6813      	ldr	r3, [r2, #0]
 800a87c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a880:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800a882:	f7fa f84f 	bl	8004924 <HAL_GetTick>
 800a886:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a888:	4d3e      	ldr	r5, [pc, #248]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a88a:	682b      	ldr	r3, [r5, #0]
 800a88c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800a890:	d006      	beq.n	800a8a0 <HAL_RCC_OscConfig+0x4cc>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a892:	f7fa f847 	bl	8004924 <HAL_GetTick>
 800a896:	1b80      	subs	r0, r0, r6
 800a898:	2802      	cmp	r0, #2
 800a89a:	d9f6      	bls.n	800a88a <HAL_RCC_OscConfig+0x4b6>
            return HAL_TIMEOUT;
 800a89c:	2303      	movs	r3, #3
 800a89e:	e083      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a8a0:	4a38      	ldr	r2, [pc, #224]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a8a2:	68d1      	ldr	r1, [r2, #12]
 800a8a4:	4b39      	ldr	r3, [pc, #228]	; (800a98c <HAL_RCC_OscConfig+0x5b8>)
 800a8a6:	400b      	ands	r3, r1
 800a8a8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800a8aa:	430b      	orrs	r3, r1
 800a8ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a8ae:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800a8b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a8b4:	3901      	subs	r1, #1
 800a8b6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800a8ba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a8bc:	0909      	lsrs	r1, r1, #4
 800a8be:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 800a8c2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800a8c4:	0849      	lsrs	r1, r1, #1
 800a8c6:	3901      	subs	r1, #1
 800a8c8:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 800a8cc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a8ce:	0849      	lsrs	r1, r1, #1
 800a8d0:	3901      	subs	r1, #1
 800a8d2:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 800a8d6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 800a8d8:	6813      	ldr	r3, [r2, #0]
 800a8da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a8de:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a8e0:	68d3      	ldr	r3, [r2, #12]
 800a8e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a8e6:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 800a8e8:	f7fa f81c 	bl	8004924 <HAL_GetTick>
 800a8ec:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a8ee:	4c25      	ldr	r4, [pc, #148]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a8f0:	6823      	ldr	r3, [r4, #0]
 800a8f2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800a8f6:	d106      	bne.n	800a906 <HAL_RCC_OscConfig+0x532>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a8f8:	f7fa f814 	bl	8004924 <HAL_GetTick>
 800a8fc:	1b40      	subs	r0, r0, r5
 800a8fe:	2802      	cmp	r0, #2
 800a900:	d9f6      	bls.n	800a8f0 <HAL_RCC_OscConfig+0x51c>
            return HAL_TIMEOUT;
 800a902:	2303      	movs	r3, #3
 800a904:	e050      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
  return HAL_OK;
 800a906:	2300      	movs	r3, #0
 800a908:	e04e      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
 800a90a:	2300      	movs	r3, #0
 800a90c:	e04c      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a90e:	2b01      	cmp	r3, #1
 800a910:	d04e      	beq.n	800a9b0 <HAL_RCC_OscConfig+0x5dc>
        pll_config = RCC->PLLCFGR;
 800a912:	4b1c      	ldr	r3, [pc, #112]	; (800a984 <HAL_RCC_OscConfig+0x5b0>)
 800a914:	68db      	ldr	r3, [r3, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a916:	f003 0103 	and.w	r1, r3, #3
 800a91a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a91c:	4291      	cmp	r1, r2
 800a91e:	d001      	beq.n	800a924 <HAL_RCC_OscConfig+0x550>
          return HAL_ERROR;
 800a920:	2301      	movs	r3, #1
 800a922:	e041      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a924:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a928:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a92a:	3901      	subs	r1, #1
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a92c:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800a930:	d001      	beq.n	800a936 <HAL_RCC_OscConfig+0x562>
          return HAL_ERROR;
 800a932:	2301      	movs	r3, #1
 800a934:	e038      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a936:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a93a:	6b61      	ldr	r1, [r4, #52]	; 0x34
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a93c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 800a940:	d001      	beq.n	800a946 <HAL_RCC_OscConfig+0x572>
          return HAL_ERROR;
 800a942:	2301      	movs	r3, #1
 800a944:	e030      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a946:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 800a94a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800a94c:	3a07      	subs	r2, #7
 800a94e:	bf18      	it	ne
 800a950:	2201      	movne	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a952:	4291      	cmp	r1, r2
 800a954:	d001      	beq.n	800a95a <HAL_RCC_OscConfig+0x586>
          return HAL_ERROR;
 800a956:	2301      	movs	r3, #1
 800a958:	e026      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a95a:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 800a95e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800a960:	0852      	lsrs	r2, r2, #1
 800a962:	3a01      	subs	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800a964:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800a968:	d001      	beq.n	800a96e <HAL_RCC_OscConfig+0x59a>
          return HAL_ERROR;
 800a96a:	2301      	movs	r3, #1
 800a96c:	e01c      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a96e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800a970:	0852      	lsrs	r2, r2, #1
 800a972:	3a01      	subs	r2, #1
 800a974:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a978:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 800a97c:	bf14      	ite	ne
 800a97e:	2301      	movne	r3, #1
 800a980:	2300      	moveq	r3, #0
 800a982:	e011      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
 800a984:	40021000 	.word	0x40021000
 800a988:	40007000 	.word	0x40007000
 800a98c:	f99d808c 	.word	0xf99d808c
 800a990:	2301      	movs	r3, #1
}
 800a992:	4618      	mov	r0, r3
 800a994:	4770      	bx	lr
        return HAL_ERROR;
 800a996:	2301      	movs	r3, #1
 800a998:	e006      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
            return HAL_ERROR;
 800a99a:	2301      	movs	r3, #1
 800a99c:	e004      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
        return HAL_ERROR;
 800a99e:	2301      	movs	r3, #1
 800a9a0:	e002      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
        return HAL_ERROR;
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	e000      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>
  return HAL_OK;
 800a9a6:	2300      	movs	r3, #0
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	b003      	add	sp, #12
 800a9ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_ERROR;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	e7f9      	b.n	800a9a8 <HAL_RCC_OscConfig+0x5d4>

0800a9b4 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800a9b4:	2800      	cmp	r0, #0
 800a9b6:	f000 809e 	beq.w	800aaf6 <HAL_RCC_ClockConfig+0x142>
{
 800a9ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9be:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a9c0:	4b4f      	ldr	r3, [pc, #316]	; (800ab00 <HAL_RCC_ClockConfig+0x14c>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f003 0307 	and.w	r3, r3, #7
 800a9c8:	428b      	cmp	r3, r1
 800a9ca:	d20d      	bcs.n	800a9e8 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a9cc:	4a4c      	ldr	r2, [pc, #304]	; (800ab00 <HAL_RCC_ClockConfig+0x14c>)
 800a9ce:	6813      	ldr	r3, [r2, #0]
 800a9d0:	f023 0307 	bic.w	r3, r3, #7
 800a9d4:	430b      	orrs	r3, r1
 800a9d6:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a9d8:	6813      	ldr	r3, [r2, #0]
 800a9da:	f003 0307 	and.w	r3, r3, #7
 800a9de:	428b      	cmp	r3, r1
 800a9e0:	d002      	beq.n	800a9e8 <HAL_RCC_ClockConfig+0x34>
      return HAL_ERROR;
 800a9e2:	2001      	movs	r0, #1
}
 800a9e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9e8:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a9ea:	6823      	ldr	r3, [r4, #0]
 800a9ec:	f013 0f01 	tst.w	r3, #1
 800a9f0:	d03a      	beq.n	800aa68 <HAL_RCC_ClockConfig+0xb4>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a9f2:	6863      	ldr	r3, [r4, #4]
 800a9f4:	2b03      	cmp	r3, #3
 800a9f6:	d009      	beq.n	800aa0c <HAL_RCC_ClockConfig+0x58>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a9f8:	2b02      	cmp	r3, #2
 800a9fa:	d027      	beq.n	800aa4c <HAL_RCC_ClockConfig+0x98>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a9fc:	bb6b      	cbnz	r3, 800aa5a <HAL_RCC_ClockConfig+0xa6>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a9fe:	4a41      	ldr	r2, [pc, #260]	; (800ab04 <HAL_RCC_ClockConfig+0x150>)
 800aa00:	6812      	ldr	r2, [r2, #0]
 800aa02:	f012 0f02 	tst.w	r2, #2
 800aa06:	d106      	bne.n	800aa16 <HAL_RCC_ClockConfig+0x62>
          return HAL_ERROR;
 800aa08:	2001      	movs	r0, #1
 800aa0a:	e7eb      	b.n	800a9e4 <HAL_RCC_ClockConfig+0x30>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa0c:	4a3d      	ldr	r2, [pc, #244]	; (800ab04 <HAL_RCC_ClockConfig+0x150>)
 800aa0e:	6812      	ldr	r2, [r2, #0]
 800aa10:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800aa14:	d071      	beq.n	800aafa <HAL_RCC_ClockConfig+0x146>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800aa16:	493b      	ldr	r1, [pc, #236]	; (800ab04 <HAL_RCC_ClockConfig+0x150>)
 800aa18:	688a      	ldr	r2, [r1, #8]
 800aa1a:	f022 0203 	bic.w	r2, r2, #3
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800aa22:	f7f9 ff7f 	bl	8004924 <HAL_GetTick>
 800aa26:	4680      	mov	r8, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aa28:	4e36      	ldr	r6, [pc, #216]	; (800ab04 <HAL_RCC_ClockConfig+0x150>)
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aa2a:	f241 3788 	movw	r7, #5000	; 0x1388
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aa2e:	68b3      	ldr	r3, [r6, #8]
 800aa30:	f003 030c 	and.w	r3, r3, #12
 800aa34:	6862      	ldr	r2, [r4, #4]
 800aa36:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800aa3a:	d015      	beq.n	800aa68 <HAL_RCC_ClockConfig+0xb4>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aa3c:	f7f9 ff72 	bl	8004924 <HAL_GetTick>
 800aa40:	eba0 0008 	sub.w	r0, r0, r8
 800aa44:	42b8      	cmp	r0, r7
 800aa46:	d9f2      	bls.n	800aa2e <HAL_RCC_ClockConfig+0x7a>
        return HAL_TIMEOUT;
 800aa48:	2003      	movs	r0, #3
 800aa4a:	e7cb      	b.n	800a9e4 <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aa4c:	4a2d      	ldr	r2, [pc, #180]	; (800ab04 <HAL_RCC_ClockConfig+0x150>)
 800aa4e:	6812      	ldr	r2, [r2, #0]
 800aa50:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800aa54:	d1df      	bne.n	800aa16 <HAL_RCC_ClockConfig+0x62>
          return HAL_ERROR;
 800aa56:	2001      	movs	r0, #1
 800aa58:	e7c4      	b.n	800a9e4 <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800aa5a:	4a2a      	ldr	r2, [pc, #168]	; (800ab04 <HAL_RCC_ClockConfig+0x150>)
 800aa5c:	6812      	ldr	r2, [r2, #0]
 800aa5e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800aa62:	d1d8      	bne.n	800aa16 <HAL_RCC_ClockConfig+0x62>
          return HAL_ERROR;
 800aa64:	2001      	movs	r0, #1
 800aa66:	e7bd      	b.n	800a9e4 <HAL_RCC_ClockConfig+0x30>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa68:	6823      	ldr	r3, [r4, #0]
 800aa6a:	f013 0f02 	tst.w	r3, #2
 800aa6e:	d006      	beq.n	800aa7e <HAL_RCC_ClockConfig+0xca>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aa70:	4a24      	ldr	r2, [pc, #144]	; (800ab04 <HAL_RCC_ClockConfig+0x150>)
 800aa72:	6893      	ldr	r3, [r2, #8]
 800aa74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aa78:	68a1      	ldr	r1, [r4, #8]
 800aa7a:	430b      	orrs	r3, r1
 800aa7c:	6093      	str	r3, [r2, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800aa7e:	4b20      	ldr	r3, [pc, #128]	; (800ab00 <HAL_RCC_ClockConfig+0x14c>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f003 0307 	and.w	r3, r3, #7
 800aa86:	42ab      	cmp	r3, r5
 800aa88:	d90c      	bls.n	800aaa4 <HAL_RCC_ClockConfig+0xf0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aa8a:	4a1d      	ldr	r2, [pc, #116]	; (800ab00 <HAL_RCC_ClockConfig+0x14c>)
 800aa8c:	6813      	ldr	r3, [r2, #0]
 800aa8e:	f023 0307 	bic.w	r3, r3, #7
 800aa92:	432b      	orrs	r3, r5
 800aa94:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aa96:	6813      	ldr	r3, [r2, #0]
 800aa98:	f003 0307 	and.w	r3, r3, #7
 800aa9c:	42ab      	cmp	r3, r5
 800aa9e:	d001      	beq.n	800aaa4 <HAL_RCC_ClockConfig+0xf0>
      return HAL_ERROR;
 800aaa0:	2001      	movs	r0, #1
 800aaa2:	e79f      	b.n	800a9e4 <HAL_RCC_ClockConfig+0x30>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aaa4:	6823      	ldr	r3, [r4, #0]
 800aaa6:	f013 0f04 	tst.w	r3, #4
 800aaaa:	d006      	beq.n	800aaba <HAL_RCC_ClockConfig+0x106>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800aaac:	4a15      	ldr	r2, [pc, #84]	; (800ab04 <HAL_RCC_ClockConfig+0x150>)
 800aaae:	6893      	ldr	r3, [r2, #8]
 800aab0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800aab4:	68e1      	ldr	r1, [r4, #12]
 800aab6:	430b      	orrs	r3, r1
 800aab8:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aaba:	6823      	ldr	r3, [r4, #0]
 800aabc:	f013 0f08 	tst.w	r3, #8
 800aac0:	d007      	beq.n	800aad2 <HAL_RCC_ClockConfig+0x11e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800aac2:	4a10      	ldr	r2, [pc, #64]	; (800ab04 <HAL_RCC_ClockConfig+0x150>)
 800aac4:	6893      	ldr	r3, [r2, #8]
 800aac6:	6921      	ldr	r1, [r4, #16]
 800aac8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800aacc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800aad0:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800aad2:	f7ff fc2b 	bl	800a32c <HAL_RCC_GetSysClockFreq>
 800aad6:	4b0b      	ldr	r3, [pc, #44]	; (800ab04 <HAL_RCC_ClockConfig+0x150>)
 800aad8:	689b      	ldr	r3, [r3, #8]
 800aada:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800aade:	4a0a      	ldr	r2, [pc, #40]	; (800ab08 <HAL_RCC_ClockConfig+0x154>)
 800aae0:	5cd3      	ldrb	r3, [r2, r3]
 800aae2:	f003 031f 	and.w	r3, r3, #31
 800aae6:	40d8      	lsrs	r0, r3
 800aae8:	4b08      	ldr	r3, [pc, #32]	; (800ab0c <HAL_RCC_ClockConfig+0x158>)
 800aaea:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 800aaec:	4b08      	ldr	r3, [pc, #32]	; (800ab10 <HAL_RCC_ClockConfig+0x15c>)
 800aaee:	6818      	ldr	r0, [r3, #0]
 800aaf0:	f7f9 fece 	bl	8004890 <HAL_InitTick>
  return status;
 800aaf4:	e776      	b.n	800a9e4 <HAL_RCC_ClockConfig+0x30>
    return HAL_ERROR;
 800aaf6:	2001      	movs	r0, #1
}
 800aaf8:	4770      	bx	lr
        return HAL_ERROR;
 800aafa:	2001      	movs	r0, #1
 800aafc:	e772      	b.n	800a9e4 <HAL_RCC_ClockConfig+0x30>
 800aafe:	bf00      	nop
 800ab00:	40022000 	.word	0x40022000
 800ab04:	40021000 	.word	0x40021000
 800ab08:	08014538 	.word	0x08014538
 800ab0c:	2000000c 	.word	0x2000000c
 800ab10:	20000014 	.word	0x20000014

0800ab14 <HAL_RCC_GetHCLKFreq>:
}
 800ab14:	4b01      	ldr	r3, [pc, #4]	; (800ab1c <HAL_RCC_GetHCLKFreq+0x8>)
 800ab16:	6818      	ldr	r0, [r3, #0]
 800ab18:	4770      	bx	lr
 800ab1a:	bf00      	nop
 800ab1c:	2000000c 	.word	0x2000000c

0800ab20 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800ab20:	4b05      	ldr	r3, [pc, #20]	; (800ab38 <HAL_RCC_GetPCLK1Freq+0x18>)
 800ab22:	689b      	ldr	r3, [r3, #8]
 800ab24:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800ab28:	4a04      	ldr	r2, [pc, #16]	; (800ab3c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800ab2a:	5cd3      	ldrb	r3, [r2, r3]
 800ab2c:	f003 031f 	and.w	r3, r3, #31
 800ab30:	4a03      	ldr	r2, [pc, #12]	; (800ab40 <HAL_RCC_GetPCLK1Freq+0x20>)
 800ab32:	6810      	ldr	r0, [r2, #0]
}
 800ab34:	40d8      	lsrs	r0, r3
 800ab36:	4770      	bx	lr
 800ab38:	40021000 	.word	0x40021000
 800ab3c:	08014548 	.word	0x08014548
 800ab40:	2000000c 	.word	0x2000000c

0800ab44 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800ab44:	4b05      	ldr	r3, [pc, #20]	; (800ab5c <HAL_RCC_GetPCLK2Freq+0x18>)
 800ab46:	689b      	ldr	r3, [r3, #8]
 800ab48:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800ab4c:	4a04      	ldr	r2, [pc, #16]	; (800ab60 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800ab4e:	5cd3      	ldrb	r3, [r2, r3]
 800ab50:	f003 031f 	and.w	r3, r3, #31
 800ab54:	4a03      	ldr	r2, [pc, #12]	; (800ab64 <HAL_RCC_GetPCLK2Freq+0x20>)
 800ab56:	6810      	ldr	r0, [r2, #0]
}
 800ab58:	40d8      	lsrs	r0, r3
 800ab5a:	4770      	bx	lr
 800ab5c:	40021000 	.word	0x40021000
 800ab60:	08014548 	.word	0x08014548
 800ab64:	2000000c 	.word	0x2000000c

0800ab68 <HAL_RCC_GetOscConfig>:
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \
 800ab68:	231f      	movs	r3, #31
 800ab6a:	6003      	str	r3, [r0, #0]
  if(READ_BIT(RCC->CR, RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 800ab6c:	4b3c      	ldr	r3, [pc, #240]	; (800ac60 <HAL_RCC_GetOscConfig+0xf8>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800ab74:	d05f      	beq.n	800ac36 <HAL_RCC_GetOscConfig+0xce>
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 800ab76:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800ab7a:	6043      	str	r3, [r0, #4]
  if(READ_BIT(RCC->CR, RCC_CR_MSION) == RCC_CR_MSION)
 800ab7c:	4b38      	ldr	r3, [pc, #224]	; (800ac60 <HAL_RCC_GetOscConfig+0xf8>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f013 0f01 	tst.w	r3, #1
    RCC_OscInitStruct->MSIState = RCC_MSI_ON;
 800ab84:	bf14      	ite	ne
 800ab86:	2301      	movne	r3, #1
    RCC_OscInitStruct->MSIState = RCC_MSI_OFF;
 800ab88:	2300      	moveq	r3, #0
 800ab8a:	6183      	str	r3, [r0, #24]
  RCC_OscInitStruct->MSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos;
 800ab8c:	4b34      	ldr	r3, [pc, #208]	; (800ac60 <HAL_RCC_GetOscConfig+0xf8>)
 800ab8e:	685a      	ldr	r2, [r3, #4]
 800ab90:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800ab94:	61c2      	str	r2, [r0, #28]
  RCC_OscInitStruct->MSIClockRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800ab96:	681a      	ldr	r2, [r3, #0]
 800ab98:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800ab9c:	6202      	str	r2, [r0, #32]
  if(READ_BIT(RCC->CR, RCC_CR_HSION) == RCC_CR_HSION)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f413 7f80 	tst.w	r3, #256	; 0x100
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 800aba4:	bf14      	ite	ne
 800aba6:	f44f 7380 	movne.w	r3, #256	; 0x100
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 800abaa:	2300      	moveq	r3, #0
 800abac:	60c3      	str	r3, [r0, #12]
  RCC_OscInitStruct->HSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos;
 800abae:	4a2c      	ldr	r2, [pc, #176]	; (800ac60 <HAL_RCC_GetOscConfig+0xf8>)
 800abb0:	6853      	ldr	r3, [r2, #4]
 800abb2:	f3c3 6304 	ubfx	r3, r3, #24, #5
 800abb6:	6103      	str	r3, [r0, #16]
  if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 800abb8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800abbc:	f013 0f04 	tst.w	r3, #4
 800abc0:	d043      	beq.n	800ac4a <HAL_RCC_GetOscConfig+0xe2>
      RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 800abc2:	2305      	movs	r3, #5
 800abc4:	6083      	str	r3, [r0, #8]
  if(READ_BIT(RCC->CSR, RCC_CSR_LSION) == RCC_CSR_LSION)
 800abc6:	4b26      	ldr	r3, [pc, #152]	; (800ac60 <HAL_RCC_GetOscConfig+0xf8>)
 800abc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800abcc:	f013 0f01 	tst.w	r3, #1
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 800abd0:	bf14      	ite	ne
 800abd2:	2301      	movne	r3, #1
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 800abd4:	2300      	moveq	r3, #0
 800abd6:	6143      	str	r3, [r0, #20]
  RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
 800abd8:	2300      	movs	r3, #0
 800abda:	6243      	str	r3, [r0, #36]	; 0x24
  if(READ_BIT(RCC->CR, RCC_CR_PLLON) == RCC_CR_PLLON)
 800abdc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800abe0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 800abea:	bf14      	ite	ne
 800abec:	2302      	movne	r3, #2
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 800abee:	2301      	moveq	r3, #1
 800abf0:	6283      	str	r3, [r0, #40]	; 0x28
  RCC_OscInitStruct->PLL.PLLSource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800abf2:	4a1b      	ldr	r2, [pc, #108]	; (800ac60 <HAL_RCC_GetOscConfig+0xf8>)
 800abf4:	68d3      	ldr	r3, [r2, #12]
 800abf6:	f003 0303 	and.w	r3, r3, #3
 800abfa:	62c3      	str	r3, [r0, #44]	; 0x2c
  RCC_OscInitStruct->PLL.PLLM = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 800abfc:	68d3      	ldr	r3, [r2, #12]
 800abfe:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800ac02:	3301      	adds	r3, #1
 800ac04:	6303      	str	r3, [r0, #48]	; 0x30
  RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800ac06:	68d3      	ldr	r3, [r2, #12]
 800ac08:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800ac0c:	6343      	str	r3, [r0, #52]	; 0x34
  RCC_OscInitStruct->PLL.PLLQ = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 800ac0e:	68d3      	ldr	r3, [r2, #12]
 800ac10:	f3c3 5341 	ubfx	r3, r3, #21, #2
 800ac14:	3301      	adds	r3, #1
 800ac16:	005b      	lsls	r3, r3, #1
 800ac18:	63c3      	str	r3, [r0, #60]	; 0x3c
  RCC_OscInitStruct->PLL.PLLR = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) << 1U);
 800ac1a:	68d3      	ldr	r3, [r2, #12]
 800ac1c:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800ac20:	3301      	adds	r3, #1
 800ac22:	005b      	lsls	r3, r3, #1
 800ac24:	6403      	str	r3, [r0, #64]	; 0x40
  if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800ac26:	68d3      	ldr	r3, [r2, #12]
 800ac28:	f413 3f00 	tst.w	r3, #131072	; 0x20000
    RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV17;
 800ac2c:	bf14      	ite	ne
 800ac2e:	2311      	movne	r3, #17
    RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV7;
 800ac30:	2307      	moveq	r3, #7
 800ac32:	6383      	str	r3, [r0, #56]	; 0x38
}
 800ac34:	4770      	bx	lr
  else if(READ_BIT(RCC->CR, RCC_CR_HSEON) == RCC_CR_HSEON)
 800ac36:	4b0a      	ldr	r3, [pc, #40]	; (800ac60 <HAL_RCC_GetOscConfig+0xf8>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 800ac3e:	bf14      	ite	ne
 800ac40:	f44f 3380 	movne.w	r3, #65536	; 0x10000
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 800ac44:	2300      	moveq	r3, #0
 800ac46:	6043      	str	r3, [r0, #4]
 800ac48:	e798      	b.n	800ab7c <HAL_RCC_GetOscConfig+0x14>
  else if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 800ac4a:	4b05      	ldr	r3, [pc, #20]	; (800ac60 <HAL_RCC_GetOscConfig+0xf8>)
 800ac4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac50:	f013 0f01 	tst.w	r3, #1
      RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 800ac54:	bf14      	ite	ne
 800ac56:	2301      	movne	r3, #1
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 800ac58:	2300      	moveq	r3, #0
 800ac5a:	6083      	str	r3, [r0, #8]
 800ac5c:	e7b3      	b.n	800abc6 <HAL_RCC_GetOscConfig+0x5e>
 800ac5e:	bf00      	nop
 800ac60:	40021000 	.word	0x40021000

0800ac64 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800ac64:	230f      	movs	r3, #15
 800ac66:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800ac68:	4b0b      	ldr	r3, [pc, #44]	; (800ac98 <HAL_RCC_GetClockConfig+0x34>)
 800ac6a:	689a      	ldr	r2, [r3, #8]
 800ac6c:	f002 0203 	and.w	r2, r2, #3
 800ac70:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800ac72:	689a      	ldr	r2, [r3, #8]
 800ac74:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800ac78:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800ac7a:	689a      	ldr	r2, [r3, #8]
 800ac7c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800ac80:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800ac82:	689b      	ldr	r3, [r3, #8]
 800ac84:	08db      	lsrs	r3, r3, #3
 800ac86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ac8a:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800ac8c:	4b03      	ldr	r3, [pc, #12]	; (800ac9c <HAL_RCC_GetClockConfig+0x38>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f003 0307 	and.w	r3, r3, #7
 800ac94:	600b      	str	r3, [r1, #0]
}
 800ac96:	4770      	bx	lr
 800ac98:	40021000 	.word	0x40021000
 800ac9c:	40022000 	.word	0x40022000

0800aca0 <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 800aca0:	4a02      	ldr	r2, [pc, #8]	; (800acac <HAL_RCC_EnableCSS+0xc>)
 800aca2:	6813      	ldr	r3, [r2, #0]
 800aca4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800aca8:	6013      	str	r3, [r2, #0]
}
 800acaa:	4770      	bx	lr
 800acac:	40021000 	.word	0x40021000

0800acb0 <HAL_RCC_CSSCallback>:
}
 800acb0:	4770      	bx	lr
	...

0800acb4 <HAL_RCC_NMI_IRQHandler>:
{
 800acb4:	b508      	push	{r3, lr}
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800acb6:	4b06      	ldr	r3, [pc, #24]	; (800acd0 <HAL_RCC_NMI_IRQHandler+0x1c>)
 800acb8:	69db      	ldr	r3, [r3, #28]
 800acba:	f413 7f80 	tst.w	r3, #256	; 0x100
 800acbe:	d100      	bne.n	800acc2 <HAL_RCC_NMI_IRQHandler+0xe>
}
 800acc0:	bd08      	pop	{r3, pc}
    HAL_RCC_CSSCallback();
 800acc2:	f7ff fff5 	bl	800acb0 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800acc6:	4b02      	ldr	r3, [pc, #8]	; (800acd0 <HAL_RCC_NMI_IRQHandler+0x1c>)
 800acc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800accc:	621a      	str	r2, [r3, #32]
}
 800acce:	e7f7      	b.n	800acc0 <HAL_RCC_NMI_IRQHandler+0xc>
 800acd0:	40021000 	.word	0x40021000

0800acd4 <RCCEx_GetSAIxPeriphCLKFreq>:
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800acd4:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 800acd8:	d01d      	beq.n	800ad16 <RCCEx_GetSAIxPeriphCLKFreq+0x42>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800acda:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800acde:	d043      	beq.n	800ad68 <RCCEx_GetSAIxPeriphCLKFreq+0x94>
        frequency = (pllvco * plln) / pllp;
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 800ace0:	4b3d      	ldr	r3, [pc, #244]	; (800add8 <RCCEx_GetSAIxPeriphCLKFreq+0x104>)
 800ace2:	691b      	ldr	r3, [r3, #16]
 800ace4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800ace8:	d071      	beq.n	800adce <RCCEx_GetSAIxPeriphCLKFreq+0xfa>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800acea:	4b3b      	ldr	r3, [pc, #236]	; (800add8 <RCCEx_GetSAIxPeriphCLKFreq+0x104>)
 800acec:	68d8      	ldr	r0, [r3, #12]
 800acee:	f3c0 1002 	ubfx	r0, r0, #4, #3
 800acf2:	3001      	adds	r0, #1
 800acf4:	fbb1 f1f0 	udiv	r1, r1, r0
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800acf8:	6918      	ldr	r0, [r3, #16]
 800acfa:	f3c0 2006 	ubfx	r0, r0, #8, #7
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800acfe:	691b      	ldr	r3, [r3, #16]
 800ad00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
          {
            pllp = 17U;
          }
          else
          {
            pllp = 7U;
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	bf14      	ite	ne
 800ad08:	2311      	movne	r3, #17
 800ad0a:	2307      	moveq	r3, #7
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ad0c:	fb00 f001 	mul.w	r0, r0, r1
 800ad10:	fbb0 f0f3 	udiv	r0, r0, r3
 800ad14:	4770      	bx	lr
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800ad16:	4b30      	ldr	r3, [pc, #192]	; (800add8 <RCCEx_GetSAIxPeriphCLKFreq+0x104>)
 800ad18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad1c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800ad20:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800ad24:	d04f      	beq.n	800adc6 <RCCEx_GetSAIxPeriphCLKFreq+0xf2>
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800ad26:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ad2a:	d002      	beq.n	800ad32 <RCCEx_GetSAIxPeriphCLKFreq+0x5e>
 800ad2c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ad30:	d124      	bne.n	800ad7c <RCCEx_GetSAIxPeriphCLKFreq+0xa8>
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 800ad32:	4b29      	ldr	r3, [pc, #164]	; (800add8 <RCCEx_GetSAIxPeriphCLKFreq+0x104>)
 800ad34:	68db      	ldr	r3, [r3, #12]
 800ad36:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800ad3a:	d046      	beq.n	800adca <RCCEx_GetSAIxPeriphCLKFreq+0xf6>
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ad3c:	4b26      	ldr	r3, [pc, #152]	; (800add8 <RCCEx_GetSAIxPeriphCLKFreq+0x104>)
 800ad3e:	68d8      	ldr	r0, [r3, #12]
 800ad40:	f3c0 1002 	ubfx	r0, r0, #4, #3
 800ad44:	3001      	adds	r0, #1
 800ad46:	fbb1 f1f0 	udiv	r1, r1, r0
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800ad4a:	68d8      	ldr	r0, [r3, #12]
 800ad4c:	f3c0 2006 	ubfx	r0, r0, #8, #7
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800ad50:	68db      	ldr	r3, [r3, #12]
 800ad52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
            pllp = 7U;
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	bf14      	ite	ne
 800ad5a:	2311      	movne	r3, #17
 800ad5c:	2307      	moveq	r3, #7
        frequency = (pllvco * plln) / pllp;
 800ad5e:	fb00 f001 	mul.w	r0, r0, r1
 800ad62:	fbb0 f0f3 	udiv	r0, r0, r3
 800ad66:	4770      	bx	lr
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800ad68:	4b1b      	ldr	r3, [pc, #108]	; (800add8 <RCCEx_GetSAIxPeriphCLKFreq+0x104>)
 800ad6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad6e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800ad72:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ad76:	d1d6      	bne.n	800ad26 <RCCEx_GetSAIxPeriphCLKFreq+0x52>
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800ad78:	4818      	ldr	r0, [pc, #96]	; (800addc <RCCEx_GetSAIxPeriphCLKFreq+0x108>)
 800ad7a:	4770      	bx	lr
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d0af      	beq.n	800ace0 <RCCEx_GetSAIxPeriphCLKFreq+0xc>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800ad80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ad84:	d004      	beq.n	800ad90 <RCCEx_GetSAIxPeriphCLKFreq+0xbc>
 800ad86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ad8a:	d001      	beq.n	800ad90 <RCCEx_GetSAIxPeriphCLKFreq+0xbc>
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	4770      	bx	lr
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 800ad90:	4b11      	ldr	r3, [pc, #68]	; (800add8 <RCCEx_GetSAIxPeriphCLKFreq+0x104>)
 800ad92:	695b      	ldr	r3, [r3, #20]
 800ad94:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800ad98:	d01b      	beq.n	800add2 <RCCEx_GetSAIxPeriphCLKFreq+0xfe>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ad9a:	4b0f      	ldr	r3, [pc, #60]	; (800add8 <RCCEx_GetSAIxPeriphCLKFreq+0x104>)
 800ad9c:	68d8      	ldr	r0, [r3, #12]
 800ad9e:	f3c0 1002 	ubfx	r0, r0, #4, #3
 800ada2:	3001      	adds	r0, #1
 800ada4:	fbb1 f1f0 	udiv	r1, r1, r0
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800ada8:	6958      	ldr	r0, [r3, #20]
 800adaa:	f3c0 2006 	ubfx	r0, r0, #8, #7
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800adae:	695b      	ldr	r3, [r3, #20]
 800adb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
          {
            pllp = 17U;
          }
          else
          {
            pllp = 7U;
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	bf14      	ite	ne
 800adb8:	2311      	movne	r3, #17
 800adba:	2307      	moveq	r3, #7
          }
        }
        frequency = (pllvco * plln) / pllp;
 800adbc:	fb00 f001 	mul.w	r0, r0, r1
 800adc0:	fbb0 f0f3 	udiv	r0, r0, r3
 800adc4:	4770      	bx	lr
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800adc6:	4805      	ldr	r0, [pc, #20]	; (800addc <RCCEx_GetSAIxPeriphCLKFreq+0x108>)
 800adc8:	4770      	bx	lr
 800adca:	2000      	movs	r0, #0
 800adcc:	4770      	bx	lr
 800adce:	2000      	movs	r0, #0
 800add0:	4770      	bx	lr
 800add2:	2000      	movs	r0, #0
    }
  }


  return frequency;
}
 800add4:	4770      	bx	lr
 800add6:	bf00      	nop
 800add8:	40021000 	.word	0x40021000
 800addc:	001fff68 	.word	0x001fff68

0800ade0 <RCCEx_PLLSAI1_Config>:
{
 800ade0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800ade2:	4b56      	ldr	r3, [pc, #344]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800ade4:	68db      	ldr	r3, [r3, #12]
 800ade6:	f013 0f03 	tst.w	r3, #3
 800adea:	d014      	beq.n	800ae16 <RCCEx_PLLSAI1_Config+0x36>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800adec:	4b53      	ldr	r3, [pc, #332]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800adee:	68db      	ldr	r3, [r3, #12]
 800adf0:	f003 0303 	and.w	r3, r3, #3
 800adf4:	6802      	ldr	r2, [r0, #0]
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d001      	beq.n	800adfe <RCCEx_PLLSAI1_Config+0x1e>
 800adfa:	2001      	movs	r0, #1
}
 800adfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d07c      	beq.n	800aefc <RCCEx_PLLSAI1_Config+0x11c>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800ae02:	4b4e      	ldr	r3, [pc, #312]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800ae04:	68db      	ldr	r3, [r3, #12]
 800ae06:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800ae0a:	3301      	adds	r3, #1
       ||
 800ae0c:	6842      	ldr	r2, [r0, #4]
 800ae0e:	4293      	cmp	r3, r2
 800ae10:	d019      	beq.n	800ae46 <RCCEx_PLLSAI1_Config+0x66>
 800ae12:	2001      	movs	r0, #1
 800ae14:	e7f2      	b.n	800adfc <RCCEx_PLLSAI1_Config+0x1c>
    switch(PllSai1->PLLSAI1Source)
 800ae16:	6803      	ldr	r3, [r0, #0]
 800ae18:	2b02      	cmp	r3, #2
 800ae1a:	d02a      	beq.n	800ae72 <RCCEx_PLLSAI1_Config+0x92>
 800ae1c:	2b03      	cmp	r3, #3
 800ae1e:	d02f      	beq.n	800ae80 <RCCEx_PLLSAI1_Config+0xa0>
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d001      	beq.n	800ae28 <RCCEx_PLLSAI1_Config+0x48>
 800ae24:	2001      	movs	r0, #1
 800ae26:	e7e9      	b.n	800adfc <RCCEx_PLLSAI1_Config+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800ae28:	4a44      	ldr	r2, [pc, #272]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800ae2a:	6812      	ldr	r2, [r2, #0]
 800ae2c:	f012 0f02 	tst.w	r2, #2
 800ae30:	d066      	beq.n	800af00 <RCCEx_PLLSAI1_Config+0x120>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800ae32:	4d42      	ldr	r5, [pc, #264]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800ae34:	68ea      	ldr	r2, [r5, #12]
 800ae36:	6844      	ldr	r4, [r0, #4]
 800ae38:	3c01      	subs	r4, #1
 800ae3a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 800ae3e:	4313      	orrs	r3, r2
 800ae40:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 800ae44:	60eb      	str	r3, [r5, #12]
 800ae46:	460f      	mov	r7, r1
 800ae48:	4604      	mov	r4, r0
    __HAL_RCC_PLLSAI1_DISABLE();
 800ae4a:	4a3c      	ldr	r2, [pc, #240]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800ae4c:	6813      	ldr	r3, [r2, #0]
 800ae4e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ae52:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800ae54:	f7f9 fd66 	bl	8004924 <HAL_GetTick>
 800ae58:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800ae5a:	4d38      	ldr	r5, [pc, #224]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800ae5c:	682b      	ldr	r3, [r5, #0]
 800ae5e:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800ae62:	d04f      	beq.n	800af04 <RCCEx_PLLSAI1_Config+0x124>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ae64:	f7f9 fd5e 	bl	8004924 <HAL_GetTick>
 800ae68:	1b80      	subs	r0, r0, r6
 800ae6a:	2802      	cmp	r0, #2
 800ae6c:	d9f6      	bls.n	800ae5c <RCCEx_PLLSAI1_Config+0x7c>
        status = HAL_TIMEOUT;
 800ae6e:	2003      	movs	r0, #3
 800ae70:	e7c4      	b.n	800adfc <RCCEx_PLLSAI1_Config+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800ae72:	4a32      	ldr	r2, [pc, #200]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800ae74:	6812      	ldr	r2, [r2, #0]
 800ae76:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800ae7a:	d1da      	bne.n	800ae32 <RCCEx_PLLSAI1_Config+0x52>
 800ae7c:	2001      	movs	r0, #1
 800ae7e:	e7bd      	b.n	800adfc <RCCEx_PLLSAI1_Config+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ae80:	4a2e      	ldr	r2, [pc, #184]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800ae82:	6812      	ldr	r2, [r2, #0]
 800ae84:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800ae88:	d1d3      	bne.n	800ae32 <RCCEx_PLLSAI1_Config+0x52>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800ae8a:	4a2c      	ldr	r2, [pc, #176]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800ae8c:	6812      	ldr	r2, [r2, #0]
 800ae8e:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800ae92:	d1ce      	bne.n	800ae32 <RCCEx_PLLSAI1_Config+0x52>
 800ae94:	2001      	movs	r0, #1
 800ae96:	e7b1      	b.n	800adfc <RCCEx_PLLSAI1_Config+0x1c>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ae98:	4928      	ldr	r1, [pc, #160]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800ae9a:	690b      	ldr	r3, [r1, #16]
 800ae9c:	68a2      	ldr	r2, [r4, #8]
 800ae9e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800aea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aea6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800aeaa:	68e2      	ldr	r2, [r4, #12]
 800aeac:	0912      	lsrs	r2, r2, #4
 800aeae:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800aeb2:	610b      	str	r3, [r1, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800aeb4:	4a21      	ldr	r2, [pc, #132]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800aeb6:	6813      	ldr	r3, [r2, #0]
 800aeb8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800aebc:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800aebe:	f7f9 fd31 	bl	8004924 <HAL_GetTick>
 800aec2:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800aec4:	4d1d      	ldr	r5, [pc, #116]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800aec6:	682b      	ldr	r3, [r5, #0]
 800aec8:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800aecc:	d12e      	bne.n	800af2c <RCCEx_PLLSAI1_Config+0x14c>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800aece:	f7f9 fd29 	bl	8004924 <HAL_GetTick>
 800aed2:	1b80      	subs	r0, r0, r6
 800aed4:	2802      	cmp	r0, #2
 800aed6:	d9f6      	bls.n	800aec6 <RCCEx_PLLSAI1_Config+0xe6>
          status = HAL_TIMEOUT;
 800aed8:	2003      	movs	r0, #3
 800aeda:	e78f      	b.n	800adfc <RCCEx_PLLSAI1_Config+0x1c>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800aedc:	4917      	ldr	r1, [pc, #92]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800aede:	690b      	ldr	r3, [r1, #16]
 800aee0:	6922      	ldr	r2, [r4, #16]
 800aee2:	0852      	lsrs	r2, r2, #1
 800aee4:	3a01      	subs	r2, #1
 800aee6:	68a0      	ldr	r0, [r4, #8]
 800aee8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800aeec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800aef0:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800aef4:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 800aef8:	610b      	str	r3, [r1, #16]
 800aefa:	e7db      	b.n	800aeb4 <RCCEx_PLLSAI1_Config+0xd4>
 800aefc:	2001      	movs	r0, #1
 800aefe:	e77d      	b.n	800adfc <RCCEx_PLLSAI1_Config+0x1c>
 800af00:	2001      	movs	r0, #1
 800af02:	e77b      	b.n	800adfc <RCCEx_PLLSAI1_Config+0x1c>
      if(Divider == DIVIDER_P_UPDATE)
 800af04:	2f00      	cmp	r7, #0
 800af06:	d0c7      	beq.n	800ae98 <RCCEx_PLLSAI1_Config+0xb8>
      else if(Divider == DIVIDER_Q_UPDATE)
 800af08:	2f01      	cmp	r7, #1
 800af0a:	d0e7      	beq.n	800aedc <RCCEx_PLLSAI1_Config+0xfc>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800af0c:	490b      	ldr	r1, [pc, #44]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800af0e:	690b      	ldr	r3, [r1, #16]
 800af10:	6962      	ldr	r2, [r4, #20]
 800af12:	0852      	lsrs	r2, r2, #1
 800af14:	3a01      	subs	r2, #1
 800af16:	68a0      	ldr	r0, [r4, #8]
 800af18:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800af1c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800af20:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800af24:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800af28:	610b      	str	r3, [r1, #16]
 800af2a:	e7c3      	b.n	800aeb4 <RCCEx_PLLSAI1_Config+0xd4>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800af2c:	4a03      	ldr	r2, [pc, #12]	; (800af3c <RCCEx_PLLSAI1_Config+0x15c>)
 800af2e:	6913      	ldr	r3, [r2, #16]
 800af30:	69a1      	ldr	r1, [r4, #24]
 800af32:	430b      	orrs	r3, r1
 800af34:	6113      	str	r3, [r2, #16]
 800af36:	2000      	movs	r0, #0
  return status;
 800af38:	e760      	b.n	800adfc <RCCEx_PLLSAI1_Config+0x1c>
 800af3a:	bf00      	nop
 800af3c:	40021000 	.word	0x40021000

0800af40 <RCCEx_PLLSAI2_Config>:
{
 800af40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800af42:	4b4d      	ldr	r3, [pc, #308]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800af44:	68db      	ldr	r3, [r3, #12]
 800af46:	f013 0f03 	tst.w	r3, #3
 800af4a:	d014      	beq.n	800af76 <RCCEx_PLLSAI2_Config+0x36>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800af4c:	4b4a      	ldr	r3, [pc, #296]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800af4e:	68db      	ldr	r3, [r3, #12]
 800af50:	f003 0303 	and.w	r3, r3, #3
 800af54:	6802      	ldr	r2, [r0, #0]
 800af56:	4293      	cmp	r3, r2
 800af58:	d001      	beq.n	800af5e <RCCEx_PLLSAI2_Config+0x1e>
 800af5a:	2001      	movs	r0, #1
}
 800af5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d06c      	beq.n	800b03c <RCCEx_PLLSAI2_Config+0xfc>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800af62:	4b45      	ldr	r3, [pc, #276]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800af64:	68db      	ldr	r3, [r3, #12]
 800af66:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800af6a:	3301      	adds	r3, #1
       ||
 800af6c:	6842      	ldr	r2, [r0, #4]
 800af6e:	4293      	cmp	r3, r2
 800af70:	d019      	beq.n	800afa6 <RCCEx_PLLSAI2_Config+0x66>
 800af72:	2001      	movs	r0, #1
 800af74:	e7f2      	b.n	800af5c <RCCEx_PLLSAI2_Config+0x1c>
    switch(PllSai2->PLLSAI2Source)
 800af76:	6803      	ldr	r3, [r0, #0]
 800af78:	2b02      	cmp	r3, #2
 800af7a:	d02a      	beq.n	800afd2 <RCCEx_PLLSAI2_Config+0x92>
 800af7c:	2b03      	cmp	r3, #3
 800af7e:	d02f      	beq.n	800afe0 <RCCEx_PLLSAI2_Config+0xa0>
 800af80:	2b01      	cmp	r3, #1
 800af82:	d001      	beq.n	800af88 <RCCEx_PLLSAI2_Config+0x48>
 800af84:	2001      	movs	r0, #1
 800af86:	e7e9      	b.n	800af5c <RCCEx_PLLSAI2_Config+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800af88:	4a3b      	ldr	r2, [pc, #236]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800af8a:	6812      	ldr	r2, [r2, #0]
 800af8c:	f012 0f02 	tst.w	r2, #2
 800af90:	d056      	beq.n	800b040 <RCCEx_PLLSAI2_Config+0x100>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800af92:	4d39      	ldr	r5, [pc, #228]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800af94:	68ea      	ldr	r2, [r5, #12]
 800af96:	6844      	ldr	r4, [r0, #4]
 800af98:	3c01      	subs	r4, #1
 800af9a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 800af9e:	4313      	orrs	r3, r2
 800afa0:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 800afa4:	60eb      	str	r3, [r5, #12]
 800afa6:	460f      	mov	r7, r1
 800afa8:	4604      	mov	r4, r0
    __HAL_RCC_PLLSAI2_DISABLE();
 800afaa:	4a33      	ldr	r2, [pc, #204]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800afac:	6813      	ldr	r3, [r2, #0]
 800afae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800afb2:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800afb4:	f7f9 fcb6 	bl	8004924 <HAL_GetTick>
 800afb8:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800afba:	4d2f      	ldr	r5, [pc, #188]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800afbc:	682b      	ldr	r3, [r5, #0]
 800afbe:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 800afc2:	d03f      	beq.n	800b044 <RCCEx_PLLSAI2_Config+0x104>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800afc4:	f7f9 fcae 	bl	8004924 <HAL_GetTick>
 800afc8:	1b80      	subs	r0, r0, r6
 800afca:	2802      	cmp	r0, #2
 800afcc:	d9f6      	bls.n	800afbc <RCCEx_PLLSAI2_Config+0x7c>
        status = HAL_TIMEOUT;
 800afce:	2003      	movs	r0, #3
 800afd0:	e7c4      	b.n	800af5c <RCCEx_PLLSAI2_Config+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800afd2:	4a29      	ldr	r2, [pc, #164]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800afd4:	6812      	ldr	r2, [r2, #0]
 800afd6:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800afda:	d1da      	bne.n	800af92 <RCCEx_PLLSAI2_Config+0x52>
 800afdc:	2001      	movs	r0, #1
 800afde:	e7bd      	b.n	800af5c <RCCEx_PLLSAI2_Config+0x1c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800afe0:	4a25      	ldr	r2, [pc, #148]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800afe2:	6812      	ldr	r2, [r2, #0]
 800afe4:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800afe8:	d1d3      	bne.n	800af92 <RCCEx_PLLSAI2_Config+0x52>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800afea:	4a23      	ldr	r2, [pc, #140]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800afec:	6812      	ldr	r2, [r2, #0]
 800afee:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800aff2:	d1ce      	bne.n	800af92 <RCCEx_PLLSAI2_Config+0x52>
 800aff4:	2001      	movs	r0, #1
 800aff6:	e7b1      	b.n	800af5c <RCCEx_PLLSAI2_Config+0x1c>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800aff8:	491f      	ldr	r1, [pc, #124]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800affa:	694b      	ldr	r3, [r1, #20]
 800affc:	68a2      	ldr	r2, [r4, #8]
 800affe:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800b002:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b006:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b00a:	68e2      	ldr	r2, [r4, #12]
 800b00c:	0912      	lsrs	r2, r2, #4
 800b00e:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800b012:	614b      	str	r3, [r1, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 800b014:	4a18      	ldr	r2, [pc, #96]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800b016:	6813      	ldr	r3, [r2, #0]
 800b018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b01c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800b01e:	f7f9 fc81 	bl	8004924 <HAL_GetTick>
 800b022:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b024:	4d14      	ldr	r5, [pc, #80]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800b026:	682b      	ldr	r3, [r5, #0]
 800b028:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 800b02c:	d11c      	bne.n	800b068 <RCCEx_PLLSAI2_Config+0x128>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b02e:	f7f9 fc79 	bl	8004924 <HAL_GetTick>
 800b032:	1b80      	subs	r0, r0, r6
 800b034:	2802      	cmp	r0, #2
 800b036:	d9f6      	bls.n	800b026 <RCCEx_PLLSAI2_Config+0xe6>
          status = HAL_TIMEOUT;
 800b038:	2003      	movs	r0, #3
 800b03a:	e78f      	b.n	800af5c <RCCEx_PLLSAI2_Config+0x1c>
 800b03c:	2001      	movs	r0, #1
 800b03e:	e78d      	b.n	800af5c <RCCEx_PLLSAI2_Config+0x1c>
 800b040:	2001      	movs	r0, #1
 800b042:	e78b      	b.n	800af5c <RCCEx_PLLSAI2_Config+0x1c>
      if(Divider == DIVIDER_P_UPDATE)
 800b044:	2f00      	cmp	r7, #0
 800b046:	d0d7      	beq.n	800aff8 <RCCEx_PLLSAI2_Config+0xb8>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b048:	480b      	ldr	r0, [pc, #44]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800b04a:	6942      	ldr	r2, [r0, #20]
 800b04c:	6923      	ldr	r3, [r4, #16]
 800b04e:	085b      	lsrs	r3, r3, #1
 800b050:	1e59      	subs	r1, r3, #1
 800b052:	68a5      	ldr	r5, [r4, #8]
 800b054:	f022 63c0 	bic.w	r3, r2, #100663296	; 0x6000000
 800b058:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b05c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800b060:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 800b064:	6143      	str	r3, [r0, #20]
 800b066:	e7d5      	b.n	800b014 <RCCEx_PLLSAI2_Config+0xd4>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b068:	4a03      	ldr	r2, [pc, #12]	; (800b078 <RCCEx_PLLSAI2_Config+0x138>)
 800b06a:	6953      	ldr	r3, [r2, #20]
 800b06c:	6961      	ldr	r1, [r4, #20]
 800b06e:	430b      	orrs	r3, r1
 800b070:	6153      	str	r3, [r2, #20]
 800b072:	2000      	movs	r0, #0
  return status;
 800b074:	e772      	b.n	800af5c <RCCEx_PLLSAI2_Config+0x1c>
 800b076:	bf00      	nop
 800b078:	40021000 	.word	0x40021000

0800b07c <HAL_RCCEx_PeriphCLKConfig>:
{
 800b07c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b080:	b083      	sub	sp, #12
 800b082:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b084:	6803      	ldr	r3, [r0, #0]
 800b086:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800b08a:	d029      	beq.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
    switch(PeriphClkInit->Sai1ClockSelection)
 800b08c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800b08e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b092:	d01f      	beq.n	800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x58>
 800b094:	d910      	bls.n	800b0b8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800b096:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b09a:	d015      	beq.n	800b0c8 <HAL_RCCEx_PeriphCLKConfig+0x4c>
 800b09c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b0a0:	d131      	bne.n	800b106 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b0a2:	4a2c      	ldr	r2, [pc, #176]	; (800b154 <HAL_RCCEx_PeriphCLKConfig+0xd8>)
 800b0a4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b0a8:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800b0ac:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800b0ae:	430b      	orrs	r3, r1
 800b0b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800b0b4:	2500      	movs	r5, #0
 800b0b6:	e014      	b.n	800b0e2 <HAL_RCCEx_PeriphCLKConfig+0x66>
    switch(PeriphClkInit->Sai1ClockSelection)
 800b0b8:	bb2b      	cbnz	r3, 800b106 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b0ba:	2100      	movs	r1, #0
 800b0bc:	3004      	adds	r0, #4
 800b0be:	f7ff fe8f 	bl	800ade0 <RCCEx_PLLSAI1_Config>
 800b0c2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800b0c4:	b96d      	cbnz	r5, 800b0e2 <HAL_RCCEx_PeriphCLKConfig+0x66>
 800b0c6:	e7ec      	b.n	800b0a2 <HAL_RCCEx_PeriphCLKConfig+0x26>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b0c8:	4a22      	ldr	r2, [pc, #136]	; (800b154 <HAL_RCCEx_PeriphCLKConfig+0xd8>)
 800b0ca:	68d3      	ldr	r3, [r2, #12]
 800b0cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b0d0:	60d3      	str	r3, [r2, #12]
 800b0d2:	e7e6      	b.n	800b0a2 <HAL_RCCEx_PeriphCLKConfig+0x26>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b0d4:	2100      	movs	r1, #0
 800b0d6:	3020      	adds	r0, #32
 800b0d8:	f7ff ff32 	bl	800af40 <RCCEx_PLLSAI2_Config>
 800b0dc:	4605      	mov	r5, r0
      break;
 800b0de:	e7f1      	b.n	800b0c4 <HAL_RCCEx_PeriphCLKConfig+0x48>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b0e0:	2500      	movs	r5, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800b0e2:	6823      	ldr	r3, [r4, #0]
 800b0e4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800b0e8:	d036      	beq.n	800b158 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    switch(PeriphClkInit->Sai2ClockSelection)
 800b0ea:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800b0ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b0f0:	d028      	beq.n	800b144 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 800b0f2:	d90a      	bls.n	800b10a <HAL_RCCEx_PeriphCLKConfig+0x8e>
 800b0f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b0f8:	d010      	beq.n	800b11c <HAL_RCCEx_PeriphCLKConfig+0xa0>
 800b0fa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b0fe:	f040 8160 	bne.w	800b3c2 <HAL_RCCEx_PeriphCLKConfig+0x346>
 800b102:	46a8      	mov	r8, r5
 800b104:	e010      	b.n	800b128 <HAL_RCCEx_PeriphCLKConfig+0xac>
      ret = HAL_ERROR;
 800b106:	2501      	movs	r5, #1
 800b108:	e7eb      	b.n	800b0e2 <HAL_RCCEx_PeriphCLKConfig+0x66>
    switch(PeriphClkInit->Sai2ClockSelection)
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	f040 8159 	bne.w	800b3c2 <HAL_RCCEx_PeriphCLKConfig+0x346>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b110:	2100      	movs	r1, #0
 800b112:	1d20      	adds	r0, r4, #4
 800b114:	f7ff fe64 	bl	800ade0 <RCCEx_PLLSAI1_Config>
 800b118:	4680      	mov	r8, r0
      break;
 800b11a:	e005      	b.n	800b128 <HAL_RCCEx_PeriphCLKConfig+0xac>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b11c:	4a0d      	ldr	r2, [pc, #52]	; (800b154 <HAL_RCCEx_PeriphCLKConfig+0xd8>)
 800b11e:	68d3      	ldr	r3, [r2, #12]
 800b120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b124:	60d3      	str	r3, [r2, #12]
      break;
 800b126:	46a8      	mov	r8, r5
    if(ret == HAL_OK)
 800b128:	f1b8 0f00 	cmp.w	r8, #0
 800b12c:	f040 814c 	bne.w	800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x34c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b130:	4a08      	ldr	r2, [pc, #32]	; (800b154 <HAL_RCCEx_PeriphCLKConfig+0xd8>)
 800b132:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b136:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800b13a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800b13c:	430b      	orrs	r3, r1
 800b13e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800b142:	e00a      	b.n	800b15a <HAL_RCCEx_PeriphCLKConfig+0xde>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b144:	2100      	movs	r1, #0
 800b146:	f104 0020 	add.w	r0, r4, #32
 800b14a:	f7ff fef9 	bl	800af40 <RCCEx_PLLSAI2_Config>
 800b14e:	4680      	mov	r8, r0
      break;
 800b150:	e7ea      	b.n	800b128 <HAL_RCCEx_PeriphCLKConfig+0xac>
 800b152:	bf00      	nop
 800b154:	40021000 	.word	0x40021000
 800b158:	46a8      	mov	r8, r5
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b15a:	6823      	ldr	r3, [r4, #0]
 800b15c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800b160:	d029      	beq.n	800b1b6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b162:	4bc3      	ldr	r3, [pc, #780]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b166:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800b16a:	f040 812f 	bne.w	800b3cc <HAL_RCCEx_PeriphCLKConfig+0x350>
      __HAL_RCC_PWR_CLK_ENABLE();
 800b16e:	4bc0      	ldr	r3, [pc, #768]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b170:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b172:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800b176:	659a      	str	r2, [r3, #88]	; 0x58
 800b178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b17a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b17e:	9301      	str	r3, [sp, #4]
 800b180:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800b182:	f04f 0901 	mov.w	r9, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b186:	4abb      	ldr	r2, [pc, #748]	; (800b474 <HAL_RCCEx_PeriphCLKConfig+0x3f8>)
 800b188:	6813      	ldr	r3, [r2, #0]
 800b18a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b18e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800b190:	f7f9 fbc8 	bl	8004924 <HAL_GetTick>
 800b194:	4607      	mov	r7, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b196:	4eb7      	ldr	r6, [pc, #732]	; (800b474 <HAL_RCCEx_PeriphCLKConfig+0x3f8>)
 800b198:	6833      	ldr	r3, [r6, #0]
 800b19a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800b19e:	f040 8118 	bne.w	800b3d2 <HAL_RCCEx_PeriphCLKConfig+0x356>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b1a2:	f7f9 fbbf 	bl	8004924 <HAL_GetTick>
 800b1a6:	1bc0      	subs	r0, r0, r7
 800b1a8:	2802      	cmp	r0, #2
 800b1aa:	d9f5      	bls.n	800b198 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = HAL_TIMEOUT;
 800b1ac:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 800b1ae:	f1b9 0f00 	cmp.w	r9, #0
 800b1b2:	f040 8151 	bne.w	800b458 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b1b6:	6823      	ldr	r3, [r4, #0]
 800b1b8:	f013 0f01 	tst.w	r3, #1
 800b1bc:	d008      	beq.n	800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b1be:	4aac      	ldr	r2, [pc, #688]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b1c0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b1c4:	f023 0303 	bic.w	r3, r3, #3
 800b1c8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b1ca:	430b      	orrs	r3, r1
 800b1cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b1d0:	6823      	ldr	r3, [r4, #0]
 800b1d2:	f013 0f02 	tst.w	r3, #2
 800b1d6:	d008      	beq.n	800b1ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b1d8:	4aa5      	ldr	r2, [pc, #660]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b1da:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b1de:	f023 030c 	bic.w	r3, r3, #12
 800b1e2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b1e4:	430b      	orrs	r3, r1
 800b1e6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b1ea:	6823      	ldr	r3, [r4, #0]
 800b1ec:	f013 0f04 	tst.w	r3, #4
 800b1f0:	d008      	beq.n	800b204 <HAL_RCCEx_PeriphCLKConfig+0x188>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b1f2:	4a9f      	ldr	r2, [pc, #636]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b1f4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b1f8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800b1fc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b1fe:	430b      	orrs	r3, r1
 800b200:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b204:	6823      	ldr	r3, [r4, #0]
 800b206:	f013 0f08 	tst.w	r3, #8
 800b20a:	d008      	beq.n	800b21e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b20c:	4a98      	ldr	r2, [pc, #608]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b20e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b212:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b216:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b218:	430b      	orrs	r3, r1
 800b21a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b21e:	6823      	ldr	r3, [r4, #0]
 800b220:	f013 0f10 	tst.w	r3, #16
 800b224:	d008      	beq.n	800b238 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b226:	4a92      	ldr	r2, [pc, #584]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b228:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b22c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b230:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b232:	430b      	orrs	r3, r1
 800b234:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b238:	6823      	ldr	r3, [r4, #0]
 800b23a:	f013 0f20 	tst.w	r3, #32
 800b23e:	d008      	beq.n	800b252 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b240:	4a8b      	ldr	r2, [pc, #556]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b242:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b246:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800b24a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800b24c:	430b      	orrs	r3, r1
 800b24e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b252:	6823      	ldr	r3, [r4, #0]
 800b254:	f413 7f00 	tst.w	r3, #512	; 0x200
 800b258:	d008      	beq.n	800b26c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b25a:	4a85      	ldr	r2, [pc, #532]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b25c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b260:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 800b264:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b266:	430b      	orrs	r3, r1
 800b268:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b26c:	6823      	ldr	r3, [r4, #0]
 800b26e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800b272:	d008      	beq.n	800b286 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b274:	4a7e      	ldr	r2, [pc, #504]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b276:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b27a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800b27e:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800b280:	430b      	orrs	r3, r1
 800b282:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b286:	6823      	ldr	r3, [r4, #0]
 800b288:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b28c:	d008      	beq.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x224>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b28e:	4a78      	ldr	r2, [pc, #480]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b290:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b294:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800b298:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800b29a:	430b      	orrs	r3, r1
 800b29c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b2a0:	6823      	ldr	r3, [r4, #0]
 800b2a2:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b2a6:	d008      	beq.n	800b2ba <HAL_RCCEx_PeriphCLKConfig+0x23e>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b2a8:	4a71      	ldr	r2, [pc, #452]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b2aa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b2ae:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800b2b2:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800b2b4:	430b      	orrs	r3, r1
 800b2b6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b2ba:	6823      	ldr	r3, [r4, #0]
 800b2bc:	f413 7f80 	tst.w	r3, #256	; 0x100
 800b2c0:	d008      	beq.n	800b2d4 <HAL_RCCEx_PeriphCLKConfig+0x258>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b2c2:	4a6b      	ldr	r2, [pc, #428]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b2c4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b2c8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800b2cc:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b2ce:	430b      	orrs	r3, r1
 800b2d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b2d4:	6823      	ldr	r3, [r4, #0]
 800b2d6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800b2da:	d011      	beq.n	800b300 <HAL_RCCEx_PeriphCLKConfig+0x284>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b2dc:	4a64      	ldr	r2, [pc, #400]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b2de:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b2e2:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800b2e6:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800b2e8:	430b      	orrs	r3, r1
 800b2ea:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b2ee:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800b2f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b2f4:	f000 80b6 	beq.w	800b464 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b2f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b2fc:	f000 80bc 	beq.w	800b478 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800b300:	6823      	ldr	r3, [r4, #0]
 800b302:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800b306:	d011      	beq.n	800b32c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b308:	4a59      	ldr	r2, [pc, #356]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b30a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b30e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800b312:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800b314:	430b      	orrs	r3, r1
 800b316:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800b31a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800b31c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b320:	f000 80b2 	beq.w	800b488 <HAL_RCCEx_PeriphCLKConfig+0x40c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800b324:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b328:	f000 80b3 	beq.w	800b492 <HAL_RCCEx_PeriphCLKConfig+0x416>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b32c:	6823      	ldr	r3, [r4, #0]
 800b32e:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800b332:	d011      	beq.n	800b358 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b334:	4a4e      	ldr	r2, [pc, #312]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b336:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b33a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800b33e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800b340:	430b      	orrs	r3, r1
 800b342:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b346:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800b348:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b34c:	f000 80a9 	beq.w	800b4a2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800b350:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b354:	f000 80aa 	beq.w	800b4ac <HAL_RCCEx_PeriphCLKConfig+0x430>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b358:	6823      	ldr	r3, [r4, #0]
 800b35a:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800b35e:	d011      	beq.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0x308>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b360:	4a43      	ldr	r2, [pc, #268]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b362:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b366:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800b36a:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800b36c:	430b      	orrs	r3, r1
 800b36e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b372:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800b374:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b378:	f000 80a0 	beq.w	800b4bc <HAL_RCCEx_PeriphCLKConfig+0x440>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800b37c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b380:	f000 80a4 	beq.w	800b4cc <HAL_RCCEx_PeriphCLKConfig+0x450>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b384:	6823      	ldr	r3, [r4, #0]
 800b386:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800b38a:	d008      	beq.n	800b39e <HAL_RCCEx_PeriphCLKConfig+0x322>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b38c:	4a38      	ldr	r2, [pc, #224]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b38e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b392:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b396:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800b398:	430b      	orrs	r3, r1
 800b39a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b39e:	6823      	ldr	r3, [r4, #0]
 800b3a0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800b3a4:	d009      	beq.n	800b3ba <HAL_RCCEx_PeriphCLKConfig+0x33e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b3a6:	4a32      	ldr	r2, [pc, #200]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b3a8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800b3ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b3b0:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800b3b4:	430b      	orrs	r3, r1
 800b3b6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 800b3ba:	4628      	mov	r0, r5
 800b3bc:	b003      	add	sp, #12
 800b3be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      ret = HAL_ERROR;
 800b3c2:	2501      	movs	r5, #1
 800b3c4:	46a8      	mov	r8, r5
 800b3c6:	e6c8      	b.n	800b15a <HAL_RCCEx_PeriphCLKConfig+0xde>
 800b3c8:	4645      	mov	r5, r8
 800b3ca:	e6c6      	b.n	800b15a <HAL_RCCEx_PeriphCLKConfig+0xde>
    FlagStatus       pwrclkchanged = RESET;
 800b3cc:	f04f 0900 	mov.w	r9, #0
 800b3d0:	e6d9      	b.n	800b186 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    if(ret == HAL_OK)
 800b3d2:	f1b8 0f00 	cmp.w	r8, #0
 800b3d6:	d13d      	bne.n	800b454 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b3d8:	4b25      	ldr	r3, [pc, #148]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b3da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b3de:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800b3e2:	d02c      	beq.n	800b43e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
 800b3e4:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d012      	beq.n	800b412 <HAL_RCCEx_PeriphCLKConfig+0x396>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b3ec:	4a20      	ldr	r2, [pc, #128]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b3ee:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800b3f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800b3f6:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800b3fa:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800b3fe:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b402:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800b406:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800b40a:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800b40e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b412:	f013 0f01 	tst.w	r3, #1
 800b416:	d012      	beq.n	800b43e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
        tickstart = HAL_GetTick();
 800b418:	f7f9 fa84 	bl	8004924 <HAL_GetTick>
 800b41c:	4680      	mov	r8, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b41e:	4e14      	ldr	r6, [pc, #80]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b420:	f241 3788 	movw	r7, #5000	; 0x1388
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b424:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800b428:	f013 0f02 	tst.w	r3, #2
 800b42c:	d107      	bne.n	800b43e <HAL_RCCEx_PeriphCLKConfig+0x3c2>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b42e:	f7f9 fa79 	bl	8004924 <HAL_GetTick>
 800b432:	eba0 0008 	sub.w	r0, r0, r8
 800b436:	42b8      	cmp	r0, r7
 800b438:	d9f4      	bls.n	800b424 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
            ret = HAL_TIMEOUT;
 800b43a:	2503      	movs	r5, #3
 800b43c:	e6b7      	b.n	800b1ae <HAL_RCCEx_PeriphCLKConfig+0x132>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b43e:	4a0c      	ldr	r2, [pc, #48]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b440:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800b444:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b448:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800b44c:	430b      	orrs	r3, r1
 800b44e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b452:	e6ac      	b.n	800b1ae <HAL_RCCEx_PeriphCLKConfig+0x132>
 800b454:	4645      	mov	r5, r8
 800b456:	e6aa      	b.n	800b1ae <HAL_RCCEx_PeriphCLKConfig+0x132>
      __HAL_RCC_PWR_CLK_DISABLE();
 800b458:	4a05      	ldr	r2, [pc, #20]	; (800b470 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800b45a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800b45c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b460:	6593      	str	r3, [r2, #88]	; 0x58
 800b462:	e6a8      	b.n	800b1b6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b464:	68d3      	ldr	r3, [r2, #12]
 800b466:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b46a:	60d3      	str	r3, [r2, #12]
 800b46c:	e748      	b.n	800b300 <HAL_RCCEx_PeriphCLKConfig+0x284>
 800b46e:	bf00      	nop
 800b470:	40021000 	.word	0x40021000
 800b474:	40007000 	.word	0x40007000
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b478:	2101      	movs	r1, #1
 800b47a:	1d20      	adds	r0, r4, #4
 800b47c:	f7ff fcb0 	bl	800ade0 <RCCEx_PLLSAI1_Config>
          status = ret;
 800b480:	2800      	cmp	r0, #0
 800b482:	bf18      	it	ne
 800b484:	4605      	movne	r5, r0
 800b486:	e73b      	b.n	800b300 <HAL_RCCEx_PeriphCLKConfig+0x284>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b488:	68d3      	ldr	r3, [r2, #12]
 800b48a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b48e:	60d3      	str	r3, [r2, #12]
 800b490:	e74c      	b.n	800b32c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b492:	2101      	movs	r1, #1
 800b494:	1d20      	adds	r0, r4, #4
 800b496:	f7ff fca3 	bl	800ade0 <RCCEx_PLLSAI1_Config>
        status = ret;
 800b49a:	2800      	cmp	r0, #0
 800b49c:	bf18      	it	ne
 800b49e:	4605      	movne	r5, r0
 800b4a0:	e744      	b.n	800b32c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b4a2:	68d3      	ldr	r3, [r2, #12]
 800b4a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b4a8:	60d3      	str	r3, [r2, #12]
 800b4aa:	e755      	b.n	800b358 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b4ac:	2101      	movs	r1, #1
 800b4ae:	1d20      	adds	r0, r4, #4
 800b4b0:	f7ff fc96 	bl	800ade0 <RCCEx_PLLSAI1_Config>
        status = ret;
 800b4b4:	2800      	cmp	r0, #0
 800b4b6:	bf18      	it	ne
 800b4b8:	4605      	movne	r5, r0
 800b4ba:	e74d      	b.n	800b358 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800b4bc:	2102      	movs	r1, #2
 800b4be:	1d20      	adds	r0, r4, #4
 800b4c0:	f7ff fc8e 	bl	800ade0 <RCCEx_PLLSAI1_Config>
        status = ret;
 800b4c4:	2800      	cmp	r0, #0
 800b4c6:	bf18      	it	ne
 800b4c8:	4605      	movne	r5, r0
 800b4ca:	e75b      	b.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0x308>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800b4cc:	2102      	movs	r1, #2
 800b4ce:	f104 0020 	add.w	r0, r4, #32
 800b4d2:	f7ff fd35 	bl	800af40 <RCCEx_PLLSAI2_Config>
        status = ret;
 800b4d6:	2800      	cmp	r0, #0
 800b4d8:	bf18      	it	ne
 800b4da:	4605      	movne	r5, r0
 800b4dc:	e752      	b.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0x308>
 800b4de:	bf00      	nop

0800b4e0 <HAL_RCCEx_GetPeriphCLKConfig>:
{
 800b4e0:	b410      	push	{r4}
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5  | \
 800b4e2:	4b4e      	ldr	r3, [pc, #312]	; (800b61c <HAL_RCCEx_GetPeriphCLKConfig+0x13c>)
 800b4e4:	6003      	str	r3, [r0, #0]
  PeriphClkInit->PLLSAI1.PLLSAI1Source = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC) >> RCC_PLLCFGR_PLLSRC_Pos;
 800b4e6:	4b4e      	ldr	r3, [pc, #312]	; (800b620 <HAL_RCCEx_GetPeriphCLKConfig+0x140>)
 800b4e8:	68dc      	ldr	r4, [r3, #12]
 800b4ea:	f004 0403 	and.w	r4, r4, #3
 800b4ee:	6044      	str	r4, [r0, #4]
  PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 800b4f0:	68d9      	ldr	r1, [r3, #12]
 800b4f2:	f3c1 1102 	ubfx	r1, r1, #4, #3
 800b4f6:	3101      	adds	r1, #1
 800b4f8:	6081      	str	r1, [r0, #8]
  PeriphClkInit->PLLSAI1.PLLSAI1N = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800b4fa:	691a      	ldr	r2, [r3, #16]
 800b4fc:	f3c2 2206 	ubfx	r2, r2, #8, #7
 800b500:	60c2      	str	r2, [r0, #12]
  PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_PLLSAI1CFGR_PLLSAI1P_Pos) << 4U) + 7U;
 800b502:	691a      	ldr	r2, [r3, #16]
 800b504:	0b52      	lsrs	r2, r2, #13
 800b506:	f002 0210 	and.w	r2, r2, #16
 800b50a:	3207      	adds	r2, #7
 800b50c:	6102      	str	r2, [r0, #16]
  PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) * 2U;
 800b50e:	691a      	ldr	r2, [r3, #16]
 800b510:	f3c2 5241 	ubfx	r2, r2, #21, #2
 800b514:	3201      	adds	r2, #1
 800b516:	0052      	lsls	r2, r2, #1
 800b518:	6142      	str	r2, [r0, #20]
  PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) * 2U;
 800b51a:	691a      	ldr	r2, [r3, #16]
 800b51c:	f3c2 6241 	ubfx	r2, r2, #25, #2
 800b520:	3201      	adds	r2, #1
 800b522:	0052      	lsls	r2, r2, #1
 800b524:	6182      	str	r2, [r0, #24]
  PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source;
 800b526:	6204      	str	r4, [r0, #32]
  PeriphClkInit->PLLSAI2.PLLSAI2M = PeriphClkInit->PLLSAI1.PLLSAI1M;
 800b528:	6241      	str	r1, [r0, #36]	; 0x24
  PeriphClkInit->PLLSAI2.PLLSAI2N = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800b52a:	695a      	ldr	r2, [r3, #20]
 800b52c:	f3c2 2206 	ubfx	r2, r2, #8, #7
 800b530:	6282      	str	r2, [r0, #40]	; 0x28
  PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_PLLSAI2CFGR_PLLSAI2P_Pos) << 4U) + 7U;
 800b532:	695a      	ldr	r2, [r3, #20]
 800b534:	0b52      	lsrs	r2, r2, #13
 800b536:	f002 0210 	and.w	r2, r2, #16
 800b53a:	3207      	adds	r2, #7
 800b53c:	62c2      	str	r2, [r0, #44]	; 0x2c
  PeriphClkInit->PLLSAI2.PLLSAI2R = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)>> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) * 2U;
 800b53e:	695a      	ldr	r2, [r3, #20]
 800b540:	f3c2 6241 	ubfx	r2, r2, #25, #2
 800b544:	3201      	adds	r2, #1
 800b546:	0052      	lsls	r2, r2, #1
 800b548:	6302      	str	r2, [r0, #48]	; 0x30
  PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 800b54a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b54e:	f002 0203 	and.w	r2, r2, #3
 800b552:	6382      	str	r2, [r0, #56]	; 0x38
  PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 800b554:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b558:	f002 020c 	and.w	r2, r2, #12
 800b55c:	63c2      	str	r2, [r0, #60]	; 0x3c
  PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 800b55e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b562:	f002 0230 	and.w	r2, r2, #48	; 0x30
 800b566:	6402      	str	r2, [r0, #64]	; 0x40
  PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 800b568:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b56c:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 800b570:	6442      	str	r2, [r0, #68]	; 0x44
  PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 800b572:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b576:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800b57a:	6482      	str	r2, [r0, #72]	; 0x48
  PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 800b57c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b580:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 800b584:	64c2      	str	r2, [r0, #76]	; 0x4c
  PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 800b586:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b58a:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 800b58e:	6502      	str	r2, [r0, #80]	; 0x50
  PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 800b590:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b594:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 800b598:	6542      	str	r2, [r0, #84]	; 0x54
  PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 800b59a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b59e:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800b5a2:	6582      	str	r2, [r0, #88]	; 0x58
  PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 800b5a4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b5a8:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 800b5ac:	65c2      	str	r2, [r0, #92]	; 0x5c
  PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 800b5ae:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b5b2:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 800b5b6:	6602      	str	r2, [r0, #96]	; 0x60
  PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
 800b5b8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b5bc:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 800b5c0:	6642      	str	r2, [r0, #100]	; 0x64
  PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
 800b5c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b5c6:	f002 7240 	and.w	r2, r2, #50331648	; 0x3000000
 800b5ca:	6682      	str	r2, [r0, #104]	; 0x68
  PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 800b5cc:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800b5d0:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800b5d4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
 800b5d8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b5dc:	f002 6240 	and.w	r2, r2, #201326592	; 0xc000000
 800b5e0:	66c2      	str	r2, [r0, #108]	; 0x6c
  PeriphClkInit->Sdmmc1ClockSelection   = __HAL_RCC_GET_SDMMC1_SOURCE();
 800b5e2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b5e6:	f002 6240 	and.w	r2, r2, #201326592	; 0xc000000
 800b5ea:	6702      	str	r2, [r0, #112]	; 0x70
  PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
 800b5ec:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b5f0:	f002 6240 	and.w	r2, r2, #201326592	; 0xc000000
 800b5f4:	6742      	str	r2, [r0, #116]	; 0x74
  PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 800b5f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b5fa:	f002 5240 	and.w	r2, r2, #805306368	; 0x30000000
 800b5fe:	6782      	str	r2, [r0, #120]	; 0x78
  PeriphClkInit->Swpmi1ClockSelection  = __HAL_RCC_GET_SWPMI1_SOURCE();
 800b600:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b604:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800b608:	67c2      	str	r2, [r0, #124]	; 0x7c
  PeriphClkInit->Dfsdm1ClockSelection  = __HAL_RCC_GET_DFSDM1_SOURCE();
 800b60a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b60e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b612:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 800b616:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b61a:	4770      	bx	lr
 800b61c:	000fffff 	.word	0x000fffff
 800b620:	40021000 	.word	0x40021000

0800b624 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 800b624:	b508      	push	{r3, lr}
  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800b626:	f5b0 3f00 	cmp.w	r0, #131072	; 0x20000
 800b62a:	d00b      	beq.n	800b644 <HAL_RCCEx_GetPeriphCLKFreq+0x20>
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b62c:	4bbe      	ldr	r3, [pc, #760]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b62e:	68db      	ldr	r3, [r3, #12]
 800b630:	f003 0303 	and.w	r3, r3, #3
    switch(pll_oscsource)
 800b634:	2b02      	cmp	r3, #2
 800b636:	d04a      	beq.n	800b6ce <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 800b638:	2b03      	cmp	r3, #3
 800b63a:	d07f      	beq.n	800b73c <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 800b63c:	2b01      	cmp	r3, #1
 800b63e:	d030      	beq.n	800b6a2 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
      pllvco = 0U;
 800b640:	2100      	movs	r1, #0
 800b642:	e04c      	b.n	800b6de <HAL_RCCEx_GetPeriphCLKFreq+0xba>
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800b644:	4bb8      	ldr	r3, [pc, #736]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b64a:	f403 7340 	and.w	r3, r3, #768	; 0x300
    switch(srcclk)
 800b64e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b652:	d012      	beq.n	800b67a <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 800b654:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b658:	d01a      	beq.n	800b690 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 800b65a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b65e:	d001      	beq.n	800b664 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
  uint32_t frequency = 0U;
 800b660:	2000      	movs	r0, #0
 800b662:	e009      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b664:	4bb0      	ldr	r3, [pc, #704]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b66a:	f003 0302 	and.w	r3, r3, #2
        frequency = LSE_VALUE;
 800b66e:	2b00      	cmp	r3, #0
 800b670:	bf0c      	ite	eq
 800b672:	2000      	moveq	r0, #0
 800b674:	f44f 4000 	movne.w	r0, #32768	; 0x8000
}
 800b678:	bd08      	pop	{r3, pc}
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800b67a:	4bab      	ldr	r3, [pc, #684]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b67c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b680:	f003 0302 	and.w	r3, r3, #2
          frequency = LSI_VALUE;
 800b684:	2b00      	cmp	r3, #0
 800b686:	bf0c      	ite	eq
 800b688:	2000      	moveq	r0, #0
 800b68a:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800b68e:	e7f3      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b690:	4ba5      	ldr	r3, [pc, #660]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
        frequency = HSE_VALUE / 32U;
 800b698:	2b00      	cmp	r3, #0
 800b69a:	48a4      	ldr	r0, [pc, #656]	; (800b92c <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 800b69c:	bf08      	it	eq
 800b69e:	2000      	moveq	r0, #0
 800b6a0:	e7ea      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800b6a2:	4ba1      	ldr	r3, [pc, #644]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f013 0f02 	tst.w	r3, #2
 800b6aa:	d050      	beq.n	800b74e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800b6ac:	4b9e      	ldr	r3, [pc, #632]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	f013 0f08 	tst.w	r3, #8
 800b6b4:	4b9c      	ldr	r3, [pc, #624]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b6b6:	bf19      	ittee	ne
 800b6b8:	681b      	ldrne	r3, [r3, #0]
 800b6ba:	f3c3 1303 	ubfxne	r3, r3, #4, #4
 800b6be:	f8d3 3094 	ldreq.w	r3, [r3, #148]	; 0x94
 800b6c2:	f3c3 2303 	ubfxeq	r3, r3, #8, #4
 800b6c6:	4a9a      	ldr	r2, [pc, #616]	; (800b930 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 800b6c8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b6cc:	e007      	b.n	800b6de <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b6ce:	4b96      	ldr	r3, [pc, #600]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        pllvco = 0U;
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	4996      	ldr	r1, [pc, #600]	; (800b934 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800b6da:	bf08      	it	eq
 800b6dc:	2100      	moveq	r1, #0
    switch(PeriphClk)
 800b6de:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800b6e2:	f000 82b1 	beq.w	800bc48 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 800b6e6:	f200 8082 	bhi.w	800b7ee <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 800b6ea:	2810      	cmp	r0, #16
 800b6ec:	f000 81cd 	beq.w	800ba8a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800b6f0:	d840      	bhi.n	800b774 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 800b6f2:	2802      	cmp	r0, #2
 800b6f4:	f000 815c 	beq.w	800b9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>
 800b6f8:	d92b      	bls.n	800b752 <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
 800b6fa:	2804      	cmp	r0, #4
 800b6fc:	f000 8189 	beq.w	800ba12 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
 800b700:	2808      	cmp	r0, #8
 800b702:	f040 80d3 	bne.w	800b8ac <HAL_RCCEx_GetPeriphCLKFreq+0x288>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800b706:	4b88      	ldr	r3, [pc, #544]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b708:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b70c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
        switch(srcclk)
 800b710:	2b40      	cmp	r3, #64	; 0x40
 800b712:	f000 81ae 	beq.w	800ba72 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800b716:	f240 81a6 	bls.w	800ba66 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800b71a:	2b80      	cmp	r3, #128	; 0x80
 800b71c:	f000 81ac 	beq.w	800ba78 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
 800b720:	2bc0      	cmp	r3, #192	; 0xc0
 800b722:	f040 82f9 	bne.w	800bd18 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b726:	4b80      	ldr	r3, [pc, #512]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b728:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b72c:	f003 0302 	and.w	r3, r3, #2
            frequency = LSE_VALUE;
 800b730:	2b00      	cmp	r3, #0
 800b732:	bf0c      	ite	eq
 800b734:	2000      	moveq	r0, #0
 800b736:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b73a:	e79d      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b73c:	4b7a      	ldr	r3, [pc, #488]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
        pllvco = 0U;
 800b744:	2b00      	cmp	r3, #0
 800b746:	497c      	ldr	r1, [pc, #496]	; (800b938 <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
 800b748:	bf08      	it	eq
 800b74a:	2100      	moveq	r1, #0
 800b74c:	e7c7      	b.n	800b6de <HAL_RCCEx_GetPeriphCLKFreq+0xba>
        pllvco = 0U;
 800b74e:	2100      	movs	r1, #0
 800b750:	e7c5      	b.n	800b6de <HAL_RCCEx_GetPeriphCLKFreq+0xba>
    switch(PeriphClk)
 800b752:	2801      	cmp	r0, #1
 800b754:	f040 80aa 	bne.w	800b8ac <HAL_RCCEx_GetPeriphCLKFreq+0x288>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800b758:	4b73      	ldr	r3, [pc, #460]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b75a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b75e:	f003 0303 	and.w	r3, r3, #3
        switch(srcclk)
 800b762:	2b03      	cmp	r3, #3
 800b764:	f200 82d2 	bhi.w	800bd0c <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 800b768:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b76c:	010b0108 	.word	0x010b0108
 800b770:	0117010e 	.word	0x0117010e
    switch(PeriphClk)
 800b774:	2840      	cmp	r0, #64	; 0x40
 800b776:	f000 8219 	beq.w	800bbac <HAL_RCCEx_GetPeriphCLKFreq+0x588>
 800b77a:	d918      	bls.n	800b7ae <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 800b77c:	2880      	cmp	r0, #128	; 0x80
 800b77e:	f000 8232 	beq.w	800bbe6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
 800b782:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800b786:	f040 8091 	bne.w	800b8ac <HAL_RCCEx_GetPeriphCLKFreq+0x288>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800b78a:	4b67      	ldr	r3, [pc, #412]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b78c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b790:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
        switch(srcclk)
 800b794:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b798:	f000 824a 	beq.w	800bc30 <HAL_RCCEx_GetPeriphCLKFreq+0x60c>
 800b79c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b7a0:	f000 8249 	beq.w	800bc36 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	f000 8240 	beq.w	800bc2a <HAL_RCCEx_GetPeriphCLKFreq+0x606>
  uint32_t frequency = 0U;
 800b7aa:	2000      	movs	r0, #0
 800b7ac:	e764      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
    switch(PeriphClk)
 800b7ae:	2820      	cmp	r0, #32
 800b7b0:	d17c      	bne.n	800b8ac <HAL_RCCEx_GetPeriphCLKFreq+0x288>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800b7b2:	4b5d      	ldr	r3, [pc, #372]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b7b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
        switch(srcclk)
 800b7bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b7c0:	f000 8196 	beq.w	800baf0 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 800b7c4:	f240 818e 	bls.w	800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
 800b7c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b7cc:	f000 8193 	beq.w	800baf6 <HAL_RCCEx_GetPeriphCLKFreq+0x4d2>
 800b7d0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b7d4:	f040 82a4 	bne.w	800bd20 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b7d8:	4b53      	ldr	r3, [pc, #332]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b7da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7de:	f003 0302 	and.w	r3, r3, #2
            frequency = LSE_VALUE;
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	bf0c      	ite	eq
 800b7e6:	2000      	moveq	r0, #0
 800b7e8:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b7ec:	e744      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
    switch(PeriphClk)
 800b7ee:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 800b7f2:	f000 8189 	beq.w	800bb08 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
 800b7f6:	d83f      	bhi.n	800b878 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 800b7f8:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 800b7fc:	d058      	beq.n	800b8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
 800b7fe:	d907      	bls.n	800b810 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
 800b800:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800b804:	d125      	bne.n	800b852 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800b806:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b80a:	f7ff fa63 	bl	800acd4 <RCCEx_GetSAIxPeriphCLKFreq>
      break;
 800b80e:	e733      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
    switch(PeriphClk)
 800b810:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800b814:	d14a      	bne.n	800b8ac <HAL_RCCEx_GetPeriphCLKFreq+0x288>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800b816:	4b44      	ldr	r3, [pc, #272]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b818:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b81c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
        switch(srcclk)
 800b820:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b824:	f000 8248 	beq.w	800bcb8 <HAL_RCCEx_GetPeriphCLKFreq+0x694>
 800b828:	f240 8241 	bls.w	800bcae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800b82c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b830:	f000 824d 	beq.w	800bcce <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
 800b834:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b838:	f040 827a 	bne.w	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b83c:	4b3a      	ldr	r3, [pc, #232]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b83e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b842:	f003 0302 	and.w	r3, r3, #2
            frequency = LSE_VALUE;
 800b846:	2b00      	cmp	r3, #0
 800b848:	bf0c      	ite	eq
 800b84a:	2000      	moveq	r0, #0
 800b84c:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b850:	e712      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
    switch(PeriphClk)
 800b852:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800b856:	d129      	bne.n	800b8ac <HAL_RCCEx_GetPeriphCLKFreq+0x288>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800b858:	4b33      	ldr	r3, [pc, #204]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b85a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b85e:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
        switch(srcclk)
 800b862:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b866:	d03f      	beq.n	800b8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800b868:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800b86c:	d025      	beq.n	800b8ba <HAL_RCCEx_GetPeriphCLKFreq+0x296>
 800b86e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b872:	d063      	beq.n	800b93c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
  uint32_t frequency = 0U;
 800b874:	2000      	movs	r0, #0
 800b876:	e6ff      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
    switch(PeriphClk)
 800b878:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800b87c:	f000 818b 	beq.w	800bb96 <HAL_RCCEx_GetPeriphCLKFreq+0x572>
 800b880:	d80e      	bhi.n	800b8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800b882:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800b886:	d111      	bne.n	800b8ac <HAL_RCCEx_GetPeriphCLKFreq+0x288>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800b888:	4b27      	ldr	r3, [pc, #156]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b88a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
        switch(srcclk)
 800b88e:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
 800b892:	f000 8225 	beq.w	800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 800b896:	2b00      	cmp	r3, #0
 800b898:	f040 8225 	bne.w	800bce6 <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
  uint32_t frequency = 0U;
 800b89c:	2000      	movs	r0, #0
 800b89e:	e6eb      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
    switch(PeriphClk)
 800b8a0:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 800b8a4:	d0d8      	beq.n	800b858 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 800b8a6:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 800b8aa:	d0d5      	beq.n	800b858 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
  uint32_t frequency = 0U;
 800b8ac:	2000      	movs	r0, #0
 800b8ae:	e6e3      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800b8b0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800b8b4:	f7ff fa0e 	bl	800acd4 <RCCEx_GetSAIxPeriphCLKFreq>
      break;
 800b8b8:	e6de      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800b8ba:	4b1b      	ldr	r3, [pc, #108]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f013 0f02 	tst.w	r3, #2
 800b8c2:	f000 8219 	beq.w	800bcf8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800b8c6:	4b18      	ldr	r3, [pc, #96]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f013 0f08 	tst.w	r3, #8
 800b8ce:	4b16      	ldr	r3, [pc, #88]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b8d0:	bf19      	ittee	ne
 800b8d2:	681b      	ldrne	r3, [r3, #0]
 800b8d4:	f3c3 1303 	ubfxne	r3, r3, #4, #4
 800b8d8:	f8d3 3094 	ldreq.w	r3, [r3, #148]	; 0x94
 800b8dc:	f3c3 2303 	ubfxeq	r3, r3, #8, #4
 800b8e0:	4a13      	ldr	r2, [pc, #76]	; (800b930 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 800b8e2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800b8e6:	e6c7      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800b8e8:	4b0f      	ldr	r3, [pc, #60]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800b8f0:	f000 8204 	beq.w	800bcfc <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800b8f4:	4b0c      	ldr	r3, [pc, #48]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b8f6:	68db      	ldr	r3, [r3, #12]
 800b8f8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800b8fc:	f000 8200 	beq.w	800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800b900:	4809      	ldr	r0, [pc, #36]	; (800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800b902:	68c3      	ldr	r3, [r0, #12]
 800b904:	f3c3 2306 	ubfx	r3, r3, #8, #7
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800b908:	fb01 f303 	mul.w	r3, r1, r3
 800b90c:	68c2      	ldr	r2, [r0, #12]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800b90e:	68c0      	ldr	r0, [r0, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800b910:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800b914:	3201      	adds	r2, #1
 800b916:	fbb3 f3f2 	udiv	r3, r3, r2
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800b91a:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800b91e:	3001      	adds	r0, #1
 800b920:	0040      	lsls	r0, r0, #1
 800b922:	fbb3 f0f0 	udiv	r0, r3, r0
 800b926:	e6a7      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800b928:	40021000 	.word	0x40021000
 800b92c:	0003d090 	.word	0x0003d090
 800b930:	08014550 	.word	0x08014550
 800b934:	00f42400 	.word	0x00f42400
 800b938:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800b93c:	4bb4      	ldr	r3, [pc, #720]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800b944:	f000 81de 	beq.w	800bd04 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800b948:	4bb1      	ldr	r3, [pc, #708]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800b94a:	691b      	ldr	r3, [r3, #16]
 800b94c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800b950:	f000 81da 	beq.w	800bd08 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800b954:	48ae      	ldr	r0, [pc, #696]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800b956:	6903      	ldr	r3, [r0, #16]
 800b958:	f3c3 2306 	ubfx	r3, r3, #8, #7
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800b95c:	fb01 f303 	mul.w	r3, r1, r3
 800b960:	68c2      	ldr	r2, [r0, #12]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800b962:	6900      	ldr	r0, [r0, #16]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800b964:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800b968:	3201      	adds	r2, #1
 800b96a:	fbb3 f3f2 	udiv	r3, r3, r2
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800b96e:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800b972:	3001      	adds	r0, #1
 800b974:	0040      	lsls	r0, r0, #1
 800b976:	fbb3 f0f0 	udiv	r0, r3, r0
 800b97a:	e67d      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetPCLK2Freq();
 800b97c:	f7ff f8e2 	bl	800ab44 <HAL_RCC_GetPCLK2Freq>
          break;
 800b980:	e67a      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetSysClockFreq();
 800b982:	f7fe fcd3 	bl	800a32c <HAL_RCC_GetSysClockFreq>
          break;
 800b986:	e677      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b988:	4ba1      	ldr	r3, [pc, #644]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
            frequency = HSI_VALUE;
 800b990:	2b00      	cmp	r3, #0
 800b992:	48a0      	ldr	r0, [pc, #640]	; (800bc14 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>)
 800b994:	bf08      	it	eq
 800b996:	2000      	moveq	r0, #0
 800b998:	e66e      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b99a:	4b9d      	ldr	r3, [pc, #628]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800b99c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b9a0:	f003 0302 	and.w	r3, r3, #2
            frequency = LSE_VALUE;
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	bf0c      	ite	eq
 800b9a8:	2000      	moveq	r0, #0
 800b9aa:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800b9ae:	e663      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800b9b0:	4b97      	ldr	r3, [pc, #604]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800b9b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9b6:	f003 030c 	and.w	r3, r3, #12
        switch(srcclk)
 800b9ba:	2b0c      	cmp	r3, #12
 800b9bc:	f200 81a8 	bhi.w	800bd10 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 800b9c0:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b9c4:	01a6000d 	.word	0x01a6000d
 800b9c8:	01a601a6 	.word	0x01a601a6
 800b9cc:	01a60010 	.word	0x01a60010
 800b9d0:	01a601a6 	.word	0x01a601a6
 800b9d4:	01a60013 	.word	0x01a60013
 800b9d8:	01a601a6 	.word	0x01a601a6
 800b9dc:	001c      	.short	0x001c
          frequency = HAL_RCC_GetPCLK1Freq();
 800b9de:	f7ff f89f 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
          break;
 800b9e2:	e649      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetSysClockFreq();
 800b9e4:	f7fe fca2 	bl	800a32c <HAL_RCC_GetSysClockFreq>
          break;
 800b9e8:	e646      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b9ea:	4b89      	ldr	r3, [pc, #548]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
            frequency = HSI_VALUE;
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	4887      	ldr	r0, [pc, #540]	; (800bc14 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>)
 800b9f6:	bf08      	it	eq
 800b9f8:	2000      	moveq	r0, #0
 800b9fa:	e63d      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b9fc:	4b84      	ldr	r3, [pc, #528]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800b9fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba02:	f003 0302 	and.w	r3, r3, #2
            frequency = LSE_VALUE;
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	bf0c      	ite	eq
 800ba0a:	2000      	moveq	r0, #0
 800ba0c:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800ba10:	e632      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800ba12:	4b7f      	ldr	r3, [pc, #508]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800ba14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba18:	f003 0330 	and.w	r3, r3, #48	; 0x30
        switch(srcclk)
 800ba1c:	2b10      	cmp	r3, #16
 800ba1e:	d016      	beq.n	800ba4e <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
 800ba20:	d90f      	bls.n	800ba42 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
 800ba22:	2b20      	cmp	r3, #32
 800ba24:	d016      	beq.n	800ba54 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
 800ba26:	2b30      	cmp	r3, #48	; 0x30
 800ba28:	f040 8174 	bne.w	800bd14 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ba2c:	4b78      	ldr	r3, [pc, #480]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800ba2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba32:	f003 0302 	and.w	r3, r3, #2
            frequency = LSE_VALUE;
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	bf0c      	ite	eq
 800ba3a:	2000      	moveq	r0, #0
 800ba3c:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800ba40:	e61a      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        switch(srcclk)
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	f040 8166 	bne.w	800bd14 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ba48:	f7ff f86a 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
          break;
 800ba4c:	e614      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetSysClockFreq();
 800ba4e:	f7fe fc6d 	bl	800a32c <HAL_RCC_GetSysClockFreq>
          break;
 800ba52:	e611      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ba54:	4b6e      	ldr	r3, [pc, #440]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
            frequency = HSI_VALUE;
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	486d      	ldr	r0, [pc, #436]	; (800bc14 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>)
 800ba60:	bf08      	it	eq
 800ba62:	2000      	moveq	r0, #0
 800ba64:	e608      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        switch(srcclk)
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	f040 8156 	bne.w	800bd18 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ba6c:	f7ff f858 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
          break;
 800ba70:	e602      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetSysClockFreq();
 800ba72:	f7fe fc5b 	bl	800a32c <HAL_RCC_GetSysClockFreq>
          break;
 800ba76:	e5ff      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ba78:	4b65      	ldr	r3, [pc, #404]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
            frequency = HSI_VALUE;
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	4864      	ldr	r0, [pc, #400]	; (800bc14 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>)
 800ba84:	bf08      	it	eq
 800ba86:	2000      	moveq	r0, #0
 800ba88:	e5f6      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800ba8a:	4b61      	ldr	r3, [pc, #388]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800ba8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba90:	f403 7340 	and.w	r3, r3, #768	; 0x300
        switch(srcclk)
 800ba94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ba98:	d018      	beq.n	800bacc <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
 800ba9a:	d911      	bls.n	800bac0 <HAL_RCCEx_GetPeriphCLKFreq+0x49c>
 800ba9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800baa0:	d017      	beq.n	800bad2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800baa2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800baa6:	f040 8139 	bne.w	800bd1c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800baaa:	4b59      	ldr	r3, [pc, #356]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800baac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bab0:	f003 0302 	and.w	r3, r3, #2
            frequency = LSE_VALUE;
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	bf0c      	ite	eq
 800bab8:	2000      	moveq	r0, #0
 800baba:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800babe:	e5db      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        switch(srcclk)
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	f040 812b 	bne.w	800bd1c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800bac6:	f7ff f82b 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
          break;
 800baca:	e5d5      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetSysClockFreq();
 800bacc:	f7fe fc2e 	bl	800a32c <HAL_RCC_GetSysClockFreq>
          break;
 800bad0:	e5d2      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bad2:	4b4f      	ldr	r3, [pc, #316]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
            frequency = HSI_VALUE;
 800bada:	2b00      	cmp	r3, #0
 800badc:	484d      	ldr	r0, [pc, #308]	; (800bc14 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>)
 800bade:	bf08      	it	eq
 800bae0:	2000      	moveq	r0, #0
 800bae2:	e5c9      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        switch(srcclk)
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	f040 811b 	bne.w	800bd20 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
          frequency = HAL_RCC_GetPCLK1Freq();
 800baea:	f7ff f819 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
          break;
 800baee:	e5c3      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetSysClockFreq();
 800baf0:	f7fe fc1c 	bl	800a32c <HAL_RCC_GetSysClockFreq>
          break;
 800baf4:	e5c0      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800baf6:	4b46      	ldr	r3, [pc, #280]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
            frequency = HSI_VALUE;
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	4844      	ldr	r0, [pc, #272]	; (800bc14 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>)
 800bb02:	bf08      	it	eq
 800bb04:	2000      	moveq	r0, #0
 800bb06:	e5b7      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800bb08:	4b41      	ldr	r3, [pc, #260]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800bb0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb0e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        switch(srcclk)
 800bb12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bb16:	d024      	beq.n	800bb62 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
 800bb18:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bb1c:	d004      	beq.n	800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800bb1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bb22:	d004      	beq.n	800bb2e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
  uint32_t frequency = 0U;
 800bb24:	2000      	movs	r0, #0
 800bb26:	e5a7      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetSysClockFreq();
 800bb28:	f7fe fc00 	bl	800a32c <HAL_RCC_GetSysClockFreq>
          break;
 800bb2c:	e5a4      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 800bb2e:	4b38      	ldr	r3, [pc, #224]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800bb30:	691b      	ldr	r3, [r3, #16]
 800bb32:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800bb36:	f000 80f5 	beq.w	800bd24 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800bb3a:	4835      	ldr	r0, [pc, #212]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800bb3c:	6903      	ldr	r3, [r0, #16]
 800bb3e:	f3c3 2306 	ubfx	r3, r3, #8, #7
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800bb42:	fb01 f303 	mul.w	r3, r1, r3
 800bb46:	68c2      	ldr	r2, [r0, #12]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800bb48:	6900      	ldr	r0, [r0, #16]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800bb4a:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800bb4e:	3201      	adds	r2, #1
 800bb50:	fbb3 f3f2 	udiv	r3, r3, r2
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800bb54:	f3c0 6041 	ubfx	r0, r0, #25, #2
 800bb58:	3001      	adds	r0, #1
 800bb5a:	0040      	lsls	r0, r0, #1
 800bb5c:	fbb3 f0f0 	udiv	r0, r3, r0
 800bb60:	e58a      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 800bb62:	4b2b      	ldr	r3, [pc, #172]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800bb64:	695b      	ldr	r3, [r3, #20]
 800bb66:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800bb6a:	f000 80dd 	beq.w	800bd28 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800bb6e:	4b28      	ldr	r3, [pc, #160]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800bb70:	6958      	ldr	r0, [r3, #20]
 800bb72:	f3c0 2006 	ubfx	r0, r0, #8, #7
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800bb76:	fb01 f000 	mul.w	r0, r1, r0
 800bb7a:	68da      	ldr	r2, [r3, #12]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800bb7c:	695b      	ldr	r3, [r3, #20]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800bb7e:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800bb82:	3201      	adds	r2, #1
 800bb84:	fbb0 f0f2 	udiv	r0, r0, r2
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800bb88:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800bb8c:	3301      	adds	r3, #1
 800bb8e:	005b      	lsls	r3, r3, #1
 800bb90:	fbb0 f0f3 	udiv	r0, r0, r3
 800bb94:	e570      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800bb96:	4b1e      	ldr	r3, [pc, #120]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800bb98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	db02      	blt.n	800bba6 <HAL_RCCEx_GetPeriphCLKFreq+0x582>
          frequency = HAL_RCC_GetPCLK2Freq();
 800bba0:	f7fe ffd0 	bl	800ab44 <HAL_RCC_GetPCLK2Freq>
 800bba4:	e568      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetSysClockFreq();
 800bba6:	f7fe fbc1 	bl	800a32c <HAL_RCC_GetSysClockFreq>
 800bbaa:	e565      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800bbac:	4b18      	ldr	r3, [pc, #96]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800bbae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbb2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
        switch(srcclk)
 800bbb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bbba:	d008      	beq.n	800bbce <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
 800bbbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bbc0:	d008      	beq.n	800bbd4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
 800bbc2:	b10b      	cbz	r3, 800bbc8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>
  uint32_t frequency = 0U;
 800bbc4:	2000      	movs	r0, #0
 800bbc6:	e557      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetPCLK1Freq();
 800bbc8:	f7fe ffaa 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
          break;
 800bbcc:	e554      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetSysClockFreq();
 800bbce:	f7fe fbad 	bl	800a32c <HAL_RCC_GetSysClockFreq>
          break;
 800bbd2:	e551      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bbd4:	4b0e      	ldr	r3, [pc, #56]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
            frequency = HSI_VALUE;
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	480d      	ldr	r0, [pc, #52]	; (800bc14 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>)
 800bbe0:	bf08      	it	eq
 800bbe2:	2000      	moveq	r0, #0
 800bbe4:	e548      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800bbe6:	4b0a      	ldr	r3, [pc, #40]	; (800bc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>)
 800bbe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
        switch(srcclk)
 800bbf0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bbf4:	d008      	beq.n	800bc08 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 800bbf6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bbfa:	d00d      	beq.n	800bc18 <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>
 800bbfc:	b10b      	cbz	r3, 800bc02 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
  uint32_t frequency = 0U;
 800bbfe:	2000      	movs	r0, #0
 800bc00:	e53a      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetPCLK1Freq();
 800bc02:	f7fe ff8d 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
          break;
 800bc06:	e537      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetSysClockFreq();
 800bc08:	f7fe fb90 	bl	800a32c <HAL_RCC_GetSysClockFreq>
          break;
 800bc0c:	e534      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bc0e:	bf00      	nop
 800bc10:	40021000 	.word	0x40021000
 800bc14:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bc18:	4b46      	ldr	r3, [pc, #280]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x710>)
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
            frequency = HSI_VALUE;
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	4845      	ldr	r0, [pc, #276]	; (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x714>)
 800bc24:	bf08      	it	eq
 800bc26:	2000      	moveq	r0, #0
 800bc28:	e526      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetPCLK1Freq();
 800bc2a:	f7fe ff79 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
          break;
 800bc2e:	e523      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetSysClockFreq();
 800bc30:	f7fe fb7c 	bl	800a32c <HAL_RCC_GetSysClockFreq>
          break;
 800bc34:	e520      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bc36:	4b3f      	ldr	r3, [pc, #252]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x710>)
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
            frequency = HSI_VALUE;
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	483d      	ldr	r0, [pc, #244]	; (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x714>)
 800bc42:	bf08      	it	eq
 800bc44:	2000      	moveq	r0, #0
 800bc46:	e517      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800bc48:	4b3a      	ldr	r3, [pc, #232]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x710>)
 800bc4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc4e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
        switch(srcclk)
 800bc52:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bc56:	d016      	beq.n	800bc86 <HAL_RCCEx_GetPeriphCLKFreq+0x662>
 800bc58:	d910      	bls.n	800bc7c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 800bc5a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800bc5e:	d01d      	beq.n	800bc9c <HAL_RCCEx_GetPeriphCLKFreq+0x678>
 800bc60:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800bc64:	d162      	bne.n	800bd2c <HAL_RCCEx_GetPeriphCLKFreq+0x708>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800bc66:	4b33      	ldr	r3, [pc, #204]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x710>)
 800bc68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc6c:	f003 0302 	and.w	r3, r3, #2
            frequency = LSE_VALUE;
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	bf0c      	ite	eq
 800bc74:	2000      	moveq	r0, #0
 800bc76:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 800bc7a:	e4fd      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        switch(srcclk)
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d155      	bne.n	800bd2c <HAL_RCCEx_GetPeriphCLKFreq+0x708>
          frequency = HAL_RCC_GetPCLK1Freq();
 800bc80:	f7fe ff4e 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
          break;
 800bc84:	e4f8      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800bc86:	4b2b      	ldr	r3, [pc, #172]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x710>)
 800bc88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bc8c:	f003 0302 	and.w	r3, r3, #2
              frequency = LSI_VALUE;
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	bf0c      	ite	eq
 800bc94:	2000      	moveq	r0, #0
 800bc96:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800bc9a:	e4ed      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bc9c:	4b25      	ldr	r3, [pc, #148]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x710>)
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
            frequency = HSI_VALUE;
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	4824      	ldr	r0, [pc, #144]	; (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x714>)
 800bca8:	bf08      	it	eq
 800bcaa:	2000      	moveq	r0, #0
 800bcac:	e4e4      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        switch(srcclk)
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d13e      	bne.n	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
          frequency = HAL_RCC_GetPCLK1Freq();
 800bcb2:	f7fe ff35 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
          break;
 800bcb6:	e4df      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800bcb8:	4b1e      	ldr	r3, [pc, #120]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x710>)
 800bcba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bcbe:	f003 0302 	and.w	r3, r3, #2
              frequency = LSI_VALUE;
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	bf0c      	ite	eq
 800bcc6:	2000      	moveq	r0, #0
 800bcc8:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 800bccc:	e4d4      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bcce:	4b19      	ldr	r3, [pc, #100]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x710>)
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
            frequency = HSI_VALUE;
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	4817      	ldr	r0, [pc, #92]	; (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x714>)
 800bcda:	bf08      	it	eq
 800bcdc:	2000      	moveq	r0, #0
 800bcde:	e4cb      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HAL_RCC_GetPCLK1Freq();
 800bce0:	f7fe ff1e 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
          break;
 800bce4:	e4c8      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bce6:	4b13      	ldr	r3, [pc, #76]	; (800bd34 <HAL_RCCEx_GetPeriphCLKFreq+0x710>)
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
            frequency = HSI_VALUE;
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	4811      	ldr	r0, [pc, #68]	; (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x714>)
 800bcf2:	bf08      	it	eq
 800bcf4:	2000      	moveq	r0, #0
 800bcf6:	e4bf      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
  uint32_t frequency = 0U;
 800bcf8:	2000      	movs	r0, #0
 800bcfa:	e4bd      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bcfc:	2000      	movs	r0, #0
 800bcfe:	e4bb      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd00:	2000      	movs	r0, #0
 800bd02:	e4b9      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd04:	2000      	movs	r0, #0
 800bd06:	e4b7      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd08:	2000      	movs	r0, #0
 800bd0a:	e4b5      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd0c:	2000      	movs	r0, #0
 800bd0e:	e4b3      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd10:	2000      	movs	r0, #0
 800bd12:	e4b1      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd14:	2000      	movs	r0, #0
 800bd16:	e4af      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd18:	2000      	movs	r0, #0
 800bd1a:	e4ad      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd1c:	2000      	movs	r0, #0
 800bd1e:	e4ab      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd20:	2000      	movs	r0, #0
 800bd22:	e4a9      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd24:	2000      	movs	r0, #0
 800bd26:	e4a7      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd28:	2000      	movs	r0, #0
 800bd2a:	e4a5      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd2c:	2000      	movs	r0, #0
 800bd2e:	e4a3      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd30:	2000      	movs	r0, #0
 800bd32:	e4a1      	b.n	800b678 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 800bd34:	40021000 	.word	0x40021000
 800bd38:	00f42400 	.word	0x00f42400

0800bd3c <HAL_RCCEx_EnablePLLSAI1>:
{
 800bd3c:	b570      	push	{r4, r5, r6, lr}
 800bd3e:	4606      	mov	r6, r0
  __HAL_RCC_PLLSAI1_DISABLE();
 800bd40:	4a21      	ldr	r2, [pc, #132]	; (800bdc8 <HAL_RCCEx_EnablePLLSAI1+0x8c>)
 800bd42:	6813      	ldr	r3, [r2, #0]
 800bd44:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800bd48:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 800bd4a:	f7f8 fdeb 	bl	8004924 <HAL_GetTick>
 800bd4e:	4605      	mov	r5, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800bd50:	4c1d      	ldr	r4, [pc, #116]	; (800bdc8 <HAL_RCCEx_EnablePLLSAI1+0x8c>)
 800bd52:	6823      	ldr	r3, [r4, #0]
 800bd54:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800bd58:	d008      	beq.n	800bd6c <HAL_RCCEx_EnablePLLSAI1+0x30>
    if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bd5a:	f7f8 fde3 	bl	8004924 <HAL_GetTick>
 800bd5e:	1b40      	subs	r0, r0, r5
 800bd60:	2802      	cmp	r0, #2
 800bd62:	d9f6      	bls.n	800bd52 <HAL_RCCEx_EnablePLLSAI1+0x16>
      status = HAL_TIMEOUT;
 800bd64:	2003      	movs	r0, #3
}
 800bd66:	bd70      	pop	{r4, r5, r6, pc}
 800bd68:	2000      	movs	r0, #0
 800bd6a:	e7fc      	b.n	800bd66 <HAL_RCCEx_EnablePLLSAI1+0x2a>
    __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, PLLSAI1Init->PLLSAI1Q, PLLSAI1Init->PLLSAI1R);
 800bd6c:	4a16      	ldr	r2, [pc, #88]	; (800bdc8 <HAL_RCCEx_EnablePLLSAI1+0x8c>)
 800bd6e:	6910      	ldr	r0, [r2, #16]
 800bd70:	68b1      	ldr	r1, [r6, #8]
 800bd72:	4b16      	ldr	r3, [pc, #88]	; (800bdcc <HAL_RCCEx_EnablePLLSAI1+0x90>)
 800bd74:	4003      	ands	r3, r0
 800bd76:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800bd7a:	68f1      	ldr	r1, [r6, #12]
 800bd7c:	0909      	lsrs	r1, r1, #4
 800bd7e:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 800bd82:	6931      	ldr	r1, [r6, #16]
 800bd84:	0849      	lsrs	r1, r1, #1
 800bd86:	3901      	subs	r1, #1
 800bd88:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 800bd8c:	6971      	ldr	r1, [r6, #20]
 800bd8e:	0849      	lsrs	r1, r1, #1
 800bd90:	3901      	subs	r1, #1
 800bd92:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 800bd96:	6113      	str	r3, [r2, #16]
    __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1Init->PLLSAI1ClockOut);
 800bd98:	6913      	ldr	r3, [r2, #16]
 800bd9a:	69b1      	ldr	r1, [r6, #24]
 800bd9c:	430b      	orrs	r3, r1
 800bd9e:	6113      	str	r3, [r2, #16]
    __HAL_RCC_PLLSAI1_ENABLE();
 800bda0:	6813      	ldr	r3, [r2, #0]
 800bda2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bda6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800bda8:	f7f8 fdbc 	bl	8004924 <HAL_GetTick>
 800bdac:	4605      	mov	r5, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800bdae:	4c06      	ldr	r4, [pc, #24]	; (800bdc8 <HAL_RCCEx_EnablePLLSAI1+0x8c>)
 800bdb0:	6823      	ldr	r3, [r4, #0]
 800bdb2:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800bdb6:	d1d7      	bne.n	800bd68 <HAL_RCCEx_EnablePLLSAI1+0x2c>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bdb8:	f7f8 fdb4 	bl	8004924 <HAL_GetTick>
 800bdbc:	1b40      	subs	r0, r0, r5
 800bdbe:	2802      	cmp	r0, #2
 800bdc0:	d9f6      	bls.n	800bdb0 <HAL_RCCEx_EnablePLLSAI1+0x74>
        status = HAL_TIMEOUT;
 800bdc2:	2003      	movs	r0, #3
  return status;
 800bdc4:	e7cf      	b.n	800bd66 <HAL_RCCEx_EnablePLLSAI1+0x2a>
 800bdc6:	bf00      	nop
 800bdc8:	40021000 	.word	0x40021000
 800bdcc:	f99d80ff 	.word	0xf99d80ff

0800bdd0 <HAL_RCCEx_DisablePLLSAI1>:
{
 800bdd0:	b538      	push	{r3, r4, r5, lr}
  __HAL_RCC_PLLSAI1_DISABLE();
 800bdd2:	4a12      	ldr	r2, [pc, #72]	; (800be1c <HAL_RCCEx_DisablePLLSAI1+0x4c>)
 800bdd4:	6813      	ldr	r3, [r2, #0]
 800bdd6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800bdda:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 800bddc:	f7f8 fda2 	bl	8004924 <HAL_GetTick>
 800bde0:	4605      	mov	r5, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800bde2:	4c0e      	ldr	r4, [pc, #56]	; (800be1c <HAL_RCCEx_DisablePLLSAI1+0x4c>)
 800bde4:	6823      	ldr	r3, [r4, #0]
 800bde6:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800bdea:	d006      	beq.n	800bdfa <HAL_RCCEx_DisablePLLSAI1+0x2a>
    if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bdec:	f7f8 fd9a 	bl	8004924 <HAL_GetTick>
 800bdf0:	1b40      	subs	r0, r0, r5
 800bdf2:	2802      	cmp	r0, #2
 800bdf4:	d9f6      	bls.n	800bde4 <HAL_RCCEx_DisablePLLSAI1+0x14>
      status = HAL_TIMEOUT;
 800bdf6:	2003      	movs	r0, #3
 800bdf8:	e000      	b.n	800bdfc <HAL_RCCEx_DisablePLLSAI1+0x2c>
  HAL_StatusTypeDef status = HAL_OK;
 800bdfa:	2000      	movs	r0, #0
  __HAL_RCC_PLLSAI1CLKOUT_DISABLE(RCC_PLLSAI1CFGR_PLLSAI1PEN|RCC_PLLSAI1CFGR_PLLSAI1QEN|RCC_PLLSAI1CFGR_PLLSAI1REN);
 800bdfc:	4a07      	ldr	r2, [pc, #28]	; (800be1c <HAL_RCCEx_DisablePLLSAI1+0x4c>)
 800bdfe:	6913      	ldr	r3, [r2, #16]
 800be00:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800be04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800be08:	6113      	str	r3, [r2, #16]
  if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800be0a:	6813      	ldr	r3, [r2, #0]
 800be0c:	f013 5f08 	tst.w	r3, #570425344	; 0x22000000
 800be10:	d103      	bne.n	800be1a <HAL_RCCEx_DisablePLLSAI1+0x4a>
    MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800be12:	68d3      	ldr	r3, [r2, #12]
 800be14:	f023 0303 	bic.w	r3, r3, #3
 800be18:	60d3      	str	r3, [r2, #12]
}
 800be1a:	bd38      	pop	{r3, r4, r5, pc}
 800be1c:	40021000 	.word	0x40021000

0800be20 <HAL_RCCEx_EnablePLLSAI2>:
{
 800be20:	b570      	push	{r4, r5, r6, lr}
 800be22:	4606      	mov	r6, r0
  __HAL_RCC_PLLSAI2_DISABLE();
 800be24:	4a1e      	ldr	r2, [pc, #120]	; (800bea0 <HAL_RCCEx_EnablePLLSAI2+0x80>)
 800be26:	6813      	ldr	r3, [r2, #0]
 800be28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800be2c:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 800be2e:	f7f8 fd79 	bl	8004924 <HAL_GetTick>
 800be32:	4605      	mov	r5, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800be34:	4c1a      	ldr	r4, [pc, #104]	; (800bea0 <HAL_RCCEx_EnablePLLSAI2+0x80>)
 800be36:	6823      	ldr	r3, [r4, #0]
 800be38:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 800be3c:	d008      	beq.n	800be50 <HAL_RCCEx_EnablePLLSAI2+0x30>
    if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800be3e:	f7f8 fd71 	bl	8004924 <HAL_GetTick>
 800be42:	1b40      	subs	r0, r0, r5
 800be44:	2802      	cmp	r0, #2
 800be46:	d9f6      	bls.n	800be36 <HAL_RCCEx_EnablePLLSAI2+0x16>
      status = HAL_TIMEOUT;
 800be48:	2003      	movs	r0, #3
}
 800be4a:	bd70      	pop	{r4, r5, r6, pc}
 800be4c:	2000      	movs	r0, #0
 800be4e:	e7fc      	b.n	800be4a <HAL_RCCEx_EnablePLLSAI2+0x2a>
    __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2R);
 800be50:	4a13      	ldr	r2, [pc, #76]	; (800bea0 <HAL_RCCEx_EnablePLLSAI2+0x80>)
 800be52:	6950      	ldr	r0, [r2, #20]
 800be54:	68b1      	ldr	r1, [r6, #8]
 800be56:	4b13      	ldr	r3, [pc, #76]	; (800bea4 <HAL_RCCEx_EnablePLLSAI2+0x84>)
 800be58:	4003      	ands	r3, r0
 800be5a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800be5e:	68f1      	ldr	r1, [r6, #12]
 800be60:	0909      	lsrs	r1, r1, #4
 800be62:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 800be66:	6931      	ldr	r1, [r6, #16]
 800be68:	0849      	lsrs	r1, r1, #1
 800be6a:	3901      	subs	r1, #1
 800be6c:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 800be70:	6153      	str	r3, [r2, #20]
    __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PLLSAI2Init->PLLSAI2ClockOut);
 800be72:	6953      	ldr	r3, [r2, #20]
 800be74:	6971      	ldr	r1, [r6, #20]
 800be76:	430b      	orrs	r3, r1
 800be78:	6153      	str	r3, [r2, #20]
    __HAL_RCC_PLLSAI2_ENABLE();
 800be7a:	6813      	ldr	r3, [r2, #0]
 800be7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be80:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800be82:	f7f8 fd4f 	bl	8004924 <HAL_GetTick>
 800be86:	4605      	mov	r5, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800be88:	4c05      	ldr	r4, [pc, #20]	; (800bea0 <HAL_RCCEx_EnablePLLSAI2+0x80>)
 800be8a:	6823      	ldr	r3, [r4, #0]
 800be8c:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 800be90:	d1dc      	bne.n	800be4c <HAL_RCCEx_EnablePLLSAI2+0x2c>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800be92:	f7f8 fd47 	bl	8004924 <HAL_GetTick>
 800be96:	1b40      	subs	r0, r0, r5
 800be98:	2802      	cmp	r0, #2
 800be9a:	d9f6      	bls.n	800be8a <HAL_RCCEx_EnablePLLSAI2+0x6a>
        status = HAL_TIMEOUT;
 800be9c:	2003      	movs	r0, #3
  return status;
 800be9e:	e7d4      	b.n	800be4a <HAL_RCCEx_EnablePLLSAI2+0x2a>
 800bea0:	40021000 	.word	0x40021000
 800bea4:	f9fd80ff 	.word	0xf9fd80ff

0800bea8 <HAL_RCCEx_DisablePLLSAI2>:
{
 800bea8:	b538      	push	{r3, r4, r5, lr}
  __HAL_RCC_PLLSAI2_DISABLE();
 800beaa:	4a12      	ldr	r2, [pc, #72]	; (800bef4 <HAL_RCCEx_DisablePLLSAI2+0x4c>)
 800beac:	6813      	ldr	r3, [r2, #0]
 800beae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800beb2:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 800beb4:	f7f8 fd36 	bl	8004924 <HAL_GetTick>
 800beb8:	4605      	mov	r5, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800beba:	4c0e      	ldr	r4, [pc, #56]	; (800bef4 <HAL_RCCEx_DisablePLLSAI2+0x4c>)
 800bebc:	6823      	ldr	r3, [r4, #0]
 800bebe:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 800bec2:	d006      	beq.n	800bed2 <HAL_RCCEx_DisablePLLSAI2+0x2a>
    if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800bec4:	f7f8 fd2e 	bl	8004924 <HAL_GetTick>
 800bec8:	1b40      	subs	r0, r0, r5
 800beca:	2802      	cmp	r0, #2
 800becc:	d9f6      	bls.n	800bebc <HAL_RCCEx_DisablePLLSAI2+0x14>
      status = HAL_TIMEOUT;
 800bece:	2003      	movs	r0, #3
 800bed0:	e000      	b.n	800bed4 <HAL_RCCEx_DisablePLLSAI2+0x2c>
  HAL_StatusTypeDef status = HAL_OK;
 800bed2:	2000      	movs	r0, #0
  __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2REN);
 800bed4:	4a07      	ldr	r2, [pc, #28]	; (800bef4 <HAL_RCCEx_DisablePLLSAI2+0x4c>)
 800bed6:	6953      	ldr	r3, [r2, #20]
 800bed8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bedc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bee0:	6153      	str	r3, [r2, #20]
  if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY)) == 0U)
 800bee2:	6813      	ldr	r3, [r2, #0]
 800bee4:	f013 6f20 	tst.w	r3, #167772160	; 0xa000000
 800bee8:	d103      	bne.n	800bef2 <HAL_RCCEx_DisablePLLSAI2+0x4a>
    MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800beea:	68d3      	ldr	r3, [r2, #12]
 800beec:	f023 0303 	bic.w	r3, r3, #3
 800bef0:	60d3      	str	r3, [r2, #12]
}
 800bef2:	bd38      	pop	{r3, r4, r5, pc}
 800bef4:	40021000 	.word	0x40021000

0800bef8 <HAL_RCCEx_WakeUpStopCLKConfig>:
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 800bef8:	4a03      	ldr	r2, [pc, #12]	; (800bf08 <HAL_RCCEx_WakeUpStopCLKConfig+0x10>)
 800befa:	6893      	ldr	r3, [r2, #8]
 800befc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bf00:	4318      	orrs	r0, r3
 800bf02:	6090      	str	r0, [r2, #8]
}
 800bf04:	4770      	bx	lr
 800bf06:	bf00      	nop
 800bf08:	40021000 	.word	0x40021000

0800bf0c <HAL_RCCEx_StandbyMSIRangeConfig>:
  __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange);
 800bf0c:	4a04      	ldr	r2, [pc, #16]	; (800bf20 <HAL_RCCEx_StandbyMSIRangeConfig+0x14>)
 800bf0e:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800bf12:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800bf16:	ea43 1000 	orr.w	r0, r3, r0, lsl #4
 800bf1a:	f8c2 0094 	str.w	r0, [r2, #148]	; 0x94
}
 800bf1e:	4770      	bx	lr
 800bf20:	40021000 	.word	0x40021000

0800bf24 <HAL_RCCEx_EnableLSECSS>:
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 800bf24:	4a03      	ldr	r2, [pc, #12]	; (800bf34 <HAL_RCCEx_EnableLSECSS+0x10>)
 800bf26:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800bf2a:	f043 0320 	orr.w	r3, r3, #32
 800bf2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800bf32:	4770      	bx	lr
 800bf34:	40021000 	.word	0x40021000

0800bf38 <HAL_RCCEx_DisableLSECSS>:
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 800bf38:	4b05      	ldr	r3, [pc, #20]	; (800bf50 <HAL_RCCEx_DisableLSECSS+0x18>)
 800bf3a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800bf3e:	f022 0220 	bic.w	r2, r2, #32
 800bf42:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 800bf46:	699a      	ldr	r2, [r3, #24]
 800bf48:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800bf4c:	619a      	str	r2, [r3, #24]
}
 800bf4e:	4770      	bx	lr
 800bf50:	40021000 	.word	0x40021000

0800bf54 <HAL_RCCEx_EnableLSECSS_IT>:
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 800bf54:	4b0a      	ldr	r3, [pc, #40]	; (800bf80 <HAL_RCCEx_EnableLSECSS_IT+0x2c>)
 800bf56:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800bf5a:	f042 0220 	orr.w	r2, r2, #32
 800bf5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 800bf62:	699a      	ldr	r2, [r3, #24]
 800bf64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bf68:	619a      	str	r2, [r3, #24]
  __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 800bf6a:	f5a3 3386 	sub.w	r3, r3, #68608	; 0x10c00
 800bf6e:	681a      	ldr	r2, [r3, #0]
 800bf70:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800bf74:	601a      	str	r2, [r3, #0]
  __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 800bf76:	689a      	ldr	r2, [r3, #8]
 800bf78:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800bf7c:	609a      	str	r2, [r3, #8]
}
 800bf7e:	4770      	bx	lr
 800bf80:	40021000 	.word	0x40021000

0800bf84 <HAL_RCCEx_LSECSS_Callback>:
}
 800bf84:	4770      	bx	lr
	...

0800bf88 <HAL_RCCEx_LSECSS_IRQHandler>:
{
 800bf88:	b508      	push	{r3, lr}
  if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 800bf8a:	4b06      	ldr	r3, [pc, #24]	; (800bfa4 <HAL_RCCEx_LSECSS_IRQHandler+0x1c>)
 800bf8c:	69db      	ldr	r3, [r3, #28]
 800bf8e:	f413 7f00 	tst.w	r3, #512	; 0x200
 800bf92:	d100      	bne.n	800bf96 <HAL_RCCEx_LSECSS_IRQHandler+0xe>
}
 800bf94:	bd08      	pop	{r3, pc}
    HAL_RCCEx_LSECSS_Callback();
 800bf96:	f7ff fff5 	bl	800bf84 <HAL_RCCEx_LSECSS_Callback>
    __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 800bf9a:	4b02      	ldr	r3, [pc, #8]	; (800bfa4 <HAL_RCCEx_LSECSS_IRQHandler+0x1c>)
 800bf9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bfa0:	621a      	str	r2, [r3, #32]
}
 800bfa2:	e7f7      	b.n	800bf94 <HAL_RCCEx_LSECSS_IRQHandler+0xc>
 800bfa4:	40021000 	.word	0x40021000

0800bfa8 <HAL_RCCEx_EnableLSCO>:
{
 800bfa8:	b530      	push	{r4, r5, lr}
 800bfaa:	b089      	sub	sp, #36	; 0x24
 800bfac:	4605      	mov	r5, r0
  __LSCO_CLK_ENABLE();
 800bfae:	4c27      	ldr	r4, [pc, #156]	; (800c04c <HAL_RCCEx_EnableLSCO+0xa4>)
 800bfb0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800bfb2:	f043 0301 	orr.w	r3, r3, #1
 800bfb6:	64e3      	str	r3, [r4, #76]	; 0x4c
 800bfb8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800bfba:	f003 0301 	and.w	r3, r3, #1
 800bfbe:	9301      	str	r3, [sp, #4]
 800bfc0:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Pin = LSCO_PIN;
 800bfc2:	2304      	movs	r3, #4
 800bfc4:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bfc6:	2303      	movs	r3, #3
 800bfc8:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800bfca:	2302      	movs	r3, #2
 800bfcc:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bfce:	2300      	movs	r3, #0
 800bfd0:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 800bfd2:	a903      	add	r1, sp, #12
 800bfd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bfd8:	f7fa f8d0 	bl	800617c <HAL_GPIO_Init>
  if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bfdc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bfde:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800bfe2:	d11b      	bne.n	800c01c <HAL_RCCEx_EnableLSCO+0x74>
    __HAL_RCC_PWR_CLK_ENABLE();
 800bfe4:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800bfe6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800bfea:	65a2      	str	r2, [r4, #88]	; 0x58
 800bfec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bfee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bff2:	9302      	str	r3, [sp, #8]
 800bff4:	9b02      	ldr	r3, [sp, #8]
    pwrclkchanged = SET;
 800bff6:	2401      	movs	r4, #1
  if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bff8:	4b15      	ldr	r3, [pc, #84]	; (800c050 <HAL_RCCEx_EnableLSCO+0xa8>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	f413 7f80 	tst.w	r3, #256	; 0x100
 800c000:	d00e      	beq.n	800c020 <HAL_RCCEx_EnableLSCO+0x78>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 800c002:	4b12      	ldr	r3, [pc, #72]	; (800c04c <HAL_RCCEx_EnableLSCO+0xa4>)
 800c004:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 800c008:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 800c00c:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 800c010:	4328      	orrs	r0, r5
 800c012:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  if(pwrclkchanged == SET)
 800c016:	b994      	cbnz	r4, 800c03e <HAL_RCCEx_EnableLSCO+0x96>
}
 800c018:	b009      	add	sp, #36	; 0x24
 800c01a:	bd30      	pop	{r4, r5, pc}
  FlagStatus       pwrclkchanged = RESET;
 800c01c:	2400      	movs	r4, #0
 800c01e:	e7eb      	b.n	800bff8 <HAL_RCCEx_EnableLSCO+0x50>
    HAL_PWR_EnableBkUpAccess();
 800c020:	f7fd fb96 	bl	8009750 <HAL_PWR_EnableBkUpAccess>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 800c024:	4b09      	ldr	r3, [pc, #36]	; (800c04c <HAL_RCCEx_EnableLSCO+0xa4>)
 800c026:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 800c02a:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 800c02e:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 800c032:	4328      	orrs	r0, r5
 800c034:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
    HAL_PWR_DisableBkUpAccess();
 800c038:	f7fd fb92 	bl	8009760 <HAL_PWR_DisableBkUpAccess>
 800c03c:	e7eb      	b.n	800c016 <HAL_RCCEx_EnableLSCO+0x6e>
    __HAL_RCC_PWR_CLK_DISABLE();
 800c03e:	4a03      	ldr	r2, [pc, #12]	; (800c04c <HAL_RCCEx_EnableLSCO+0xa4>)
 800c040:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c042:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c046:	6593      	str	r3, [r2, #88]	; 0x58
}
 800c048:	e7e6      	b.n	800c018 <HAL_RCCEx_EnableLSCO+0x70>
 800c04a:	bf00      	nop
 800c04c:	40021000 	.word	0x40021000
 800c050:	40007000 	.word	0x40007000

0800c054 <HAL_RCCEx_DisableLSCO>:
{
 800c054:	b510      	push	{r4, lr}
 800c056:	b082      	sub	sp, #8
  if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c058:	4b19      	ldr	r3, [pc, #100]	; (800c0c0 <HAL_RCCEx_DisableLSCO+0x6c>)
 800c05a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c05c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800c060:	d119      	bne.n	800c096 <HAL_RCCEx_DisableLSCO+0x42>
    __HAL_RCC_PWR_CLK_ENABLE();
 800c062:	4b17      	ldr	r3, [pc, #92]	; (800c0c0 <HAL_RCCEx_DisableLSCO+0x6c>)
 800c064:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800c066:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800c06a:	659a      	str	r2, [r3, #88]	; 0x58
 800c06c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c06e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c072:	9301      	str	r3, [sp, #4]
 800c074:	9b01      	ldr	r3, [sp, #4]
    pwrclkchanged = SET;
 800c076:	2401      	movs	r4, #1
  if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c078:	4b12      	ldr	r3, [pc, #72]	; (800c0c4 <HAL_RCCEx_DisableLSCO+0x70>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f413 7f80 	tst.w	r3, #256	; 0x100
 800c080:	d00b      	beq.n	800c09a <HAL_RCCEx_DisableLSCO+0x46>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 800c082:	4a0f      	ldr	r2, [pc, #60]	; (800c0c0 <HAL_RCCEx_DisableLSCO+0x6c>)
 800c084:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800c088:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c08c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  if(pwrclkchanged == SET)
 800c090:	b97c      	cbnz	r4, 800c0b2 <HAL_RCCEx_DisableLSCO+0x5e>
}
 800c092:	b002      	add	sp, #8
 800c094:	bd10      	pop	{r4, pc}
  FlagStatus       pwrclkchanged = RESET;
 800c096:	2400      	movs	r4, #0
 800c098:	e7ee      	b.n	800c078 <HAL_RCCEx_DisableLSCO+0x24>
    HAL_PWR_EnableBkUpAccess();
 800c09a:	f7fd fb59 	bl	8009750 <HAL_PWR_EnableBkUpAccess>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 800c09e:	4a08      	ldr	r2, [pc, #32]	; (800c0c0 <HAL_RCCEx_DisableLSCO+0x6c>)
 800c0a0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800c0a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c0a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    HAL_PWR_DisableBkUpAccess();
 800c0ac:	f7fd fb58 	bl	8009760 <HAL_PWR_DisableBkUpAccess>
 800c0b0:	e7ee      	b.n	800c090 <HAL_RCCEx_DisableLSCO+0x3c>
    __HAL_RCC_PWR_CLK_DISABLE();
 800c0b2:	4a03      	ldr	r2, [pc, #12]	; (800c0c0 <HAL_RCCEx_DisableLSCO+0x6c>)
 800c0b4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c0b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c0ba:	6593      	str	r3, [r2, #88]	; 0x58
}
 800c0bc:	e7e9      	b.n	800c092 <HAL_RCCEx_DisableLSCO+0x3e>
 800c0be:	bf00      	nop
 800c0c0:	40021000 	.word	0x40021000
 800c0c4:	40007000 	.word	0x40007000

0800c0c8 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800c0c8:	4a02      	ldr	r2, [pc, #8]	; (800c0d4 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 800c0ca:	6813      	ldr	r3, [r2, #0]
 800c0cc:	f043 0304 	orr.w	r3, r3, #4
 800c0d0:	6013      	str	r3, [r2, #0]
}
 800c0d2:	4770      	bx	lr
 800c0d4:	40021000 	.word	0x40021000

0800c0d8 <HAL_RCCEx_DisableMSIPLLMode>:
  CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800c0d8:	4a02      	ldr	r2, [pc, #8]	; (800c0e4 <HAL_RCCEx_DisableMSIPLLMode+0xc>)
 800c0da:	6813      	ldr	r3, [r2, #0]
 800c0dc:	f023 0304 	bic.w	r3, r3, #4
 800c0e0:	6013      	str	r3, [r2, #0]
}
 800c0e2:	4770      	bx	lr
 800c0e4:	40021000 	.word	0x40021000

0800c0e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0ea:	4607      	mov	r7, r0
 800c0ec:	460e      	mov	r6, r1
 800c0ee:	4615      	mov	r5, r2
 800c0f0:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c0f2:	683a      	ldr	r2, [r7, #0]
 800c0f4:	6893      	ldr	r3, [r2, #8]
 800c0f6:	ea36 0303 	bics.w	r3, r6, r3
 800c0fa:	bf0c      	ite	eq
 800c0fc:	2301      	moveq	r3, #1
 800c0fe:	2300      	movne	r3, #0
 800c100:	42ab      	cmp	r3, r5
 800c102:	d037      	beq.n	800c174 <SPI_WaitFlagStateUntilTimeout+0x8c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c104:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800c108:	d0f4      	beq.n	800c0f4 <SPI_WaitFlagStateUntilTimeout+0xc>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c10a:	f7f8 fc0b 	bl	8004924 <HAL_GetTick>
 800c10e:	9b06      	ldr	r3, [sp, #24]
 800c110:	1ac0      	subs	r0, r0, r3
 800c112:	42a0      	cmp	r0, r4
 800c114:	d201      	bcs.n	800c11a <SPI_WaitFlagStateUntilTimeout+0x32>
 800c116:	2c00      	cmp	r4, #0
 800c118:	d1eb      	bne.n	800c0f2 <SPI_WaitFlagStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c11a:	683a      	ldr	r2, [r7, #0]
 800c11c:	6853      	ldr	r3, [r2, #4]
 800c11e:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800c122:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c12a:	d00b      	beq.n	800c144 <SPI_WaitFlagStateUntilTimeout+0x5c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c12c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c12e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c132:	d014      	beq.n	800c15e <SPI_WaitFlagStateUntilTimeout+0x76>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c134:	2301      	movs	r3, #1
 800c136:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c13a:	2300      	movs	r3, #0
 800c13c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c140:	2003      	movs	r0, #3
 800c142:	e018      	b.n	800c176 <SPI_WaitFlagStateUntilTimeout+0x8e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c144:	68bb      	ldr	r3, [r7, #8]
 800c146:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c14a:	d002      	beq.n	800c152 <SPI_WaitFlagStateUntilTimeout+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c14c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c150:	d1ec      	bne.n	800c12c <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 800c152:	683a      	ldr	r2, [r7, #0]
 800c154:	6813      	ldr	r3, [r2, #0]
 800c156:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c15a:	6013      	str	r3, [r2, #0]
 800c15c:	e7e6      	b.n	800c12c <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 800c15e:	683a      	ldr	r2, [r7, #0]
 800c160:	6813      	ldr	r3, [r2, #0]
 800c162:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c166:	6013      	str	r3, [r2, #0]
 800c168:	683a      	ldr	r2, [r7, #0]
 800c16a:	6813      	ldr	r3, [r2, #0]
 800c16c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c170:	6013      	str	r3, [r2, #0]
 800c172:	e7df      	b.n	800c134 <SPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }

  return HAL_OK;
 800c174:	2000      	movs	r0, #0
}
 800c176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c178 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c17a:	4607      	mov	r7, r0
 800c17c:	460c      	mov	r4, r1
 800c17e:	4615      	mov	r5, r2
 800c180:	461e      	mov	r6, r3
  while ((hspi->Instance->SR & Fifo) != State)
 800c182:	683a      	ldr	r2, [r7, #0]
 800c184:	e002      	b.n	800c18c <SPI_WaitFifoStateUntilTimeout+0x14>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
    }

    if (Timeout != HAL_MAX_DELAY)
 800c186:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 800c18a:	d10a      	bne.n	800c1a2 <SPI_WaitFifoStateUntilTimeout+0x2a>
  while ((hspi->Instance->SR & Fifo) != State)
 800c18c:	6893      	ldr	r3, [r2, #8]
 800c18e:	4023      	ands	r3, r4
 800c190:	42ab      	cmp	r3, r5
 800c192:	d03b      	beq.n	800c20c <SPI_WaitFifoStateUntilTimeout+0x94>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c194:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 800c198:	d1f5      	bne.n	800c186 <SPI_WaitFifoStateUntilTimeout+0xe>
 800c19a:	2d00      	cmp	r5, #0
 800c19c:	d1f3      	bne.n	800c186 <SPI_WaitFifoStateUntilTimeout+0xe>
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800c19e:	7b13      	ldrb	r3, [r2, #12]
 800c1a0:	e7f1      	b.n	800c186 <SPI_WaitFifoStateUntilTimeout+0xe>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c1a2:	f7f8 fbbf 	bl	8004924 <HAL_GetTick>
 800c1a6:	9b06      	ldr	r3, [sp, #24]
 800c1a8:	1ac0      	subs	r0, r0, r3
 800c1aa:	42b0      	cmp	r0, r6
 800c1ac:	d201      	bcs.n	800c1b2 <SPI_WaitFifoStateUntilTimeout+0x3a>
 800c1ae:	2e00      	cmp	r6, #0
 800c1b0:	d1e7      	bne.n	800c182 <SPI_WaitFifoStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c1b2:	683a      	ldr	r2, [r7, #0]
 800c1b4:	6853      	ldr	r3, [r2, #4]
 800c1b6:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800c1ba:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c1c2:	d00b      	beq.n	800c1dc <SPI_WaitFifoStateUntilTimeout+0x64>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c1c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c1ca:	d014      	beq.n	800c1f6 <SPI_WaitFifoStateUntilTimeout+0x7e>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c1cc:	2301      	movs	r3, #1
 800c1ce:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c1d8:	2003      	movs	r0, #3
 800c1da:	e018      	b.n	800c20e <SPI_WaitFifoStateUntilTimeout+0x96>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1e2:	d002      	beq.n	800c1ea <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c1e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c1e8:	d1ec      	bne.n	800c1c4 <SPI_WaitFifoStateUntilTimeout+0x4c>
          __HAL_SPI_DISABLE(hspi);
 800c1ea:	683a      	ldr	r2, [r7, #0]
 800c1ec:	6813      	ldr	r3, [r2, #0]
 800c1ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c1f2:	6013      	str	r3, [r2, #0]
 800c1f4:	e7e6      	b.n	800c1c4 <SPI_WaitFifoStateUntilTimeout+0x4c>
          SPI_RESET_CRC(hspi);
 800c1f6:	683a      	ldr	r2, [r7, #0]
 800c1f8:	6813      	ldr	r3, [r2, #0]
 800c1fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c1fe:	6013      	str	r3, [r2, #0]
 800c200:	683a      	ldr	r2, [r7, #0]
 800c202:	6813      	ldr	r3, [r2, #0]
 800c204:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c208:	6013      	str	r3, [r2, #0]
 800c20a:	e7df      	b.n	800c1cc <SPI_WaitFifoStateUntilTimeout+0x54>
      }
    }
  }

  return HAL_OK;
 800c20c:	2000      	movs	r0, #0
}
 800c20e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c210 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c210:	b570      	push	{r4, r5, r6, lr}
 800c212:	b082      	sub	sp, #8
 800c214:	4604      	mov	r4, r0
 800c216:	460d      	mov	r5, r1
 800c218:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c21a:	9200      	str	r2, [sp, #0]
 800c21c:	460b      	mov	r3, r1
 800c21e:	2200      	movs	r2, #0
 800c220:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800c224:	f7ff ffa8 	bl	800c178 <SPI_WaitFifoStateUntilTimeout>
 800c228:	b9b8      	cbnz	r0, 800c25a <SPI_EndRxTxTransaction+0x4a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c22a:	9600      	str	r6, [sp, #0]
 800c22c:	462b      	mov	r3, r5
 800c22e:	2200      	movs	r2, #0
 800c230:	2180      	movs	r1, #128	; 0x80
 800c232:	4620      	mov	r0, r4
 800c234:	f7ff ff58 	bl	800c0e8 <SPI_WaitFlagStateUntilTimeout>
 800c238:	b9b8      	cbnz	r0, 800c26a <SPI_EndRxTxTransaction+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c23a:	9600      	str	r6, [sp, #0]
 800c23c:	462b      	mov	r3, r5
 800c23e:	2200      	movs	r2, #0
 800c240:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c244:	4620      	mov	r0, r4
 800c246:	f7ff ff97 	bl	800c178 <SPI_WaitFifoStateUntilTimeout>
 800c24a:	4603      	mov	r3, r0
 800c24c:	b150      	cbz	r0, 800c264 <SPI_EndRxTxTransaction+0x54>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c24e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800c250:	f043 0320 	orr.w	r3, r3, #32
 800c254:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800c256:	2303      	movs	r3, #3
 800c258:	e004      	b.n	800c264 <SPI_EndRxTxTransaction+0x54>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c25a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800c25c:	f043 0320 	orr.w	r3, r3, #32
 800c260:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800c262:	2303      	movs	r3, #3
  }

  return HAL_OK;
}
 800c264:	4618      	mov	r0, r3
 800c266:	b002      	add	sp, #8
 800c268:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c26a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800c26c:	f043 0320 	orr.w	r3, r3, #32
 800c270:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800c272:	2303      	movs	r3, #3
 800c274:	e7f6      	b.n	800c264 <SPI_EndRxTxTransaction+0x54>

0800c276 <SPI_EndRxTransaction>:
{
 800c276:	b570      	push	{r4, r5, r6, lr}
 800c278:	b082      	sub	sp, #8
 800c27a:	4604      	mov	r4, r0
 800c27c:	460d      	mov	r5, r1
 800c27e:	4616      	mov	r6, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c280:	6843      	ldr	r3, [r0, #4]
 800c282:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c286:	d00f      	beq.n	800c2a8 <SPI_EndRxTransaction+0x32>
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c288:	9600      	str	r6, [sp, #0]
 800c28a:	462b      	mov	r3, r5
 800c28c:	2200      	movs	r2, #0
 800c28e:	2180      	movs	r1, #128	; 0x80
 800c290:	4620      	mov	r0, r4
 800c292:	f7ff ff29 	bl	800c0e8 <SPI_WaitFlagStateUntilTimeout>
 800c296:	4603      	mov	r3, r0
 800c298:	b998      	cbnz	r0, 800c2c2 <SPI_EndRxTransaction+0x4c>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c29a:	6862      	ldr	r2, [r4, #4]
 800c29c:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800c2a0:	d015      	beq.n	800c2ce <SPI_EndRxTransaction+0x58>
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	b002      	add	sp, #8
 800c2a6:	bd70      	pop	{r4, r5, r6, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c2a8:	6883      	ldr	r3, [r0, #8]
 800c2aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c2ae:	d002      	beq.n	800c2b6 <SPI_EndRxTransaction+0x40>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c2b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c2b4:	d1e8      	bne.n	800c288 <SPI_EndRxTransaction+0x12>
    __HAL_SPI_DISABLE(hspi);
 800c2b6:	6822      	ldr	r2, [r4, #0]
 800c2b8:	6813      	ldr	r3, [r2, #0]
 800c2ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c2be:	6013      	str	r3, [r2, #0]
 800c2c0:	e7e2      	b.n	800c288 <SPI_EndRxTransaction+0x12>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c2c2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800c2c4:	f043 0320 	orr.w	r3, r3, #32
 800c2c8:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800c2ca:	2303      	movs	r3, #3
 800c2cc:	e7e9      	b.n	800c2a2 <SPI_EndRxTransaction+0x2c>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c2ce:	68a2      	ldr	r2, [r4, #8]
 800c2d0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800c2d4:	d002      	beq.n	800c2dc <SPI_EndRxTransaction+0x66>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c2d6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800c2da:	d1e2      	bne.n	800c2a2 <SPI_EndRxTransaction+0x2c>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c2dc:	9600      	str	r6, [sp, #0]
 800c2de:	462b      	mov	r3, r5
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c2e6:	4620      	mov	r0, r4
 800c2e8:	f7ff ff46 	bl	800c178 <SPI_WaitFifoStateUntilTimeout>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	2800      	cmp	r0, #0
 800c2f0:	d0d7      	beq.n	800c2a2 <SPI_EndRxTransaction+0x2c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c2f2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800c2f4:	f043 0320 	orr.w	r3, r3, #32
 800c2f8:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 800c2fa:	2303      	movs	r3, #3
 800c2fc:	e7d1      	b.n	800c2a2 <SPI_EndRxTransaction+0x2c>
	...

0800c300 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 800c300:	b510      	push	{r4, lr}
 800c302:	b084      	sub	sp, #16
 800c304:	4604      	mov	r4, r0
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c306:	6802      	ldr	r2, [r0, #0]
 800c308:	6813      	ldr	r3, [r2, #0]
 800c30a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c30e:	6013      	str	r3, [r2, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800c310:	4b1d      	ldr	r3, [pc, #116]	; (800c388 <SPI_AbortRx_ISR+0x88>)
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	4a1d      	ldr	r2, [pc, #116]	; (800c38c <SPI_AbortRx_ISR+0x8c>)
 800c316:	fba2 2303 	umull	r2, r3, r2, r3
 800c31a:	0a5b      	lsrs	r3, r3, #9
 800c31c:	2264      	movs	r2, #100	; 0x64
 800c31e:	fb02 f303 	mul.w	r3, r2, r3
 800c322:	9303      	str	r3, [sp, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800c324:	6802      	ldr	r2, [r0, #0]
 800c326:	6853      	ldr	r3, [r2, #4]
 800c328:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c32c:	6053      	str	r3, [r2, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 800c32e:	9b03      	ldr	r3, [sp, #12]
 800c330:	b143      	cbz	r3, 800c344 <SPI_AbortRx_ISR+0x44>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
      break;
    }
    count--;
 800c332:	9b03      	ldr	r3, [sp, #12]
 800c334:	3b01      	subs	r3, #1
 800c336:	9303      	str	r3, [sp, #12]
  }
  while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800c338:	6823      	ldr	r3, [r4, #0]
 800c33a:	685b      	ldr	r3, [r3, #4]
 800c33c:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c340:	d1f5      	bne.n	800c32e <SPI_AbortRx_ISR+0x2e>
 800c342:	e003      	b.n	800c34c <SPI_AbortRx_ISR+0x4c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c344:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800c346:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c34a:	6623      	str	r3, [r4, #96]	; 0x60

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800c34c:	f7f8 faea 	bl	8004924 <HAL_GetTick>
 800c350:	9000      	str	r0, [sp, #0]
 800c352:	2364      	movs	r3, #100	; 0x64
 800c354:	2200      	movs	r2, #0
 800c356:	2180      	movs	r1, #128	; 0x80
 800c358:	4620      	mov	r0, r4
 800c35a:	f7ff fec5 	bl	800c0e8 <SPI_WaitFlagStateUntilTimeout>
 800c35e:	b108      	cbz	r0, 800c364 <SPI_AbortRx_ISR+0x64>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800c360:	2340      	movs	r3, #64	; 0x40
 800c362:	6623      	str	r3, [r4, #96]	; 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800c364:	f7f8 fade 	bl	8004924 <HAL_GetTick>
 800c368:	9000      	str	r0, [sp, #0]
 800c36a:	2364      	movs	r3, #100	; 0x64
 800c36c:	2200      	movs	r2, #0
 800c36e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c372:	4620      	mov	r0, r4
 800c374:	f7ff ff00 	bl	800c178 <SPI_WaitFifoStateUntilTimeout>
 800c378:	b108      	cbz	r0, 800c37e <SPI_AbortRx_ISR+0x7e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800c37a:	2340      	movs	r3, #64	; 0x40
 800c37c:	6623      	str	r3, [r4, #96]	; 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 800c37e:	2307      	movs	r3, #7
 800c380:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 800c384:	b004      	add	sp, #16
 800c386:	bd10      	pop	{r4, pc}
 800c388:	2000000c 	.word	0x2000000c
 800c38c:	057619f1 	.word	0x057619f1

0800c390 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 800c390:	b510      	push	{r4, lr}
 800c392:	b084      	sub	sp, #16
 800c394:	4604      	mov	r4, r0
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800c396:	4b38      	ldr	r3, [pc, #224]	; (800c478 <SPI_AbortTx_ISR+0xe8>)
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	4a38      	ldr	r2, [pc, #224]	; (800c47c <SPI_AbortTx_ISR+0xec>)
 800c39c:	fba2 2303 	umull	r2, r3, r2, r3
 800c3a0:	0a5b      	lsrs	r3, r3, #9
 800c3a2:	2264      	movs	r2, #100	; 0x64
 800c3a4:	fb02 f303 	mul.w	r3, r2, r3
 800c3a8:	9303      	str	r3, [sp, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 800c3aa:	6802      	ldr	r2, [r0, #0]
 800c3ac:	6853      	ldr	r3, [r2, #4]
 800c3ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c3b2:	6053      	str	r3, [r2, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 800c3b4:	9b03      	ldr	r3, [sp, #12]
 800c3b6:	b143      	cbz	r3, 800c3ca <SPI_AbortTx_ISR+0x3a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
      break;
    }
    count--;
 800c3b8:	9b03      	ldr	r3, [sp, #12]
 800c3ba:	3b01      	subs	r3, #1
 800c3bc:	9303      	str	r3, [sp, #12]
  }
  while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 800c3be:	6823      	ldr	r3, [r4, #0]
 800c3c0:	685b      	ldr	r3, [r3, #4]
 800c3c2:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c3c6:	d1f5      	bne.n	800c3b4 <SPI_AbortTx_ISR+0x24>
 800c3c8:	e003      	b.n	800c3d2 <SPI_AbortTx_ISR+0x42>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c3ca:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800c3cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3d0:	6623      	str	r3, [r4, #96]	; 0x60

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800c3d2:	f7f8 faa7 	bl	8004924 <HAL_GetTick>
 800c3d6:	4602      	mov	r2, r0
 800c3d8:	2164      	movs	r1, #100	; 0x64
 800c3da:	4620      	mov	r0, r4
 800c3dc:	f7ff ff18 	bl	800c210 <SPI_EndRxTxTransaction>
 800c3e0:	b108      	cbz	r0, 800c3e6 <SPI_AbortTx_ISR+0x56>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800c3e2:	2340      	movs	r3, #64	; 0x40
 800c3e4:	6623      	str	r3, [r4, #96]	; 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c3e6:	6822      	ldr	r2, [r4, #0]
 800c3e8:	6813      	ldr	r3, [r2, #0]
 800c3ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c3ee:	6013      	str	r3, [r2, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800c3f0:	f7f8 fa98 	bl	8004924 <HAL_GetTick>
 800c3f4:	9000      	str	r0, [sp, #0]
 800c3f6:	2364      	movs	r3, #100	; 0x64
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c3fe:	4620      	mov	r0, r4
 800c400:	f7ff feba 	bl	800c178 <SPI_WaitFifoStateUntilTimeout>
 800c404:	b108      	cbz	r0, 800c40a <SPI_AbortTx_ISR+0x7a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800c406:	2340      	movs	r3, #64	; 0x40
 800c408:	6623      	str	r3, [r4, #96]	; 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800c40a:	6823      	ldr	r3, [r4, #0]
 800c40c:	685a      	ldr	r2, [r3, #4]
 800c40e:	f012 0f40 	tst.w	r2, #64	; 0x40
 800c412:	d02b      	beq.n	800c46c <SPI_AbortTx_ISR+0xdc>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800c414:	685a      	ldr	r2, [r3, #4]
 800c416:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c41a:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 800c41c:	9b03      	ldr	r3, [sp, #12]
 800c41e:	b143      	cbz	r3, 800c432 <SPI_AbortTx_ISR+0xa2>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
        break;
      }
      count--;
 800c420:	9b03      	ldr	r3, [sp, #12]
 800c422:	3b01      	subs	r3, #1
 800c424:	9303      	str	r3, [sp, #12]
    }
    while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800c426:	6823      	ldr	r3, [r4, #0]
 800c428:	685b      	ldr	r3, [r3, #4]
 800c42a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c42e:	d1f5      	bne.n	800c41c <SPI_AbortTx_ISR+0x8c>
 800c430:	e003      	b.n	800c43a <SPI_AbortTx_ISR+0xaa>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c432:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800c434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c438:	6623      	str	r3, [r4, #96]	; 0x60

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800c43a:	f7f8 fa73 	bl	8004924 <HAL_GetTick>
 800c43e:	9000      	str	r0, [sp, #0]
 800c440:	2364      	movs	r3, #100	; 0x64
 800c442:	2200      	movs	r2, #0
 800c444:	2180      	movs	r1, #128	; 0x80
 800c446:	4620      	mov	r0, r4
 800c448:	f7ff fe4e 	bl	800c0e8 <SPI_WaitFlagStateUntilTimeout>
 800c44c:	b108      	cbz	r0, 800c452 <SPI_AbortTx_ISR+0xc2>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800c44e:	2340      	movs	r3, #64	; 0x40
 800c450:	6623      	str	r3, [r4, #96]	; 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800c452:	f7f8 fa67 	bl	8004924 <HAL_GetTick>
 800c456:	9000      	str	r0, [sp, #0]
 800c458:	2364      	movs	r3, #100	; 0x64
 800c45a:	2200      	movs	r2, #0
 800c45c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c460:	4620      	mov	r0, r4
 800c462:	f7ff fe89 	bl	800c178 <SPI_WaitFifoStateUntilTimeout>
 800c466:	b108      	cbz	r0, 800c46c <SPI_AbortTx_ISR+0xdc>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800c468:	2340      	movs	r3, #64	; 0x40
 800c46a:	6623      	str	r3, [r4, #96]	; 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 800c46c:	2307      	movs	r3, #7
 800c46e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 800c472:	b004      	add	sp, #16
 800c474:	bd10      	pop	{r4, pc}
 800c476:	bf00      	nop
 800c478:	2000000c 	.word	0x2000000c
 800c47c:	057619f1 	.word	0x057619f1
}
 800c480:	4770      	bx	lr

0800c482 <HAL_SPI_Init>:
  if (hspi == NULL)
 800c482:	2800      	cmp	r0, #0
 800c484:	d052      	beq.n	800c52c <HAL_SPI_Init+0xaa>
{
 800c486:	b510      	push	{r4, lr}
 800c488:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c48a:	2300      	movs	r3, #0
 800c48c:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800c48e:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 800c492:	b1bb      	cbz	r3, 800c4c4 <HAL_SPI_Init+0x42>
  hspi->State = HAL_SPI_STATE_BUSY;
 800c494:	2302      	movs	r3, #2
 800c496:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 800c49a:	6822      	ldr	r2, [r4, #0]
 800c49c:	6813      	ldr	r3, [r2, #0]
 800c49e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c4a2:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c4a4:	68e3      	ldr	r3, [r4, #12]
 800c4a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c4aa:	d841      	bhi.n	800c530 <HAL_SPI_Init+0xae>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c4ac:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800c4b0:	d04d      	beq.n	800c54e <HAL_SPI_Init+0xcc>
 800c4b2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c4b6:	d10a      	bne.n	800c4ce <HAL_SPI_Init+0x4c>
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800c4b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d033      	beq.n	800c526 <HAL_SPI_Init+0xa4>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c4be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c4c2:	e00b      	b.n	800c4dc <HAL_SPI_Init+0x5a>
    hspi->Lock = HAL_UNLOCKED;
 800c4c4:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800c4c8:	f7f7 ff10 	bl	80042ec <HAL_SPI_MspInit>
 800c4cc:	e7e2      	b.n	800c494 <HAL_SPI_Init+0x12>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c4ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c4d2:	e031      	b.n	800c538 <HAL_SPI_Init+0xb6>
 800c4d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800c4d8:	2302      	movs	r3, #2
 800c4da:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800c4dc:	6822      	ldr	r2, [r4, #0]
 800c4de:	6863      	ldr	r3, [r4, #4]
 800c4e0:	68a0      	ldr	r0, [r4, #8]
 800c4e2:	4303      	orrs	r3, r0
 800c4e4:	6920      	ldr	r0, [r4, #16]
 800c4e6:	4303      	orrs	r3, r0
 800c4e8:	6960      	ldr	r0, [r4, #20]
 800c4ea:	4303      	orrs	r3, r0
 800c4ec:	69e0      	ldr	r0, [r4, #28]
 800c4ee:	4303      	orrs	r3, r0
 800c4f0:	6a20      	ldr	r0, [r4, #32]
 800c4f2:	4303      	orrs	r3, r0
 800c4f4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800c4f6:	4303      	orrs	r3, r0
 800c4f8:	69a0      	ldr	r0, [r4, #24]
 800c4fa:	f400 7000 	and.w	r0, r0, #512	; 0x200
 800c4fe:	4303      	orrs	r3, r0
 800c500:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800c502:	6822      	ldr	r2, [r4, #0]
 800c504:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c506:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800c508:	4303      	orrs	r3, r0
 800c50a:	68e0      	ldr	r0, [r4, #12]
 800c50c:	4303      	orrs	r3, r0
 800c50e:	8b60      	ldrh	r0, [r4, #26]
 800c510:	f000 0004 	and.w	r0, r0, #4
 800c514:	4303      	orrs	r3, r0
 800c516:	430b      	orrs	r3, r1
 800c518:	6053      	str	r3, [r2, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c51a:	2000      	movs	r0, #0
 800c51c:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c51e:	2301      	movs	r3, #1
 800c520:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 800c524:	bd10      	pop	{r4, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c526:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c52a:	e00d      	b.n	800c548 <HAL_SPI_Init+0xc6>
    return HAL_ERROR;
 800c52c:	2001      	movs	r0, #1
}
 800c52e:	4770      	bx	lr
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c530:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800c534:	d011      	beq.n	800c55a <HAL_SPI_Init+0xd8>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c536:	2100      	movs	r1, #0
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c538:	2200      	movs	r2, #0
 800c53a:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800c53c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800c53e:	2a00      	cmp	r2, #0
 800c540:	d1cc      	bne.n	800c4dc <HAL_SPI_Init+0x5a>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c542:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c546:	d8c7      	bhi.n	800c4d8 <HAL_SPI_Init+0x56>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800c548:	2301      	movs	r3, #1
 800c54a:	6323      	str	r3, [r4, #48]	; 0x30
 800c54c:	e7c6      	b.n	800c4dc <HAL_SPI_Init+0x5a>
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800c54e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c550:	2b00      	cmp	r3, #0
 800c552:	d0bf      	beq.n	800c4d4 <HAL_SPI_Init+0x52>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c554:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c558:	e7c0      	b.n	800c4dc <HAL_SPI_Init+0x5a>
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800c55a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c55c:	2900      	cmp	r1, #0
 800c55e:	d0bb      	beq.n	800c4d8 <HAL_SPI_Init+0x56>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c560:	2100      	movs	r1, #0
 800c562:	e7bb      	b.n	800c4dc <HAL_SPI_Init+0x5a>
}
 800c564:	4770      	bx	lr

0800c566 <HAL_SPI_DeInit>:
  if (hspi == NULL)
 800c566:	b190      	cbz	r0, 800c58e <HAL_SPI_DeInit+0x28>
{
 800c568:	b510      	push	{r4, lr}
 800c56a:	4604      	mov	r4, r0
  hspi->State = HAL_SPI_STATE_BUSY;
 800c56c:	2302      	movs	r3, #2
 800c56e:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 800c572:	6802      	ldr	r2, [r0, #0]
 800c574:	6813      	ldr	r3, [r2, #0]
 800c576:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c57a:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 800c57c:	f7f7 ff02 	bl	8004384 <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c580:	2000      	movs	r0, #0
 800c582:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 800c584:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c588:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
}
 800c58c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800c58e:	2001      	movs	r0, #1
}
 800c590:	4770      	bx	lr

0800c592 <HAL_SPI_Transmit>:
{
 800c592:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c596:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 800c598:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 800c59c:	2c01      	cmp	r4, #1
 800c59e:	f000 80e3 	beq.w	800c768 <HAL_SPI_Transmit+0x1d6>
 800c5a2:	461e      	mov	r6, r3
 800c5a4:	4615      	mov	r5, r2
 800c5a6:	4688      	mov	r8, r1
 800c5a8:	4604      	mov	r4, r0
 800c5aa:	2301      	movs	r3, #1
 800c5ac:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800c5b0:	f7f8 f9b8 	bl	8004924 <HAL_GetTick>
 800c5b4:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800c5b6:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
 800c5ba:	b2d2      	uxtb	r2, r2
 800c5bc:	2a01      	cmp	r2, #1
 800c5be:	d009      	beq.n	800c5d4 <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 800c5c0:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800c5ce:	b002      	add	sp, #8
 800c5d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800c5d4:	f1b8 0f00 	cmp.w	r8, #0
 800c5d8:	f000 80c0 	beq.w	800c75c <HAL_SPI_Transmit+0x1ca>
 800c5dc:	2d00      	cmp	r5, #0
 800c5de:	f000 80bf 	beq.w	800c760 <HAL_SPI_Transmit+0x1ce>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c5e2:	2303      	movs	r3, #3
 800c5e4:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c5ec:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c5f0:	87a5      	strh	r5, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c5f2:	87e5      	strh	r5, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c5f4:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800c5f6:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800c5fa:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 800c5fe:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 800c600:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c602:	68a3      	ldr	r3, [r4, #8]
 800c604:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c608:	d01c      	beq.n	800c644 <HAL_SPI_Transmit+0xb2>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c60a:	6823      	ldr	r3, [r4, #0]
 800c60c:	681a      	ldr	r2, [r3, #0]
 800c60e:	f012 0f40 	tst.w	r2, #64	; 0x40
 800c612:	d103      	bne.n	800c61c <HAL_SPI_Transmit+0x8a>
    __HAL_SPI_ENABLE(hspi);
 800c614:	681a      	ldr	r2, [r3, #0]
 800c616:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c61a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c61c:	68e3      	ldr	r3, [r4, #12]
 800c61e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c622:	d936      	bls.n	800c692 <HAL_SPI_Transmit+0x100>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c624:	6863      	ldr	r3, [r4, #4]
 800c626:	b10b      	cbz	r3, 800c62c <HAL_SPI_Transmit+0x9a>
 800c628:	2d01      	cmp	r5, #1
 800c62a:	d11a      	bne.n	800c662 <HAL_SPI_Transmit+0xd0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c62c:	6823      	ldr	r3, [r4, #0]
 800c62e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c630:	8812      	ldrh	r2, [r2, #0]
 800c632:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c634:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c636:	3302      	adds	r3, #2
 800c638:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800c63a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c63c:	3b01      	subs	r3, #1
 800c63e:	b29b      	uxth	r3, r3
 800c640:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800c642:	e00e      	b.n	800c662 <HAL_SPI_Transmit+0xd0>
    SPI_1LINE_TX(hspi);
 800c644:	6822      	ldr	r2, [r4, #0]
 800c646:	6813      	ldr	r3, [r2, #0]
 800c648:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c64c:	6013      	str	r3, [r2, #0]
 800c64e:	e7dc      	b.n	800c60a <HAL_SPI_Transmit+0x78>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c650:	f7f8 f968 	bl	8004924 <HAL_GetTick>
 800c654:	1bc0      	subs	r0, r0, r7
 800c656:	42b0      	cmp	r0, r6
 800c658:	d317      	bcc.n	800c68a <HAL_SPI_Transmit+0xf8>
 800c65a:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 800c65e:	f040 8081 	bne.w	800c764 <HAL_SPI_Transmit+0x1d2>
    while (hspi->TxXferCount > 0U)
 800c662:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c664:	b29b      	uxth	r3, r3
 800c666:	2b00      	cmp	r3, #0
 800c668:	d062      	beq.n	800c730 <HAL_SPI_Transmit+0x19e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c66a:	6823      	ldr	r3, [r4, #0]
 800c66c:	689a      	ldr	r2, [r3, #8]
 800c66e:	f012 0f02 	tst.w	r2, #2
 800c672:	d0ed      	beq.n	800c650 <HAL_SPI_Transmit+0xbe>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c674:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c676:	8812      	ldrh	r2, [r2, #0]
 800c678:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c67a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c67c:	3302      	adds	r3, #2
 800c67e:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800c680:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c682:	3b01      	subs	r3, #1
 800c684:	b29b      	uxth	r3, r3
 800c686:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800c688:	e7eb      	b.n	800c662 <HAL_SPI_Transmit+0xd0>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c68a:	2e00      	cmp	r6, #0
 800c68c:	d1e9      	bne.n	800c662 <HAL_SPI_Transmit+0xd0>
          errorcode = HAL_TIMEOUT;
 800c68e:	2003      	movs	r0, #3
 800c690:	e797      	b.n	800c5c2 <HAL_SPI_Transmit+0x30>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c692:	6863      	ldr	r3, [r4, #4]
 800c694:	b10b      	cbz	r3, 800c69a <HAL_SPI_Transmit+0x108>
 800c696:	2d01      	cmp	r5, #1
 800c698:	d125      	bne.n	800c6e6 <HAL_SPI_Transmit+0x154>
      if (hspi->TxXferCount > 1U)
 800c69a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c69c:	b29b      	uxth	r3, r3
 800c69e:	2b01      	cmp	r3, #1
 800c6a0:	d90b      	bls.n	800c6ba <HAL_SPI_Transmit+0x128>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c6a2:	6823      	ldr	r3, [r4, #0]
 800c6a4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c6a6:	8812      	ldrh	r2, [r2, #0]
 800c6a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c6aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c6ac:	3302      	adds	r3, #2
 800c6ae:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c6b0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c6b2:	3b02      	subs	r3, #2
 800c6b4:	b29b      	uxth	r3, r3
 800c6b6:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800c6b8:	e015      	b.n	800c6e6 <HAL_SPI_Transmit+0x154>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c6ba:	6823      	ldr	r3, [r4, #0]
 800c6bc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c6be:	7812      	ldrb	r2, [r2, #0]
 800c6c0:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 800c6c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c6c4:	3301      	adds	r3, #1
 800c6c6:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800c6c8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c6ca:	3b01      	subs	r3, #1
 800c6cc:	b29b      	uxth	r3, r3
 800c6ce:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800c6d0:	e009      	b.n	800c6e6 <HAL_SPI_Transmit+0x154>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c6d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c6d4:	781b      	ldrb	r3, [r3, #0]
 800c6d6:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 800c6d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c6da:	3301      	adds	r3, #1
 800c6dc:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800c6de:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c6e0:	3b01      	subs	r3, #1
 800c6e2:	b29b      	uxth	r3, r3
 800c6e4:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800c6e6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c6e8:	b29b      	uxth	r3, r3
 800c6ea:	b30b      	cbz	r3, 800c730 <HAL_SPI_Transmit+0x19e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c6ec:	6822      	ldr	r2, [r4, #0]
 800c6ee:	6893      	ldr	r3, [r2, #8]
 800c6f0:	f013 0f02 	tst.w	r3, #2
 800c6f4:	d00e      	beq.n	800c714 <HAL_SPI_Transmit+0x182>
        if (hspi->TxXferCount > 1U)
 800c6f6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c6f8:	b29b      	uxth	r3, r3
 800c6fa:	2b01      	cmp	r3, #1
 800c6fc:	d9e9      	bls.n	800c6d2 <HAL_SPI_Transmit+0x140>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c6fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c700:	881b      	ldrh	r3, [r3, #0]
 800c702:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c704:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c706:	3302      	adds	r3, #2
 800c708:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c70a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c70c:	3b02      	subs	r3, #2
 800c70e:	b29b      	uxth	r3, r3
 800c710:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800c712:	e7e8      	b.n	800c6e6 <HAL_SPI_Transmit+0x154>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c714:	f7f8 f906 	bl	8004924 <HAL_GetTick>
 800c718:	1bc0      	subs	r0, r0, r7
 800c71a:	42b0      	cmp	r0, r6
 800c71c:	d304      	bcc.n	800c728 <HAL_SPI_Transmit+0x196>
 800c71e:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 800c722:	d0e0      	beq.n	800c6e6 <HAL_SPI_Transmit+0x154>
          errorcode = HAL_TIMEOUT;
 800c724:	2003      	movs	r0, #3
 800c726:	e74c      	b.n	800c5c2 <HAL_SPI_Transmit+0x30>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c728:	2e00      	cmp	r6, #0
 800c72a:	d1dc      	bne.n	800c6e6 <HAL_SPI_Transmit+0x154>
          errorcode = HAL_TIMEOUT;
 800c72c:	2003      	movs	r0, #3
 800c72e:	e748      	b.n	800c5c2 <HAL_SPI_Transmit+0x30>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c730:	463a      	mov	r2, r7
 800c732:	4631      	mov	r1, r6
 800c734:	4620      	mov	r0, r4
 800c736:	f7ff fd6b 	bl	800c210 <SPI_EndRxTxTransaction>
 800c73a:	b108      	cbz	r0, 800c740 <HAL_SPI_Transmit+0x1ae>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c73c:	2320      	movs	r3, #32
 800c73e:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c740:	68a3      	ldr	r3, [r4, #8]
 800c742:	b933      	cbnz	r3, 800c752 <HAL_SPI_Transmit+0x1c0>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c744:	9301      	str	r3, [sp, #4]
 800c746:	6823      	ldr	r3, [r4, #0]
 800c748:	68da      	ldr	r2, [r3, #12]
 800c74a:	9201      	str	r2, [sp, #4]
 800c74c:	689b      	ldr	r3, [r3, #8]
 800c74e:	9301      	str	r3, [sp, #4]
 800c750:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c752:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 800c754:	3000      	adds	r0, #0
 800c756:	bf18      	it	ne
 800c758:	2001      	movne	r0, #1
error:
 800c75a:	e732      	b.n	800c5c2 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 800c75c:	2001      	movs	r0, #1
 800c75e:	e730      	b.n	800c5c2 <HAL_SPI_Transmit+0x30>
 800c760:	2001      	movs	r0, #1
 800c762:	e72e      	b.n	800c5c2 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 800c764:	2003      	movs	r0, #3
 800c766:	e72c      	b.n	800c5c2 <HAL_SPI_Transmit+0x30>
  __HAL_LOCK(hspi);
 800c768:	2002      	movs	r0, #2
 800c76a:	e730      	b.n	800c5ce <HAL_SPI_Transmit+0x3c>

0800c76c <HAL_SPI_TransmitReceive>:
{
 800c76c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c770:	f8dd 8020 	ldr.w	r8, [sp, #32]
  __HAL_LOCK(hspi);
 800c774:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 800c778:	2c01      	cmp	r4, #1
 800c77a:	f000 8161 	beq.w	800ca40 <HAL_SPI_TransmitReceive+0x2d4>
 800c77e:	461d      	mov	r5, r3
 800c780:	4617      	mov	r7, r2
 800c782:	460e      	mov	r6, r1
 800c784:	4604      	mov	r4, r0
 800c786:	2301      	movs	r3, #1
 800c788:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800c78c:	f7f8 f8ca 	bl	8004924 <HAL_GetTick>
 800c790:	4681      	mov	r9, r0
  tmp_state           = hspi->State;
 800c792:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 800c796:	b2c0      	uxtb	r0, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c798:	2801      	cmp	r0, #1
 800c79a:	d015      	beq.n	800c7c8 <HAL_SPI_TransmitReceive+0x5c>
 800c79c:	6863      	ldr	r3, [r4, #4]
 800c79e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c7a2:	d009      	beq.n	800c7b8 <HAL_SPI_TransmitReceive+0x4c>
    errorcode = HAL_BUSY;
 800c7a4:	2302      	movs	r3, #2
  hspi->State = HAL_SPI_STATE_READY;
 800c7a6:	2201      	movs	r2, #1
 800c7a8:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
}
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c7b8:	68a3      	ldr	r3, [r4, #8]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	f040 8134 	bne.w	800ca28 <HAL_SPI_TransmitReceive+0x2bc>
 800c7c0:	2804      	cmp	r0, #4
 800c7c2:	d001      	beq.n	800c7c8 <HAL_SPI_TransmitReceive+0x5c>
    errorcode = HAL_BUSY;
 800c7c4:	2302      	movs	r3, #2
 800c7c6:	e7ee      	b.n	800c7a6 <HAL_SPI_TransmitReceive+0x3a>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c7c8:	2e00      	cmp	r6, #0
 800c7ca:	f000 812f 	beq.w	800ca2c <HAL_SPI_TransmitReceive+0x2c0>
 800c7ce:	2f00      	cmp	r7, #0
 800c7d0:	f000 812e 	beq.w	800ca30 <HAL_SPI_TransmitReceive+0x2c4>
 800c7d4:	2d00      	cmp	r5, #0
 800c7d6:	f000 812d 	beq.w	800ca34 <HAL_SPI_TransmitReceive+0x2c8>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c7da:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800c7de:	b2db      	uxtb	r3, r3
 800c7e0:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c7e2:	bf1c      	itt	ne
 800c7e4:	2305      	movne	r3, #5
 800c7e6:	f884 305d 	strbne.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c7ee:	6427      	str	r7, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 800c7f0:	f8a4 5046 	strh.w	r5, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800c7f4:	f8a4 5044 	strh.w	r5, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c7f8:	63a6      	str	r6, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 800c7fa:	87e5      	strh	r5, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800c7fc:	87a5      	strh	r5, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 800c7fe:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c800:	6523      	str	r3, [r4, #80]	; 0x50
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800c802:	68e3      	ldr	r3, [r4, #12]
 800c804:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c808:	d801      	bhi.n	800c80e <HAL_SPI_TransmitReceive+0xa2>
 800c80a:	2d01      	cmp	r5, #1
 800c80c:	d924      	bls.n	800c858 <HAL_SPI_TransmitReceive+0xec>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c80e:	6822      	ldr	r2, [r4, #0]
 800c810:	6853      	ldr	r3, [r2, #4]
 800c812:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c816:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c818:	6823      	ldr	r3, [r4, #0]
 800c81a:	681a      	ldr	r2, [r3, #0]
 800c81c:	f012 0f40 	tst.w	r2, #64	; 0x40
 800c820:	d103      	bne.n	800c82a <HAL_SPI_TransmitReceive+0xbe>
    __HAL_SPI_ENABLE(hspi);
 800c822:	681a      	ldr	r2, [r3, #0]
 800c824:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c828:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c82a:	68e3      	ldr	r3, [r4, #12]
 800c82c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c830:	d958      	bls.n	800c8e4 <HAL_SPI_TransmitReceive+0x178>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c832:	6863      	ldr	r3, [r4, #4]
 800c834:	b10b      	cbz	r3, 800c83a <HAL_SPI_TransmitReceive+0xce>
 800c836:	2d01      	cmp	r5, #1
 800c838:	d10a      	bne.n	800c850 <HAL_SPI_TransmitReceive+0xe4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c83a:	6823      	ldr	r3, [r4, #0]
 800c83c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c83e:	8812      	ldrh	r2, [r2, #0]
 800c840:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c842:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c844:	3302      	adds	r3, #2
 800c846:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800c848:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c84a:	3b01      	subs	r3, #1
 800c84c:	b29b      	uxth	r3, r3
 800c84e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800c850:	2501      	movs	r5, #1
        txallowed = 0U;
 800c852:	2700      	movs	r7, #0
        txallowed = 1U;
 800c854:	462e      	mov	r6, r5
 800c856:	e025      	b.n	800c8a4 <HAL_SPI_TransmitReceive+0x138>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c858:	6822      	ldr	r2, [r4, #0]
 800c85a:	6853      	ldr	r3, [r2, #4]
 800c85c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c860:	6053      	str	r3, [r2, #4]
 800c862:	e7d9      	b.n	800c818 <HAL_SPI_TransmitReceive+0xac>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c864:	6823      	ldr	r3, [r4, #0]
 800c866:	689a      	ldr	r2, [r3, #8]
 800c868:	f012 0f01 	tst.w	r2, #1
 800c86c:	d010      	beq.n	800c890 <HAL_SPI_TransmitReceive+0x124>
 800c86e:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800c872:	b292      	uxth	r2, r2
 800c874:	b162      	cbz	r2, 800c890 <HAL_SPI_TransmitReceive+0x124>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c876:	68da      	ldr	r2, [r3, #12]
 800c878:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c87a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c87c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c87e:	3302      	adds	r3, #2
 800c880:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800c882:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800c886:	3b01      	subs	r3, #1
 800c888:	b29b      	uxth	r3, r3
 800c88a:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 800c88e:	4635      	mov	r5, r6
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c890:	f7f8 f848 	bl	8004924 <HAL_GetTick>
 800c894:	eba0 0009 	sub.w	r0, r0, r9
 800c898:	4540      	cmp	r0, r8
 800c89a:	d303      	bcc.n	800c8a4 <HAL_SPI_TransmitReceive+0x138>
 800c89c:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800c8a0:	f040 80ca 	bne.w	800ca38 <HAL_SPI_TransmitReceive+0x2cc>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c8a4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c8a6:	b29b      	uxth	r3, r3
 800c8a8:	b92b      	cbnz	r3, 800c8b6 <HAL_SPI_TransmitReceive+0x14a>
 800c8aa:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800c8ae:	b29b      	uxth	r3, r3
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	f000 80ac 	beq.w	800ca0e <HAL_SPI_TransmitReceive+0x2a2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c8b6:	6823      	ldr	r3, [r4, #0]
 800c8b8:	689a      	ldr	r2, [r3, #8]
 800c8ba:	f012 0f02 	tst.w	r2, #2
 800c8be:	d0d1      	beq.n	800c864 <HAL_SPI_TransmitReceive+0xf8>
 800c8c0:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800c8c2:	b292      	uxth	r2, r2
 800c8c4:	2a00      	cmp	r2, #0
 800c8c6:	d0cd      	beq.n	800c864 <HAL_SPI_TransmitReceive+0xf8>
 800c8c8:	2d00      	cmp	r5, #0
 800c8ca:	d0cb      	beq.n	800c864 <HAL_SPI_TransmitReceive+0xf8>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c8cc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c8ce:	8812      	ldrh	r2, [r2, #0]
 800c8d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c8d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c8d4:	3302      	adds	r3, #2
 800c8d6:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800c8d8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c8da:	3b01      	subs	r3, #1
 800c8dc:	b29b      	uxth	r3, r3
 800c8de:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 800c8e0:	463d      	mov	r5, r7
 800c8e2:	e7bf      	b.n	800c864 <HAL_SPI_TransmitReceive+0xf8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c8e4:	6863      	ldr	r3, [r4, #4]
 800c8e6:	b10b      	cbz	r3, 800c8ec <HAL_SPI_TransmitReceive+0x180>
 800c8e8:	2d01      	cmp	r5, #1
 800c8ea:	d10e      	bne.n	800c90a <HAL_SPI_TransmitReceive+0x19e>
      if (hspi->TxXferCount > 1U)
 800c8ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c8ee:	b29b      	uxth	r3, r3
 800c8f0:	2b01      	cmp	r3, #1
 800c8f2:	d90e      	bls.n	800c912 <HAL_SPI_TransmitReceive+0x1a6>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c8f4:	6823      	ldr	r3, [r4, #0]
 800c8f6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c8f8:	8812      	ldrh	r2, [r2, #0]
 800c8fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c8fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c8fe:	3302      	adds	r3, #2
 800c900:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c902:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c904:	3b02      	subs	r3, #2
 800c906:	b29b      	uxth	r3, r3
 800c908:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800c90a:	2501      	movs	r5, #1
        txallowed = 0U;
 800c90c:	2700      	movs	r7, #0
        txallowed = 1U;
 800c90e:	462e      	mov	r6, r5
 800c910:	e044      	b.n	800c99c <HAL_SPI_TransmitReceive+0x230>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c912:	6823      	ldr	r3, [r4, #0]
 800c914:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c916:	7812      	ldrb	r2, [r2, #0]
 800c918:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 800c91a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c91c:	3301      	adds	r3, #1
 800c91e:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800c920:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c922:	3b01      	subs	r3, #1
 800c924:	b29b      	uxth	r3, r3
 800c926:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800c928:	e7ef      	b.n	800c90a <HAL_SPI_TransmitReceive+0x19e>
        if (hspi->TxXferCount > 1U)
 800c92a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800c92c:	b292      	uxth	r2, r2
 800c92e:	2a01      	cmp	r2, #1
 800c930:	d90b      	bls.n	800c94a <HAL_SPI_TransmitReceive+0x1de>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c932:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c934:	8812      	ldrh	r2, [r2, #0]
 800c936:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c938:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c93a:	3302      	adds	r3, #2
 800c93c:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c93e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c940:	3b02      	subs	r3, #2
 800c942:	b29b      	uxth	r3, r3
 800c944:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 800c946:	463d      	mov	r5, r7
 800c948:	e03a      	b.n	800c9c0 <HAL_SPI_TransmitReceive+0x254>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c94a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c94c:	7812      	ldrb	r2, [r2, #0]
 800c94e:	731a      	strb	r2, [r3, #12]
          hspi->pTxBuffPtr++;
 800c950:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c952:	3301      	adds	r3, #1
 800c954:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800c956:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c958:	3b01      	subs	r3, #1
 800c95a:	b29b      	uxth	r3, r3
 800c95c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 800c95e:	463d      	mov	r5, r7
 800c960:	e02e      	b.n	800c9c0 <HAL_SPI_TransmitReceive+0x254>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c962:	6822      	ldr	r2, [r4, #0]
 800c964:	6853      	ldr	r3, [r2, #4]
 800c966:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c96a:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 800c96c:	4635      	mov	r5, r6
 800c96e:	e00c      	b.n	800c98a <HAL_SPI_TransmitReceive+0x21e>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c970:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800c972:	7b1b      	ldrb	r3, [r3, #12]
 800c974:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr++;
 800c976:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c978:	3301      	adds	r3, #1
 800c97a:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 800c97c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800c980:	3b01      	subs	r3, #1
 800c982:	b29b      	uxth	r3, r3
 800c984:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 800c988:	4635      	mov	r5, r6
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c98a:	f7f7 ffcb 	bl	8004924 <HAL_GetTick>
 800c98e:	eba0 0009 	sub.w	r0, r0, r9
 800c992:	4540      	cmp	r0, r8
 800c994:	d336      	bcc.n	800ca04 <HAL_SPI_TransmitReceive+0x298>
 800c996:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800c99a:	d14f      	bne.n	800ca3c <HAL_SPI_TransmitReceive+0x2d0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c99c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800c99e:	b29b      	uxth	r3, r3
 800c9a0:	b923      	cbnz	r3, 800c9ac <HAL_SPI_TransmitReceive+0x240>
 800c9a2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800c9a6:	b29b      	uxth	r3, r3
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d030      	beq.n	800ca0e <HAL_SPI_TransmitReceive+0x2a2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c9ac:	6823      	ldr	r3, [r4, #0]
 800c9ae:	689a      	ldr	r2, [r3, #8]
 800c9b0:	f012 0f02 	tst.w	r2, #2
 800c9b4:	d004      	beq.n	800c9c0 <HAL_SPI_TransmitReceive+0x254>
 800c9b6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800c9b8:	b292      	uxth	r2, r2
 800c9ba:	b10a      	cbz	r2, 800c9c0 <HAL_SPI_TransmitReceive+0x254>
 800c9bc:	2d01      	cmp	r5, #1
 800c9be:	d0b4      	beq.n	800c92a <HAL_SPI_TransmitReceive+0x1be>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c9c0:	6823      	ldr	r3, [r4, #0]
 800c9c2:	689a      	ldr	r2, [r3, #8]
 800c9c4:	f012 0f01 	tst.w	r2, #1
 800c9c8:	d0df      	beq.n	800c98a <HAL_SPI_TransmitReceive+0x21e>
 800c9ca:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800c9ce:	b292      	uxth	r2, r2
 800c9d0:	2a00      	cmp	r2, #0
 800c9d2:	d0da      	beq.n	800c98a <HAL_SPI_TransmitReceive+0x21e>
        if (hspi->RxXferCount > 1U)
 800c9d4:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800c9d8:	b292      	uxth	r2, r2
 800c9da:	2a01      	cmp	r2, #1
 800c9dc:	d9c8      	bls.n	800c970 <HAL_SPI_TransmitReceive+0x204>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c9de:	68da      	ldr	r2, [r3, #12]
 800c9e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c9e2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c9e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c9e6:	3302      	adds	r3, #2
 800c9e8:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800c9ea:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800c9ee:	3b02      	subs	r3, #2
 800c9f0:	b29b      	uxth	r3, r3
 800c9f2:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800c9f6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800c9fa:	b29b      	uxth	r3, r3
 800c9fc:	2b01      	cmp	r3, #1
 800c9fe:	d9b0      	bls.n	800c962 <HAL_SPI_TransmitReceive+0x1f6>
        txallowed = 1U;
 800ca00:	4635      	mov	r5, r6
 800ca02:	e7c2      	b.n	800c98a <HAL_SPI_TransmitReceive+0x21e>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ca04:	f1b8 0f00 	cmp.w	r8, #0
 800ca08:	d1c8      	bne.n	800c99c <HAL_SPI_TransmitReceive+0x230>
        errorcode = HAL_TIMEOUT;
 800ca0a:	2303      	movs	r3, #3
 800ca0c:	e6cb      	b.n	800c7a6 <HAL_SPI_TransmitReceive+0x3a>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ca0e:	464a      	mov	r2, r9
 800ca10:	4641      	mov	r1, r8
 800ca12:	4620      	mov	r0, r4
 800ca14:	f7ff fbfc 	bl	800c210 <SPI_EndRxTxTransaction>
 800ca18:	4603      	mov	r3, r0
 800ca1a:	2800      	cmp	r0, #0
 800ca1c:	f43f aec3 	beq.w	800c7a6 <HAL_SPI_TransmitReceive+0x3a>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ca20:	2320      	movs	r3, #32
 800ca22:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 800ca24:	2301      	movs	r3, #1
 800ca26:	e6be      	b.n	800c7a6 <HAL_SPI_TransmitReceive+0x3a>
    errorcode = HAL_BUSY;
 800ca28:	2302      	movs	r3, #2
 800ca2a:	e6bc      	b.n	800c7a6 <HAL_SPI_TransmitReceive+0x3a>
    errorcode = HAL_ERROR;
 800ca2c:	2301      	movs	r3, #1
 800ca2e:	e6ba      	b.n	800c7a6 <HAL_SPI_TransmitReceive+0x3a>
 800ca30:	2301      	movs	r3, #1
 800ca32:	e6b8      	b.n	800c7a6 <HAL_SPI_TransmitReceive+0x3a>
 800ca34:	2301      	movs	r3, #1
 800ca36:	e6b6      	b.n	800c7a6 <HAL_SPI_TransmitReceive+0x3a>
        errorcode = HAL_TIMEOUT;
 800ca38:	2303      	movs	r3, #3
 800ca3a:	e6b4      	b.n	800c7a6 <HAL_SPI_TransmitReceive+0x3a>
        errorcode = HAL_TIMEOUT;
 800ca3c:	2303      	movs	r3, #3
 800ca3e:	e6b2      	b.n	800c7a6 <HAL_SPI_TransmitReceive+0x3a>
  __HAL_LOCK(hspi);
 800ca40:	2302      	movs	r3, #2
 800ca42:	e6b6      	b.n	800c7b2 <HAL_SPI_TransmitReceive+0x46>

0800ca44 <HAL_SPI_Receive>:
{
 800ca44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca48:	b082      	sub	sp, #8
 800ca4a:	4604      	mov	r4, r0
 800ca4c:	460f      	mov	r7, r1
 800ca4e:	4690      	mov	r8, r2
 800ca50:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ca52:	6843      	ldr	r3, [r0, #4]
 800ca54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca58:	d019      	beq.n	800ca8e <HAL_SPI_Receive+0x4a>
  __HAL_LOCK(hspi);
 800ca5a:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800ca5e:	2b01      	cmp	r3, #1
 800ca60:	f000 80b4 	beq.w	800cbcc <HAL_SPI_Receive+0x188>
 800ca64:	2301      	movs	r3, #1
 800ca66:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800ca6a:	f7f7 ff5b 	bl	8004924 <HAL_GetTick>
 800ca6e:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800ca70:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800ca74:	b2db      	uxtb	r3, r3
 800ca76:	2b01      	cmp	r3, #1
 800ca78:	d015      	beq.n	800caa6 <HAL_SPI_Receive+0x62>
    errorcode = HAL_BUSY;
 800ca7a:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800ca7c:	2301      	movs	r3, #1
 800ca7e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800ca82:	2300      	movs	r3, #0
 800ca84:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800ca88:	b002      	add	sp, #8
 800ca8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ca8e:	6883      	ldr	r3, [r0, #8]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d1e2      	bne.n	800ca5a <HAL_SPI_Receive+0x16>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ca94:	2304      	movs	r3, #4
 800ca96:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ca9a:	9500      	str	r5, [sp, #0]
 800ca9c:	4613      	mov	r3, r2
 800ca9e:	460a      	mov	r2, r1
 800caa0:	f7ff fe64 	bl	800c76c <HAL_SPI_TransmitReceive>
 800caa4:	e7f0      	b.n	800ca88 <HAL_SPI_Receive+0x44>
  if ((pData == NULL) || (Size == 0U))
 800caa6:	2f00      	cmp	r7, #0
 800caa8:	f000 8088 	beq.w	800cbbc <HAL_SPI_Receive+0x178>
 800caac:	f1b8 0f00 	cmp.w	r8, #0
 800cab0:	f000 8086 	beq.w	800cbc0 <HAL_SPI_Receive+0x17c>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800cab4:	2304      	movs	r3, #4
 800cab6:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800caba:	2300      	movs	r3, #0
 800cabc:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800cabe:	6427      	str	r7, [r4, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800cac0:	f8a4 8044 	strh.w	r8, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 800cac4:	f8a4 8046 	strh.w	r8, [r4, #70]	; 0x46
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800cac8:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800caca:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800cacc:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800cace:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800cad0:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cad2:	68e3      	ldr	r3, [r4, #12]
 800cad4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cad8:	6822      	ldr	r2, [r4, #0]
 800cada:	6853      	ldr	r3, [r2, #4]
 800cadc:	bf8c      	ite	hi
 800cade:	f423 5380 	bichi.w	r3, r3, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cae2:	f443 5380 	orrls.w	r3, r3, #4096	; 0x1000
 800cae6:	6053      	str	r3, [r2, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cae8:	68a3      	ldr	r3, [r4, #8]
 800caea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800caee:	d00d      	beq.n	800cb0c <HAL_SPI_Receive+0xc8>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800caf0:	6823      	ldr	r3, [r4, #0]
 800caf2:	681a      	ldr	r2, [r3, #0]
 800caf4:	f012 0f40 	tst.w	r2, #64	; 0x40
 800caf8:	d103      	bne.n	800cb02 <HAL_SPI_Receive+0xbe>
    __HAL_SPI_ENABLE(hspi);
 800cafa:	681a      	ldr	r2, [r3, #0]
 800cafc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cb00:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800cb02:	68e3      	ldr	r3, [r4, #12]
 800cb04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cb08:	d90e      	bls.n	800cb28 <HAL_SPI_Receive+0xe4>
 800cb0a:	e030      	b.n	800cb6e <HAL_SPI_Receive+0x12a>
    SPI_1LINE_RX(hspi);
 800cb0c:	6822      	ldr	r2, [r4, #0]
 800cb0e:	6813      	ldr	r3, [r2, #0]
 800cb10:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cb14:	6013      	str	r3, [r2, #0]
 800cb16:	e7eb      	b.n	800caf0 <HAL_SPI_Receive+0xac>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cb18:	f7f7 ff04 	bl	8004924 <HAL_GetTick>
 800cb1c:	1b80      	subs	r0, r0, r6
 800cb1e:	42a8      	cmp	r0, r5
 800cb20:	d319      	bcc.n	800cb56 <HAL_SPI_Receive+0x112>
 800cb22:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 800cb26:	d14d      	bne.n	800cbc4 <HAL_SPI_Receive+0x180>
    while (hspi->RxXferCount > 0U)
 800cb28:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800cb2c:	b29b      	uxth	r3, r3
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d037      	beq.n	800cba2 <HAL_SPI_Receive+0x15e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800cb32:	6823      	ldr	r3, [r4, #0]
 800cb34:	689a      	ldr	r2, [r3, #8]
 800cb36:	f012 0f01 	tst.w	r2, #1
 800cb3a:	d0ed      	beq.n	800cb18 <HAL_SPI_Receive+0xd4>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800cb3c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800cb3e:	7b1b      	ldrb	r3, [r3, #12]
 800cb40:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800cb42:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cb44:	3301      	adds	r3, #1
 800cb46:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800cb48:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800cb4c:	3b01      	subs	r3, #1
 800cb4e:	b29b      	uxth	r3, r3
 800cb50:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800cb54:	e7e8      	b.n	800cb28 <HAL_SPI_Receive+0xe4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cb56:	2d00      	cmp	r5, #0
 800cb58:	d1e6      	bne.n	800cb28 <HAL_SPI_Receive+0xe4>
          errorcode = HAL_TIMEOUT;
 800cb5a:	2003      	movs	r0, #3
 800cb5c:	e78e      	b.n	800ca7c <HAL_SPI_Receive+0x38>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cb5e:	f7f7 fee1 	bl	8004924 <HAL_GetTick>
 800cb62:	1b80      	subs	r0, r0, r6
 800cb64:	42a8      	cmp	r0, r5
 800cb66:	d318      	bcc.n	800cb9a <HAL_SPI_Receive+0x156>
 800cb68:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 800cb6c:	d12c      	bne.n	800cbc8 <HAL_SPI_Receive+0x184>
    while (hspi->RxXferCount > 0U)
 800cb6e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800cb72:	b29b      	uxth	r3, r3
 800cb74:	b1ab      	cbz	r3, 800cba2 <HAL_SPI_Receive+0x15e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800cb76:	6823      	ldr	r3, [r4, #0]
 800cb78:	689a      	ldr	r2, [r3, #8]
 800cb7a:	f012 0f01 	tst.w	r2, #1
 800cb7e:	d0ee      	beq.n	800cb5e <HAL_SPI_Receive+0x11a>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cb80:	68da      	ldr	r2, [r3, #12]
 800cb82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cb84:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800cb86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cb88:	3302      	adds	r3, #2
 800cb8a:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800cb8c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800cb90:	3b01      	subs	r3, #1
 800cb92:	b29b      	uxth	r3, r3
 800cb94:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800cb98:	e7e9      	b.n	800cb6e <HAL_SPI_Receive+0x12a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cb9a:	2d00      	cmp	r5, #0
 800cb9c:	d1e7      	bne.n	800cb6e <HAL_SPI_Receive+0x12a>
          errorcode = HAL_TIMEOUT;
 800cb9e:	2003      	movs	r0, #3
 800cba0:	e76c      	b.n	800ca7c <HAL_SPI_Receive+0x38>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cba2:	4632      	mov	r2, r6
 800cba4:	4629      	mov	r1, r5
 800cba6:	4620      	mov	r0, r4
 800cba8:	f7ff fb65 	bl	800c276 <SPI_EndRxTransaction>
 800cbac:	b108      	cbz	r0, 800cbb2 <HAL_SPI_Receive+0x16e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cbae:	2320      	movs	r3, #32
 800cbb0:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cbb2:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 800cbb4:	3000      	adds	r0, #0
 800cbb6:	bf18      	it	ne
 800cbb8:	2001      	movne	r0, #1
error :
 800cbba:	e75f      	b.n	800ca7c <HAL_SPI_Receive+0x38>
    errorcode = HAL_ERROR;
 800cbbc:	2001      	movs	r0, #1
 800cbbe:	e75d      	b.n	800ca7c <HAL_SPI_Receive+0x38>
 800cbc0:	2001      	movs	r0, #1
 800cbc2:	e75b      	b.n	800ca7c <HAL_SPI_Receive+0x38>
          errorcode = HAL_TIMEOUT;
 800cbc4:	2003      	movs	r0, #3
 800cbc6:	e759      	b.n	800ca7c <HAL_SPI_Receive+0x38>
          errorcode = HAL_TIMEOUT;
 800cbc8:	2003      	movs	r0, #3
 800cbca:	e757      	b.n	800ca7c <HAL_SPI_Receive+0x38>
  __HAL_LOCK(hspi);
 800cbcc:	2002      	movs	r0, #2
 800cbce:	e75b      	b.n	800ca88 <HAL_SPI_Receive+0x44>

0800cbd0 <HAL_SPI_Transmit_IT>:
{
 800cbd0:	4603      	mov	r3, r0
  __HAL_LOCK(hspi);
 800cbd2:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
 800cbd6:	2801      	cmp	r0, #1
 800cbd8:	d045      	beq.n	800cc66 <HAL_SPI_Transmit_IT+0x96>
 800cbda:	2001      	movs	r0, #1
 800cbdc:	f883 005c 	strb.w	r0, [r3, #92]	; 0x5c
  if ((pData == NULL) || (Size == 0U))
 800cbe0:	2900      	cmp	r1, #0
 800cbe2:	d037      	beq.n	800cc54 <HAL_SPI_Transmit_IT+0x84>
 800cbe4:	2a00      	cmp	r2, #0
 800cbe6:	d037      	beq.n	800cc58 <HAL_SPI_Transmit_IT+0x88>
  if (hspi->State != HAL_SPI_STATE_READY)
 800cbe8:	f893 005d 	ldrb.w	r0, [r3, #93]	; 0x5d
 800cbec:	b2c0      	uxtb	r0, r0
 800cbee:	2801      	cmp	r0, #1
 800cbf0:	d001      	beq.n	800cbf6 <HAL_SPI_Transmit_IT+0x26>
    errorcode = HAL_BUSY;
 800cbf2:	2002      	movs	r0, #2
 800cbf4:	e031      	b.n	800cc5a <HAL_SPI_Transmit_IT+0x8a>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800cbf6:	2003      	movs	r0, #3
 800cbf8:	f883 005d 	strb.w	r0, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cbfc:	2000      	movs	r0, #0
 800cbfe:	6618      	str	r0, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800cc00:	6399      	str	r1, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800cc02:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800cc04:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800cc06:	6418      	str	r0, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800cc08:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800cc0c:	f8a3 0046 	strh.w	r0, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 800cc10:	64d8      	str	r0, [r3, #76]	; 0x4c
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cc12:	68da      	ldr	r2, [r3, #12]
 800cc14:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    hspi->TxISR = SPI_TxISR_16BIT;
 800cc18:	bf8c      	ite	hi
 800cc1a:	4a14      	ldrhi	r2, [pc, #80]	; (800cc6c <HAL_SPI_Transmit_IT+0x9c>)
    hspi->TxISR = SPI_TxISR_8BIT;
 800cc1c:	4a14      	ldrls	r2, [pc, #80]	; (800cc70 <HAL_SPI_Transmit_IT+0xa0>)
 800cc1e:	651a      	str	r2, [r3, #80]	; 0x50
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cc20:	689a      	ldr	r2, [r3, #8]
 800cc22:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800cc26:	d00f      	beq.n	800cc48 <HAL_SPI_Transmit_IT+0x78>
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800cc28:	6819      	ldr	r1, [r3, #0]
 800cc2a:	684a      	ldr	r2, [r1, #4]
 800cc2c:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800cc30:	604a      	str	r2, [r1, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cc32:	681a      	ldr	r2, [r3, #0]
 800cc34:	6811      	ldr	r1, [r2, #0]
 800cc36:	f011 0f40 	tst.w	r1, #64	; 0x40
 800cc3a:	d112      	bne.n	800cc62 <HAL_SPI_Transmit_IT+0x92>
    __HAL_SPI_ENABLE(hspi);
 800cc3c:	6811      	ldr	r1, [r2, #0]
 800cc3e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800cc42:	6011      	str	r1, [r2, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cc44:	2000      	movs	r0, #0
 800cc46:	e008      	b.n	800cc5a <HAL_SPI_Transmit_IT+0x8a>
    SPI_1LINE_TX(hspi);
 800cc48:	6819      	ldr	r1, [r3, #0]
 800cc4a:	680a      	ldr	r2, [r1, #0]
 800cc4c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cc50:	600a      	str	r2, [r1, #0]
 800cc52:	e7e9      	b.n	800cc28 <HAL_SPI_Transmit_IT+0x58>
    errorcode = HAL_ERROR;
 800cc54:	2001      	movs	r0, #1
 800cc56:	e000      	b.n	800cc5a <HAL_SPI_Transmit_IT+0x8a>
 800cc58:	2001      	movs	r0, #1
  __HAL_UNLOCK(hspi);
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800cc60:	4770      	bx	lr
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cc62:	2000      	movs	r0, #0
 800cc64:	e7f9      	b.n	800cc5a <HAL_SPI_Transmit_IT+0x8a>
  __HAL_LOCK(hspi);
 800cc66:	2002      	movs	r0, #2
}
 800cc68:	4770      	bx	lr
 800cc6a:	bf00      	nop
 800cc6c:	0800d5ab 	.word	0x0800d5ab
 800cc70:	0800d585 	.word	0x0800d585

0800cc74 <HAL_SPI_TransmitReceive_IT>:
{
 800cc74:	b430      	push	{r4, r5}
  __HAL_LOCK(hspi);
 800cc76:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 800cc7a:	2c01      	cmp	r4, #1
 800cc7c:	d064      	beq.n	800cd48 <HAL_SPI_TransmitReceive_IT+0xd4>
 800cc7e:	2401      	movs	r4, #1
 800cc80:	f880 405c 	strb.w	r4, [r0, #92]	; 0x5c
  tmp_state           = hspi->State;
 800cc84:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 800cc88:	b2e4      	uxtb	r4, r4
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800cc8a:	2c01      	cmp	r4, #1
 800cc8c:	d011      	beq.n	800ccb2 <HAL_SPI_TransmitReceive_IT+0x3e>
 800cc8e:	6845      	ldr	r5, [r0, #4]
 800cc90:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 800cc94:	d006      	beq.n	800cca4 <HAL_SPI_TransmitReceive_IT+0x30>
    errorcode = HAL_BUSY;
 800cc96:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 800cc98:	2200      	movs	r2, #0
 800cc9a:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
}
 800cc9e:	4618      	mov	r0, r3
 800cca0:	bc30      	pop	{r4, r5}
 800cca2:	4770      	bx	lr
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800cca4:	6885      	ldr	r5, [r0, #8]
 800cca6:	2d00      	cmp	r5, #0
 800cca8:	d144      	bne.n	800cd34 <HAL_SPI_TransmitReceive_IT+0xc0>
 800ccaa:	2c04      	cmp	r4, #4
 800ccac:	d001      	beq.n	800ccb2 <HAL_SPI_TransmitReceive_IT+0x3e>
    errorcode = HAL_BUSY;
 800ccae:	2302      	movs	r3, #2
 800ccb0:	e7f2      	b.n	800cc98 <HAL_SPI_TransmitReceive_IT+0x24>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ccb2:	2900      	cmp	r1, #0
 800ccb4:	d040      	beq.n	800cd38 <HAL_SPI_TransmitReceive_IT+0xc4>
 800ccb6:	2a00      	cmp	r2, #0
 800ccb8:	d040      	beq.n	800cd3c <HAL_SPI_TransmitReceive_IT+0xc8>
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d040      	beq.n	800cd40 <HAL_SPI_TransmitReceive_IT+0xcc>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ccbe:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 800ccc2:	b2e4      	uxtb	r4, r4
 800ccc4:	2c04      	cmp	r4, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ccc6:	bf1c      	itt	ne
 800ccc8:	2405      	movne	r4, #5
 800ccca:	f880 405d 	strbne.w	r4, [r0, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ccce:	2400      	movs	r4, #0
 800ccd0:	6604      	str	r4, [r0, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ccd2:	6381      	str	r1, [r0, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800ccd4:	8783      	strh	r3, [r0, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ccd6:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ccd8:	6402      	str	r2, [r0, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800ccda:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  hspi->RxXferCount = Size;
 800ccde:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cce2:	68c2      	ldr	r2, [r0, #12]
 800cce4:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 800cce8:	d918      	bls.n	800cd1c <HAL_SPI_TransmitReceive_IT+0xa8>
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800ccea:	4b18      	ldr	r3, [pc, #96]	; (800cd4c <HAL_SPI_TransmitReceive_IT+0xd8>)
 800ccec:	64c3      	str	r3, [r0, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800ccee:	4b18      	ldr	r3, [pc, #96]	; (800cd50 <HAL_SPI_TransmitReceive_IT+0xdc>)
 800ccf0:	6503      	str	r3, [r0, #80]	; 0x50
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ccf2:	6802      	ldr	r2, [r0, #0]
 800ccf4:	6853      	ldr	r3, [r2, #4]
 800ccf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ccfa:	6053      	str	r3, [r2, #4]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ccfc:	6802      	ldr	r2, [r0, #0]
 800ccfe:	6853      	ldr	r3, [r2, #4]
 800cd00:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 800cd04:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cd06:	6803      	ldr	r3, [r0, #0]
 800cd08:	681a      	ldr	r2, [r3, #0]
 800cd0a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800cd0e:	d119      	bne.n	800cd44 <HAL_SPI_TransmitReceive_IT+0xd0>
    __HAL_SPI_ENABLE(hspi);
 800cd10:	681a      	ldr	r2, [r3, #0]
 800cd12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cd16:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800cd18:	2300      	movs	r3, #0
 800cd1a:	e7bd      	b.n	800cc98 <HAL_SPI_TransmitReceive_IT+0x24>
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800cd1c:	4a0d      	ldr	r2, [pc, #52]	; (800cd54 <HAL_SPI_TransmitReceive_IT+0xe0>)
 800cd1e:	64c2      	str	r2, [r0, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800cd20:	4a0d      	ldr	r2, [pc, #52]	; (800cd58 <HAL_SPI_TransmitReceive_IT+0xe4>)
 800cd22:	6502      	str	r2, [r0, #80]	; 0x50
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 800cd24:	2b01      	cmp	r3, #1
 800cd26:	d8e4      	bhi.n	800ccf2 <HAL_SPI_TransmitReceive_IT+0x7e>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cd28:	6802      	ldr	r2, [r0, #0]
 800cd2a:	6853      	ldr	r3, [r2, #4]
 800cd2c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800cd30:	6053      	str	r3, [r2, #4]
 800cd32:	e7e3      	b.n	800ccfc <HAL_SPI_TransmitReceive_IT+0x88>
    errorcode = HAL_BUSY;
 800cd34:	2302      	movs	r3, #2
 800cd36:	e7af      	b.n	800cc98 <HAL_SPI_TransmitReceive_IT+0x24>
    errorcode = HAL_ERROR;
 800cd38:	2301      	movs	r3, #1
 800cd3a:	e7ad      	b.n	800cc98 <HAL_SPI_TransmitReceive_IT+0x24>
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	e7ab      	b.n	800cc98 <HAL_SPI_TransmitReceive_IT+0x24>
 800cd40:	2301      	movs	r3, #1
 800cd42:	e7a9      	b.n	800cc98 <HAL_SPI_TransmitReceive_IT+0x24>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800cd44:	2300      	movs	r3, #0
 800cd46:	e7a7      	b.n	800cc98 <HAL_SPI_TransmitReceive_IT+0x24>
  __HAL_LOCK(hspi);
 800cd48:	2302      	movs	r3, #2
 800cd4a:	e7a8      	b.n	800cc9e <HAL_SPI_TransmitReceive_IT+0x2a>
 800cd4c:	0800d7cf 	.word	0x0800d7cf
 800cd50:	0800d797 	.word	0x0800d797
 800cd54:	0800d71f 	.word	0x0800d71f
 800cd58:	0800d6c7 	.word	0x0800d6c7

0800cd5c <HAL_SPI_Receive_IT>:
{
 800cd5c:	b510      	push	{r4, lr}
 800cd5e:	4604      	mov	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800cd60:	6880      	ldr	r0, [r0, #8]
 800cd62:	b918      	cbnz	r0, 800cd6c <HAL_SPI_Receive_IT+0x10>
 800cd64:	6863      	ldr	r3, [r4, #4]
 800cd66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cd6a:	d010      	beq.n	800cd8e <HAL_SPI_Receive_IT+0x32>
  __HAL_LOCK(hspi);
 800cd6c:	f894 005c 	ldrb.w	r0, [r4, #92]	; 0x5c
 800cd70:	2801      	cmp	r0, #1
 800cd72:	d05a      	beq.n	800ce2a <HAL_SPI_Receive_IT+0xce>
 800cd74:	2301      	movs	r3, #1
 800cd76:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  if (hspi->State != HAL_SPI_STATE_READY)
 800cd7a:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 800cd7e:	b2c0      	uxtb	r0, r0
 800cd80:	4298      	cmp	r0, r3
 800cd82:	d00d      	beq.n	800cda0 <HAL_SPI_Receive_IT+0x44>
    errorcode = HAL_BUSY;
 800cd84:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 800cd86:	2300      	movs	r3, #0
 800cd88:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800cd8c:	bd10      	pop	{r4, pc}
 800cd8e:	4613      	mov	r3, r2
 800cd90:	4620      	mov	r0, r4
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800cd92:	2204      	movs	r2, #4
 800cd94:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800cd98:	460a      	mov	r2, r1
 800cd9a:	f7ff ff6b 	bl	800cc74 <HAL_SPI_TransmitReceive_IT>
 800cd9e:	e7f5      	b.n	800cd8c <HAL_SPI_Receive_IT+0x30>
  if ((pData == NULL) || (Size == 0U))
 800cda0:	2900      	cmp	r1, #0
 800cda2:	d03c      	beq.n	800ce1e <HAL_SPI_Receive_IT+0xc2>
 800cda4:	2a00      	cmp	r2, #0
 800cda6:	d03c      	beq.n	800ce22 <HAL_SPI_Receive_IT+0xc6>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800cda8:	2304      	movs	r3, #4
 800cdaa:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cdae:	2300      	movs	r3, #0
 800cdb0:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800cdb2:	6421      	str	r1, [r4, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800cdb4:	f8a4 2044 	strh.w	r2, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 800cdb8:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800cdbc:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800cdbe:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800cdc0:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800cdc2:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cdc4:	68e3      	ldr	r3, [r4, #12]
 800cdc6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cdca:	d91a      	bls.n	800ce02 <HAL_SPI_Receive_IT+0xa6>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cdcc:	6822      	ldr	r2, [r4, #0]
 800cdce:	6853      	ldr	r3, [r2, #4]
 800cdd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cdd4:	6053      	str	r3, [r2, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 800cdd6:	4b16      	ldr	r3, [pc, #88]	; (800ce30 <HAL_SPI_Receive_IT+0xd4>)
 800cdd8:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cdda:	68a3      	ldr	r3, [r4, #8]
 800cddc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cde0:	d017      	beq.n	800ce12 <HAL_SPI_Receive_IT+0xb6>
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800cde2:	6822      	ldr	r2, [r4, #0]
 800cde4:	6853      	ldr	r3, [r2, #4]
 800cde6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800cdea:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cdec:	6823      	ldr	r3, [r4, #0]
 800cdee:	681a      	ldr	r2, [r3, #0]
 800cdf0:	f012 0f40 	tst.w	r2, #64	; 0x40
 800cdf4:	d117      	bne.n	800ce26 <HAL_SPI_Receive_IT+0xca>
    __HAL_SPI_ENABLE(hspi);
 800cdf6:	681a      	ldr	r2, [r3, #0]
 800cdf8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cdfc:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cdfe:	2000      	movs	r0, #0
 800ce00:	e7c1      	b.n	800cd86 <HAL_SPI_Receive_IT+0x2a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ce02:	6822      	ldr	r2, [r4, #0]
 800ce04:	6853      	ldr	r3, [r2, #4]
 800ce06:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ce0a:	6053      	str	r3, [r2, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 800ce0c:	4b09      	ldr	r3, [pc, #36]	; (800ce34 <HAL_SPI_Receive_IT+0xd8>)
 800ce0e:	64e3      	str	r3, [r4, #76]	; 0x4c
 800ce10:	e7e3      	b.n	800cdda <HAL_SPI_Receive_IT+0x7e>
    SPI_1LINE_RX(hspi);
 800ce12:	6822      	ldr	r2, [r4, #0]
 800ce14:	6813      	ldr	r3, [r2, #0]
 800ce16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ce1a:	6013      	str	r3, [r2, #0]
 800ce1c:	e7e1      	b.n	800cde2 <HAL_SPI_Receive_IT+0x86>
    errorcode = HAL_ERROR;
 800ce1e:	2001      	movs	r0, #1
 800ce20:	e7b1      	b.n	800cd86 <HAL_SPI_Receive_IT+0x2a>
 800ce22:	2001      	movs	r0, #1
 800ce24:	e7af      	b.n	800cd86 <HAL_SPI_Receive_IT+0x2a>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ce26:	2000      	movs	r0, #0
 800ce28:	e7ad      	b.n	800cd86 <HAL_SPI_Receive_IT+0x2a>
  __HAL_LOCK(hspi);
 800ce2a:	2002      	movs	r0, #2
 800ce2c:	e7ae      	b.n	800cd8c <HAL_SPI_Receive_IT+0x30>
 800ce2e:	bf00      	nop
 800ce30:	0800d63d 	.word	0x0800d63d
 800ce34:	0800d611 	.word	0x0800d611

0800ce38 <HAL_SPI_Transmit_DMA>:
  __HAL_LOCK(hspi);
 800ce38:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 800ce3c:	2b01      	cmp	r3, #1
 800ce3e:	f000 8087 	beq.w	800cf50 <HAL_SPI_Transmit_DMA+0x118>
{
 800ce42:	b510      	push	{r4, lr}
 800ce44:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800ce46:	2301      	movs	r3, #1
 800ce48:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  if (hspi->State != HAL_SPI_STATE_READY)
 800ce4c:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 800ce50:	b2db      	uxtb	r3, r3
 800ce52:	2b01      	cmp	r3, #1
 800ce54:	d005      	beq.n	800ce62 <HAL_SPI_Transmit_DMA+0x2a>
    errorcode = HAL_BUSY;
 800ce56:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 800ce58:	2200      	movs	r2, #0
 800ce5a:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	bd10      	pop	{r4, pc}
  if ((pData == NULL) || (Size == 0U))
 800ce62:	2900      	cmp	r1, #0
 800ce64:	d070      	beq.n	800cf48 <HAL_SPI_Transmit_DMA+0x110>
 800ce66:	2a00      	cmp	r2, #0
 800ce68:	d070      	beq.n	800cf4c <HAL_SPI_Transmit_DMA+0x114>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ce6a:	2303      	movs	r3, #3
 800ce6c:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ce70:	2300      	movs	r3, #0
 800ce72:	6603      	str	r3, [r0, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ce74:	6381      	str	r1, [r0, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800ce76:	8782      	strh	r2, [r0, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ce78:	87c2      	strh	r2, [r0, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ce7a:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ce7c:	6503      	str	r3, [r0, #80]	; 0x50
  hspi->RxISR       = NULL;
 800ce7e:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800ce80:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800ce84:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce88:	6883      	ldr	r3, [r0, #8]
 800ce8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ce8e:	d02a      	beq.n	800cee6 <HAL_SPI_Transmit_DMA+0xae>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800ce90:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800ce92:	4a31      	ldr	r2, [pc, #196]	; (800cf58 <HAL_SPI_Transmit_DMA+0x120>)
 800ce94:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800ce96:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800ce98:	4a30      	ldr	r2, [pc, #192]	; (800cf5c <HAL_SPI_Transmit_DMA+0x124>)
 800ce9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800ce9c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800ce9e:	4a30      	ldr	r2, [pc, #192]	; (800cf60 <HAL_SPI_Transmit_DMA+0x128>)
 800cea0:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback = NULL;
 800cea2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800cea4:	2200      	movs	r2, #0
 800cea6:	639a      	str	r2, [r3, #56]	; 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cea8:	6822      	ldr	r2, [r4, #0]
 800ceaa:	6853      	ldr	r3, [r2, #4]
 800ceac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ceb0:	6053      	str	r3, [r2, #4]
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800ceb2:	68e3      	ldr	r3, [r4, #12]
 800ceb4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ceb8:	d804      	bhi.n	800cec4 <HAL_SPI_Transmit_DMA+0x8c>
 800ceba:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800cebc:	699b      	ldr	r3, [r3, #24]
 800cebe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cec2:	d016      	beq.n	800cef2 <HAL_SPI_Transmit_DMA+0xba>
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 800cec4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800cec6:	6822      	ldr	r2, [r4, #0]
 800cec8:	320c      	adds	r2, #12
 800ceca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800cecc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cece:	f7f8 f89c 	bl	800500a <HAL_DMA_Start_IT>
 800ced2:	4603      	mov	r3, r0
 800ced4:	b320      	cbz	r0, 800cf20 <HAL_SPI_Transmit_DMA+0xe8>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ced6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800ced8:	f043 0310 	orr.w	r3, r3, #16
 800cedc:	6623      	str	r3, [r4, #96]	; 0x60
    hspi->State = HAL_SPI_STATE_READY;
 800cede:	2301      	movs	r3, #1
 800cee0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    goto error;
 800cee4:	e7b8      	b.n	800ce58 <HAL_SPI_Transmit_DMA+0x20>
    SPI_1LINE_TX(hspi);
 800cee6:	6802      	ldr	r2, [r0, #0]
 800cee8:	6813      	ldr	r3, [r2, #0]
 800ceea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ceee:	6013      	str	r3, [r2, #0]
 800cef0:	e7ce      	b.n	800ce90 <HAL_SPI_Transmit_DMA+0x58>
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800cef2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800cef4:	f013 0f01 	tst.w	r3, #1
 800cef8:	d108      	bne.n	800cf0c <HAL_SPI_Transmit_DMA+0xd4>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cefa:	6822      	ldr	r2, [r4, #0]
 800cefc:	6853      	ldr	r3, [r2, #4]
 800cefe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cf02:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800cf04:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800cf06:	085b      	lsrs	r3, r3, #1
 800cf08:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800cf0a:	e7db      	b.n	800cec4 <HAL_SPI_Transmit_DMA+0x8c>
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800cf0c:	6822      	ldr	r2, [r4, #0]
 800cf0e:	6853      	ldr	r3, [r2, #4]
 800cf10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cf14:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800cf16:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800cf18:	085b      	lsrs	r3, r3, #1
 800cf1a:	3301      	adds	r3, #1
 800cf1c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800cf1e:	e7d1      	b.n	800cec4 <HAL_SPI_Transmit_DMA+0x8c>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cf20:	6822      	ldr	r2, [r4, #0]
 800cf22:	6811      	ldr	r1, [r2, #0]
 800cf24:	f011 0f40 	tst.w	r1, #64	; 0x40
 800cf28:	d103      	bne.n	800cf32 <HAL_SPI_Transmit_DMA+0xfa>
    __HAL_SPI_ENABLE(hspi);
 800cf2a:	6811      	ldr	r1, [r2, #0]
 800cf2c:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800cf30:	6011      	str	r1, [r2, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800cf32:	6821      	ldr	r1, [r4, #0]
 800cf34:	684a      	ldr	r2, [r1, #4]
 800cf36:	f042 0220 	orr.w	r2, r2, #32
 800cf3a:	604a      	str	r2, [r1, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800cf3c:	6821      	ldr	r1, [r4, #0]
 800cf3e:	684a      	ldr	r2, [r1, #4]
 800cf40:	f042 0202 	orr.w	r2, r2, #2
 800cf44:	604a      	str	r2, [r1, #4]
 800cf46:	e787      	b.n	800ce58 <HAL_SPI_Transmit_DMA+0x20>
    errorcode = HAL_ERROR;
 800cf48:	2301      	movs	r3, #1
 800cf4a:	e785      	b.n	800ce58 <HAL_SPI_Transmit_DMA+0x20>
 800cf4c:	2301      	movs	r3, #1
 800cf4e:	e783      	b.n	800ce58 <HAL_SPI_Transmit_DMA+0x20>
  __HAL_LOCK(hspi);
 800cf50:	2302      	movs	r3, #2
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	4770      	bx	lr
 800cf56:	bf00      	nop
 800cf58:	0800d50b 	.word	0x0800d50b
 800cf5c:	0800d82d 	.word	0x0800d82d
 800cf60:	0800d80b 	.word	0x0800d80b

0800cf64 <HAL_SPI_TransmitReceive_DMA>:
{
 800cf64:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hspi);
 800cf66:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 800cf6a:	2c01      	cmp	r4, #1
 800cf6c:	f000 80f2 	beq.w	800d154 <HAL_SPI_TransmitReceive_DMA+0x1f0>
 800cf70:	4604      	mov	r4, r0
 800cf72:	2001      	movs	r0, #1
 800cf74:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
  tmp_state           = hspi->State;
 800cf78:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 800cf7c:	b2c0      	uxtb	r0, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800cf7e:	2801      	cmp	r0, #1
 800cf80:	d011      	beq.n	800cfa6 <HAL_SPI_TransmitReceive_DMA+0x42>
 800cf82:	6865      	ldr	r5, [r4, #4]
 800cf84:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 800cf88:	d005      	beq.n	800cf96 <HAL_SPI_TransmitReceive_DMA+0x32>
    errorcode = HAL_BUSY;
 800cf8a:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
}
 800cf92:	4618      	mov	r0, r3
 800cf94:	bd38      	pop	{r3, r4, r5, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800cf96:	68a5      	ldr	r5, [r4, #8]
 800cf98:	2d00      	cmp	r5, #0
 800cf9a:	f040 80d3 	bne.w	800d144 <HAL_SPI_TransmitReceive_DMA+0x1e0>
 800cf9e:	2804      	cmp	r0, #4
 800cfa0:	d001      	beq.n	800cfa6 <HAL_SPI_TransmitReceive_DMA+0x42>
    errorcode = HAL_BUSY;
 800cfa2:	2302      	movs	r3, #2
 800cfa4:	e7f2      	b.n	800cf8c <HAL_SPI_TransmitReceive_DMA+0x28>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800cfa6:	2900      	cmp	r1, #0
 800cfa8:	f000 80ce 	beq.w	800d148 <HAL_SPI_TransmitReceive_DMA+0x1e4>
 800cfac:	2a00      	cmp	r2, #0
 800cfae:	f000 80cd 	beq.w	800d14c <HAL_SPI_TransmitReceive_DMA+0x1e8>
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	f000 80cc 	beq.w	800d150 <HAL_SPI_TransmitReceive_DMA+0x1ec>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800cfb8:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 800cfbc:	b2c0      	uxtb	r0, r0
 800cfbe:	2804      	cmp	r0, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800cfc0:	bf1c      	itt	ne
 800cfc2:	2005      	movne	r0, #5
 800cfc4:	f884 005d 	strbne.w	r0, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cfc8:	2000      	movs	r0, #0
 800cfca:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cfcc:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800cfce:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800cfd0:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cfd2:	6422      	str	r2, [r4, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800cfd4:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 800cfd8:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->RxISR       = NULL;
 800cfdc:	64e0      	str	r0, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800cfde:	6520      	str	r0, [r4, #80]	; 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800cfe0:	6822      	ldr	r2, [r4, #0]
 800cfe2:	6853      	ldr	r3, [r2, #4]
 800cfe4:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 800cfe8:	6053      	str	r3, [r2, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cfea:	68e3      	ldr	r3, [r4, #12]
 800cfec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cff0:	d927      	bls.n	800d042 <HAL_SPI_TransmitReceive_DMA+0xde>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cff2:	6822      	ldr	r2, [r4, #0]
 800cff4:	6853      	ldr	r3, [r2, #4]
 800cff6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cffa:	6053      	str	r3, [r2, #4]
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800cffc:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800d000:	b2db      	uxtb	r3, r3
 800d002:	2b04      	cmp	r3, #4
 800d004:	d064      	beq.n	800d0d0 <HAL_SPI_TransmitReceive_DMA+0x16c>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800d006:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d008:	4a53      	ldr	r2, [pc, #332]	; (800d158 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800d00a:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800d00c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d00e:	4a53      	ldr	r2, [pc, #332]	; (800d15c <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800d010:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800d012:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d014:	4a52      	ldr	r2, [pc, #328]	; (800d160 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 800d016:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 800d018:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d01a:	2200      	movs	r2, #0
 800d01c:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800d01e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800d022:	6821      	ldr	r1, [r4, #0]
 800d024:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800d026:	310c      	adds	r1, #12
 800d028:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d02a:	f7f7 ffee 	bl	800500a <HAL_DMA_Start_IT>
 800d02e:	2800      	cmp	r0, #0
 800d030:	d055      	beq.n	800d0de <HAL_SPI_TransmitReceive_DMA+0x17a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d032:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d034:	f043 0310 	orr.w	r3, r3, #16
 800d038:	6623      	str	r3, [r4, #96]	; 0x60
    hspi->State = HAL_SPI_STATE_READY;
 800d03a:	2301      	movs	r3, #1
 800d03c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    goto error;
 800d040:	e7a4      	b.n	800cf8c <HAL_SPI_TransmitReceive_DMA+0x28>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d042:	6822      	ldr	r2, [r4, #0]
 800d044:	6853      	ldr	r3, [r2, #4]
 800d046:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d04a:	6053      	str	r3, [r2, #4]
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800d04c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800d04e:	699b      	ldr	r3, [r3, #24]
 800d050:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d054:	d019      	beq.n	800d08a <HAL_SPI_TransmitReceive_DMA+0x126>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800d056:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d058:	699b      	ldr	r3, [r3, #24]
 800d05a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d05e:	d1cd      	bne.n	800cffc <HAL_SPI_TransmitReceive_DMA+0x98>
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d060:	6822      	ldr	r2, [r4, #0]
 800d062:	6853      	ldr	r3, [r2, #4]
 800d064:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d068:	6053      	str	r3, [r2, #4]
      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800d06a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800d06e:	f013 0f01 	tst.w	r3, #1
 800d072:	d121      	bne.n	800d0b8 <HAL_SPI_TransmitReceive_DMA+0x154>
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800d074:	6822      	ldr	r2, [r4, #0]
 800d076:	6853      	ldr	r3, [r2, #4]
 800d078:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d07c:	6053      	str	r3, [r2, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800d07e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800d082:	085b      	lsrs	r3, r3, #1
 800d084:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800d088:	e7b8      	b.n	800cffc <HAL_SPI_TransmitReceive_DMA+0x98>
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800d08a:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
 800d08c:	f013 0f01 	tst.w	r3, #1
 800d090:	d108      	bne.n	800d0a4 <HAL_SPI_TransmitReceive_DMA+0x140>
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800d092:	6822      	ldr	r2, [r4, #0]
 800d094:	6853      	ldr	r3, [r2, #4]
 800d096:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d09a:	6053      	str	r3, [r2, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800d09c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800d09e:	085b      	lsrs	r3, r3, #1
 800d0a0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800d0a2:	e7d8      	b.n	800d056 <HAL_SPI_TransmitReceive_DMA+0xf2>
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800d0a4:	6822      	ldr	r2, [r4, #0]
 800d0a6:	6853      	ldr	r3, [r2, #4]
 800d0a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d0ac:	6053      	str	r3, [r2, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800d0ae:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800d0b0:	085b      	lsrs	r3, r3, #1
 800d0b2:	3301      	adds	r3, #1
 800d0b4:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800d0b6:	e7ce      	b.n	800d056 <HAL_SPI_TransmitReceive_DMA+0xf2>
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800d0b8:	6822      	ldr	r2, [r4, #0]
 800d0ba:	6853      	ldr	r3, [r2, #4]
 800d0bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d0c0:	6053      	str	r3, [r2, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800d0c2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800d0c6:	085b      	lsrs	r3, r3, #1
 800d0c8:	3301      	adds	r3, #1
 800d0ca:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800d0ce:	e795      	b.n	800cffc <HAL_SPI_TransmitReceive_DMA+0x98>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800d0d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d0d2:	4a24      	ldr	r2, [pc, #144]	; (800d164 <HAL_SPI_TransmitReceive_DMA+0x200>)
 800d0d4:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800d0d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d0d8:	4a23      	ldr	r2, [pc, #140]	; (800d168 <HAL_SPI_TransmitReceive_DMA+0x204>)
 800d0da:	62da      	str	r2, [r3, #44]	; 0x2c
 800d0dc:	e799      	b.n	800d012 <HAL_SPI_TransmitReceive_DMA+0xae>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800d0de:	6822      	ldr	r2, [r4, #0]
 800d0e0:	6853      	ldr	r3, [r2, #4]
 800d0e2:	f043 0301 	orr.w	r3, r3, #1
 800d0e6:	6053      	str	r3, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800d0e8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	6313      	str	r3, [r2, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800d0ee:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800d0f0:	62d3      	str	r3, [r2, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800d0f2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800d0f4:	6353      	str	r3, [r2, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800d0f6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800d0f8:	6393      	str	r3, [r2, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 800d0fa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800d0fc:	6822      	ldr	r2, [r4, #0]
 800d0fe:	320c      	adds	r2, #12
 800d100:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d102:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d104:	f7f7 ff81 	bl	800500a <HAL_DMA_Start_IT>
 800d108:	4603      	mov	r3, r0
 800d10a:	b138      	cbz	r0, 800d11c <HAL_SPI_TransmitReceive_DMA+0x1b8>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d10c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d10e:	f043 0310 	orr.w	r3, r3, #16
 800d112:	6623      	str	r3, [r4, #96]	; 0x60
    hspi->State = HAL_SPI_STATE_READY;
 800d114:	2301      	movs	r3, #1
 800d116:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    goto error;
 800d11a:	e737      	b.n	800cf8c <HAL_SPI_TransmitReceive_DMA+0x28>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d11c:	6822      	ldr	r2, [r4, #0]
 800d11e:	6811      	ldr	r1, [r2, #0]
 800d120:	f011 0f40 	tst.w	r1, #64	; 0x40
 800d124:	d103      	bne.n	800d12e <HAL_SPI_TransmitReceive_DMA+0x1ca>
    __HAL_SPI_ENABLE(hspi);
 800d126:	6811      	ldr	r1, [r2, #0]
 800d128:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800d12c:	6011      	str	r1, [r2, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800d12e:	6821      	ldr	r1, [r4, #0]
 800d130:	684a      	ldr	r2, [r1, #4]
 800d132:	f042 0220 	orr.w	r2, r2, #32
 800d136:	604a      	str	r2, [r1, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800d138:	6821      	ldr	r1, [r4, #0]
 800d13a:	684a      	ldr	r2, [r1, #4]
 800d13c:	f042 0202 	orr.w	r2, r2, #2
 800d140:	604a      	str	r2, [r1, #4]
 800d142:	e723      	b.n	800cf8c <HAL_SPI_TransmitReceive_DMA+0x28>
    errorcode = HAL_BUSY;
 800d144:	2302      	movs	r3, #2
 800d146:	e721      	b.n	800cf8c <HAL_SPI_TransmitReceive_DMA+0x28>
    errorcode = HAL_ERROR;
 800d148:	2301      	movs	r3, #1
 800d14a:	e71f      	b.n	800cf8c <HAL_SPI_TransmitReceive_DMA+0x28>
 800d14c:	2301      	movs	r3, #1
 800d14e:	e71d      	b.n	800cf8c <HAL_SPI_TransmitReceive_DMA+0x28>
 800d150:	2301      	movs	r3, #1
 800d152:	e71b      	b.n	800cf8c <HAL_SPI_TransmitReceive_DMA+0x28>
  __HAL_LOCK(hspi);
 800d154:	2302      	movs	r3, #2
 800d156:	e71c      	b.n	800cf92 <HAL_SPI_TransmitReceive_DMA+0x2e>
 800d158:	0800d523 	.word	0x0800d523
 800d15c:	0800d8f5 	.word	0x0800d8f5
 800d160:	0800d80b 	.word	0x0800d80b
 800d164:	0800d517 	.word	0x0800d517
 800d168:	0800d89d 	.word	0x0800d89d

0800d16c <HAL_SPI_Receive_DMA>:
{
 800d16c:	b538      	push	{r3, r4, r5, lr}
 800d16e:	4604      	mov	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800d170:	6885      	ldr	r5, [r0, #8]
 800d172:	b91d      	cbnz	r5, 800d17c <HAL_SPI_Receive_DMA+0x10>
 800d174:	6843      	ldr	r3, [r0, #4]
 800d176:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d17a:	d012      	beq.n	800d1a2 <HAL_SPI_Receive_DMA+0x36>
  __HAL_LOCK(hspi);
 800d17c:	f894 005c 	ldrb.w	r0, [r4, #92]	; 0x5c
 800d180:	2801      	cmp	r0, #1
 800d182:	f000 80a4 	beq.w	800d2ce <HAL_SPI_Receive_DMA+0x162>
 800d186:	2001      	movs	r0, #1
 800d188:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
  if (hspi->State != HAL_SPI_STATE_READY)
 800d18c:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 800d190:	b2c0      	uxtb	r0, r0
 800d192:	2801      	cmp	r0, #1
 800d194:	d00e      	beq.n	800d1b4 <HAL_SPI_Receive_DMA+0x48>
    errorcode = HAL_BUSY;
 800d196:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 800d198:	2200      	movs	r2, #0
 800d19a:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
}
 800d19e:	4618      	mov	r0, r3
 800d1a0:	bd38      	pop	{r3, r4, r5, pc}
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800d1a2:	2304      	movs	r3, #4
 800d1a4:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800d1a8:	4613      	mov	r3, r2
 800d1aa:	460a      	mov	r2, r1
 800d1ac:	f7ff feda 	bl	800cf64 <HAL_SPI_TransmitReceive_DMA>
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	e7f4      	b.n	800d19e <HAL_SPI_Receive_DMA+0x32>
  if ((pData == NULL) || (Size == 0U))
 800d1b4:	2900      	cmp	r1, #0
 800d1b6:	f000 8086 	beq.w	800d2c6 <HAL_SPI_Receive_DMA+0x15a>
 800d1ba:	2a00      	cmp	r2, #0
 800d1bc:	f000 8085 	beq.w	800d2ca <HAL_SPI_Receive_DMA+0x15e>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d1c0:	2304      	movs	r3, #4
 800d1c2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d1ca:	6421      	str	r1, [r4, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800d1cc:	f8a4 2044 	strh.w	r2, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 800d1d0:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
  hspi->RxISR       = NULL;
 800d1d4:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800d1d6:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 800d1d8:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800d1da:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d1dc:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 800d1e0:	d02c      	beq.n	800d23c <HAL_SPI_Receive_DMA+0xd0>
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800d1e2:	6822      	ldr	r2, [r4, #0]
 800d1e4:	6853      	ldr	r3, [r2, #4]
 800d1e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d1ea:	6053      	str	r3, [r2, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d1ec:	68e3      	ldr	r3, [r4, #12]
 800d1ee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d1f2:	d929      	bls.n	800d248 <HAL_SPI_Receive_DMA+0xdc>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d1f4:	6822      	ldr	r2, [r4, #0]
 800d1f6:	6853      	ldr	r3, [r2, #4]
 800d1f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d1fc:	6053      	str	r3, [r2, #4]
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800d1fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d200:	4a34      	ldr	r2, [pc, #208]	; (800d2d4 <HAL_SPI_Receive_DMA+0x168>)
 800d202:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800d204:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d206:	4a34      	ldr	r2, [pc, #208]	; (800d2d8 <HAL_SPI_Receive_DMA+0x16c>)
 800d208:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800d20a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d20c:	4a33      	ldr	r2, [pc, #204]	; (800d2dc <HAL_SPI_Receive_DMA+0x170>)
 800d20e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 800d210:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d212:	2200      	movs	r2, #0
 800d214:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 800d216:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800d21a:	6821      	ldr	r1, [r4, #0]
 800d21c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800d21e:	310c      	adds	r1, #12
 800d220:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d222:	f7f7 fef2 	bl	800500a <HAL_DMA_Start_IT>
 800d226:	4603      	mov	r3, r0
 800d228:	2800      	cmp	r0, #0
 800d22a:	d038      	beq.n	800d29e <HAL_SPI_Receive_DMA+0x132>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d22c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d22e:	f043 0310 	orr.w	r3, r3, #16
 800d232:	6623      	str	r3, [r4, #96]	; 0x60
    hspi->State = HAL_SPI_STATE_READY;
 800d234:	2301      	movs	r3, #1
 800d236:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    goto error;
 800d23a:	e7ad      	b.n	800d198 <HAL_SPI_Receive_DMA+0x2c>
    SPI_1LINE_RX(hspi);
 800d23c:	6822      	ldr	r2, [r4, #0]
 800d23e:	6813      	ldr	r3, [r2, #0]
 800d240:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d244:	6013      	str	r3, [r2, #0]
 800d246:	e7cc      	b.n	800d1e2 <HAL_SPI_Receive_DMA+0x76>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d248:	6822      	ldr	r2, [r4, #0]
 800d24a:	6853      	ldr	r3, [r2, #4]
 800d24c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d250:	6053      	str	r3, [r2, #4]
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800d252:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d254:	699b      	ldr	r3, [r3, #24]
 800d256:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d25a:	d1d0      	bne.n	800d1fe <HAL_SPI_Receive_DMA+0x92>
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d25c:	6822      	ldr	r2, [r4, #0]
 800d25e:	6853      	ldr	r3, [r2, #4]
 800d260:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d264:	6053      	str	r3, [r2, #4]
      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800d266:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800d26a:	f013 0f01 	tst.w	r3, #1
 800d26e:	d10a      	bne.n	800d286 <HAL_SPI_Receive_DMA+0x11a>
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800d270:	6822      	ldr	r2, [r4, #0]
 800d272:	6853      	ldr	r3, [r2, #4]
 800d274:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d278:	6053      	str	r3, [r2, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800d27a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800d27e:	085b      	lsrs	r3, r3, #1
 800d280:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800d284:	e7bb      	b.n	800d1fe <HAL_SPI_Receive_DMA+0x92>
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800d286:	6822      	ldr	r2, [r4, #0]
 800d288:	6853      	ldr	r3, [r2, #4]
 800d28a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d28e:	6053      	str	r3, [r2, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800d290:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800d294:	085b      	lsrs	r3, r3, #1
 800d296:	3301      	adds	r3, #1
 800d298:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800d29c:	e7af      	b.n	800d1fe <HAL_SPI_Receive_DMA+0x92>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d29e:	6822      	ldr	r2, [r4, #0]
 800d2a0:	6811      	ldr	r1, [r2, #0]
 800d2a2:	f011 0f40 	tst.w	r1, #64	; 0x40
 800d2a6:	d103      	bne.n	800d2b0 <HAL_SPI_Receive_DMA+0x144>
    __HAL_SPI_ENABLE(hspi);
 800d2a8:	6811      	ldr	r1, [r2, #0]
 800d2aa:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800d2ae:	6011      	str	r1, [r2, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800d2b0:	6821      	ldr	r1, [r4, #0]
 800d2b2:	684a      	ldr	r2, [r1, #4]
 800d2b4:	f042 0220 	orr.w	r2, r2, #32
 800d2b8:	604a      	str	r2, [r1, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800d2ba:	6821      	ldr	r1, [r4, #0]
 800d2bc:	684a      	ldr	r2, [r1, #4]
 800d2be:	f042 0201 	orr.w	r2, r2, #1
 800d2c2:	604a      	str	r2, [r1, #4]
 800d2c4:	e768      	b.n	800d198 <HAL_SPI_Receive_DMA+0x2c>
    errorcode = HAL_ERROR;
 800d2c6:	2301      	movs	r3, #1
 800d2c8:	e766      	b.n	800d198 <HAL_SPI_Receive_DMA+0x2c>
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	e764      	b.n	800d198 <HAL_SPI_Receive_DMA+0x2c>
  __HAL_LOCK(hspi);
 800d2ce:	2302      	movs	r3, #2
 800d2d0:	e765      	b.n	800d19e <HAL_SPI_Receive_DMA+0x32>
 800d2d2:	bf00      	nop
 800d2d4:	0800d517 	.word	0x0800d517
 800d2d8:	0800d89d 	.word	0x0800d89d
 800d2dc:	0800d80b 	.word	0x0800d80b

0800d2e0 <HAL_SPI_Abort>:
{
 800d2e0:	b510      	push	{r4, lr}
 800d2e2:	b086      	sub	sp, #24
 800d2e4:	4604      	mov	r4, r0
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800d2e6:	4b5e      	ldr	r3, [pc, #376]	; (800d460 <HAL_SPI_Abort+0x180>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	4a5e      	ldr	r2, [pc, #376]	; (800d464 <HAL_SPI_Abort+0x184>)
 800d2ec:	fba2 2303 	umull	r2, r3, r2, r3
 800d2f0:	0a5b      	lsrs	r3, r3, #9
 800d2f2:	2264      	movs	r2, #100	; 0x64
 800d2f4:	fb02 f303 	mul.w	r3, r2, r3
 800d2f8:	9304      	str	r3, [sp, #16]
  count = resetcount;
 800d2fa:	9b04      	ldr	r3, [sp, #16]
 800d2fc:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800d2fe:	6802      	ldr	r2, [r0, #0]
 800d300:	6853      	ldr	r3, [r2, #4]
 800d302:	f023 0320 	bic.w	r3, r3, #32
 800d306:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 800d308:	6802      	ldr	r2, [r0, #0]
 800d30a:	6853      	ldr	r3, [r2, #4]
 800d30c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d310:	d012      	beq.n	800d338 <HAL_SPI_Abort+0x58>
    hspi->TxISR = SPI_AbortTx_ISR;
 800d312:	4b55      	ldr	r3, [pc, #340]	; (800d468 <HAL_SPI_Abort+0x188>)
 800d314:	6503      	str	r3, [r0, #80]	; 0x50
      if (count == 0U)
 800d316:	9b05      	ldr	r3, [sp, #20]
 800d318:	b143      	cbz	r3, 800d32c <HAL_SPI_Abort+0x4c>
      count--;
 800d31a:	9b05      	ldr	r3, [sp, #20]
 800d31c:	3b01      	subs	r3, #1
 800d31e:	9305      	str	r3, [sp, #20]
    while (hspi->State != HAL_SPI_STATE_ABORT);
 800d320:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800d324:	b2db      	uxtb	r3, r3
 800d326:	2b07      	cmp	r3, #7
 800d328:	d1f5      	bne.n	800d316 <HAL_SPI_Abort+0x36>
 800d32a:	e003      	b.n	800d334 <HAL_SPI_Abort+0x54>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d32c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d32e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d332:	6623      	str	r3, [r4, #96]	; 0x60
    count = resetcount;
 800d334:	9b04      	ldr	r3, [sp, #16]
 800d336:	9305      	str	r3, [sp, #20]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800d338:	6853      	ldr	r3, [r2, #4]
 800d33a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d33e:	d012      	beq.n	800d366 <HAL_SPI_Abort+0x86>
    hspi->RxISR = SPI_AbortRx_ISR;
 800d340:	4b4a      	ldr	r3, [pc, #296]	; (800d46c <HAL_SPI_Abort+0x18c>)
 800d342:	64e3      	str	r3, [r4, #76]	; 0x4c
      if (count == 0U)
 800d344:	9b05      	ldr	r3, [sp, #20]
 800d346:	b143      	cbz	r3, 800d35a <HAL_SPI_Abort+0x7a>
      count--;
 800d348:	9b05      	ldr	r3, [sp, #20]
 800d34a:	3b01      	subs	r3, #1
 800d34c:	9305      	str	r3, [sp, #20]
    while (hspi->State != HAL_SPI_STATE_ABORT);
 800d34e:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800d352:	b2db      	uxtb	r3, r3
 800d354:	2b07      	cmp	r3, #7
 800d356:	d1f5      	bne.n	800d344 <HAL_SPI_Abort+0x64>
 800d358:	e003      	b.n	800d362 <HAL_SPI_Abort+0x82>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d35a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d35c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d360:	6623      	str	r3, [r4, #96]	; 0x60
    count = resetcount;
 800d362:	9b04      	ldr	r3, [sp, #16]
 800d364:	9305      	str	r3, [sp, #20]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800d366:	6853      	ldr	r3, [r2, #4]
 800d368:	f013 0f02 	tst.w	r3, #2
 800d36c:	d02a      	beq.n	800d3c4 <HAL_SPI_Abort+0xe4>
    if (hspi->hdmatx != NULL)
 800d36e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800d370:	b343      	cbz	r3, 800d3c4 <HAL_SPI_Abort+0xe4>
      hspi->hdmatx->XferAbortCallback = NULL;
 800d372:	2200      	movs	r2, #0
 800d374:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 800d376:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d378:	f7f7 fe94 	bl	80050a4 <HAL_DMA_Abort>
 800d37c:	b108      	cbz	r0, 800d382 <HAL_SPI_Abort+0xa2>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800d37e:	2340      	movs	r3, #64	; 0x40
 800d380:	6623      	str	r3, [r4, #96]	; 0x60
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 800d382:	6822      	ldr	r2, [r4, #0]
 800d384:	6853      	ldr	r3, [r2, #4]
 800d386:	f023 0302 	bic.w	r3, r3, #2
 800d38a:	6053      	str	r3, [r2, #4]
      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800d38c:	f7f7 faca 	bl	8004924 <HAL_GetTick>
 800d390:	4602      	mov	r2, r0
 800d392:	2164      	movs	r1, #100	; 0x64
 800d394:	4620      	mov	r0, r4
 800d396:	f7fe ff3b 	bl	800c210 <SPI_EndRxTxTransaction>
 800d39a:	b108      	cbz	r0, 800d3a0 <HAL_SPI_Abort+0xc0>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800d39c:	2340      	movs	r3, #64	; 0x40
 800d39e:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_DISABLE(hspi);
 800d3a0:	6822      	ldr	r2, [r4, #0]
 800d3a2:	6813      	ldr	r3, [r2, #0]
 800d3a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d3a8:	6013      	str	r3, [r2, #0]
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800d3aa:	f7f7 fabb 	bl	8004924 <HAL_GetTick>
 800d3ae:	9000      	str	r0, [sp, #0]
 800d3b0:	2364      	movs	r3, #100	; 0x64
 800d3b2:	2200      	movs	r2, #0
 800d3b4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d3b8:	4620      	mov	r0, r4
 800d3ba:	f7fe fedd 	bl	800c178 <SPI_WaitFifoStateUntilTimeout>
 800d3be:	b108      	cbz	r0, 800d3c4 <HAL_SPI_Abort+0xe4>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800d3c0:	2340      	movs	r3, #64	; 0x40
 800d3c2:	6623      	str	r3, [r4, #96]	; 0x60
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800d3c4:	6823      	ldr	r3, [r4, #0]
 800d3c6:	685b      	ldr	r3, [r3, #4]
 800d3c8:	f013 0f01 	tst.w	r3, #1
 800d3cc:	d02c      	beq.n	800d428 <HAL_SPI_Abort+0x148>
    if (hspi->hdmarx != NULL)
 800d3ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d3d0:	b353      	cbz	r3, 800d428 <HAL_SPI_Abort+0x148>
      hspi->hdmarx->XferAbortCallback = NULL;
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 800d3d6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d3d8:	f7f7 fe64 	bl	80050a4 <HAL_DMA_Abort>
 800d3dc:	b108      	cbz	r0, 800d3e2 <HAL_SPI_Abort+0x102>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800d3de:	2340      	movs	r3, #64	; 0x40
 800d3e0:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_DISABLE(hspi);
 800d3e2:	6822      	ldr	r2, [r4, #0]
 800d3e4:	6813      	ldr	r3, [r2, #0]
 800d3e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d3ea:	6013      	str	r3, [r2, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800d3ec:	f7f7 fa9a 	bl	8004924 <HAL_GetTick>
 800d3f0:	9000      	str	r0, [sp, #0]
 800d3f2:	2364      	movs	r3, #100	; 0x64
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	2180      	movs	r1, #128	; 0x80
 800d3f8:	4620      	mov	r0, r4
 800d3fa:	f7fe fe75 	bl	800c0e8 <SPI_WaitFlagStateUntilTimeout>
 800d3fe:	b108      	cbz	r0, 800d404 <HAL_SPI_Abort+0x124>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800d400:	2340      	movs	r3, #64	; 0x40
 800d402:	6623      	str	r3, [r4, #96]	; 0x60
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800d404:	f7f7 fa8e 	bl	8004924 <HAL_GetTick>
 800d408:	9000      	str	r0, [sp, #0]
 800d40a:	2364      	movs	r3, #100	; 0x64
 800d40c:	2200      	movs	r2, #0
 800d40e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d412:	4620      	mov	r0, r4
 800d414:	f7fe feb0 	bl	800c178 <SPI_WaitFifoStateUntilTimeout>
 800d418:	b108      	cbz	r0, 800d41e <HAL_SPI_Abort+0x13e>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800d41a:	2340      	movs	r3, #64	; 0x40
 800d41c:	6623      	str	r3, [r4, #96]	; 0x60
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 800d41e:	6822      	ldr	r2, [r4, #0]
 800d420:	6853      	ldr	r3, [r2, #4]
 800d422:	f023 0301 	bic.w	r3, r3, #1
 800d426:	6053      	str	r3, [r2, #4]
  hspi->RxXferCount = 0U;
 800d428:	2300      	movs	r3, #0
 800d42a:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800d42e:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800d430:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d432:	2b40      	cmp	r3, #64	; 0x40
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d434:	bf1a      	itte	ne
 800d436:	2000      	movne	r0, #0
 800d438:	6620      	strne	r0, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 800d43a:	2001      	moveq	r0, #1
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d43c:	2200      	movs	r2, #0
 800d43e:	9202      	str	r2, [sp, #8]
 800d440:	6823      	ldr	r3, [r4, #0]
 800d442:	68d9      	ldr	r1, [r3, #12]
 800d444:	9102      	str	r1, [sp, #8]
 800d446:	6899      	ldr	r1, [r3, #8]
 800d448:	9102      	str	r1, [sp, #8]
 800d44a:	9902      	ldr	r1, [sp, #8]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d44c:	9203      	str	r2, [sp, #12]
 800d44e:	689b      	ldr	r3, [r3, #8]
 800d450:	9303      	str	r3, [sp, #12]
 800d452:	9b03      	ldr	r3, [sp, #12]
  hspi->State = HAL_SPI_STATE_READY;
 800d454:	2301      	movs	r3, #1
 800d456:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 800d45a:	b006      	add	sp, #24
 800d45c:	bd10      	pop	{r4, pc}
 800d45e:	bf00      	nop
 800d460:	2000000c 	.word	0x2000000c
 800d464:	057619f1 	.word	0x057619f1
 800d468:	0800c391 	.word	0x0800c391
 800d46c:	0800c301 	.word	0x0800c301

0800d470 <HAL_SPI_DMAPause>:
  __HAL_LOCK(hspi);
 800d470:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 800d474:	2b01      	cmp	r3, #1
 800d476:	d00c      	beq.n	800d492 <HAL_SPI_DMAPause+0x22>
 800d478:	2301      	movs	r3, #1
 800d47a:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800d47e:	6802      	ldr	r2, [r0, #0]
 800d480:	6853      	ldr	r3, [r2, #4]
 800d482:	f023 0303 	bic.w	r3, r3, #3
 800d486:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 800d488:	2300      	movs	r3, #0
 800d48a:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  return HAL_OK;
 800d48e:	4618      	mov	r0, r3
 800d490:	4770      	bx	lr
  __HAL_LOCK(hspi);
 800d492:	2002      	movs	r0, #2
}
 800d494:	4770      	bx	lr

0800d496 <HAL_SPI_DMAResume>:
  __HAL_LOCK(hspi);
 800d496:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 800d49a:	2b01      	cmp	r3, #1
 800d49c:	d00c      	beq.n	800d4b8 <HAL_SPI_DMAResume+0x22>
 800d49e:	2301      	movs	r3, #1
 800d4a0:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800d4a4:	6802      	ldr	r2, [r0, #0]
 800d4a6:	6853      	ldr	r3, [r2, #4]
 800d4a8:	f043 0303 	orr.w	r3, r3, #3
 800d4ac:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  return HAL_OK;
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	4770      	bx	lr
  __HAL_LOCK(hspi);
 800d4b8:	2002      	movs	r0, #2
}
 800d4ba:	4770      	bx	lr

0800d4bc <HAL_SPI_DMAStop>:
{
 800d4bc:	b538      	push	{r3, r4, r5, lr}
 800d4be:	4604      	mov	r4, r0
  if (hspi->hdmatx != NULL)
 800d4c0:	6d40      	ldr	r0, [r0, #84]	; 0x54
 800d4c2:	b148      	cbz	r0, 800d4d8 <HAL_SPI_DMAStop+0x1c>
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 800d4c4:	f7f7 fdee 	bl	80050a4 <HAL_DMA_Abort>
 800d4c8:	4605      	mov	r5, r0
 800d4ca:	b130      	cbz	r0, 800d4da <HAL_SPI_DMAStop+0x1e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d4cc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d4ce:	f043 0310 	orr.w	r3, r3, #16
 800d4d2:	6623      	str	r3, [r4, #96]	; 0x60
      errorcode = HAL_ERROR;
 800d4d4:	2501      	movs	r5, #1
 800d4d6:	e000      	b.n	800d4da <HAL_SPI_DMAStop+0x1e>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d4d8:	2500      	movs	r5, #0
  if (hspi->hdmarx != NULL)
 800d4da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d4dc:	b138      	cbz	r0, 800d4ee <HAL_SPI_DMAStop+0x32>
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 800d4de:	f7f7 fde1 	bl	80050a4 <HAL_DMA_Abort>
 800d4e2:	b120      	cbz	r0, 800d4ee <HAL_SPI_DMAStop+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d4e4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d4e6:	f043 0310 	orr.w	r3, r3, #16
 800d4ea:	6623      	str	r3, [r4, #96]	; 0x60
      errorcode = HAL_ERROR;
 800d4ec:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800d4ee:	6822      	ldr	r2, [r4, #0]
 800d4f0:	6853      	ldr	r3, [r2, #4]
 800d4f2:	f023 0303 	bic.w	r3, r3, #3
 800d4f6:	6053      	str	r3, [r2, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800d4f8:	2301      	movs	r3, #1
 800d4fa:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 800d4fe:	4628      	mov	r0, r5
 800d500:	bd38      	pop	{r3, r4, r5, pc}

0800d502 <HAL_SPI_TxCpltCallback>:
}
 800d502:	4770      	bx	lr

0800d504 <HAL_SPI_RxCpltCallback>:
}
 800d504:	4770      	bx	lr

0800d506 <HAL_SPI_TxRxCpltCallback>:
}
 800d506:	4770      	bx	lr

0800d508 <HAL_SPI_TxHalfCpltCallback>:
}
 800d508:	4770      	bx	lr

0800d50a <SPI_DMAHalfTransmitCplt>:
{
 800d50a:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 800d50c:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800d50e:	f7ff fffb 	bl	800d508 <HAL_SPI_TxHalfCpltCallback>
}
 800d512:	bd08      	pop	{r3, pc}

0800d514 <HAL_SPI_RxHalfCpltCallback>:
}
 800d514:	4770      	bx	lr

0800d516 <SPI_DMAHalfReceiveCplt>:
{
 800d516:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 800d518:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800d51a:	f7ff fffb 	bl	800d514 <HAL_SPI_RxHalfCpltCallback>
}
 800d51e:	bd08      	pop	{r3, pc}

0800d520 <HAL_SPI_TxRxHalfCpltCallback>:
}
 800d520:	4770      	bx	lr

0800d522 <SPI_DMAHalfTransmitReceiveCplt>:
{
 800d522:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800d524:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800d526:	f7ff fffb 	bl	800d520 <HAL_SPI_TxRxHalfCpltCallback>
}
 800d52a:	bd08      	pop	{r3, pc}

0800d52c <HAL_SPI_ErrorCallback>:
}
 800d52c:	4770      	bx	lr

0800d52e <SPI_CloseTx_ISR>:
{
 800d52e:	b510      	push	{r4, lr}
 800d530:	b082      	sub	sp, #8
 800d532:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 800d534:	f7f7 f9f6 	bl	8004924 <HAL_GetTick>
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800d538:	6822      	ldr	r2, [r4, #0]
 800d53a:	6853      	ldr	r3, [r2, #4]
 800d53c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d540:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800d542:	4602      	mov	r2, r0
 800d544:	2164      	movs	r1, #100	; 0x64
 800d546:	4620      	mov	r0, r4
 800d548:	f7fe fe62 	bl	800c210 <SPI_EndRxTxTransaction>
 800d54c:	b118      	cbz	r0, 800d556 <SPI_CloseTx_ISR+0x28>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d54e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d550:	f043 0320 	orr.w	r3, r3, #32
 800d554:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d556:	68a3      	ldr	r3, [r4, #8]
 800d558:	b933      	cbnz	r3, 800d568 <SPI_CloseTx_ISR+0x3a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d55a:	9301      	str	r3, [sp, #4]
 800d55c:	6823      	ldr	r3, [r4, #0]
 800d55e:	68da      	ldr	r2, [r3, #12]
 800d560:	9201      	str	r2, [sp, #4]
 800d562:	689b      	ldr	r3, [r3, #8]
 800d564:	9301      	str	r3, [sp, #4]
 800d566:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800d568:	2301      	movs	r3, #1
 800d56a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d56e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d570:	b923      	cbnz	r3, 800d57c <SPI_CloseTx_ISR+0x4e>
    HAL_SPI_TxCpltCallback(hspi);
 800d572:	4620      	mov	r0, r4
 800d574:	f7ff ffc5 	bl	800d502 <HAL_SPI_TxCpltCallback>
}
 800d578:	b002      	add	sp, #8
 800d57a:	bd10      	pop	{r4, pc}
    HAL_SPI_ErrorCallback(hspi);
 800d57c:	4620      	mov	r0, r4
 800d57e:	f7ff ffd5 	bl	800d52c <HAL_SPI_ErrorCallback>
 800d582:	e7f9      	b.n	800d578 <SPI_CloseTx_ISR+0x4a>

0800d584 <SPI_TxISR_8BIT>:
{
 800d584:	b508      	push	{r3, lr}
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d586:	6803      	ldr	r3, [r0, #0]
 800d588:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800d58a:	7812      	ldrb	r2, [r2, #0]
 800d58c:	731a      	strb	r2, [r3, #12]
  hspi->pTxBuffPtr++;
 800d58e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d590:	3301      	adds	r3, #1
 800d592:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->TxXferCount--;
 800d594:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800d596:	3b01      	subs	r3, #1
 800d598:	b29b      	uxth	r3, r3
 800d59a:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->TxXferCount == 0U)
 800d59c:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800d59e:	b29b      	uxth	r3, r3
 800d5a0:	b103      	cbz	r3, 800d5a4 <SPI_TxISR_8BIT+0x20>
}
 800d5a2:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 800d5a4:	f7ff ffc3 	bl	800d52e <SPI_CloseTx_ISR>
}
 800d5a8:	e7fb      	b.n	800d5a2 <SPI_TxISR_8BIT+0x1e>

0800d5aa <SPI_TxISR_16BIT>:
{
 800d5aa:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d5ac:	6803      	ldr	r3, [r0, #0]
 800d5ae:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800d5b0:	8812      	ldrh	r2, [r2, #0]
 800d5b2:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800d5b4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d5b6:	3302      	adds	r3, #2
 800d5b8:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->TxXferCount--;
 800d5ba:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800d5bc:	3b01      	subs	r3, #1
 800d5be:	b29b      	uxth	r3, r3
 800d5c0:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->TxXferCount == 0U)
 800d5c2:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800d5c4:	b29b      	uxth	r3, r3
 800d5c6:	b103      	cbz	r3, 800d5ca <SPI_TxISR_16BIT+0x20>
}
 800d5c8:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 800d5ca:	f7ff ffb0 	bl	800d52e <SPI_CloseTx_ISR>
}
 800d5ce:	e7fb      	b.n	800d5c8 <SPI_TxISR_16BIT+0x1e>

0800d5d0 <SPI_CloseRx_ISR>:
{
 800d5d0:	b510      	push	{r4, lr}
 800d5d2:	4604      	mov	r4, r0
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800d5d4:	6802      	ldr	r2, [r0, #0]
 800d5d6:	6853      	ldr	r3, [r2, #4]
 800d5d8:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800d5dc:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800d5de:	f7f7 f9a1 	bl	8004924 <HAL_GetTick>
 800d5e2:	4602      	mov	r2, r0
 800d5e4:	2164      	movs	r1, #100	; 0x64
 800d5e6:	4620      	mov	r0, r4
 800d5e8:	f7fe fe45 	bl	800c276 <SPI_EndRxTransaction>
 800d5ec:	b118      	cbz	r0, 800d5f6 <SPI_CloseRx_ISR+0x26>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d5ee:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d5f0:	f043 0320 	orr.w	r3, r3, #32
 800d5f4:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800d5fc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d5fe:	b11b      	cbz	r3, 800d608 <SPI_CloseRx_ISR+0x38>
      HAL_SPI_ErrorCallback(hspi);
 800d600:	4620      	mov	r0, r4
 800d602:	f7ff ff93 	bl	800d52c <HAL_SPI_ErrorCallback>
}
 800d606:	bd10      	pop	{r4, pc}
      HAL_SPI_RxCpltCallback(hspi);
 800d608:	4620      	mov	r0, r4
 800d60a:	f7ff ff7b 	bl	800d504 <HAL_SPI_RxCpltCallback>
 800d60e:	e7fa      	b.n	800d606 <SPI_CloseRx_ISR+0x36>

0800d610 <SPI_RxISR_8BIT>:
{
 800d610:	b508      	push	{r3, lr}
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800d612:	6802      	ldr	r2, [r0, #0]
 800d614:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800d616:	7b12      	ldrb	r2, [r2, #12]
 800d618:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800d61a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800d61c:	3301      	adds	r3, #1
 800d61e:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->RxXferCount--;
 800d620:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d624:	3b01      	subs	r3, #1
 800d626:	b29b      	uxth	r3, r3
 800d628:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  if (hspi->RxXferCount == 0U)
 800d62c:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d630:	b29b      	uxth	r3, r3
 800d632:	b103      	cbz	r3, 800d636 <SPI_RxISR_8BIT+0x26>
}
 800d634:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 800d636:	f7ff ffcb 	bl	800d5d0 <SPI_CloseRx_ISR>
}
 800d63a:	e7fb      	b.n	800d634 <SPI_RxISR_8BIT+0x24>

0800d63c <SPI_RxISR_16BIT>:
{
 800d63c:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800d63e:	6803      	ldr	r3, [r0, #0]
 800d640:	68da      	ldr	r2, [r3, #12]
 800d642:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800d644:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800d646:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800d648:	3302      	adds	r3, #2
 800d64a:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->RxXferCount--;
 800d64c:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d650:	3b01      	subs	r3, #1
 800d652:	b29b      	uxth	r3, r3
 800d654:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  if (hspi->RxXferCount == 0U)
 800d658:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d65c:	b29b      	uxth	r3, r3
 800d65e:	b103      	cbz	r3, 800d662 <SPI_RxISR_16BIT+0x26>
}
 800d660:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 800d662:	f7ff ffb5 	bl	800d5d0 <SPI_CloseRx_ISR>
}
 800d666:	e7fb      	b.n	800d660 <SPI_RxISR_16BIT+0x24>

0800d668 <SPI_CloseRxTx_ISR>:
{
 800d668:	b510      	push	{r4, lr}
 800d66a:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 800d66c:	f7f7 f95a 	bl	8004924 <HAL_GetTick>
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800d670:	6822      	ldr	r2, [r4, #0]
 800d672:	6853      	ldr	r3, [r2, #4]
 800d674:	f023 0320 	bic.w	r3, r3, #32
 800d678:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800d67a:	4602      	mov	r2, r0
 800d67c:	2164      	movs	r1, #100	; 0x64
 800d67e:	4620      	mov	r0, r4
 800d680:	f7fe fdc6 	bl	800c210 <SPI_EndRxTxTransaction>
 800d684:	b118      	cbz	r0, 800d68e <SPI_CloseRxTx_ISR+0x26>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d686:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d688:	f043 0320 	orr.w	r3, r3, #32
 800d68c:	6623      	str	r3, [r4, #96]	; 0x60
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800d68e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d690:	b993      	cbnz	r3, 800d6b8 <SPI_CloseRxTx_ISR+0x50>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800d692:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800d696:	b2db      	uxtb	r3, r3
 800d698:	2b04      	cmp	r3, #4
 800d69a:	d006      	beq.n	800d6aa <SPI_CloseRxTx_ISR+0x42>
        hspi->State = HAL_SPI_STATE_READY;
 800d69c:	2301      	movs	r3, #1
 800d69e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800d6a2:	4620      	mov	r0, r4
 800d6a4:	f7ff ff2f 	bl	800d506 <HAL_SPI_TxRxCpltCallback>
}
 800d6a8:	bd10      	pop	{r4, pc}
        hspi->State = HAL_SPI_STATE_READY;
 800d6aa:	2301      	movs	r3, #1
 800d6ac:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        HAL_SPI_RxCpltCallback(hspi);
 800d6b0:	4620      	mov	r0, r4
 800d6b2:	f7ff ff27 	bl	800d504 <HAL_SPI_RxCpltCallback>
 800d6b6:	e7f7      	b.n	800d6a8 <SPI_CloseRxTx_ISR+0x40>
      hspi->State = HAL_SPI_STATE_READY;
 800d6b8:	2301      	movs	r3, #1
 800d6ba:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800d6be:	4620      	mov	r0, r4
 800d6c0:	f7ff ff34 	bl	800d52c <HAL_SPI_ErrorCallback>
}
 800d6c4:	e7f0      	b.n	800d6a8 <SPI_CloseRxTx_ISR+0x40>

0800d6c6 <SPI_2linesTxISR_8BIT>:
{
 800d6c6:	b508      	push	{r3, lr}
  if (hspi->TxXferCount >= 2U)
 800d6c8:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800d6ca:	b29b      	uxth	r3, r3
 800d6cc:	2b01      	cmp	r3, #1
 800d6ce:	d917      	bls.n	800d700 <SPI_2linesTxISR_8BIT+0x3a>
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d6d0:	6803      	ldr	r3, [r0, #0]
 800d6d2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800d6d4:	8812      	ldrh	r2, [r2, #0]
 800d6d6:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800d6d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d6da:	3302      	adds	r3, #2
 800d6dc:	6383      	str	r3, [r0, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 800d6de:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800d6e0:	3b02      	subs	r3, #2
 800d6e2:	b29b      	uxth	r3, r3
 800d6e4:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->TxXferCount == 0U)
 800d6e6:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800d6e8:	b29b      	uxth	r3, r3
 800d6ea:	b943      	cbnz	r3, 800d6fe <SPI_2linesTxISR_8BIT+0x38>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800d6ec:	6802      	ldr	r2, [r0, #0]
 800d6ee:	6853      	ldr	r3, [r2, #4]
 800d6f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d6f4:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 800d6f6:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d6fa:	b29b      	uxth	r3, r3
 800d6fc:	b163      	cbz	r3, 800d718 <SPI_2linesTxISR_8BIT+0x52>
}
 800d6fe:	bd08      	pop	{r3, pc}
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d700:	6803      	ldr	r3, [r0, #0]
 800d702:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800d704:	7812      	ldrb	r2, [r2, #0]
 800d706:	731a      	strb	r2, [r3, #12]
    hspi->pTxBuffPtr++;
 800d708:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d70a:	3301      	adds	r3, #1
 800d70c:	6383      	str	r3, [r0, #56]	; 0x38
    hspi->TxXferCount--;
 800d70e:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800d710:	3b01      	subs	r3, #1
 800d712:	b29b      	uxth	r3, r3
 800d714:	87c3      	strh	r3, [r0, #62]	; 0x3e
 800d716:	e7e6      	b.n	800d6e6 <SPI_2linesTxISR_8BIT+0x20>
      SPI_CloseRxTx_ISR(hspi);
 800d718:	f7ff ffa6 	bl	800d668 <SPI_CloseRxTx_ISR>
}
 800d71c:	e7ef      	b.n	800d6fe <SPI_2linesTxISR_8BIT+0x38>

0800d71e <SPI_2linesRxISR_8BIT>:
{
 800d71e:	b508      	push	{r3, lr}
  if (hspi->RxXferCount > 1U)
 800d720:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d724:	b29b      	uxth	r3, r3
 800d726:	2b01      	cmp	r3, #1
 800d728:	d924      	bls.n	800d774 <SPI_2linesRxISR_8BIT+0x56>
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800d72a:	6803      	ldr	r3, [r0, #0]
 800d72c:	68da      	ldr	r2, [r3, #12]
 800d72e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800d730:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 800d732:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800d734:	3302      	adds	r3, #2
 800d736:	6403      	str	r3, [r0, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 800d738:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d73c:	3b02      	subs	r3, #2
 800d73e:	b29b      	uxth	r3, r3
 800d740:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 800d744:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d748:	b29b      	uxth	r3, r3
 800d74a:	2b01      	cmp	r3, #1
 800d74c:	d00c      	beq.n	800d768 <SPI_2linesRxISR_8BIT+0x4a>
  if (hspi->RxXferCount == 0U)
 800d74e:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d752:	b29b      	uxth	r3, r3
 800d754:	b93b      	cbnz	r3, 800d766 <SPI_2linesRxISR_8BIT+0x48>
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800d756:	6802      	ldr	r2, [r0, #0]
 800d758:	6853      	ldr	r3, [r2, #4]
 800d75a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800d75e:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 800d760:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800d762:	b29b      	uxth	r3, r3
 800d764:	b1a3      	cbz	r3, 800d790 <SPI_2linesRxISR_8BIT+0x72>
}
 800d766:	bd08      	pop	{r3, pc}
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d768:	6802      	ldr	r2, [r0, #0]
 800d76a:	6853      	ldr	r3, [r2, #4]
 800d76c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d770:	6053      	str	r3, [r2, #4]
 800d772:	e7ec      	b.n	800d74e <SPI_2linesRxISR_8BIT+0x30>
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800d774:	6802      	ldr	r2, [r0, #0]
 800d776:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800d778:	7b12      	ldrb	r2, [r2, #12]
 800d77a:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 800d77c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800d77e:	3301      	adds	r3, #1
 800d780:	6403      	str	r3, [r0, #64]	; 0x40
    hspi->RxXferCount--;
 800d782:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d786:	3b01      	subs	r3, #1
 800d788:	b29b      	uxth	r3, r3
 800d78a:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
 800d78e:	e7de      	b.n	800d74e <SPI_2linesRxISR_8BIT+0x30>
      SPI_CloseRxTx_ISR(hspi);
 800d790:	f7ff ff6a 	bl	800d668 <SPI_CloseRxTx_ISR>
}
 800d794:	e7e7      	b.n	800d766 <SPI_2linesRxISR_8BIT+0x48>

0800d796 <SPI_2linesTxISR_16BIT>:
{
 800d796:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d798:	6803      	ldr	r3, [r0, #0]
 800d79a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800d79c:	8812      	ldrh	r2, [r2, #0]
 800d79e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800d7a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d7a2:	3302      	adds	r3, #2
 800d7a4:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->TxXferCount--;
 800d7a6:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800d7a8:	3b01      	subs	r3, #1
 800d7aa:	b29b      	uxth	r3, r3
 800d7ac:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->TxXferCount == 0U)
 800d7ae:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800d7b0:	b29b      	uxth	r3, r3
 800d7b2:	b943      	cbnz	r3, 800d7c6 <SPI_2linesTxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800d7b4:	6802      	ldr	r2, [r0, #0]
 800d7b6:	6853      	ldr	r3, [r2, #4]
 800d7b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d7bc:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 800d7be:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d7c2:	b29b      	uxth	r3, r3
 800d7c4:	b103      	cbz	r3, 800d7c8 <SPI_2linesTxISR_16BIT+0x32>
}
 800d7c6:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 800d7c8:	f7ff ff4e 	bl	800d668 <SPI_CloseRxTx_ISR>
}
 800d7cc:	e7fb      	b.n	800d7c6 <SPI_2linesTxISR_16BIT+0x30>

0800d7ce <SPI_2linesRxISR_16BIT>:
{
 800d7ce:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800d7d0:	6803      	ldr	r3, [r0, #0]
 800d7d2:	68da      	ldr	r2, [r3, #12]
 800d7d4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800d7d6:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800d7d8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800d7da:	3302      	adds	r3, #2
 800d7dc:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->RxXferCount--;
 800d7de:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d7e2:	3b01      	subs	r3, #1
 800d7e4:	b29b      	uxth	r3, r3
 800d7e6:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  if (hspi->RxXferCount == 0U)
 800d7ea:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800d7ee:	b29b      	uxth	r3, r3
 800d7f0:	b93b      	cbnz	r3, 800d802 <SPI_2linesRxISR_16BIT+0x34>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800d7f2:	6802      	ldr	r2, [r0, #0]
 800d7f4:	6853      	ldr	r3, [r2, #4]
 800d7f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d7fa:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 800d7fc:	8fc3      	ldrh	r3, [r0, #62]	; 0x3e
 800d7fe:	b29b      	uxth	r3, r3
 800d800:	b103      	cbz	r3, 800d804 <SPI_2linesRxISR_16BIT+0x36>
}
 800d802:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 800d804:	f7ff ff30 	bl	800d668 <SPI_CloseRxTx_ISR>
}
 800d808:	e7fb      	b.n	800d802 <SPI_2linesRxISR_16BIT+0x34>

0800d80a <SPI_DMAError>:
{
 800d80a:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d80c:	6a80      	ldr	r0, [r0, #40]	; 0x28
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800d80e:	6802      	ldr	r2, [r0, #0]
 800d810:	6853      	ldr	r3, [r2, #4]
 800d812:	f023 0303 	bic.w	r3, r3, #3
 800d816:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800d818:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800d81a:	f043 0310 	orr.w	r3, r3, #16
 800d81e:	6603      	str	r3, [r0, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800d820:	2301      	movs	r3, #1
 800d822:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  HAL_SPI_ErrorCallback(hspi);
 800d826:	f7ff fe81 	bl	800d52c <HAL_SPI_ErrorCallback>
}
 800d82a:	bd08      	pop	{r3, pc}

0800d82c <SPI_DMATransmitCplt>:
{
 800d82c:	b530      	push	{r4, r5, lr}
 800d82e:	b083      	sub	sp, #12
 800d830:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d832:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 800d834:	f7f7 f876 	bl	8004924 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800d838:	682b      	ldr	r3, [r5, #0]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	f013 0f20 	tst.w	r3, #32
 800d840:	d123      	bne.n	800d88a <SPI_DMATransmitCplt+0x5e>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800d842:	6822      	ldr	r2, [r4, #0]
 800d844:	6853      	ldr	r3, [r2, #4]
 800d846:	f023 0320 	bic.w	r3, r3, #32
 800d84a:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800d84c:	6822      	ldr	r2, [r4, #0]
 800d84e:	6853      	ldr	r3, [r2, #4]
 800d850:	f023 0302 	bic.w	r3, r3, #2
 800d854:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800d856:	4602      	mov	r2, r0
 800d858:	2164      	movs	r1, #100	; 0x64
 800d85a:	4620      	mov	r0, r4
 800d85c:	f7fe fcd8 	bl	800c210 <SPI_EndRxTxTransaction>
 800d860:	b118      	cbz	r0, 800d86a <SPI_DMATransmitCplt+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d862:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d864:	f043 0320 	orr.w	r3, r3, #32
 800d868:	6623      	str	r3, [r4, #96]	; 0x60
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d86a:	68a3      	ldr	r3, [r4, #8]
 800d86c:	b933      	cbnz	r3, 800d87c <SPI_DMATransmitCplt+0x50>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d86e:	9301      	str	r3, [sp, #4]
 800d870:	6823      	ldr	r3, [r4, #0]
 800d872:	68da      	ldr	r2, [r3, #12]
 800d874:	9201      	str	r2, [sp, #4]
 800d876:	689b      	ldr	r3, [r3, #8]
 800d878:	9301      	str	r3, [sp, #4]
 800d87a:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 800d87c:	2300      	movs	r3, #0
 800d87e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800d880:	2301      	movs	r3, #1
 800d882:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d886:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d888:	b923      	cbnz	r3, 800d894 <SPI_DMATransmitCplt+0x68>
  HAL_SPI_TxCpltCallback(hspi);
 800d88a:	4620      	mov	r0, r4
 800d88c:	f7ff fe39 	bl	800d502 <HAL_SPI_TxCpltCallback>
}
 800d890:	b003      	add	sp, #12
 800d892:	bd30      	pop	{r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 800d894:	4620      	mov	r0, r4
 800d896:	f7ff fe49 	bl	800d52c <HAL_SPI_ErrorCallback>
      return;
 800d89a:	e7f9      	b.n	800d890 <SPI_DMATransmitCplt+0x64>

0800d89c <SPI_DMAReceiveCplt>:
{
 800d89c:	b538      	push	{r3, r4, r5, lr}
 800d89e:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d8a0:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 800d8a2:	f7f7 f83f 	bl	8004924 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800d8a6:	682b      	ldr	r3, [r5, #0]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	f013 0f20 	tst.w	r3, #32
 800d8ae:	d119      	bne.n	800d8e4 <SPI_DMAReceiveCplt+0x48>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800d8b0:	6822      	ldr	r2, [r4, #0]
 800d8b2:	6853      	ldr	r3, [r2, #4]
 800d8b4:	f023 0320 	bic.w	r3, r3, #32
 800d8b8:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800d8ba:	6822      	ldr	r2, [r4, #0]
 800d8bc:	6853      	ldr	r3, [r2, #4]
 800d8be:	f023 0303 	bic.w	r3, r3, #3
 800d8c2:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800d8c4:	4602      	mov	r2, r0
 800d8c6:	2164      	movs	r1, #100	; 0x64
 800d8c8:	4620      	mov	r0, r4
 800d8ca:	f7fe fcd4 	bl	800c276 <SPI_EndRxTransaction>
 800d8ce:	b108      	cbz	r0, 800d8d4 <SPI_DMAReceiveCplt+0x38>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d8d0:	2320      	movs	r3, #32
 800d8d2:	6623      	str	r3, [r4, #96]	; 0x60
    hspi->RxXferCount = 0U;
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800d8da:	2301      	movs	r3, #1
 800d8dc:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d8e0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d8e2:	b91b      	cbnz	r3, 800d8ec <SPI_DMAReceiveCplt+0x50>
  HAL_SPI_RxCpltCallback(hspi);
 800d8e4:	4620      	mov	r0, r4
 800d8e6:	f7ff fe0d 	bl	800d504 <HAL_SPI_RxCpltCallback>
}
 800d8ea:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 800d8ec:	4620      	mov	r0, r4
 800d8ee:	f7ff fe1d 	bl	800d52c <HAL_SPI_ErrorCallback>
      return;
 800d8f2:	e7fa      	b.n	800d8ea <SPI_DMAReceiveCplt+0x4e>

0800d8f4 <SPI_DMATransmitReceiveCplt>:
{
 800d8f4:	b538      	push	{r3, r4, r5, lr}
 800d8f6:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800d8f8:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 800d8fa:	f7f7 f813 	bl	8004924 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800d8fe:	682b      	ldr	r3, [r5, #0]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	f013 0f20 	tst.w	r3, #32
 800d906:	d11c      	bne.n	800d942 <SPI_DMATransmitReceiveCplt+0x4e>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800d908:	6822      	ldr	r2, [r4, #0]
 800d90a:	6853      	ldr	r3, [r2, #4]
 800d90c:	f023 0320 	bic.w	r3, r3, #32
 800d910:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800d912:	4602      	mov	r2, r0
 800d914:	2164      	movs	r1, #100	; 0x64
 800d916:	4620      	mov	r0, r4
 800d918:	f7fe fc7a 	bl	800c210 <SPI_EndRxTxTransaction>
 800d91c:	b118      	cbz	r0, 800d926 <SPI_DMATransmitReceiveCplt+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d91e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d920:	f043 0320 	orr.w	r3, r3, #32
 800d924:	6623      	str	r3, [r4, #96]	; 0x60
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800d926:	6822      	ldr	r2, [r4, #0]
 800d928:	6853      	ldr	r3, [r2, #4]
 800d92a:	f023 0303 	bic.w	r3, r3, #3
 800d92e:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 800d930:	2300      	movs	r3, #0
 800d932:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800d934:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800d938:	2301      	movs	r3, #1
 800d93a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d93e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d940:	b91b      	cbnz	r3, 800d94a <SPI_DMATransmitReceiveCplt+0x56>
  HAL_SPI_TxRxCpltCallback(hspi);
 800d942:	4620      	mov	r0, r4
 800d944:	f7ff fddf 	bl	800d506 <HAL_SPI_TxRxCpltCallback>
}
 800d948:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 800d94a:	4620      	mov	r0, r4
 800d94c:	f7ff fdee 	bl	800d52c <HAL_SPI_ErrorCallback>
      return;
 800d950:	e7fa      	b.n	800d948 <SPI_DMATransmitReceiveCplt+0x54>
	...

0800d954 <HAL_SPI_IRQHandler>:
{
 800d954:	b570      	push	{r4, r5, r6, lr}
 800d956:	b084      	sub	sp, #16
 800d958:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 800d95a:	6801      	ldr	r1, [r0, #0]
 800d95c:	6848      	ldr	r0, [r1, #4]
  uint32_t itflag   = hspi->Instance->SR;
 800d95e:	688a      	ldr	r2, [r1, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800d960:	0993      	lsrs	r3, r2, #6
 800d962:	f013 0501 	ands.w	r5, r3, #1
 800d966:	d109      	bne.n	800d97c <HAL_SPI_IRQHandler+0x28>
 800d968:	f012 0f01 	tst.w	r2, #1
 800d96c:	d006      	beq.n	800d97c <HAL_SPI_IRQHandler+0x28>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800d96e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d972:	d003      	beq.n	800d97c <HAL_SPI_IRQHandler+0x28>
    hspi->RxISR(hspi);
 800d974:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800d976:	4620      	mov	r0, r4
 800d978:	4798      	blx	r3
    return;
 800d97a:	e008      	b.n	800d98e <HAL_SPI_IRQHandler+0x3a>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800d97c:	f012 0f02 	tst.w	r2, #2
 800d980:	d007      	beq.n	800d992 <HAL_SPI_IRQHandler+0x3e>
 800d982:	f010 0f80 	tst.w	r0, #128	; 0x80
 800d986:	d004      	beq.n	800d992 <HAL_SPI_IRQHandler+0x3e>
    hspi->TxISR(hspi);
 800d988:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800d98a:	4620      	mov	r0, r4
 800d98c:	4798      	blx	r3
}
 800d98e:	b004      	add	sp, #16
 800d990:	bd70      	pop	{r4, r5, r6, pc}
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800d992:	0956      	lsrs	r6, r2, #5
 800d994:	4333      	orrs	r3, r6
 800d996:	f013 0f01 	tst.w	r3, #1
 800d99a:	d05e      	beq.n	800da5a <HAL_SPI_IRQHandler+0x106>
 800d99c:	f010 0f20 	tst.w	r0, #32
 800d9a0:	d0f5      	beq.n	800d98e <HAL_SPI_IRQHandler+0x3a>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800d9a2:	b17d      	cbz	r5, 800d9c4 <HAL_SPI_IRQHandler+0x70>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800d9a4:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800d9a8:	b2db      	uxtb	r3, r3
 800d9aa:	2b03      	cmp	r3, #3
 800d9ac:	d059      	beq.n	800da62 <HAL_SPI_IRQHandler+0x10e>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d9ae:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d9b0:	f043 0304 	orr.w	r3, r3, #4
 800d9b4:	6623      	str	r3, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	9300      	str	r3, [sp, #0]
 800d9ba:	68cb      	ldr	r3, [r1, #12]
 800d9bc:	9300      	str	r3, [sp, #0]
 800d9be:	688b      	ldr	r3, [r1, #8]
 800d9c0:	9300      	str	r3, [sp, #0]
 800d9c2:	9b00      	ldr	r3, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800d9c4:	f016 0f01 	tst.w	r6, #1
 800d9c8:	d00c      	beq.n	800d9e4 <HAL_SPI_IRQHandler+0x90>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d9ca:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d9cc:	f043 0301 	orr.w	r3, r3, #1
 800d9d0:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	9302      	str	r3, [sp, #8]
 800d9d6:	688b      	ldr	r3, [r1, #8]
 800d9d8:	9302      	str	r3, [sp, #8]
 800d9da:	680b      	ldr	r3, [r1, #0]
 800d9dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d9e0:	600b      	str	r3, [r1, #0]
 800d9e2:	9b02      	ldr	r3, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800d9e4:	f412 7f80 	tst.w	r2, #256	; 0x100
 800d9e8:	d009      	beq.n	800d9fe <HAL_SPI_IRQHandler+0xaa>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d9ea:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800d9ec:	f043 0308 	orr.w	r3, r3, #8
 800d9f0:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	9303      	str	r3, [sp, #12]
 800d9f6:	6823      	ldr	r3, [r4, #0]
 800d9f8:	689b      	ldr	r3, [r3, #8]
 800d9fa:	9303      	str	r3, [sp, #12]
 800d9fc:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d9fe:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800da00:	2b00      	cmp	r3, #0
 800da02:	d0c4      	beq.n	800d98e <HAL_SPI_IRQHandler+0x3a>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800da04:	6822      	ldr	r2, [r4, #0]
 800da06:	6853      	ldr	r3, [r2, #4]
 800da08:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800da0c:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 800da0e:	2301      	movs	r3, #1
 800da10:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800da14:	f010 0f03 	tst.w	r0, #3
 800da18:	d02b      	beq.n	800da72 <HAL_SPI_IRQHandler+0x11e>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800da1a:	6822      	ldr	r2, [r4, #0]
 800da1c:	6853      	ldr	r3, [r2, #4]
 800da1e:	f023 0303 	bic.w	r3, r3, #3
 800da22:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 800da24:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800da26:	b14b      	cbz	r3, 800da3c <HAL_SPI_IRQHandler+0xe8>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800da28:	4a14      	ldr	r2, [pc, #80]	; (800da7c <HAL_SPI_IRQHandler+0x128>)
 800da2a:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800da2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da2e:	f7f7 fb5e 	bl	80050ee <HAL_DMA_Abort_IT>
 800da32:	b118      	cbz	r0, 800da3c <HAL_SPI_IRQHandler+0xe8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800da34:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800da36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da3a:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800da3c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d0a5      	beq.n	800d98e <HAL_SPI_IRQHandler+0x3a>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800da42:	4a0e      	ldr	r2, [pc, #56]	; (800da7c <HAL_SPI_IRQHandler+0x128>)
 800da44:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800da46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800da48:	f7f7 fb51 	bl	80050ee <HAL_DMA_Abort_IT>
 800da4c:	2800      	cmp	r0, #0
 800da4e:	d09e      	beq.n	800d98e <HAL_SPI_IRQHandler+0x3a>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800da50:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800da52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da56:	6623      	str	r3, [r4, #96]	; 0x60
 800da58:	e799      	b.n	800d98e <HAL_SPI_IRQHandler+0x3a>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800da5a:	f412 7f80 	tst.w	r2, #256	; 0x100
 800da5e:	d19d      	bne.n	800d99c <HAL_SPI_IRQHandler+0x48>
 800da60:	e795      	b.n	800d98e <HAL_SPI_IRQHandler+0x3a>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800da62:	2300      	movs	r3, #0
 800da64:	9301      	str	r3, [sp, #4]
 800da66:	68cb      	ldr	r3, [r1, #12]
 800da68:	9301      	str	r3, [sp, #4]
 800da6a:	688b      	ldr	r3, [r1, #8]
 800da6c:	9301      	str	r3, [sp, #4]
 800da6e:	9b01      	ldr	r3, [sp, #4]
        return;
 800da70:	e78d      	b.n	800d98e <HAL_SPI_IRQHandler+0x3a>
        HAL_SPI_ErrorCallback(hspi);
 800da72:	4620      	mov	r0, r4
 800da74:	f7ff fd5a 	bl	800d52c <HAL_SPI_ErrorCallback>
 800da78:	e789      	b.n	800d98e <HAL_SPI_IRQHandler+0x3a>
 800da7a:	bf00      	nop
 800da7c:	0800da81 	.word	0x0800da81

0800da80 <SPI_DMAAbortOnError>:
{
 800da80:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800da82:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hspi->RxXferCount = 0U;
 800da84:	2300      	movs	r3, #0
 800da86:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800da8a:	87c3      	strh	r3, [r0, #62]	; 0x3e
  HAL_SPI_ErrorCallback(hspi);
 800da8c:	f7ff fd4e 	bl	800d52c <HAL_SPI_ErrorCallback>
}
 800da90:	bd08      	pop	{r3, pc}

0800da92 <HAL_SPI_AbortCpltCallback>:
}
 800da92:	4770      	bx	lr

0800da94 <HAL_SPI_Abort_IT>:
{
 800da94:	b570      	push	{r4, r5, r6, lr}
 800da96:	b084      	sub	sp, #16
 800da98:	4604      	mov	r4, r0
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800da9a:	4b50      	ldr	r3, [pc, #320]	; (800dbdc <HAL_SPI_Abort_IT+0x148>)
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	4a50      	ldr	r2, [pc, #320]	; (800dbe0 <HAL_SPI_Abort_IT+0x14c>)
 800daa0:	fba2 2303 	umull	r2, r3, r2, r3
 800daa4:	0a5b      	lsrs	r3, r3, #9
 800daa6:	2264      	movs	r2, #100	; 0x64
 800daa8:	fb02 f303 	mul.w	r3, r2, r3
 800daac:	9302      	str	r3, [sp, #8]
  count = resetcount;
 800daae:	9b02      	ldr	r3, [sp, #8]
 800dab0:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800dab2:	6802      	ldr	r2, [r0, #0]
 800dab4:	6853      	ldr	r3, [r2, #4]
 800dab6:	f023 0320 	bic.w	r3, r3, #32
 800daba:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 800dabc:	6802      	ldr	r2, [r0, #0]
 800dabe:	6853      	ldr	r3, [r2, #4]
 800dac0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800dac4:	d012      	beq.n	800daec <HAL_SPI_Abort_IT+0x58>
    hspi->TxISR = SPI_AbortTx_ISR;
 800dac6:	4b47      	ldr	r3, [pc, #284]	; (800dbe4 <HAL_SPI_Abort_IT+0x150>)
 800dac8:	6503      	str	r3, [r0, #80]	; 0x50
      if (count == 0U)
 800daca:	9b03      	ldr	r3, [sp, #12]
 800dacc:	b143      	cbz	r3, 800dae0 <HAL_SPI_Abort_IT+0x4c>
      count--;
 800dace:	9b03      	ldr	r3, [sp, #12]
 800dad0:	3b01      	subs	r3, #1
 800dad2:	9303      	str	r3, [sp, #12]
    while (hspi->State != HAL_SPI_STATE_ABORT);
 800dad4:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800dad8:	b2db      	uxtb	r3, r3
 800dada:	2b07      	cmp	r3, #7
 800dadc:	d1f5      	bne.n	800daca <HAL_SPI_Abort_IT+0x36>
 800dade:	e003      	b.n	800dae8 <HAL_SPI_Abort_IT+0x54>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800dae0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800dae2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dae6:	6623      	str	r3, [r4, #96]	; 0x60
    count = resetcount;
 800dae8:	9b02      	ldr	r3, [sp, #8]
 800daea:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800daec:	6853      	ldr	r3, [r2, #4]
 800daee:	f013 0f40 	tst.w	r3, #64	; 0x40
 800daf2:	d012      	beq.n	800db1a <HAL_SPI_Abort_IT+0x86>
    hspi->RxISR = SPI_AbortRx_ISR;
 800daf4:	4b3c      	ldr	r3, [pc, #240]	; (800dbe8 <HAL_SPI_Abort_IT+0x154>)
 800daf6:	64e3      	str	r3, [r4, #76]	; 0x4c
      if (count == 0U)
 800daf8:	9b03      	ldr	r3, [sp, #12]
 800dafa:	b143      	cbz	r3, 800db0e <HAL_SPI_Abort_IT+0x7a>
      count--;
 800dafc:	9b03      	ldr	r3, [sp, #12]
 800dafe:	3b01      	subs	r3, #1
 800db00:	9303      	str	r3, [sp, #12]
    while (hspi->State != HAL_SPI_STATE_ABORT);
 800db02:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800db06:	b2db      	uxtb	r3, r3
 800db08:	2b07      	cmp	r3, #7
 800db0a:	d1f5      	bne.n	800daf8 <HAL_SPI_Abort_IT+0x64>
 800db0c:	e003      	b.n	800db16 <HAL_SPI_Abort_IT+0x82>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800db0e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800db10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db14:	6623      	str	r3, [r4, #96]	; 0x60
    count = resetcount;
 800db16:	9b02      	ldr	r3, [sp, #8]
 800db18:	9303      	str	r3, [sp, #12]
  if (hspi->hdmatx != NULL)
 800db1a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800db1c:	b133      	cbz	r3, 800db2c <HAL_SPI_Abort_IT+0x98>
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800db1e:	6852      	ldr	r2, [r2, #4]
 800db20:	f012 0f02 	tst.w	r2, #2
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 800db24:	bf14      	ite	ne
 800db26:	4a31      	ldrne	r2, [pc, #196]	; (800dbec <HAL_SPI_Abort_IT+0x158>)
      hspi->hdmatx->XferAbortCallback = NULL;
 800db28:	2200      	moveq	r2, #0
 800db2a:	639a      	str	r2, [r3, #56]	; 0x38
  if (hspi->hdmarx != NULL)
 800db2c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800db2e:	b13b      	cbz	r3, 800db40 <HAL_SPI_Abort_IT+0xac>
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800db30:	6822      	ldr	r2, [r4, #0]
 800db32:	6852      	ldr	r2, [r2, #4]
 800db34:	f012 0f01 	tst.w	r2, #1
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 800db38:	bf14      	ite	ne
 800db3a:	4a2d      	ldrne	r2, [pc, #180]	; (800dbf0 <HAL_SPI_Abort_IT+0x15c>)
      hspi->hdmarx->XferAbortCallback = NULL;
 800db3c:	2200      	moveq	r2, #0
 800db3e:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800db40:	6823      	ldr	r3, [r4, #0]
 800db42:	685b      	ldr	r3, [r3, #4]
 800db44:	f013 0f02 	tst.w	r3, #2
 800db48:	d00b      	beq.n	800db62 <HAL_SPI_Abort_IT+0xce>
    if (hspi->hdmatx != NULL)
 800db4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800db4c:	b148      	cbz	r0, 800db62 <HAL_SPI_Abort_IT+0xce>
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 800db4e:	f7f7 face 	bl	80050ee <HAL_DMA_Abort_IT>
 800db52:	4605      	mov	r5, r0
 800db54:	2800      	cmp	r0, #0
 800db56:	d037      	beq.n	800dbc8 <HAL_SPI_Abort_IT+0x134>
        hspi->hdmatx->XferAbortCallback = NULL;
 800db58:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800db5a:	2200      	movs	r2, #0
 800db5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800db5e:	2340      	movs	r3, #64	; 0x40
 800db60:	6623      	str	r3, [r4, #96]	; 0x60
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800db62:	6823      	ldr	r3, [r4, #0]
 800db64:	685b      	ldr	r3, [r3, #4]
 800db66:	f013 0f01 	tst.w	r3, #1
 800db6a:	d010      	beq.n	800db8e <HAL_SPI_Abort_IT+0xfa>
    if (hspi->hdmarx != NULL)
 800db6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db6e:	2601      	movs	r6, #1
 800db70:	b168      	cbz	r0, 800db8e <HAL_SPI_Abort_IT+0xfa>
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 800db72:	f7f7 fabc 	bl	80050ee <HAL_DMA_Abort_IT>
 800db76:	4605      	mov	r5, r0
 800db78:	b130      	cbz	r0, 800db88 <HAL_SPI_Abort_IT+0xf4>
        hspi->hdmarx->XferAbortCallback = NULL;
 800db7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800db7c:	2200      	movs	r2, #0
 800db7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800db80:	2340      	movs	r3, #64	; 0x40
 800db82:	6623      	str	r3, [r4, #96]	; 0x60
  errorcode = HAL_OK;
 800db84:	2500      	movs	r5, #0
  if (abortcplt == 1U)
 800db86:	b916      	cbnz	r6, 800db8e <HAL_SPI_Abort_IT+0xfa>
}
 800db88:	4628      	mov	r0, r5
 800db8a:	b004      	add	sp, #16
 800db8c:	bd70      	pop	{r4, r5, r6, pc}
    hspi->RxXferCount = 0U;
 800db8e:	2300      	movs	r3, #0
 800db90:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
    hspi->TxXferCount = 0U;
 800db94:	87e3      	strh	r3, [r4, #62]	; 0x3e
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800db96:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800db98:	2b40      	cmp	r3, #64	; 0x40
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800db9a:	bf1a      	itte	ne
 800db9c:	2500      	movne	r5, #0
 800db9e:	6625      	strne	r5, [r4, #96]	; 0x60
      errorcode = HAL_ERROR;
 800dba0:	2501      	moveq	r5, #1
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dba2:	2200      	movs	r2, #0
 800dba4:	9200      	str	r2, [sp, #0]
 800dba6:	6823      	ldr	r3, [r4, #0]
 800dba8:	68d9      	ldr	r1, [r3, #12]
 800dbaa:	9100      	str	r1, [sp, #0]
 800dbac:	6899      	ldr	r1, [r3, #8]
 800dbae:	9100      	str	r1, [sp, #0]
 800dbb0:	9900      	ldr	r1, [sp, #0]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800dbb2:	9201      	str	r2, [sp, #4]
 800dbb4:	689b      	ldr	r3, [r3, #8]
 800dbb6:	9301      	str	r3, [sp, #4]
 800dbb8:	9b01      	ldr	r3, [sp, #4]
    hspi->State = HAL_SPI_STATE_READY;
 800dbba:	2301      	movs	r3, #1
 800dbbc:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    HAL_SPI_AbortCpltCallback(hspi);
 800dbc0:	4620      	mov	r0, r4
 800dbc2:	f7ff ff66 	bl	800da92 <HAL_SPI_AbortCpltCallback>
 800dbc6:	e7df      	b.n	800db88 <HAL_SPI_Abort_IT+0xf4>
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800dbc8:	6823      	ldr	r3, [r4, #0]
 800dbca:	685b      	ldr	r3, [r3, #4]
 800dbcc:	f013 0f01 	tst.w	r3, #1
 800dbd0:	d0da      	beq.n	800db88 <HAL_SPI_Abort_IT+0xf4>
    if (hspi->hdmarx != NULL)
 800dbd2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dbd4:	2800      	cmp	r0, #0
 800dbd6:	d0d7      	beq.n	800db88 <HAL_SPI_Abort_IT+0xf4>
        abortcplt = 0U;
 800dbd8:	2600      	movs	r6, #0
 800dbda:	e7ca      	b.n	800db72 <HAL_SPI_Abort_IT+0xde>
 800dbdc:	2000000c 	.word	0x2000000c
 800dbe0:	057619f1 	.word	0x057619f1
 800dbe4:	0800c391 	.word	0x0800c391
 800dbe8:	0800c301 	.word	0x0800c301
 800dbec:	0800dc89 	.word	0x0800dc89
 800dbf0:	0800dbf5 	.word	0x0800dbf5

0800dbf4 <SPI_DMARxAbortCallback>:
{
 800dbf4:	b530      	push	{r4, r5, lr}
 800dbf6:	b085      	sub	sp, #20
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800dbf8:	6a84      	ldr	r4, [r0, #40]	; 0x28
  __HAL_SPI_DISABLE(hspi);
 800dbfa:	6822      	ldr	r2, [r4, #0]
 800dbfc:	6813      	ldr	r3, [r2, #0]
 800dbfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dc02:	6013      	str	r3, [r2, #0]
  hspi->hdmarx->XferAbortCallback = NULL;
 800dc04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dc06:	2500      	movs	r5, #0
 800dc08:	639d      	str	r5, [r3, #56]	; 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800dc0a:	6822      	ldr	r2, [r4, #0]
 800dc0c:	6853      	ldr	r3, [r2, #4]
 800dc0e:	f023 0301 	bic.w	r3, r3, #1
 800dc12:	6053      	str	r3, [r2, #4]
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800dc14:	f7f6 fe86 	bl	8004924 <HAL_GetTick>
 800dc18:	9000      	str	r0, [sp, #0]
 800dc1a:	2364      	movs	r3, #100	; 0x64
 800dc1c:	462a      	mov	r2, r5
 800dc1e:	2180      	movs	r1, #128	; 0x80
 800dc20:	4620      	mov	r0, r4
 800dc22:	f7fe fa61 	bl	800c0e8 <SPI_WaitFlagStateUntilTimeout>
 800dc26:	b108      	cbz	r0, 800dc2c <SPI_DMARxAbortCallback+0x38>
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800dc28:	2340      	movs	r3, #64	; 0x40
 800dc2a:	6623      	str	r3, [r4, #96]	; 0x60
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800dc2c:	f7f6 fe7a 	bl	8004924 <HAL_GetTick>
 800dc30:	9000      	str	r0, [sp, #0]
 800dc32:	2364      	movs	r3, #100	; 0x64
 800dc34:	2200      	movs	r2, #0
 800dc36:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800dc3a:	4620      	mov	r0, r4
 800dc3c:	f7fe fa9c 	bl	800c178 <SPI_WaitFifoStateUntilTimeout>
 800dc40:	b108      	cbz	r0, 800dc46 <SPI_DMARxAbortCallback+0x52>
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800dc42:	2340      	movs	r3, #64	; 0x40
 800dc44:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->hdmatx != NULL)
 800dc46:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800dc48:	b10b      	cbz	r3, 800dc4e <SPI_DMARxAbortCallback+0x5a>
    if (hspi->hdmatx->XferAbortCallback != NULL)
 800dc4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc4c:	b9d3      	cbnz	r3, 800dc84 <SPI_DMARxAbortCallback+0x90>
  hspi->RxXferCount = 0U;
 800dc4e:	2300      	movs	r3, #0
 800dc50:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800dc54:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 800dc56:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800dc58:	2b40      	cmp	r3, #64	; 0x40
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dc5a:	bf1c      	itt	ne
 800dc5c:	2300      	movne	r3, #0
 800dc5e:	6623      	strne	r3, [r4, #96]	; 0x60
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dc60:	2200      	movs	r2, #0
 800dc62:	9202      	str	r2, [sp, #8]
 800dc64:	6823      	ldr	r3, [r4, #0]
 800dc66:	68d9      	ldr	r1, [r3, #12]
 800dc68:	9102      	str	r1, [sp, #8]
 800dc6a:	6899      	ldr	r1, [r3, #8]
 800dc6c:	9102      	str	r1, [sp, #8]
 800dc6e:	9902      	ldr	r1, [sp, #8]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800dc70:	9203      	str	r2, [sp, #12]
 800dc72:	689b      	ldr	r3, [r3, #8]
 800dc74:	9303      	str	r3, [sp, #12]
 800dc76:	9b03      	ldr	r3, [sp, #12]
  hspi->State  = HAL_SPI_STATE_READY;
 800dc78:	2301      	movs	r3, #1
 800dc7a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  HAL_SPI_AbortCpltCallback(hspi);
 800dc7e:	4620      	mov	r0, r4
 800dc80:	f7ff ff07 	bl	800da92 <HAL_SPI_AbortCpltCallback>
}
 800dc84:	b005      	add	sp, #20
 800dc86:	bd30      	pop	{r4, r5, pc}

0800dc88 <SPI_DMATxAbortCallback>:
{
 800dc88:	b510      	push	{r4, lr}
 800dc8a:	b084      	sub	sp, #16
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800dc8c:	6a84      	ldr	r4, [r0, #40]	; 0x28
  hspi->hdmatx->XferAbortCallback = NULL;
 800dc8e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800dc90:	2200      	movs	r2, #0
 800dc92:	639a      	str	r2, [r3, #56]	; 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800dc94:	6822      	ldr	r2, [r4, #0]
 800dc96:	6853      	ldr	r3, [r2, #4]
 800dc98:	f023 0302 	bic.w	r3, r3, #2
 800dc9c:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800dc9e:	f7f6 fe41 	bl	8004924 <HAL_GetTick>
 800dca2:	4602      	mov	r2, r0
 800dca4:	2164      	movs	r1, #100	; 0x64
 800dca6:	4620      	mov	r0, r4
 800dca8:	f7fe fab2 	bl	800c210 <SPI_EndRxTxTransaction>
 800dcac:	b108      	cbz	r0, 800dcb2 <SPI_DMATxAbortCallback+0x2a>
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800dcae:	2340      	movs	r3, #64	; 0x40
 800dcb0:	6623      	str	r3, [r4, #96]	; 0x60
  __HAL_SPI_DISABLE(hspi);
 800dcb2:	6822      	ldr	r2, [r4, #0]
 800dcb4:	6813      	ldr	r3, [r2, #0]
 800dcb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dcba:	6013      	str	r3, [r2, #0]
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800dcbc:	f7f6 fe32 	bl	8004924 <HAL_GetTick>
 800dcc0:	9000      	str	r0, [sp, #0]
 800dcc2:	2364      	movs	r3, #100	; 0x64
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800dcca:	4620      	mov	r0, r4
 800dccc:	f7fe fa54 	bl	800c178 <SPI_WaitFifoStateUntilTimeout>
 800dcd0:	b108      	cbz	r0, 800dcd6 <SPI_DMATxAbortCallback+0x4e>
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800dcd2:	2340      	movs	r3, #64	; 0x40
 800dcd4:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->hdmarx != NULL)
 800dcd6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dcd8:	b10b      	cbz	r3, 800dcde <SPI_DMATxAbortCallback+0x56>
    if (hspi->hdmarx->XferAbortCallback != NULL)
 800dcda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcdc:	b9d3      	cbnz	r3, 800dd14 <SPI_DMATxAbortCallback+0x8c>
  hspi->RxXferCount = 0U;
 800dcde:	2300      	movs	r3, #0
 800dce0:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800dce4:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 800dce6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800dce8:	2b40      	cmp	r3, #64	; 0x40
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dcea:	bf1c      	itt	ne
 800dcec:	2300      	movne	r3, #0
 800dcee:	6623      	strne	r3, [r4, #96]	; 0x60
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	9202      	str	r2, [sp, #8]
 800dcf4:	6823      	ldr	r3, [r4, #0]
 800dcf6:	68d9      	ldr	r1, [r3, #12]
 800dcf8:	9102      	str	r1, [sp, #8]
 800dcfa:	6899      	ldr	r1, [r3, #8]
 800dcfc:	9102      	str	r1, [sp, #8]
 800dcfe:	9902      	ldr	r1, [sp, #8]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800dd00:	9203      	str	r2, [sp, #12]
 800dd02:	689b      	ldr	r3, [r3, #8]
 800dd04:	9303      	str	r3, [sp, #12]
 800dd06:	9b03      	ldr	r3, [sp, #12]
  hspi->State  = HAL_SPI_STATE_READY;
 800dd08:	2301      	movs	r3, #1
 800dd0a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  HAL_SPI_AbortCpltCallback(hspi);
 800dd0e:	4620      	mov	r0, r4
 800dd10:	f7ff febf 	bl	800da92 <HAL_SPI_AbortCpltCallback>
}
 800dd14:	b004      	add	sp, #16
 800dd16:	bd10      	pop	{r4, pc}

0800dd18 <HAL_SPI_GetState>:
  return hspi->State;
 800dd18:	f890 005d 	ldrb.w	r0, [r0, #93]	; 0x5d
}
 800dd1c:	4770      	bx	lr

0800dd1e <HAL_SPI_GetError>:
  return hspi->ErrorCode;
 800dd1e:	6e00      	ldr	r0, [r0, #96]	; 0x60
}
 800dd20:	4770      	bx	lr

0800dd22 <HAL_SPIEx_FlushRxFifo>:
  */
HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(SPI_HandleTypeDef *hspi)
{
  __IO uint32_t tmpreg;
  uint8_t  count = 0U;
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 800dd22:	6802      	ldr	r2, [r0, #0]
 800dd24:	2304      	movs	r3, #4
 800dd26:	6891      	ldr	r1, [r2, #8]
 800dd28:	f411 6fc0 	tst.w	r1, #1536	; 0x600
 800dd2c:	d011      	beq.n	800dd52 <HAL_SPIEx_FlushRxFifo+0x30>
{
 800dd2e:	b082      	sub	sp, #8
 800dd30:	e003      	b.n	800dd3a <HAL_SPIEx_FlushRxFifo+0x18>
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 800dd32:	6891      	ldr	r1, [r2, #8]
 800dd34:	f411 6fc0 	tst.w	r1, #1536	; 0x600
 800dd38:	d009      	beq.n	800dd4e <HAL_SPIEx_FlushRxFifo+0x2c>
  {
    count++;
    tmpreg = hspi->Instance->DR;
 800dd3a:	68d1      	ldr	r1, [r2, #12]
 800dd3c:	9101      	str	r1, [sp, #4]
    UNUSED(tmpreg); /* To avoid GCC warning */
 800dd3e:	9901      	ldr	r1, [sp, #4]
 800dd40:	3b01      	subs	r3, #1
    if (count == SPI_FIFO_SIZE)
 800dd42:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 800dd46:	d1f4      	bne.n	800dd32 <HAL_SPIEx_FlushRxFifo+0x10>
    {
      return HAL_TIMEOUT;
 800dd48:	2003      	movs	r0, #3
    }
  }
  return HAL_OK;
}
 800dd4a:	b002      	add	sp, #8
 800dd4c:	4770      	bx	lr
  return HAL_OK;
 800dd4e:	2000      	movs	r0, #0
 800dd50:	e7fb      	b.n	800dd4a <HAL_SPIEx_FlushRxFifo+0x28>
 800dd52:	2000      	movs	r0, #0
}
 800dd54:	4770      	bx	lr
	...

0800dd58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dd58:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dd5a:	6a03      	ldr	r3, [r0, #32]
 800dd5c:	f023 0301 	bic.w	r3, r3, #1
 800dd60:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dd62:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dd64:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dd66:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800dd68:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800dd6c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dd70:	680d      	ldr	r5, [r1, #0]
 800dd72:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800dd74:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800dd78:	688d      	ldr	r5, [r1, #8]
 800dd7a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800dd7c:	4d20      	ldr	r5, [pc, #128]	; (800de00 <TIM_OC1_SetConfig+0xa8>)
 800dd7e:	42a8      	cmp	r0, r5
 800dd80:	d02a      	beq.n	800ddd8 <TIM_OC1_SetConfig+0x80>
 800dd82:	4f20      	ldr	r7, [pc, #128]	; (800de04 <TIM_OC1_SetConfig+0xac>)
 800dd84:	42b8      	cmp	r0, r7
 800dd86:	d019      	beq.n	800ddbc <TIM_OC1_SetConfig+0x64>
 800dd88:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800dd8c:	42a8      	cmp	r0, r5
 800dd8e:	d01c      	beq.n	800ddca <TIM_OC1_SetConfig+0x72>
 800dd90:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800dd94:	42a8      	cmp	r0, r5
 800dd96:	d00a      	beq.n	800ddae <TIM_OC1_SetConfig+0x56>
 800dd98:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800dd9c:	42a8      	cmp	r0, r5
 800dd9e:	d127      	bne.n	800ddf0 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800dda0:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dda4:	68cd      	ldr	r5, [r1, #12]
 800dda6:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800dda8:	f023 0304 	bic.w	r3, r3, #4
 800ddac:	e01a      	b.n	800dde4 <TIM_OC1_SetConfig+0x8c>
    tmpccer &= ~TIM_CCER_CC1NP;
 800ddae:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800ddb2:	68cd      	ldr	r5, [r1, #12]
 800ddb4:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800ddb6:	f023 0304 	bic.w	r3, r3, #4
 800ddba:	e013      	b.n	800dde4 <TIM_OC1_SetConfig+0x8c>
    tmpccer &= ~TIM_CCER_CC1NP;
 800ddbc:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800ddc0:	68cd      	ldr	r5, [r1, #12]
 800ddc2:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800ddc4:	f023 0304 	bic.w	r3, r3, #4
 800ddc8:	e00c      	b.n	800dde4 <TIM_OC1_SetConfig+0x8c>
    tmpccer &= ~TIM_CCER_CC1NP;
 800ddca:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800ddce:	68cd      	ldr	r5, [r1, #12]
 800ddd0:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800ddd2:	f023 0304 	bic.w	r3, r3, #4
 800ddd6:	e005      	b.n	800dde4 <TIM_OC1_SetConfig+0x8c>
    tmpccer &= ~TIM_CCER_CC1NP;
 800ddd8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800dddc:	68cd      	ldr	r5, [r1, #12]
 800ddde:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800dde0:	f023 0304 	bic.w	r3, r3, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dde4:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800dde8:	694c      	ldr	r4, [r1, #20]
 800ddea:	698f      	ldr	r7, [r1, #24]
 800ddec:	433c      	orrs	r4, r7
 800ddee:	4326      	orrs	r6, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ddf0:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ddf2:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ddf4:	684a      	ldr	r2, [r1, #4]
 800ddf6:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ddf8:	6203      	str	r3, [r0, #32]
}
 800ddfa:	bcf0      	pop	{r4, r5, r6, r7}
 800ddfc:	4770      	bx	lr
 800ddfe:	bf00      	nop
 800de00:	40012c00 	.word	0x40012c00
 800de04:	40013400 	.word	0x40013400

0800de08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800de08:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800de0a:	6a03      	ldr	r3, [r0, #32]
 800de0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800de10:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800de12:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800de14:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800de16:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800de18:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800de1c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800de20:	680d      	ldr	r5, [r1, #0]
 800de22:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800de24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800de28:	688d      	ldr	r5, [r1, #8]
 800de2a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800de2e:	4d18      	ldr	r5, [pc, #96]	; (800de90 <TIM_OC3_SetConfig+0x88>)
 800de30:	42a8      	cmp	r0, r5
 800de32:	d017      	beq.n	800de64 <TIM_OC3_SetConfig+0x5c>
 800de34:	4f17      	ldr	r7, [pc, #92]	; (800de94 <TIM_OC3_SetConfig+0x8c>)
 800de36:	42b8      	cmp	r0, r7
 800de38:	d00c      	beq.n	800de54 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800de3a:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800de3e:	42a8      	cmp	r0, r5
 800de40:	d017      	beq.n	800de72 <TIM_OC3_SetConfig+0x6a>
 800de42:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800de46:	42a8      	cmp	r0, r5
 800de48:	d013      	beq.n	800de72 <TIM_OC3_SetConfig+0x6a>
 800de4a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800de4e:	42a8      	cmp	r0, r5
 800de50:	d116      	bne.n	800de80 <TIM_OC3_SetConfig+0x78>
 800de52:	e00e      	b.n	800de72 <TIM_OC3_SetConfig+0x6a>
    tmpccer &= ~TIM_CCER_CC3NP;
 800de54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800de58:	68cd      	ldr	r5, [r1, #12]
 800de5a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800de5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800de62:	e006      	b.n	800de72 <TIM_OC3_SetConfig+0x6a>
    tmpccer &= ~TIM_CCER_CC3NP;
 800de64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800de68:	68cd      	ldr	r5, [r1, #12]
 800de6a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800de6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800de72:	f426 5640 	bic.w	r6, r6, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800de76:	694c      	ldr	r4, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800de78:	698f      	ldr	r7, [r1, #24]
 800de7a:	433c      	orrs	r4, r7
 800de7c:	ea46 1604 	orr.w	r6, r6, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800de80:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800de82:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800de84:	684a      	ldr	r2, [r1, #4]
 800de86:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800de88:	6203      	str	r3, [r0, #32]
}
 800de8a:	bcf0      	pop	{r4, r5, r6, r7}
 800de8c:	4770      	bx	lr
 800de8e:	bf00      	nop
 800de90:	40012c00 	.word	0x40012c00
 800de94:	40013400 	.word	0x40013400

0800de98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800de98:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800de9a:	6a03      	ldr	r3, [r0, #32]
 800de9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dea0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dea2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dea4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dea6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800dea8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800deac:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800deb0:	680d      	ldr	r5, [r1, #0]
 800deb2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800deb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800deba:	688d      	ldr	r5, [r1, #8]
 800debc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dec0:	4d0f      	ldr	r5, [pc, #60]	; (800df00 <TIM_OC4_SetConfig+0x68>)
 800dec2:	42a8      	cmp	r0, r5
 800dec4:	d00f      	beq.n	800dee6 <TIM_OC4_SetConfig+0x4e>
 800dec6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800deca:	42a8      	cmp	r0, r5
 800decc:	d00b      	beq.n	800dee6 <TIM_OC4_SetConfig+0x4e>
 800dece:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800ded2:	42a8      	cmp	r0, r5
 800ded4:	d007      	beq.n	800dee6 <TIM_OC4_SetConfig+0x4e>
 800ded6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800deda:	42a8      	cmp	r0, r5
 800dedc:	d003      	beq.n	800dee6 <TIM_OC4_SetConfig+0x4e>
 800dede:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800dee2:	42a8      	cmp	r0, r5
 800dee4:	d104      	bne.n	800def0 <TIM_OC4_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800dee6:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800deea:	694d      	ldr	r5, [r1, #20]
 800deec:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800def0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800def2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800def4:	684a      	ldr	r2, [r1, #4]
 800def6:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800def8:	6203      	str	r3, [r0, #32]
}
 800defa:	bc30      	pop	{r4, r5}
 800defc:	4770      	bx	lr
 800defe:	bf00      	nop
 800df00:	40012c00 	.word	0x40012c00

0800df04 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800df04:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800df06:	6a03      	ldr	r3, [r0, #32]
 800df08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800df0c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df0e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df10:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800df12:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800df14:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800df18:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800df1c:	680d      	ldr	r5, [r1, #0]
 800df1e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800df20:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800df24:	688d      	ldr	r5, [r1, #8]
 800df26:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800df2a:	4d0f      	ldr	r5, [pc, #60]	; (800df68 <TIM_OC5_SetConfig+0x64>)
 800df2c:	42a8      	cmp	r0, r5
 800df2e:	d00f      	beq.n	800df50 <TIM_OC5_SetConfig+0x4c>
 800df30:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800df34:	42a8      	cmp	r0, r5
 800df36:	d00b      	beq.n	800df50 <TIM_OC5_SetConfig+0x4c>
 800df38:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800df3c:	42a8      	cmp	r0, r5
 800df3e:	d007      	beq.n	800df50 <TIM_OC5_SetConfig+0x4c>
 800df40:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800df44:	42a8      	cmp	r0, r5
 800df46:	d003      	beq.n	800df50 <TIM_OC5_SetConfig+0x4c>
 800df48:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800df4c:	42a8      	cmp	r0, r5
 800df4e:	d104      	bne.n	800df5a <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800df50:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800df54:	694d      	ldr	r5, [r1, #20]
 800df56:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800df5a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800df5c:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800df5e:	684a      	ldr	r2, [r1, #4]
 800df60:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800df62:	6203      	str	r3, [r0, #32]
}
 800df64:	bc30      	pop	{r4, r5}
 800df66:	4770      	bx	lr
 800df68:	40012c00 	.word	0x40012c00

0800df6c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800df6c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800df6e:	6a03      	ldr	r3, [r0, #32]
 800df70:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800df74:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df76:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df78:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800df7a:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800df7c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800df80:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800df84:	680d      	ldr	r5, [r1, #0]
 800df86:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800df8a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800df8e:	688d      	ldr	r5, [r1, #8]
 800df90:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800df94:	4d0f      	ldr	r5, [pc, #60]	; (800dfd4 <TIM_OC6_SetConfig+0x68>)
 800df96:	42a8      	cmp	r0, r5
 800df98:	d00f      	beq.n	800dfba <TIM_OC6_SetConfig+0x4e>
 800df9a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800df9e:	42a8      	cmp	r0, r5
 800dfa0:	d00b      	beq.n	800dfba <TIM_OC6_SetConfig+0x4e>
 800dfa2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800dfa6:	42a8      	cmp	r0, r5
 800dfa8:	d007      	beq.n	800dfba <TIM_OC6_SetConfig+0x4e>
 800dfaa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800dfae:	42a8      	cmp	r0, r5
 800dfb0:	d003      	beq.n	800dfba <TIM_OC6_SetConfig+0x4e>
 800dfb2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800dfb6:	42a8      	cmp	r0, r5
 800dfb8:	d104      	bne.n	800dfc4 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800dfba:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800dfbe:	694d      	ldr	r5, [r1, #20]
 800dfc0:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dfc4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dfc6:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800dfc8:	684a      	ldr	r2, [r1, #4]
 800dfca:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dfcc:	6203      	str	r3, [r0, #32]
}
 800dfce:	bc30      	pop	{r4, r5}
 800dfd0:	4770      	bx	lr
 800dfd2:	bf00      	nop
 800dfd4:	40012c00 	.word	0x40012c00
}
 800dfd8:	4770      	bx	lr
}
 800dfda:	4770      	bx	lr

0800dfdc <HAL_TIM_Base_DeInit>:
{
 800dfdc:	b510      	push	{r4, lr}
 800dfde:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800dfe0:	2302      	movs	r3, #2
 800dfe2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 800dfe6:	6803      	ldr	r3, [r0, #0]
 800dfe8:	6a19      	ldr	r1, [r3, #32]
 800dfea:	f241 1211 	movw	r2, #4369	; 0x1111
 800dfee:	4211      	tst	r1, r2
 800dff0:	d108      	bne.n	800e004 <HAL_TIM_Base_DeInit+0x28>
 800dff2:	6a19      	ldr	r1, [r3, #32]
 800dff4:	f240 4244 	movw	r2, #1092	; 0x444
 800dff8:	4211      	tst	r1, r2
 800dffa:	d103      	bne.n	800e004 <HAL_TIM_Base_DeInit+0x28>
 800dffc:	681a      	ldr	r2, [r3, #0]
 800dffe:	f022 0201 	bic.w	r2, r2, #1
 800e002:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_MspDeInit(htim);
 800e004:	4620      	mov	r0, r4
 800e006:	f7f6 fa35 	bl	8004474 <HAL_TIM_Base_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 800e00a:	2000      	movs	r0, #0
 800e00c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800e010:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800e014:	bd10      	pop	{r4, pc}
	...

0800e018 <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 800e018:	2302      	movs	r3, #2
 800e01a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e01e:	6802      	ldr	r2, [r0, #0]
 800e020:	6891      	ldr	r1, [r2, #8]
 800e022:	4b08      	ldr	r3, [pc, #32]	; (800e044 <HAL_TIM_Base_Start+0x2c>)
 800e024:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e026:	2b06      	cmp	r3, #6
 800e028:	d006      	beq.n	800e038 <HAL_TIM_Base_Start+0x20>
 800e02a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e02e:	d003      	beq.n	800e038 <HAL_TIM_Base_Start+0x20>
    __HAL_TIM_ENABLE(htim);
 800e030:	6813      	ldr	r3, [r2, #0]
 800e032:	f043 0301 	orr.w	r3, r3, #1
 800e036:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 800e038:	2301      	movs	r3, #1
 800e03a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 800e03e:	2000      	movs	r0, #0
 800e040:	4770      	bx	lr
 800e042:	bf00      	nop
 800e044:	00010007 	.word	0x00010007

0800e048 <HAL_TIM_Base_Stop>:
  htim->State = HAL_TIM_STATE_BUSY;
 800e048:	2302      	movs	r3, #2
 800e04a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 800e04e:	6803      	ldr	r3, [r0, #0]
 800e050:	6a19      	ldr	r1, [r3, #32]
 800e052:	f241 1211 	movw	r2, #4369	; 0x1111
 800e056:	4211      	tst	r1, r2
 800e058:	d108      	bne.n	800e06c <HAL_TIM_Base_Stop+0x24>
 800e05a:	6a19      	ldr	r1, [r3, #32]
 800e05c:	f240 4244 	movw	r2, #1092	; 0x444
 800e060:	4211      	tst	r1, r2
 800e062:	d103      	bne.n	800e06c <HAL_TIM_Base_Stop+0x24>
 800e064:	681a      	ldr	r2, [r3, #0]
 800e066:	f022 0201 	bic.w	r2, r2, #1
 800e06a:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800e06c:	2301      	movs	r3, #1
 800e06e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 800e072:	2000      	movs	r0, #0
 800e074:	4770      	bx	lr
	...

0800e078 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e078:	6802      	ldr	r2, [r0, #0]
 800e07a:	68d3      	ldr	r3, [r2, #12]
 800e07c:	f043 0301 	orr.w	r3, r3, #1
 800e080:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e082:	6802      	ldr	r2, [r0, #0]
 800e084:	6891      	ldr	r1, [r2, #8]
 800e086:	4b06      	ldr	r3, [pc, #24]	; (800e0a0 <HAL_TIM_Base_Start_IT+0x28>)
 800e088:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e08a:	2b06      	cmp	r3, #6
 800e08c:	d006      	beq.n	800e09c <HAL_TIM_Base_Start_IT+0x24>
 800e08e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e092:	d003      	beq.n	800e09c <HAL_TIM_Base_Start_IT+0x24>
    __HAL_TIM_ENABLE(htim);
 800e094:	6813      	ldr	r3, [r2, #0]
 800e096:	f043 0301 	orr.w	r3, r3, #1
 800e09a:	6013      	str	r3, [r2, #0]
}
 800e09c:	2000      	movs	r0, #0
 800e09e:	4770      	bx	lr
 800e0a0:	00010007 	.word	0x00010007

0800e0a4 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800e0a4:	6802      	ldr	r2, [r0, #0]
 800e0a6:	68d3      	ldr	r3, [r2, #12]
 800e0a8:	f023 0301 	bic.w	r3, r3, #1
 800e0ac:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 800e0ae:	6803      	ldr	r3, [r0, #0]
 800e0b0:	6a19      	ldr	r1, [r3, #32]
 800e0b2:	f241 1211 	movw	r2, #4369	; 0x1111
 800e0b6:	4211      	tst	r1, r2
 800e0b8:	d108      	bne.n	800e0cc <HAL_TIM_Base_Stop_IT+0x28>
 800e0ba:	6a19      	ldr	r1, [r3, #32]
 800e0bc:	f240 4244 	movw	r2, #1092	; 0x444
 800e0c0:	4211      	tst	r1, r2
 800e0c2:	d103      	bne.n	800e0cc <HAL_TIM_Base_Stop_IT+0x28>
 800e0c4:	681a      	ldr	r2, [r3, #0]
 800e0c6:	f022 0201 	bic.w	r2, r2, #1
 800e0ca:	601a      	str	r2, [r3, #0]
}
 800e0cc:	2000      	movs	r0, #0
 800e0ce:	4770      	bx	lr

0800e0d0 <HAL_TIM_Base_Start_DMA>:
{
 800e0d0:	b538      	push	{r3, r4, r5, lr}
  if ((htim->State == HAL_TIM_STATE_BUSY))
 800e0d2:	f890 503d 	ldrb.w	r5, [r0, #61]	; 0x3d
 800e0d6:	b2ed      	uxtb	r5, r5
 800e0d8:	2d02      	cmp	r5, #2
 800e0da:	d031      	beq.n	800e140 <HAL_TIM_Base_Start_DMA+0x70>
  else if ((htim->State == HAL_TIM_STATE_READY))
 800e0dc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800e0e0:	b2db      	uxtb	r3, r3
 800e0e2:	2b01      	cmp	r3, #1
 800e0e4:	d103      	bne.n	800e0ee <HAL_TIM_Base_Start_DMA+0x1e>
    if ((pData == NULL) && (Length > 0U))
 800e0e6:	b339      	cbz	r1, 800e138 <HAL_TIM_Base_Start_DMA+0x68>
      htim->State = HAL_TIM_STATE_BUSY;
 800e0e8:	2302      	movs	r3, #2
 800e0ea:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 800e0ee:	4613      	mov	r3, r2
 800e0f0:	4604      	mov	r4, r0
  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 800e0f2:	6a02      	ldr	r2, [r0, #32]
 800e0f4:	4815      	ldr	r0, [pc, #84]	; (800e14c <HAL_TIM_Base_Start_DMA+0x7c>)
 800e0f6:	62d0      	str	r0, [r2, #44]	; 0x2c
  htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 800e0f8:	6a22      	ldr	r2, [r4, #32]
 800e0fa:	4815      	ldr	r0, [pc, #84]	; (800e150 <HAL_TIM_Base_Start_DMA+0x80>)
 800e0fc:	6310      	str	r0, [r2, #48]	; 0x30
  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 800e0fe:	6a22      	ldr	r2, [r4, #32]
 800e100:	4814      	ldr	r0, [pc, #80]	; (800e154 <HAL_TIM_Base_Start_DMA+0x84>)
 800e102:	6350      	str	r0, [r2, #52]	; 0x34
  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR, Length) != HAL_OK)
 800e104:	6822      	ldr	r2, [r4, #0]
 800e106:	322c      	adds	r2, #44	; 0x2c
 800e108:	6a20      	ldr	r0, [r4, #32]
 800e10a:	f7f6 ff7e 	bl	800500a <HAL_DMA_Start_IT>
 800e10e:	4603      	mov	r3, r0
 800e110:	b9c0      	cbnz	r0, 800e144 <HAL_TIM_Base_Start_DMA+0x74>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 800e112:	6821      	ldr	r1, [r4, #0]
 800e114:	68ca      	ldr	r2, [r1, #12]
 800e116:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e11a:	60ca      	str	r2, [r1, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e11c:	6821      	ldr	r1, [r4, #0]
 800e11e:	6888      	ldr	r0, [r1, #8]
 800e120:	4a0d      	ldr	r2, [pc, #52]	; (800e158 <HAL_TIM_Base_Start_DMA+0x88>)
 800e122:	4002      	ands	r2, r0
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e124:	2a06      	cmp	r2, #6
 800e126:	d00e      	beq.n	800e146 <HAL_TIM_Base_Start_DMA+0x76>
 800e128:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800e12c:	d00b      	beq.n	800e146 <HAL_TIM_Base_Start_DMA+0x76>
    __HAL_TIM_ENABLE(htim);
 800e12e:	680a      	ldr	r2, [r1, #0]
 800e130:	f042 0201 	orr.w	r2, r2, #1
 800e134:	600a      	str	r2, [r1, #0]
 800e136:	e006      	b.n	800e146 <HAL_TIM_Base_Start_DMA+0x76>
    if ((pData == NULL) && (Length > 0U))
 800e138:	2a00      	cmp	r2, #0
 800e13a:	d0d5      	beq.n	800e0e8 <HAL_TIM_Base_Start_DMA+0x18>
      return HAL_ERROR;
 800e13c:	2301      	movs	r3, #1
 800e13e:	e002      	b.n	800e146 <HAL_TIM_Base_Start_DMA+0x76>
    return HAL_BUSY;
 800e140:	2302      	movs	r3, #2
 800e142:	e000      	b.n	800e146 <HAL_TIM_Base_Start_DMA+0x76>
    return HAL_ERROR;
 800e144:	2301      	movs	r3, #1
}
 800e146:	4618      	mov	r0, r3
 800e148:	bd38      	pop	{r3, r4, r5, pc}
 800e14a:	bf00      	nop
 800e14c:	0800e7d3 	.word	0x0800e7d3
 800e150:	0800e7e5 	.word	0x0800e7e5
 800e154:	0800eacf 	.word	0x0800eacf
 800e158:	00010007 	.word	0x00010007

0800e15c <HAL_TIM_Base_Stop_DMA>:
{
 800e15c:	b510      	push	{r4, lr}
 800e15e:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 800e160:	6802      	ldr	r2, [r0, #0]
 800e162:	68d3      	ldr	r3, [r2, #12]
 800e164:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e168:	60d3      	str	r3, [r2, #12]
  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 800e16a:	6a00      	ldr	r0, [r0, #32]
 800e16c:	f7f6 ffbf 	bl	80050ee <HAL_DMA_Abort_IT>
  __HAL_TIM_DISABLE(htim);
 800e170:	6823      	ldr	r3, [r4, #0]
 800e172:	6a19      	ldr	r1, [r3, #32]
 800e174:	f241 1211 	movw	r2, #4369	; 0x1111
 800e178:	4211      	tst	r1, r2
 800e17a:	d108      	bne.n	800e18e <HAL_TIM_Base_Stop_DMA+0x32>
 800e17c:	6a19      	ldr	r1, [r3, #32]
 800e17e:	f240 4244 	movw	r2, #1092	; 0x444
 800e182:	4211      	tst	r1, r2
 800e184:	d103      	bne.n	800e18e <HAL_TIM_Base_Stop_DMA+0x32>
 800e186:	681a      	ldr	r2, [r3, #0]
 800e188:	f022 0201 	bic.w	r2, r2, #1
 800e18c:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800e18e:	2301      	movs	r3, #1
 800e190:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800e194:	2000      	movs	r0, #0
 800e196:	bd10      	pop	{r4, pc}

0800e198 <HAL_TIM_OC_MspInit>:
}
 800e198:	4770      	bx	lr

0800e19a <HAL_TIM_OC_MspDeInit>:
}
 800e19a:	4770      	bx	lr

0800e19c <HAL_TIM_OC_DeInit>:
{
 800e19c:	b510      	push	{r4, lr}
 800e19e:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800e1a0:	2302      	movs	r3, #2
 800e1a2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 800e1a6:	6803      	ldr	r3, [r0, #0]
 800e1a8:	6a19      	ldr	r1, [r3, #32]
 800e1aa:	f241 1211 	movw	r2, #4369	; 0x1111
 800e1ae:	4211      	tst	r1, r2
 800e1b0:	d108      	bne.n	800e1c4 <HAL_TIM_OC_DeInit+0x28>
 800e1b2:	6a19      	ldr	r1, [r3, #32]
 800e1b4:	f240 4244 	movw	r2, #1092	; 0x444
 800e1b8:	4211      	tst	r1, r2
 800e1ba:	d103      	bne.n	800e1c4 <HAL_TIM_OC_DeInit+0x28>
 800e1bc:	681a      	ldr	r2, [r3, #0]
 800e1be:	f022 0201 	bic.w	r2, r2, #1
 800e1c2:	601a      	str	r2, [r3, #0]
  HAL_TIM_OC_MspDeInit(htim);
 800e1c4:	4620      	mov	r0, r4
 800e1c6:	f7ff ffe8 	bl	800e19a <HAL_TIM_OC_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 800e1ca:	2000      	movs	r0, #0
 800e1cc:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800e1d0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800e1d4:	bd10      	pop	{r4, pc}

0800e1d6 <HAL_TIM_PWM_MspInit>:
}
 800e1d6:	4770      	bx	lr

0800e1d8 <HAL_TIM_PWM_MspDeInit>:
}
 800e1d8:	4770      	bx	lr

0800e1da <HAL_TIM_PWM_DeInit>:
{
 800e1da:	b510      	push	{r4, lr}
 800e1dc:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800e1de:	2302      	movs	r3, #2
 800e1e0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 800e1e4:	6803      	ldr	r3, [r0, #0]
 800e1e6:	6a19      	ldr	r1, [r3, #32]
 800e1e8:	f241 1211 	movw	r2, #4369	; 0x1111
 800e1ec:	4211      	tst	r1, r2
 800e1ee:	d108      	bne.n	800e202 <HAL_TIM_PWM_DeInit+0x28>
 800e1f0:	6a19      	ldr	r1, [r3, #32]
 800e1f2:	f240 4244 	movw	r2, #1092	; 0x444
 800e1f6:	4211      	tst	r1, r2
 800e1f8:	d103      	bne.n	800e202 <HAL_TIM_PWM_DeInit+0x28>
 800e1fa:	681a      	ldr	r2, [r3, #0]
 800e1fc:	f022 0201 	bic.w	r2, r2, #1
 800e200:	601a      	str	r2, [r3, #0]
  HAL_TIM_PWM_MspDeInit(htim);
 800e202:	4620      	mov	r0, r4
 800e204:	f7ff ffe8 	bl	800e1d8 <HAL_TIM_PWM_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 800e208:	2000      	movs	r0, #0
 800e20a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800e20e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800e212:	bd10      	pop	{r4, pc}

0800e214 <HAL_TIM_IC_MspInit>:
}
 800e214:	4770      	bx	lr

0800e216 <HAL_TIM_IC_MspDeInit>:
}
 800e216:	4770      	bx	lr

0800e218 <HAL_TIM_IC_DeInit>:
{
 800e218:	b510      	push	{r4, lr}
 800e21a:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800e21c:	2302      	movs	r3, #2
 800e21e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 800e222:	6803      	ldr	r3, [r0, #0]
 800e224:	6a19      	ldr	r1, [r3, #32]
 800e226:	f241 1211 	movw	r2, #4369	; 0x1111
 800e22a:	4211      	tst	r1, r2
 800e22c:	d108      	bne.n	800e240 <HAL_TIM_IC_DeInit+0x28>
 800e22e:	6a19      	ldr	r1, [r3, #32]
 800e230:	f240 4244 	movw	r2, #1092	; 0x444
 800e234:	4211      	tst	r1, r2
 800e236:	d103      	bne.n	800e240 <HAL_TIM_IC_DeInit+0x28>
 800e238:	681a      	ldr	r2, [r3, #0]
 800e23a:	f022 0201 	bic.w	r2, r2, #1
 800e23e:	601a      	str	r2, [r3, #0]
  HAL_TIM_IC_MspDeInit(htim);
 800e240:	4620      	mov	r0, r4
 800e242:	f7ff ffe8 	bl	800e216 <HAL_TIM_IC_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 800e246:	2000      	movs	r0, #0
 800e248:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800e24c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800e250:	bd10      	pop	{r4, pc}

0800e252 <HAL_TIM_OnePulse_MspInit>:
}
 800e252:	4770      	bx	lr

0800e254 <HAL_TIM_OnePulse_MspDeInit>:
}
 800e254:	4770      	bx	lr

0800e256 <HAL_TIM_OnePulse_DeInit>:
{
 800e256:	b510      	push	{r4, lr}
 800e258:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800e25a:	2302      	movs	r3, #2
 800e25c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 800e260:	6803      	ldr	r3, [r0, #0]
 800e262:	6a19      	ldr	r1, [r3, #32]
 800e264:	f241 1211 	movw	r2, #4369	; 0x1111
 800e268:	4211      	tst	r1, r2
 800e26a:	d108      	bne.n	800e27e <HAL_TIM_OnePulse_DeInit+0x28>
 800e26c:	6a19      	ldr	r1, [r3, #32]
 800e26e:	f240 4244 	movw	r2, #1092	; 0x444
 800e272:	4211      	tst	r1, r2
 800e274:	d103      	bne.n	800e27e <HAL_TIM_OnePulse_DeInit+0x28>
 800e276:	681a      	ldr	r2, [r3, #0]
 800e278:	f022 0201 	bic.w	r2, r2, #1
 800e27c:	601a      	str	r2, [r3, #0]
  HAL_TIM_OnePulse_MspDeInit(htim);
 800e27e:	4620      	mov	r0, r4
 800e280:	f7ff ffe8 	bl	800e254 <HAL_TIM_OnePulse_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 800e284:	2000      	movs	r0, #0
 800e286:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800e28a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800e28e:	bd10      	pop	{r4, pc}

0800e290 <HAL_TIM_Encoder_MspInit>:
}
 800e290:	4770      	bx	lr

0800e292 <HAL_TIM_Encoder_MspDeInit>:
}
 800e292:	4770      	bx	lr

0800e294 <HAL_TIM_Encoder_DeInit>:
{
 800e294:	b510      	push	{r4, lr}
 800e296:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800e298:	2302      	movs	r3, #2
 800e29a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 800e29e:	6803      	ldr	r3, [r0, #0]
 800e2a0:	6a19      	ldr	r1, [r3, #32]
 800e2a2:	f241 1211 	movw	r2, #4369	; 0x1111
 800e2a6:	4211      	tst	r1, r2
 800e2a8:	d108      	bne.n	800e2bc <HAL_TIM_Encoder_DeInit+0x28>
 800e2aa:	6a19      	ldr	r1, [r3, #32]
 800e2ac:	f240 4244 	movw	r2, #1092	; 0x444
 800e2b0:	4211      	tst	r1, r2
 800e2b2:	d103      	bne.n	800e2bc <HAL_TIM_Encoder_DeInit+0x28>
 800e2b4:	681a      	ldr	r2, [r3, #0]
 800e2b6:	f022 0201 	bic.w	r2, r2, #1
 800e2ba:	601a      	str	r2, [r3, #0]
  HAL_TIM_Encoder_MspDeInit(htim);
 800e2bc:	4620      	mov	r0, r4
 800e2be:	f7ff ffe8 	bl	800e292 <HAL_TIM_Encoder_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 800e2c2:	2000      	movs	r0, #0
 800e2c4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800e2c8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800e2cc:	bd10      	pop	{r4, pc}
	...

0800e2d0 <HAL_TIM_DMABurst_WriteStart>:
{
 800e2d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2d4:	9e06      	ldr	r6, [sp, #24]
  if ((htim->State == HAL_TIM_STATE_BUSY))
 800e2d6:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800e2da:	b2e4      	uxtb	r4, r4
 800e2dc:	2c02      	cmp	r4, #2
 800e2de:	f000 80cd 	beq.w	800e47c <HAL_TIM_DMABurst_WriteStart+0x1ac>
  else if ((htim->State == HAL_TIM_STATE_READY))
 800e2e2:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800e2e6:	b2e4      	uxtb	r4, r4
 800e2e8:	2c01      	cmp	r4, #1
 800e2ea:	d01e      	beq.n	800e32a <HAL_TIM_DMABurst_WriteStart+0x5a>
 800e2ec:	461f      	mov	r7, r3
 800e2ee:	4615      	mov	r5, r2
 800e2f0:	4688      	mov	r8, r1
 800e2f2:	4604      	mov	r4, r0
  switch (BurstRequestSrc)
 800e2f4:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800e2f8:	d07e      	beq.n	800e3f8 <HAL_TIM_DMABurst_WriteStart+0x128>
 800e2fa:	d81f      	bhi.n	800e33c <HAL_TIM_DMABurst_WriteStart+0x6c>
 800e2fc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800e300:	d050      	beq.n	800e3a4 <HAL_TIM_DMABurst_WriteStart+0xd4>
 800e302:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800e306:	d062      	beq.n	800e3ce <HAL_TIM_DMABurst_WriteStart+0xfe>
 800e308:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800e30c:	d035      	beq.n	800e37a <HAL_TIM_DMABurst_WriteStart+0xaa>
  htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 800e30e:	6823      	ldr	r3, [r4, #0]
 800e310:	ea46 0608 	orr.w	r6, r6, r8
 800e314:	649e      	str	r6, [r3, #72]	; 0x48
  __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 800e316:	6823      	ldr	r3, [r4, #0]
 800e318:	68da      	ldr	r2, [r3, #12]
 800e31a:	4315      	orrs	r5, r2
 800e31c:	60dd      	str	r5, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 800e31e:	2301      	movs	r3, #1
 800e320:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800e324:	2000      	movs	r0, #0
}
 800e326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 800e32a:	b11b      	cbz	r3, 800e334 <HAL_TIM_DMABurst_WriteStart+0x64>
      htim->State = HAL_TIM_STATE_BUSY;
 800e32c:	2402      	movs	r4, #2
 800e32e:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 800e332:	e7db      	b.n	800e2ec <HAL_TIM_DMABurst_WriteStart+0x1c>
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 800e334:	2e00      	cmp	r6, #0
 800e336:	d0f9      	beq.n	800e32c <HAL_TIM_DMABurst_WriteStart+0x5c>
      return HAL_ERROR;
 800e338:	2001      	movs	r0, #1
 800e33a:	e7f4      	b.n	800e326 <HAL_TIM_DMABurst_WriteStart+0x56>
  switch (BurstRequestSrc)
 800e33c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800e340:	d070      	beq.n	800e424 <HAL_TIM_DMABurst_WriteStart+0x154>
 800e342:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800e346:	f000 8083 	beq.w	800e450 <HAL_TIM_DMABurst_WriteStart+0x180>
 800e34a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800e34e:	d1de      	bne.n	800e30e <HAL_TIM_DMABurst_WriteStart+0x3e>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800e350:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800e352:	4a4b      	ldr	r2, [pc, #300]	; (800e480 <HAL_TIM_DMABurst_WriteStart+0x1b0>)
 800e354:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800e356:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800e358:	4a4a      	ldr	r2, [pc, #296]	; (800e484 <HAL_TIM_DMABurst_WriteStart+0x1b4>)
 800e35a:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800e35c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800e35e:	4a4a      	ldr	r2, [pc, #296]	; (800e488 <HAL_TIM_DMABurst_WriteStart+0x1b8>)
 800e360:	635a      	str	r2, [r3, #52]	; 0x34
                           (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e362:	0a33      	lsrs	r3, r6, #8
 800e364:	6802      	ldr	r2, [r0, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
 800e366:	3301      	adds	r3, #1
 800e368:	324c      	adds	r2, #76	; 0x4c
 800e36a:	4639      	mov	r1, r7
 800e36c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800e36e:	f7f6 fe4c 	bl	800500a <HAL_DMA_Start_IT>
 800e372:	2800      	cmp	r0, #0
 800e374:	d0cb      	beq.n	800e30e <HAL_TIM_DMABurst_WriteStart+0x3e>
        return HAL_ERROR;
 800e376:	2001      	movs	r0, #1
 800e378:	e7d5      	b.n	800e326 <HAL_TIM_DMABurst_WriteStart+0x56>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 800e37a:	6a03      	ldr	r3, [r0, #32]
 800e37c:	4a43      	ldr	r2, [pc, #268]	; (800e48c <HAL_TIM_DMABurst_WriteStart+0x1bc>)
 800e37e:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 800e380:	6a03      	ldr	r3, [r0, #32]
 800e382:	4a43      	ldr	r2, [pc, #268]	; (800e490 <HAL_TIM_DMABurst_WriteStart+0x1c0>)
 800e384:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 800e386:	6a03      	ldr	r3, [r0, #32]
 800e388:	4a3f      	ldr	r2, [pc, #252]	; (800e488 <HAL_TIM_DMABurst_WriteStart+0x1b8>)
 800e38a:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e38c:	0a33      	lsrs	r3, r6, #8
 800e38e:	6802      	ldr	r2, [r0, #0]
 800e390:	3301      	adds	r3, #1
 800e392:	324c      	adds	r2, #76	; 0x4c
 800e394:	4639      	mov	r1, r7
 800e396:	6a00      	ldr	r0, [r0, #32]
 800e398:	f7f6 fe37 	bl	800500a <HAL_DMA_Start_IT>
 800e39c:	2800      	cmp	r0, #0
 800e39e:	d0b6      	beq.n	800e30e <HAL_TIM_DMABurst_WriteStart+0x3e>
        return HAL_ERROR;
 800e3a0:	2001      	movs	r0, #1
 800e3a2:	e7c0      	b.n	800e326 <HAL_TIM_DMABurst_WriteStart+0x56>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800e3a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e3a6:	4a36      	ldr	r2, [pc, #216]	; (800e480 <HAL_TIM_DMABurst_WriteStart+0x1b0>)
 800e3a8:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800e3aa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e3ac:	4a35      	ldr	r2, [pc, #212]	; (800e484 <HAL_TIM_DMABurst_WriteStart+0x1b4>)
 800e3ae:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800e3b0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e3b2:	4a35      	ldr	r2, [pc, #212]	; (800e488 <HAL_TIM_DMABurst_WriteStart+0x1b8>)
 800e3b4:	635a      	str	r2, [r3, #52]	; 0x34
                           (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e3b6:	0a33      	lsrs	r3, r6, #8
 800e3b8:	6802      	ldr	r2, [r0, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
 800e3ba:	3301      	adds	r3, #1
 800e3bc:	324c      	adds	r2, #76	; 0x4c
 800e3be:	4639      	mov	r1, r7
 800e3c0:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800e3c2:	f7f6 fe22 	bl	800500a <HAL_DMA_Start_IT>
 800e3c6:	2800      	cmp	r0, #0
 800e3c8:	d0a1      	beq.n	800e30e <HAL_TIM_DMABurst_WriteStart+0x3e>
        return HAL_ERROR;
 800e3ca:	2001      	movs	r0, #1
 800e3cc:	e7ab      	b.n	800e326 <HAL_TIM_DMABurst_WriteStart+0x56>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800e3ce:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800e3d0:	4a2b      	ldr	r2, [pc, #172]	; (800e480 <HAL_TIM_DMABurst_WriteStart+0x1b0>)
 800e3d2:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800e3d4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800e3d6:	4a2b      	ldr	r2, [pc, #172]	; (800e484 <HAL_TIM_DMABurst_WriteStart+0x1b4>)
 800e3d8:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800e3da:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800e3dc:	4a2a      	ldr	r2, [pc, #168]	; (800e488 <HAL_TIM_DMABurst_WriteStart+0x1b8>)
 800e3de:	635a      	str	r2, [r3, #52]	; 0x34
                           (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e3e0:	0a33      	lsrs	r3, r6, #8
 800e3e2:	6802      	ldr	r2, [r0, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
 800e3e4:	3301      	adds	r3, #1
 800e3e6:	324c      	adds	r2, #76	; 0x4c
 800e3e8:	4639      	mov	r1, r7
 800e3ea:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800e3ec:	f7f6 fe0d 	bl	800500a <HAL_DMA_Start_IT>
 800e3f0:	2800      	cmp	r0, #0
 800e3f2:	d08c      	beq.n	800e30e <HAL_TIM_DMABurst_WriteStart+0x3e>
        return HAL_ERROR;
 800e3f4:	2001      	movs	r0, #1
 800e3f6:	e796      	b.n	800e326 <HAL_TIM_DMABurst_WriteStart+0x56>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800e3f8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e3fa:	4a21      	ldr	r2, [pc, #132]	; (800e480 <HAL_TIM_DMABurst_WriteStart+0x1b0>)
 800e3fc:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800e3fe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e400:	4a20      	ldr	r2, [pc, #128]	; (800e484 <HAL_TIM_DMABurst_WriteStart+0x1b4>)
 800e402:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800e404:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e406:	4a20      	ldr	r2, [pc, #128]	; (800e488 <HAL_TIM_DMABurst_WriteStart+0x1b8>)
 800e408:	635a      	str	r2, [r3, #52]	; 0x34
                           (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e40a:	0a33      	lsrs	r3, r6, #8
 800e40c:	6802      	ldr	r2, [r0, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
 800e40e:	3301      	adds	r3, #1
 800e410:	324c      	adds	r2, #76	; 0x4c
 800e412:	4639      	mov	r1, r7
 800e414:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800e416:	f7f6 fdf8 	bl	800500a <HAL_DMA_Start_IT>
 800e41a:	2800      	cmp	r0, #0
 800e41c:	f43f af77 	beq.w	800e30e <HAL_TIM_DMABurst_WriteStart+0x3e>
        return HAL_ERROR;
 800e420:	2001      	movs	r0, #1
 800e422:	e780      	b.n	800e326 <HAL_TIM_DMABurst_WriteStart+0x56>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 800e424:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e426:	4a1b      	ldr	r2, [pc, #108]	; (800e494 <HAL_TIM_DMABurst_WriteStart+0x1c4>)
 800e428:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 800e42a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e42c:	4a1a      	ldr	r2, [pc, #104]	; (800e498 <HAL_TIM_DMABurst_WriteStart+0x1c8>)
 800e42e:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 800e430:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e432:	4a15      	ldr	r2, [pc, #84]	; (800e488 <HAL_TIM_DMABurst_WriteStart+0x1b8>)
 800e434:	635a      	str	r2, [r3, #52]	; 0x34
                           (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e436:	0a33      	lsrs	r3, r6, #8
 800e438:	6802      	ldr	r2, [r0, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
 800e43a:	3301      	adds	r3, #1
 800e43c:	324c      	adds	r2, #76	; 0x4c
 800e43e:	4639      	mov	r1, r7
 800e440:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800e442:	f7f6 fde2 	bl	800500a <HAL_DMA_Start_IT>
 800e446:	2800      	cmp	r0, #0
 800e448:	f43f af61 	beq.w	800e30e <HAL_TIM_DMABurst_WriteStart+0x3e>
        return HAL_ERROR;
 800e44c:	2001      	movs	r0, #1
 800e44e:	e76a      	b.n	800e326 <HAL_TIM_DMABurst_WriteStart+0x56>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 800e450:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e452:	4a12      	ldr	r2, [pc, #72]	; (800e49c <HAL_TIM_DMABurst_WriteStart+0x1cc>)
 800e454:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 800e456:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e458:	4a11      	ldr	r2, [pc, #68]	; (800e4a0 <HAL_TIM_DMABurst_WriteStart+0x1d0>)
 800e45a:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 800e45c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e45e:	4a0a      	ldr	r2, [pc, #40]	; (800e488 <HAL_TIM_DMABurst_WriteStart+0x1b8>)
 800e460:	635a      	str	r2, [r3, #52]	; 0x34
                           (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e462:	0a33      	lsrs	r3, r6, #8
 800e464:	6802      	ldr	r2, [r0, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
 800e466:	3301      	adds	r3, #1
 800e468:	324c      	adds	r2, #76	; 0x4c
 800e46a:	4639      	mov	r1, r7
 800e46c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e46e:	f7f6 fdcc 	bl	800500a <HAL_DMA_Start_IT>
 800e472:	2800      	cmp	r0, #0
 800e474:	f43f af4b 	beq.w	800e30e <HAL_TIM_DMABurst_WriteStart+0x3e>
        return HAL_ERROR;
 800e478:	2001      	movs	r0, #1
 800e47a:	e754      	b.n	800e326 <HAL_TIM_DMABurst_WriteStart+0x56>
    return HAL_BUSY;
 800e47c:	2002      	movs	r0, #2
 800e47e:	e752      	b.n	800e326 <HAL_TIM_DMABurst_WriteStart+0x56>
 800e480:	0800e885 	.word	0x0800e885
 800e484:	0800e8cb 	.word	0x0800e8cb
 800e488:	0800eacf 	.word	0x0800eacf
 800e48c:	0800e7d3 	.word	0x0800e7d3
 800e490:	0800e7e5 	.word	0x0800e7e5
 800e494:	0801170d 	.word	0x0801170d
 800e498:	0801171f 	.word	0x0801171f
 800e49c:	0800eaab 	.word	0x0800eaab
 800e4a0:	0800eabd 	.word	0x0800eabd

0800e4a4 <HAL_TIM_DMABurst_WriteStop>:
{
 800e4a4:	b538      	push	{r3, r4, r5, lr}
 800e4a6:	4605      	mov	r5, r0
 800e4a8:	460c      	mov	r4, r1
  switch (BurstRequestSrc)
 800e4aa:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800e4ae:	d029      	beq.n	800e504 <HAL_TIM_DMABurst_WriteStop+0x60>
 800e4b0:	d813      	bhi.n	800e4da <HAL_TIM_DMABurst_WriteStop+0x36>
 800e4b2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800e4b6:	d01d      	beq.n	800e4f4 <HAL_TIM_DMABurst_WriteStop+0x50>
 800e4b8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e4bc:	d01e      	beq.n	800e4fc <HAL_TIM_DMABurst_WriteStop+0x58>
 800e4be:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800e4c2:	d103      	bne.n	800e4cc <HAL_TIM_DMABurst_WriteStop+0x28>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 800e4c4:	6a00      	ldr	r0, [r0, #32]
 800e4c6:	f7f6 fe12 	bl	80050ee <HAL_DMA_Abort_IT>
  if (HAL_OK == status)
 800e4ca:	b928      	cbnz	r0, 800e4d8 <HAL_TIM_DMABurst_WriteStop+0x34>
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 800e4cc:	682a      	ldr	r2, [r5, #0]
 800e4ce:	68d3      	ldr	r3, [r2, #12]
 800e4d0:	ea23 0404 	bic.w	r4, r3, r4
 800e4d4:	60d4      	str	r4, [r2, #12]
 800e4d6:	2000      	movs	r0, #0
}
 800e4d8:	bd38      	pop	{r3, r4, r5, pc}
  switch (BurstRequestSrc)
 800e4da:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800e4de:	d015      	beq.n	800e50c <HAL_TIM_DMABurst_WriteStop+0x68>
 800e4e0:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800e4e4:	d016      	beq.n	800e514 <HAL_TIM_DMABurst_WriteStop+0x70>
 800e4e6:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800e4ea:	d1ef      	bne.n	800e4cc <HAL_TIM_DMABurst_WriteStop+0x28>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800e4ec:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800e4ee:	f7f6 fdfe 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800e4f2:	e7ea      	b.n	800e4ca <HAL_TIM_DMABurst_WriteStop+0x26>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800e4f4:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800e4f6:	f7f6 fdfa 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800e4fa:	e7e6      	b.n	800e4ca <HAL_TIM_DMABurst_WriteStop+0x26>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800e4fc:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800e4fe:	f7f6 fdf6 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800e502:	e7e2      	b.n	800e4ca <HAL_TIM_DMABurst_WriteStop+0x26>
      status =  HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800e504:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800e506:	f7f6 fdf2 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800e50a:	e7de      	b.n	800e4ca <HAL_TIM_DMABurst_WriteStop+0x26>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 800e50c:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800e50e:	f7f6 fdee 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800e512:	e7da      	b.n	800e4ca <HAL_TIM_DMABurst_WriteStop+0x26>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 800e514:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e516:	f7f6 fdea 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800e51a:	e7d6      	b.n	800e4ca <HAL_TIM_DMABurst_WriteStop+0x26>

0800e51c <HAL_TIM_DMABurst_ReadStart>:
{
 800e51c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e520:	9e06      	ldr	r6, [sp, #24]
  if ((htim->State == HAL_TIM_STATE_BUSY))
 800e522:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800e526:	b2e4      	uxtb	r4, r4
 800e528:	2c02      	cmp	r4, #2
 800e52a:	f000 80cd 	beq.w	800e6c8 <HAL_TIM_DMABurst_ReadStart+0x1ac>
  else if ((htim->State == HAL_TIM_STATE_READY))
 800e52e:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800e532:	b2e4      	uxtb	r4, r4
 800e534:	2c01      	cmp	r4, #1
 800e536:	d01e      	beq.n	800e576 <HAL_TIM_DMABurst_ReadStart+0x5a>
 800e538:	461f      	mov	r7, r3
 800e53a:	4615      	mov	r5, r2
 800e53c:	4688      	mov	r8, r1
 800e53e:	4604      	mov	r4, r0
  switch (BurstRequestSrc)
 800e540:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800e544:	d07e      	beq.n	800e644 <HAL_TIM_DMABurst_ReadStart+0x128>
 800e546:	d81f      	bhi.n	800e588 <HAL_TIM_DMABurst_ReadStart+0x6c>
 800e548:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800e54c:	d050      	beq.n	800e5f0 <HAL_TIM_DMABurst_ReadStart+0xd4>
 800e54e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800e552:	d062      	beq.n	800e61a <HAL_TIM_DMABurst_ReadStart+0xfe>
 800e554:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800e558:	d035      	beq.n	800e5c6 <HAL_TIM_DMABurst_ReadStart+0xaa>
  htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 800e55a:	6823      	ldr	r3, [r4, #0]
 800e55c:	ea46 0608 	orr.w	r6, r6, r8
 800e560:	649e      	str	r6, [r3, #72]	; 0x48
  __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 800e562:	6823      	ldr	r3, [r4, #0]
 800e564:	68da      	ldr	r2, [r3, #12]
 800e566:	4315      	orrs	r5, r2
 800e568:	60dd      	str	r5, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 800e56a:	2301      	movs	r3, #1
 800e56c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800e570:	2000      	movs	r0, #0
}
 800e572:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 800e576:	b11b      	cbz	r3, 800e580 <HAL_TIM_DMABurst_ReadStart+0x64>
      htim->State = HAL_TIM_STATE_BUSY;
 800e578:	2402      	movs	r4, #2
 800e57a:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 800e57e:	e7db      	b.n	800e538 <HAL_TIM_DMABurst_ReadStart+0x1c>
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 800e580:	2e00      	cmp	r6, #0
 800e582:	d0f9      	beq.n	800e578 <HAL_TIM_DMABurst_ReadStart+0x5c>
      return HAL_ERROR;
 800e584:	2001      	movs	r0, #1
 800e586:	e7f4      	b.n	800e572 <HAL_TIM_DMABurst_ReadStart+0x56>
  switch (BurstRequestSrc)
 800e588:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800e58c:	d070      	beq.n	800e670 <HAL_TIM_DMABurst_ReadStart+0x154>
 800e58e:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800e592:	f000 8083 	beq.w	800e69c <HAL_TIM_DMABurst_ReadStart+0x180>
 800e596:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800e59a:	d1de      	bne.n	800e55a <HAL_TIM_DMABurst_ReadStart+0x3e>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800e59c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800e59e:	4a4b      	ldr	r2, [pc, #300]	; (800e6cc <HAL_TIM_DMABurst_ReadStart+0x1b0>)
 800e5a0:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800e5a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800e5a4:	4a4a      	ldr	r2, [pc, #296]	; (800e6d0 <HAL_TIM_DMABurst_ReadStart+0x1b4>)
 800e5a6:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800e5a8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800e5aa:	4a4a      	ldr	r2, [pc, #296]	; (800e6d4 <HAL_TIM_DMABurst_ReadStart+0x1b8>)
 800e5ac:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e5ae:	0a33      	lsrs	r3, r6, #8
 800e5b0:	6801      	ldr	r1, [r0, #0]
 800e5b2:	3301      	adds	r3, #1
 800e5b4:	463a      	mov	r2, r7
 800e5b6:	314c      	adds	r1, #76	; 0x4c
 800e5b8:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800e5ba:	f7f6 fd26 	bl	800500a <HAL_DMA_Start_IT>
 800e5be:	2800      	cmp	r0, #0
 800e5c0:	d0cb      	beq.n	800e55a <HAL_TIM_DMABurst_ReadStart+0x3e>
        return HAL_ERROR;
 800e5c2:	2001      	movs	r0, #1
 800e5c4:	e7d5      	b.n	800e572 <HAL_TIM_DMABurst_ReadStart+0x56>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 800e5c6:	6a03      	ldr	r3, [r0, #32]
 800e5c8:	4a43      	ldr	r2, [pc, #268]	; (800e6d8 <HAL_TIM_DMABurst_ReadStart+0x1bc>)
 800e5ca:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 800e5cc:	6a03      	ldr	r3, [r0, #32]
 800e5ce:	4a43      	ldr	r2, [pc, #268]	; (800e6dc <HAL_TIM_DMABurst_ReadStart+0x1c0>)
 800e5d0:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 800e5d2:	6a03      	ldr	r3, [r0, #32]
 800e5d4:	4a3f      	ldr	r2, [pc, #252]	; (800e6d4 <HAL_TIM_DMABurst_ReadStart+0x1b8>)
 800e5d6:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e5d8:	0a33      	lsrs	r3, r6, #8
 800e5da:	6801      	ldr	r1, [r0, #0]
 800e5dc:	3301      	adds	r3, #1
 800e5de:	463a      	mov	r2, r7
 800e5e0:	314c      	adds	r1, #76	; 0x4c
 800e5e2:	6a00      	ldr	r0, [r0, #32]
 800e5e4:	f7f6 fd11 	bl	800500a <HAL_DMA_Start_IT>
 800e5e8:	2800      	cmp	r0, #0
 800e5ea:	d0b6      	beq.n	800e55a <HAL_TIM_DMABurst_ReadStart+0x3e>
        return HAL_ERROR;
 800e5ec:	2001      	movs	r0, #1
 800e5ee:	e7c0      	b.n	800e572 <HAL_TIM_DMABurst_ReadStart+0x56>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800e5f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e5f2:	4a36      	ldr	r2, [pc, #216]	; (800e6cc <HAL_TIM_DMABurst_ReadStart+0x1b0>)
 800e5f4:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800e5f6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e5f8:	4a35      	ldr	r2, [pc, #212]	; (800e6d0 <HAL_TIM_DMABurst_ReadStart+0x1b4>)
 800e5fa:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800e5fc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e5fe:	4a35      	ldr	r2, [pc, #212]	; (800e6d4 <HAL_TIM_DMABurst_ReadStart+0x1b8>)
 800e600:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e602:	0a33      	lsrs	r3, r6, #8
 800e604:	6801      	ldr	r1, [r0, #0]
 800e606:	3301      	adds	r3, #1
 800e608:	463a      	mov	r2, r7
 800e60a:	314c      	adds	r1, #76	; 0x4c
 800e60c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800e60e:	f7f6 fcfc 	bl	800500a <HAL_DMA_Start_IT>
 800e612:	2800      	cmp	r0, #0
 800e614:	d0a1      	beq.n	800e55a <HAL_TIM_DMABurst_ReadStart+0x3e>
        return HAL_ERROR;
 800e616:	2001      	movs	r0, #1
 800e618:	e7ab      	b.n	800e572 <HAL_TIM_DMABurst_ReadStart+0x56>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800e61a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800e61c:	4a2b      	ldr	r2, [pc, #172]	; (800e6cc <HAL_TIM_DMABurst_ReadStart+0x1b0>)
 800e61e:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800e620:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800e622:	4a2b      	ldr	r2, [pc, #172]	; (800e6d0 <HAL_TIM_DMABurst_ReadStart+0x1b4>)
 800e624:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800e626:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800e628:	4a2a      	ldr	r2, [pc, #168]	; (800e6d4 <HAL_TIM_DMABurst_ReadStart+0x1b8>)
 800e62a:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e62c:	0a33      	lsrs	r3, r6, #8
 800e62e:	6801      	ldr	r1, [r0, #0]
 800e630:	3301      	adds	r3, #1
 800e632:	463a      	mov	r2, r7
 800e634:	314c      	adds	r1, #76	; 0x4c
 800e636:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800e638:	f7f6 fce7 	bl	800500a <HAL_DMA_Start_IT>
 800e63c:	2800      	cmp	r0, #0
 800e63e:	d08c      	beq.n	800e55a <HAL_TIM_DMABurst_ReadStart+0x3e>
        return HAL_ERROR;
 800e640:	2001      	movs	r0, #1
 800e642:	e796      	b.n	800e572 <HAL_TIM_DMABurst_ReadStart+0x56>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800e644:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e646:	4a21      	ldr	r2, [pc, #132]	; (800e6cc <HAL_TIM_DMABurst_ReadStart+0x1b0>)
 800e648:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800e64a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e64c:	4a20      	ldr	r2, [pc, #128]	; (800e6d0 <HAL_TIM_DMABurst_ReadStart+0x1b4>)
 800e64e:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800e650:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e652:	4a20      	ldr	r2, [pc, #128]	; (800e6d4 <HAL_TIM_DMABurst_ReadStart+0x1b8>)
 800e654:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e656:	0a33      	lsrs	r3, r6, #8
 800e658:	6801      	ldr	r1, [r0, #0]
 800e65a:	3301      	adds	r3, #1
 800e65c:	463a      	mov	r2, r7
 800e65e:	314c      	adds	r1, #76	; 0x4c
 800e660:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800e662:	f7f6 fcd2 	bl	800500a <HAL_DMA_Start_IT>
 800e666:	2800      	cmp	r0, #0
 800e668:	f43f af77 	beq.w	800e55a <HAL_TIM_DMABurst_ReadStart+0x3e>
        return HAL_ERROR;
 800e66c:	2001      	movs	r0, #1
 800e66e:	e780      	b.n	800e572 <HAL_TIM_DMABurst_ReadStart+0x56>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 800e670:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e672:	4a1b      	ldr	r2, [pc, #108]	; (800e6e0 <HAL_TIM_DMABurst_ReadStart+0x1c4>)
 800e674:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 800e676:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e678:	4a1a      	ldr	r2, [pc, #104]	; (800e6e4 <HAL_TIM_DMABurst_ReadStart+0x1c8>)
 800e67a:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 800e67c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e67e:	4a15      	ldr	r2, [pc, #84]	; (800e6d4 <HAL_TIM_DMABurst_ReadStart+0x1b8>)
 800e680:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e682:	0a33      	lsrs	r3, r6, #8
 800e684:	6801      	ldr	r1, [r0, #0]
 800e686:	3301      	adds	r3, #1
 800e688:	463a      	mov	r2, r7
 800e68a:	314c      	adds	r1, #76	; 0x4c
 800e68c:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800e68e:	f7f6 fcbc 	bl	800500a <HAL_DMA_Start_IT>
 800e692:	2800      	cmp	r0, #0
 800e694:	f43f af61 	beq.w	800e55a <HAL_TIM_DMABurst_ReadStart+0x3e>
        return HAL_ERROR;
 800e698:	2001      	movs	r0, #1
 800e69a:	e76a      	b.n	800e572 <HAL_TIM_DMABurst_ReadStart+0x56>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 800e69c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e69e:	4a12      	ldr	r2, [pc, #72]	; (800e6e8 <HAL_TIM_DMABurst_ReadStart+0x1cc>)
 800e6a0:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 800e6a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e6a4:	4a11      	ldr	r2, [pc, #68]	; (800e6ec <HAL_TIM_DMABurst_ReadStart+0x1d0>)
 800e6a6:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 800e6a8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e6aa:	4a0a      	ldr	r2, [pc, #40]	; (800e6d4 <HAL_TIM_DMABurst_ReadStart+0x1b8>)
 800e6ac:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK)
 800e6ae:	0a33      	lsrs	r3, r6, #8
 800e6b0:	6801      	ldr	r1, [r0, #0]
 800e6b2:	3301      	adds	r3, #1
 800e6b4:	463a      	mov	r2, r7
 800e6b6:	314c      	adds	r1, #76	; 0x4c
 800e6b8:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e6ba:	f7f6 fca6 	bl	800500a <HAL_DMA_Start_IT>
 800e6be:	2800      	cmp	r0, #0
 800e6c0:	f43f af4b 	beq.w	800e55a <HAL_TIM_DMABurst_ReadStart+0x3e>
        return HAL_ERROR;
 800e6c4:	2001      	movs	r0, #1
 800e6c6:	e754      	b.n	800e572 <HAL_TIM_DMABurst_ReadStart+0x56>
    return HAL_BUSY;
 800e6c8:	2002      	movs	r0, #2
 800e6ca:	e752      	b.n	800e572 <HAL_TIM_DMABurst_ReadStart+0x56>
 800e6cc:	0800e7f9 	.word	0x0800e7f9
 800e6d0:	0800e83f 	.word	0x0800e83f
 800e6d4:	0800eacf 	.word	0x0800eacf
 800e6d8:	0800e7d3 	.word	0x0800e7d3
 800e6dc:	0800e7e5 	.word	0x0800e7e5
 800e6e0:	0801170d 	.word	0x0801170d
 800e6e4:	0801171f 	.word	0x0801171f
 800e6e8:	0800eaab 	.word	0x0800eaab
 800e6ec:	0800eabd 	.word	0x0800eabd

0800e6f0 <HAL_TIM_DMABurst_ReadStop>:
{
 800e6f0:	b538      	push	{r3, r4, r5, lr}
 800e6f2:	4605      	mov	r5, r0
 800e6f4:	460c      	mov	r4, r1
  switch (BurstRequestSrc)
 800e6f6:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800e6fa:	d029      	beq.n	800e750 <HAL_TIM_DMABurst_ReadStop+0x60>
 800e6fc:	d813      	bhi.n	800e726 <HAL_TIM_DMABurst_ReadStop+0x36>
 800e6fe:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800e702:	d01d      	beq.n	800e740 <HAL_TIM_DMABurst_ReadStop+0x50>
 800e704:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e708:	d01e      	beq.n	800e748 <HAL_TIM_DMABurst_ReadStop+0x58>
 800e70a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800e70e:	d103      	bne.n	800e718 <HAL_TIM_DMABurst_ReadStop+0x28>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 800e710:	6a00      	ldr	r0, [r0, #32]
 800e712:	f7f6 fcec 	bl	80050ee <HAL_DMA_Abort_IT>
  if (HAL_OK == status)
 800e716:	b928      	cbnz	r0, 800e724 <HAL_TIM_DMABurst_ReadStop+0x34>
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 800e718:	682a      	ldr	r2, [r5, #0]
 800e71a:	68d3      	ldr	r3, [r2, #12]
 800e71c:	ea23 0404 	bic.w	r4, r3, r4
 800e720:	60d4      	str	r4, [r2, #12]
 800e722:	2000      	movs	r0, #0
}
 800e724:	bd38      	pop	{r3, r4, r5, pc}
  switch (BurstRequestSrc)
 800e726:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800e72a:	d015      	beq.n	800e758 <HAL_TIM_DMABurst_ReadStop+0x68>
 800e72c:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800e730:	d016      	beq.n	800e760 <HAL_TIM_DMABurst_ReadStop+0x70>
 800e732:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800e736:	d1ef      	bne.n	800e718 <HAL_TIM_DMABurst_ReadStop+0x28>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800e738:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800e73a:	f7f6 fcd8 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800e73e:	e7ea      	b.n	800e716 <HAL_TIM_DMABurst_ReadStop+0x26>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800e740:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800e742:	f7f6 fcd4 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800e746:	e7e6      	b.n	800e716 <HAL_TIM_DMABurst_ReadStop+0x26>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800e748:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800e74a:	f7f6 fcd0 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800e74e:	e7e2      	b.n	800e716 <HAL_TIM_DMABurst_ReadStop+0x26>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800e750:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800e752:	f7f6 fccc 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800e756:	e7de      	b.n	800e716 <HAL_TIM_DMABurst_ReadStop+0x26>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 800e758:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800e75a:	f7f6 fcc8 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800e75e:	e7da      	b.n	800e716 <HAL_TIM_DMABurst_ReadStop+0x26>
      status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 800e760:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e762:	f7f6 fcc4 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800e766:	e7d6      	b.n	800e716 <HAL_TIM_DMABurst_ReadStop+0x26>

0800e768 <HAL_TIM_GenerateEvent>:
  __HAL_LOCK(htim);
 800e768:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800e76c:	2b01      	cmp	r3, #1
 800e76e:	d00c      	beq.n	800e78a <HAL_TIM_GenerateEvent+0x22>
  htim->State = HAL_TIM_STATE_BUSY;
 800e770:	2302      	movs	r3, #2
 800e772:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  htim->Instance->EGR = EventSource;
 800e776:	6803      	ldr	r3, [r0, #0]
 800e778:	6159      	str	r1, [r3, #20]
  htim->State = HAL_TIM_STATE_READY;
 800e77a:	2301      	movs	r3, #1
 800e77c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800e780:	2300      	movs	r3, #0
 800e782:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800e786:	4618      	mov	r0, r3
 800e788:	4770      	bx	lr
  __HAL_LOCK(htim);
 800e78a:	2002      	movs	r0, #2
}
 800e78c:	4770      	bx	lr

0800e78e <HAL_TIM_ConfigTI1Input>:
  tmpcr2 = htim->Instance->CR2;
 800e78e:	6802      	ldr	r2, [r0, #0]
 800e790:	6853      	ldr	r3, [r2, #4]
  tmpcr2 &= ~TIM_CR2_TI1S;
 800e792:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr2 |= TI1_Selection;
 800e796:	4319      	orrs	r1, r3
  htim->Instance->CR2 = tmpcr2;
 800e798:	6051      	str	r1, [r2, #4]
}
 800e79a:	2000      	movs	r0, #0
 800e79c:	4770      	bx	lr

0800e79e <HAL_TIM_ReadCapturedValue>:
  switch (Channel)
 800e79e:	290c      	cmp	r1, #12
 800e7a0:	d814      	bhi.n	800e7cc <HAL_TIM_ReadCapturedValue+0x2e>
 800e7a2:	e8df f001 	tbb	[pc, r1]
 800e7a6:	1307      	.short	0x1307
 800e7a8:	130a1313 	.word	0x130a1313
 800e7ac:	130d1313 	.word	0x130d1313
 800e7b0:	1313      	.short	0x1313
 800e7b2:	10          	.byte	0x10
 800e7b3:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 800e7b4:	6803      	ldr	r3, [r0, #0]
 800e7b6:	6b58      	ldr	r0, [r3, #52]	; 0x34
      break;
 800e7b8:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 800e7ba:	6803      	ldr	r3, [r0, #0]
 800e7bc:	6b98      	ldr	r0, [r3, #56]	; 0x38
      break;
 800e7be:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR3;
 800e7c0:	6803      	ldr	r3, [r0, #0]
 800e7c2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
      break;
 800e7c4:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR4;
 800e7c6:	6803      	ldr	r3, [r0, #0]
 800e7c8:	6c18      	ldr	r0, [r3, #64]	; 0x40
      break;
 800e7ca:	4770      	bx	lr
  uint32_t tmpreg = 0U;
 800e7cc:	2000      	movs	r0, #0
}
 800e7ce:	4770      	bx	lr
}
 800e7d0:	4770      	bx	lr

0800e7d2 <TIM_DMAPeriodElapsedCplt>:
{
 800e7d2:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e7d4:	6a80      	ldr	r0, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 800e7d6:	2301      	movs	r3, #1
 800e7d8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIM_PeriodElapsedCallback(htim);
 800e7dc:	f7f5 fb84 	bl	8003ee8 <HAL_TIM_PeriodElapsedCallback>
}
 800e7e0:	bd08      	pop	{r3, pc}

0800e7e2 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
}
 800e7e2:	4770      	bx	lr

0800e7e4 <TIM_DMAPeriodElapsedHalfCplt>:
{
 800e7e4:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e7e6:	6a80      	ldr	r0, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 800e7e8:	2301      	movs	r3, #1
 800e7ea:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
 800e7ee:	f7ff fff8 	bl	800e7e2 <HAL_TIM_PeriodElapsedHalfCpltCallback>
}
 800e7f2:	bd08      	pop	{r3, pc}

0800e7f4 <HAL_TIM_OC_DelayElapsedCallback>:
}
 800e7f4:	4770      	bx	lr

0800e7f6 <HAL_TIM_IC_CaptureCallback>:
}
 800e7f6:	4770      	bx	lr

0800e7f8 <TIM_DMACaptureCplt>:
{
 800e7f8:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e7fa:	6a84      	ldr	r4, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 800e7fc:	2301      	movs	r3, #1
 800e7fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e802:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e804:	4283      	cmp	r3, r0
 800e806:	d010      	beq.n	800e82a <TIM_DMACaptureCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e808:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e80a:	4283      	cmp	r3, r0
 800e80c:	d010      	beq.n	800e830 <TIM_DMACaptureCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e80e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e810:	4283      	cmp	r3, r0
 800e812:	d010      	beq.n	800e836 <TIM_DMACaptureCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e814:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e816:	4283      	cmp	r3, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e818:	bf04      	itt	eq
 800e81a:	2308      	moveq	r3, #8
 800e81c:	7723      	strbeq	r3, [r4, #28]
  HAL_TIM_IC_CaptureCallback(htim);
 800e81e:	4620      	mov	r0, r4
 800e820:	f7ff ffe9 	bl	800e7f6 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e824:	2300      	movs	r3, #0
 800e826:	7723      	strb	r3, [r4, #28]
}
 800e828:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e82a:	2301      	movs	r3, #1
 800e82c:	7723      	strb	r3, [r4, #28]
 800e82e:	e7f6      	b.n	800e81e <TIM_DMACaptureCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e830:	2302      	movs	r3, #2
 800e832:	7723      	strb	r3, [r4, #28]
 800e834:	e7f3      	b.n	800e81e <TIM_DMACaptureCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e836:	2304      	movs	r3, #4
 800e838:	7723      	strb	r3, [r4, #28]
 800e83a:	e7f0      	b.n	800e81e <TIM_DMACaptureCplt+0x26>

0800e83c <HAL_TIM_IC_CaptureHalfCpltCallback>:
}
 800e83c:	4770      	bx	lr

0800e83e <TIM_DMACaptureHalfCplt>:
{
 800e83e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e840:	6a84      	ldr	r4, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 800e842:	2301      	movs	r3, #1
 800e844:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e848:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e84a:	4283      	cmp	r3, r0
 800e84c:	d010      	beq.n	800e870 <TIM_DMACaptureHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e84e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e850:	4283      	cmp	r3, r0
 800e852:	d010      	beq.n	800e876 <TIM_DMACaptureHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e854:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e856:	4283      	cmp	r3, r0
 800e858:	d010      	beq.n	800e87c <TIM_DMACaptureHalfCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e85a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e85c:	4283      	cmp	r3, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e85e:	bf04      	itt	eq
 800e860:	2308      	moveq	r3, #8
 800e862:	7723      	strbeq	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800e864:	4620      	mov	r0, r4
 800e866:	f7ff ffe9 	bl	800e83c <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e86a:	2300      	movs	r3, #0
 800e86c:	7723      	strb	r3, [r4, #28]
}
 800e86e:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e870:	2301      	movs	r3, #1
 800e872:	7723      	strb	r3, [r4, #28]
 800e874:	e7f6      	b.n	800e864 <TIM_DMACaptureHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e876:	2302      	movs	r3, #2
 800e878:	7723      	strb	r3, [r4, #28]
 800e87a:	e7f3      	b.n	800e864 <TIM_DMACaptureHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e87c:	2304      	movs	r3, #4
 800e87e:	7723      	strb	r3, [r4, #28]
 800e880:	e7f0      	b.n	800e864 <TIM_DMACaptureHalfCplt+0x26>

0800e882 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 800e882:	4770      	bx	lr

0800e884 <TIM_DMADelayPulseCplt>:
{
 800e884:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e886:	6a84      	ldr	r4, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 800e888:	2301      	movs	r3, #1
 800e88a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e88e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e890:	4283      	cmp	r3, r0
 800e892:	d010      	beq.n	800e8b6 <TIM_DMADelayPulseCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e894:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e896:	4283      	cmp	r3, r0
 800e898:	d010      	beq.n	800e8bc <TIM_DMADelayPulseCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e89a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e89c:	4283      	cmp	r3, r0
 800e89e:	d010      	beq.n	800e8c2 <TIM_DMADelayPulseCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e8a0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e8a2:	4283      	cmp	r3, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e8a4:	bf04      	itt	eq
 800e8a6:	2308      	moveq	r3, #8
 800e8a8:	7723      	strbeq	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e8aa:	4620      	mov	r0, r4
 800e8ac:	f7ff ffe9 	bl	800e882 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e8b0:	2300      	movs	r3, #0
 800e8b2:	7723      	strb	r3, [r4, #28]
}
 800e8b4:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e8b6:	2301      	movs	r3, #1
 800e8b8:	7723      	strb	r3, [r4, #28]
 800e8ba:	e7f6      	b.n	800e8aa <TIM_DMADelayPulseCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e8bc:	2302      	movs	r3, #2
 800e8be:	7723      	strb	r3, [r4, #28]
 800e8c0:	e7f3      	b.n	800e8aa <TIM_DMADelayPulseCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e8c2:	2304      	movs	r3, #4
 800e8c4:	7723      	strb	r3, [r4, #28]
 800e8c6:	e7f0      	b.n	800e8aa <TIM_DMADelayPulseCplt+0x26>

0800e8c8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
}
 800e8c8:	4770      	bx	lr

0800e8ca <TIM_DMADelayPulseHalfCplt>:
{
 800e8ca:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e8cc:	6a84      	ldr	r4, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 800e8ce:	2301      	movs	r3, #1
 800e8d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e8d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e8d6:	4283      	cmp	r3, r0
 800e8d8:	d010      	beq.n	800e8fc <TIM_DMADelayPulseHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e8da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e8dc:	4283      	cmp	r3, r0
 800e8de:	d010      	beq.n	800e902 <TIM_DMADelayPulseHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e8e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e8e2:	4283      	cmp	r3, r0
 800e8e4:	d010      	beq.n	800e908 <TIM_DMADelayPulseHalfCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e8e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e8e8:	4283      	cmp	r3, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e8ea:	bf04      	itt	eq
 800e8ec:	2308      	moveq	r3, #8
 800e8ee:	7723      	strbeq	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800e8f0:	4620      	mov	r0, r4
 800e8f2:	f7ff ffe9 	bl	800e8c8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	7723      	strb	r3, [r4, #28]
}
 800e8fa:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	7723      	strb	r3, [r4, #28]
 800e900:	e7f6      	b.n	800e8f0 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e902:	2302      	movs	r3, #2
 800e904:	7723      	strb	r3, [r4, #28]
 800e906:	e7f3      	b.n	800e8f0 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e908:	2304      	movs	r3, #4
 800e90a:	7723      	strb	r3, [r4, #28]
 800e90c:	e7f0      	b.n	800e8f0 <TIM_DMADelayPulseHalfCplt+0x26>

0800e90e <HAL_TIM_TriggerCallback>:
}
 800e90e:	4770      	bx	lr

0800e910 <HAL_TIM_IRQHandler>:
{
 800e910:	b510      	push	{r4, lr}
 800e912:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e914:	6803      	ldr	r3, [r0, #0]
 800e916:	691a      	ldr	r2, [r3, #16]
 800e918:	f012 0f02 	tst.w	r2, #2
 800e91c:	d011      	beq.n	800e942 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e91e:	68da      	ldr	r2, [r3, #12]
 800e920:	f012 0f02 	tst.w	r2, #2
 800e924:	d00d      	beq.n	800e942 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e926:	f06f 0202 	mvn.w	r2, #2
 800e92a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e92c:	2301      	movs	r3, #1
 800e92e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e930:	6803      	ldr	r3, [r0, #0]
 800e932:	699b      	ldr	r3, [r3, #24]
 800e934:	f013 0f03 	tst.w	r3, #3
 800e938:	d079      	beq.n	800ea2e <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 800e93a:	f7ff ff5c 	bl	800e7f6 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e93e:	2300      	movs	r3, #0
 800e940:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e942:	6823      	ldr	r3, [r4, #0]
 800e944:	691a      	ldr	r2, [r3, #16]
 800e946:	f012 0f04 	tst.w	r2, #4
 800e94a:	d012      	beq.n	800e972 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e94c:	68da      	ldr	r2, [r3, #12]
 800e94e:	f012 0f04 	tst.w	r2, #4
 800e952:	d00e      	beq.n	800e972 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e954:	f06f 0204 	mvn.w	r2, #4
 800e958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e95a:	2302      	movs	r3, #2
 800e95c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e95e:	6823      	ldr	r3, [r4, #0]
 800e960:	699b      	ldr	r3, [r3, #24]
 800e962:	f413 7f40 	tst.w	r3, #768	; 0x300
 800e966:	d068      	beq.n	800ea3a <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800e968:	4620      	mov	r0, r4
 800e96a:	f7ff ff44 	bl	800e7f6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e96e:	2300      	movs	r3, #0
 800e970:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e972:	6823      	ldr	r3, [r4, #0]
 800e974:	691a      	ldr	r2, [r3, #16]
 800e976:	f012 0f08 	tst.w	r2, #8
 800e97a:	d012      	beq.n	800e9a2 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e97c:	68da      	ldr	r2, [r3, #12]
 800e97e:	f012 0f08 	tst.w	r2, #8
 800e982:	d00e      	beq.n	800e9a2 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e984:	f06f 0208 	mvn.w	r2, #8
 800e988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e98a:	2304      	movs	r3, #4
 800e98c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e98e:	6823      	ldr	r3, [r4, #0]
 800e990:	69db      	ldr	r3, [r3, #28]
 800e992:	f013 0f03 	tst.w	r3, #3
 800e996:	d057      	beq.n	800ea48 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 800e998:	4620      	mov	r0, r4
 800e99a:	f7ff ff2c 	bl	800e7f6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e99e:	2300      	movs	r3, #0
 800e9a0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e9a2:	6823      	ldr	r3, [r4, #0]
 800e9a4:	691a      	ldr	r2, [r3, #16]
 800e9a6:	f012 0f10 	tst.w	r2, #16
 800e9aa:	d012      	beq.n	800e9d2 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e9ac:	68da      	ldr	r2, [r3, #12]
 800e9ae:	f012 0f10 	tst.w	r2, #16
 800e9b2:	d00e      	beq.n	800e9d2 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e9b4:	f06f 0210 	mvn.w	r2, #16
 800e9b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e9ba:	2308      	movs	r3, #8
 800e9bc:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e9be:	6823      	ldr	r3, [r4, #0]
 800e9c0:	69db      	ldr	r3, [r3, #28]
 800e9c2:	f413 7f40 	tst.w	r3, #768	; 0x300
 800e9c6:	d046      	beq.n	800ea56 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800e9c8:	4620      	mov	r0, r4
 800e9ca:	f7ff ff14 	bl	800e7f6 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e9ce:	2300      	movs	r3, #0
 800e9d0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e9d2:	6823      	ldr	r3, [r4, #0]
 800e9d4:	691a      	ldr	r2, [r3, #16]
 800e9d6:	f012 0f01 	tst.w	r2, #1
 800e9da:	d003      	beq.n	800e9e4 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e9dc:	68da      	ldr	r2, [r3, #12]
 800e9de:	f012 0f01 	tst.w	r2, #1
 800e9e2:	d13f      	bne.n	800ea64 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e9e4:	6823      	ldr	r3, [r4, #0]
 800e9e6:	691a      	ldr	r2, [r3, #16]
 800e9e8:	f012 0f80 	tst.w	r2, #128	; 0x80
 800e9ec:	d003      	beq.n	800e9f6 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e9ee:	68da      	ldr	r2, [r3, #12]
 800e9f0:	f012 0f80 	tst.w	r2, #128	; 0x80
 800e9f4:	d13d      	bne.n	800ea72 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800e9f6:	6823      	ldr	r3, [r4, #0]
 800e9f8:	691a      	ldr	r2, [r3, #16]
 800e9fa:	f412 7f80 	tst.w	r2, #256	; 0x100
 800e9fe:	d003      	beq.n	800ea08 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ea00:	68da      	ldr	r2, [r3, #12]
 800ea02:	f012 0f80 	tst.w	r2, #128	; 0x80
 800ea06:	d13b      	bne.n	800ea80 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ea08:	6823      	ldr	r3, [r4, #0]
 800ea0a:	691a      	ldr	r2, [r3, #16]
 800ea0c:	f012 0f40 	tst.w	r2, #64	; 0x40
 800ea10:	d003      	beq.n	800ea1a <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ea12:	68da      	ldr	r2, [r3, #12]
 800ea14:	f012 0f40 	tst.w	r2, #64	; 0x40
 800ea18:	d139      	bne.n	800ea8e <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ea1a:	6823      	ldr	r3, [r4, #0]
 800ea1c:	691a      	ldr	r2, [r3, #16]
 800ea1e:	f012 0f20 	tst.w	r2, #32
 800ea22:	d003      	beq.n	800ea2c <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ea24:	68da      	ldr	r2, [r3, #12]
 800ea26:	f012 0f20 	tst.w	r2, #32
 800ea2a:	d137      	bne.n	800ea9c <HAL_TIM_IRQHandler+0x18c>
}
 800ea2c:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ea2e:	f7ff fee1 	bl	800e7f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ea32:	4620      	mov	r0, r4
 800ea34:	f7ff ff25 	bl	800e882 <HAL_TIM_PWM_PulseFinishedCallback>
 800ea38:	e781      	b.n	800e93e <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ea3a:	4620      	mov	r0, r4
 800ea3c:	f7ff feda 	bl	800e7f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ea40:	4620      	mov	r0, r4
 800ea42:	f7ff ff1e 	bl	800e882 <HAL_TIM_PWM_PulseFinishedCallback>
 800ea46:	e792      	b.n	800e96e <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ea48:	4620      	mov	r0, r4
 800ea4a:	f7ff fed3 	bl	800e7f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ea4e:	4620      	mov	r0, r4
 800ea50:	f7ff ff17 	bl	800e882 <HAL_TIM_PWM_PulseFinishedCallback>
 800ea54:	e7a3      	b.n	800e99e <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ea56:	4620      	mov	r0, r4
 800ea58:	f7ff fecc 	bl	800e7f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ea5c:	4620      	mov	r0, r4
 800ea5e:	f7ff ff10 	bl	800e882 <HAL_TIM_PWM_PulseFinishedCallback>
 800ea62:	e7b4      	b.n	800e9ce <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ea64:	f06f 0201 	mvn.w	r2, #1
 800ea68:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800ea6a:	4620      	mov	r0, r4
 800ea6c:	f7f5 fa3c 	bl	8003ee8 <HAL_TIM_PeriodElapsedCallback>
 800ea70:	e7b8      	b.n	800e9e4 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ea72:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ea76:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800ea78:	4620      	mov	r0, r4
 800ea7a:	f002 fe58 	bl	801172e <HAL_TIMEx_BreakCallback>
 800ea7e:	e7ba      	b.n	800e9f6 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ea80:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ea84:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800ea86:	4620      	mov	r0, r4
 800ea88:	f002 fe52 	bl	8011730 <HAL_TIMEx_Break2Callback>
 800ea8c:	e7bc      	b.n	800ea08 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ea8e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ea92:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800ea94:	4620      	mov	r0, r4
 800ea96:	f7ff ff3a 	bl	800e90e <HAL_TIM_TriggerCallback>
 800ea9a:	e7be      	b.n	800ea1a <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ea9c:	f06f 0220 	mvn.w	r2, #32
 800eaa0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800eaa2:	4620      	mov	r0, r4
 800eaa4:	f002 fe31 	bl	801170a <HAL_TIMEx_CommutCallback>
}
 800eaa8:	e7c0      	b.n	800ea2c <HAL_TIM_IRQHandler+0x11c>

0800eaaa <TIM_DMATriggerCplt>:
{
 800eaaa:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800eaac:	6a80      	ldr	r0, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 800eaae:	2301      	movs	r3, #1
 800eab0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIM_TriggerCallback(htim);
 800eab4:	f7ff ff2b 	bl	800e90e <HAL_TIM_TriggerCallback>
}
 800eab8:	bd08      	pop	{r3, pc}

0800eaba <HAL_TIM_TriggerHalfCpltCallback>:
}
 800eaba:	4770      	bx	lr

0800eabc <TIM_DMATriggerHalfCplt>:
{
 800eabc:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800eabe:	6a80      	ldr	r0, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 800eac0:	2301      	movs	r3, #1
 800eac2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIM_TriggerHalfCpltCallback(htim);
 800eac6:	f7ff fff8 	bl	800eaba <HAL_TIM_TriggerHalfCpltCallback>
}
 800eaca:	bd08      	pop	{r3, pc}

0800eacc <HAL_TIM_ErrorCallback>:
}
 800eacc:	4770      	bx	lr

0800eace <TIM_DMAError>:
{
 800eace:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ead0:	6a80      	ldr	r0, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 800ead2:	2301      	movs	r3, #1
 800ead4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 800ead8:	f7ff fff8 	bl	800eacc <HAL_TIM_ErrorCallback>
}
 800eadc:	bd08      	pop	{r3, pc}

0800eade <HAL_TIM_Base_GetState>:
  return htim->State;
 800eade:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 800eae2:	4770      	bx	lr

0800eae4 <HAL_TIM_OC_GetState>:
  return htim->State;
 800eae4:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 800eae8:	4770      	bx	lr

0800eaea <HAL_TIM_PWM_GetState>:
  return htim->State;
 800eaea:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 800eaee:	4770      	bx	lr

0800eaf0 <HAL_TIM_IC_GetState>:
  return htim->State;
 800eaf0:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 800eaf4:	4770      	bx	lr

0800eaf6 <HAL_TIM_OnePulse_GetState>:
  return htim->State;
 800eaf6:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 800eafa:	4770      	bx	lr

0800eafc <HAL_TIM_Encoder_GetState>:
  return htim->State;
 800eafc:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 800eb00:	4770      	bx	lr
	...

0800eb04 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 800eb04:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800eb06:	4a4c      	ldr	r2, [pc, #304]	; (800ec38 <TIM_Base_SetConfig+0x134>)
 800eb08:	4290      	cmp	r0, r2
 800eb0a:	d032      	beq.n	800eb72 <TIM_Base_SetConfig+0x6e>
 800eb0c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800eb10:	d062      	beq.n	800ebd8 <TIM_Base_SetConfig+0xd4>
 800eb12:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800eb16:	4290      	cmp	r0, r2
 800eb18:	d026      	beq.n	800eb68 <TIM_Base_SetConfig+0x64>
 800eb1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800eb1e:	4290      	cmp	r0, r2
 800eb20:	d055      	beq.n	800ebce <TIM_Base_SetConfig+0xca>
 800eb22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800eb26:	4290      	cmp	r0, r2
 800eb28:	d019      	beq.n	800eb5e <TIM_Base_SetConfig+0x5a>
 800eb2a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800eb2e:	4290      	cmp	r0, r2
 800eb30:	d048      	beq.n	800ebc4 <TIM_Base_SetConfig+0xc0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800eb32:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800eb36:	4290      	cmp	r0, r2
 800eb38:	d053      	beq.n	800ebe2 <TIM_Base_SetConfig+0xde>
 800eb3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800eb3e:	4290      	cmp	r0, r2
 800eb40:	d05d      	beq.n	800ebfe <TIM_Base_SetConfig+0xfa>
 800eb42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800eb46:	4290      	cmp	r0, r2
 800eb48:	d067      	beq.n	800ec1a <TIM_Base_SetConfig+0x116>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800eb4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eb4e:	694a      	ldr	r2, [r1, #20]
 800eb50:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800eb52:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800eb54:	688b      	ldr	r3, [r1, #8]
 800eb56:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800eb58:	680b      	ldr	r3, [r1, #0]
 800eb5a:	6283      	str	r3, [r0, #40]	; 0x28
 800eb5c:	e02f      	b.n	800ebbe <TIM_Base_SetConfig+0xba>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800eb5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800eb62:	684a      	ldr	r2, [r1, #4]
 800eb64:	4313      	orrs	r3, r2
 800eb66:	e008      	b.n	800eb7a <TIM_Base_SetConfig+0x76>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800eb68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800eb6c:	684a      	ldr	r2, [r1, #4]
 800eb6e:	4313      	orrs	r3, r2
 800eb70:	e003      	b.n	800eb7a <TIM_Base_SetConfig+0x76>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800eb72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800eb76:	684a      	ldr	r2, [r1, #4]
 800eb78:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800eb7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800eb7e:	68ca      	ldr	r2, [r1, #12]
 800eb80:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800eb82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eb86:	694a      	ldr	r2, [r1, #20]
 800eb88:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800eb8a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800eb8c:	688b      	ldr	r3, [r1, #8]
 800eb8e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800eb90:	680b      	ldr	r3, [r1, #0]
 800eb92:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800eb94:	4b28      	ldr	r3, [pc, #160]	; (800ec38 <TIM_Base_SetConfig+0x134>)
 800eb96:	4298      	cmp	r0, r3
 800eb98:	d00f      	beq.n	800ebba <TIM_Base_SetConfig+0xb6>
 800eb9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eb9e:	4298      	cmp	r0, r3
 800eba0:	d00b      	beq.n	800ebba <TIM_Base_SetConfig+0xb6>
 800eba2:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800eba6:	4298      	cmp	r0, r3
 800eba8:	d007      	beq.n	800ebba <TIM_Base_SetConfig+0xb6>
 800ebaa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ebae:	4298      	cmp	r0, r3
 800ebb0:	d003      	beq.n	800ebba <TIM_Base_SetConfig+0xb6>
 800ebb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ebb6:	4298      	cmp	r0, r3
 800ebb8:	d101      	bne.n	800ebbe <TIM_Base_SetConfig+0xba>
    TIMx->RCR = Structure->RepetitionCounter;
 800ebba:	690b      	ldr	r3, [r1, #16]
 800ebbc:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800ebbe:	2301      	movs	r3, #1
 800ebc0:	6143      	str	r3, [r0, #20]
}
 800ebc2:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ebc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800ebc8:	684a      	ldr	r2, [r1, #4]
 800ebca:	4313      	orrs	r3, r2
 800ebcc:	e7d5      	b.n	800eb7a <TIM_Base_SetConfig+0x76>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ebce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800ebd2:	684a      	ldr	r2, [r1, #4]
 800ebd4:	4313      	orrs	r3, r2
 800ebd6:	e7d0      	b.n	800eb7a <TIM_Base_SetConfig+0x76>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ebd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800ebdc:	684a      	ldr	r2, [r1, #4]
 800ebde:	4313      	orrs	r3, r2
 800ebe0:	e7cb      	b.n	800eb7a <TIM_Base_SetConfig+0x76>
    tmpcr1 &= ~TIM_CR1_CKD;
 800ebe2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ebe6:	68ca      	ldr	r2, [r1, #12]
 800ebe8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ebea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ebee:	694a      	ldr	r2, [r1, #20]
 800ebf0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800ebf2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ebf4:	688b      	ldr	r3, [r1, #8]
 800ebf6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800ebf8:	680b      	ldr	r3, [r1, #0]
 800ebfa:	6283      	str	r3, [r0, #40]	; 0x28
 800ebfc:	e7dd      	b.n	800ebba <TIM_Base_SetConfig+0xb6>
    tmpcr1 &= ~TIM_CR1_CKD;
 800ebfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ec02:	68ca      	ldr	r2, [r1, #12]
 800ec04:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ec06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec0a:	694a      	ldr	r2, [r1, #20]
 800ec0c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800ec0e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ec10:	688b      	ldr	r3, [r1, #8]
 800ec12:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800ec14:	680b      	ldr	r3, [r1, #0]
 800ec16:	6283      	str	r3, [r0, #40]	; 0x28
 800ec18:	e7cf      	b.n	800ebba <TIM_Base_SetConfig+0xb6>
    tmpcr1 &= ~TIM_CR1_CKD;
 800ec1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ec1e:	68ca      	ldr	r2, [r1, #12]
 800ec20:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ec22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec26:	694a      	ldr	r2, [r1, #20]
 800ec28:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800ec2a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ec2c:	688b      	ldr	r3, [r1, #8]
 800ec2e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800ec30:	680b      	ldr	r3, [r1, #0]
 800ec32:	6283      	str	r3, [r0, #40]	; 0x28
 800ec34:	e7c1      	b.n	800ebba <TIM_Base_SetConfig+0xb6>
 800ec36:	bf00      	nop
 800ec38:	40012c00 	.word	0x40012c00

0800ec3c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800ec3c:	b1a8      	cbz	r0, 800ec6a <HAL_TIM_Base_Init+0x2e>
{
 800ec3e:	b510      	push	{r4, lr}
 800ec40:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800ec42:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800ec46:	b15b      	cbz	r3, 800ec60 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 800ec48:	2302      	movs	r3, #2
 800ec4a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ec4e:	1d21      	adds	r1, r4, #4
 800ec50:	6820      	ldr	r0, [r4, #0]
 800ec52:	f7ff ff57 	bl	800eb04 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800ec56:	2301      	movs	r3, #1
 800ec58:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800ec5c:	2000      	movs	r0, #0
}
 800ec5e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800ec60:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800ec64:	f7f5 fbac 	bl	80043c0 <HAL_TIM_Base_MspInit>
 800ec68:	e7ee      	b.n	800ec48 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800ec6a:	2001      	movs	r0, #1
}
 800ec6c:	4770      	bx	lr

0800ec6e <HAL_TIM_OC_Init>:
  if (htim == NULL)
 800ec6e:	b1a8      	cbz	r0, 800ec9c <HAL_TIM_OC_Init+0x2e>
{
 800ec70:	b510      	push	{r4, lr}
 800ec72:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800ec74:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800ec78:	b15b      	cbz	r3, 800ec92 <HAL_TIM_OC_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 800ec7a:	2302      	movs	r3, #2
 800ec7c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800ec80:	1d21      	adds	r1, r4, #4
 800ec82:	6820      	ldr	r0, [r4, #0]
 800ec84:	f7ff ff3e 	bl	800eb04 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800ec88:	2301      	movs	r3, #1
 800ec8a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800ec8e:	2000      	movs	r0, #0
}
 800ec90:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800ec92:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 800ec96:	f7ff fa7f 	bl	800e198 <HAL_TIM_OC_MspInit>
 800ec9a:	e7ee      	b.n	800ec7a <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 800ec9c:	2001      	movs	r0, #1
}
 800ec9e:	4770      	bx	lr

0800eca0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800eca0:	b1a8      	cbz	r0, 800ecce <HAL_TIM_PWM_Init+0x2e>
{
 800eca2:	b510      	push	{r4, lr}
 800eca4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800eca6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800ecaa:	b15b      	cbz	r3, 800ecc4 <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 800ecac:	2302      	movs	r3, #2
 800ecae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ecb2:	1d21      	adds	r1, r4, #4
 800ecb4:	6820      	ldr	r0, [r4, #0]
 800ecb6:	f7ff ff25 	bl	800eb04 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800ecba:	2301      	movs	r3, #1
 800ecbc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800ecc0:	2000      	movs	r0, #0
}
 800ecc2:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800ecc4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800ecc8:	f7ff fa85 	bl	800e1d6 <HAL_TIM_PWM_MspInit>
 800eccc:	e7ee      	b.n	800ecac <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800ecce:	2001      	movs	r0, #1
}
 800ecd0:	4770      	bx	lr

0800ecd2 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 800ecd2:	b1a8      	cbz	r0, 800ed00 <HAL_TIM_IC_Init+0x2e>
{
 800ecd4:	b510      	push	{r4, lr}
 800ecd6:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800ecd8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800ecdc:	b15b      	cbz	r3, 800ecf6 <HAL_TIM_IC_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 800ecde:	2302      	movs	r3, #2
 800ece0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ece4:	1d21      	adds	r1, r4, #4
 800ece6:	6820      	ldr	r0, [r4, #0]
 800ece8:	f7ff ff0c 	bl	800eb04 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800ecec:	2301      	movs	r3, #1
 800ecee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800ecf2:	2000      	movs	r0, #0
}
 800ecf4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800ecf6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800ecfa:	f7ff fa8b 	bl	800e214 <HAL_TIM_IC_MspInit>
 800ecfe:	e7ee      	b.n	800ecde <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 800ed00:	2001      	movs	r0, #1
}
 800ed02:	4770      	bx	lr

0800ed04 <HAL_TIM_OnePulse_Init>:
  if (htim == NULL)
 800ed04:	b1f8      	cbz	r0, 800ed46 <HAL_TIM_OnePulse_Init+0x42>
{
 800ed06:	b538      	push	{r3, r4, r5, lr}
 800ed08:	4604      	mov	r4, r0
 800ed0a:	460d      	mov	r5, r1
  if (htim->State == HAL_TIM_STATE_RESET)
 800ed0c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800ed10:	b1a3      	cbz	r3, 800ed3c <HAL_TIM_OnePulse_Init+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 800ed12:	2302      	movs	r3, #2
 800ed14:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ed18:	1d21      	adds	r1, r4, #4
 800ed1a:	6820      	ldr	r0, [r4, #0]
 800ed1c:	f7ff fef2 	bl	800eb04 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800ed20:	6822      	ldr	r2, [r4, #0]
 800ed22:	6813      	ldr	r3, [r2, #0]
 800ed24:	f023 0308 	bic.w	r3, r3, #8
 800ed28:	6013      	str	r3, [r2, #0]
  htim->Instance->CR1 |= OnePulseMode;
 800ed2a:	6822      	ldr	r2, [r4, #0]
 800ed2c:	6813      	ldr	r3, [r2, #0]
 800ed2e:	432b      	orrs	r3, r5
 800ed30:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 800ed32:	2301      	movs	r3, #1
 800ed34:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800ed38:	2000      	movs	r0, #0
}
 800ed3a:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800ed3c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 800ed40:	f7ff fa87 	bl	800e252 <HAL_TIM_OnePulse_MspInit>
 800ed44:	e7e5      	b.n	800ed12 <HAL_TIM_OnePulse_Init+0xe>
    return HAL_ERROR;
 800ed46:	2001      	movs	r0, #1
}
 800ed48:	4770      	bx	lr

0800ed4a <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 800ed4a:	2800      	cmp	r0, #0
 800ed4c:	d049      	beq.n	800ede2 <HAL_TIM_Encoder_Init+0x98>
{
 800ed4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed50:	4605      	mov	r5, r0
 800ed52:	460c      	mov	r4, r1
  if (htim->State == HAL_TIM_STATE_RESET)
 800ed54:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d03d      	beq.n	800edd8 <HAL_TIM_Encoder_Init+0x8e>
  htim->State = HAL_TIM_STATE_BUSY;
 800ed5c:	2302      	movs	r3, #2
 800ed5e:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ed62:	4629      	mov	r1, r5
 800ed64:	f851 2b04 	ldr.w	r2, [r1], #4
 800ed68:	6893      	ldr	r3, [r2, #8]
 800ed6a:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800ed6e:	f023 0307 	bic.w	r3, r3, #7
 800ed72:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ed74:	6828      	ldr	r0, [r5, #0]
 800ed76:	f7ff fec5 	bl	800eb04 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 800ed7a:	6828      	ldr	r0, [r5, #0]
 800ed7c:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 800ed7e:	6982      	ldr	r2, [r0, #24]
  tmpccer = htim->Instance->CCER;
 800ed80:	6a07      	ldr	r7, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 800ed82:	6823      	ldr	r3, [r4, #0]
 800ed84:	431e      	orrs	r6, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ed86:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800ed8a:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ed8e:	69a3      	ldr	r3, [r4, #24]
 800ed90:	68a1      	ldr	r1, [r4, #8]
 800ed92:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 800ed96:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ed98:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
 800ed9c:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800eda0:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800eda2:	6923      	ldr	r3, [r4, #16]
 800eda4:	011b      	lsls	r3, r3, #4
 800eda6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800edaa:	68e1      	ldr	r1, [r4, #12]
 800edac:	430b      	orrs	r3, r1
 800edae:	6a21      	ldr	r1, [r4, #32]
 800edb0:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 800edb4:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800edb6:	f027 07aa 	bic.w	r7, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800edba:	6961      	ldr	r1, [r4, #20]
 800edbc:	6862      	ldr	r2, [r4, #4]
 800edbe:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800edc2:	4317      	orrs	r7, r2
  htim->Instance->SMCR = tmpsmcr;
 800edc4:	6086      	str	r6, [r0, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 800edc6:	682a      	ldr	r2, [r5, #0]
 800edc8:	6193      	str	r3, [r2, #24]
  htim->Instance->CCER = tmpccer;
 800edca:	682b      	ldr	r3, [r5, #0]
 800edcc:	621f      	str	r7, [r3, #32]
  htim->State = HAL_TIM_STATE_READY;
 800edce:	2301      	movs	r3, #1
 800edd0:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 800edd4:	2000      	movs	r0, #0
}
 800edd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800edd8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800eddc:	f7ff fa58 	bl	800e290 <HAL_TIM_Encoder_MspInit>
 800ede0:	e7bc      	b.n	800ed5c <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 800ede2:	2001      	movs	r0, #1
}
 800ede4:	4770      	bx	lr
	...

0800ede8 <TIM_OC2_SetConfig>:
{
 800ede8:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800edea:	6a03      	ldr	r3, [r0, #32]
 800edec:	f023 0310 	bic.w	r3, r3, #16
 800edf0:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800edf2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800edf4:	6846      	ldr	r6, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800edf6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800edf8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800edfc:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ee00:	680d      	ldr	r5, [r1, #0]
 800ee02:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800ee06:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ee0a:	688d      	ldr	r5, [r1, #8]
 800ee0c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ee10:	4d17      	ldr	r5, [pc, #92]	; (800ee70 <TIM_OC2_SetConfig+0x88>)
 800ee12:	42a8      	cmp	r0, r5
 800ee14:	d017      	beq.n	800ee46 <TIM_OC2_SetConfig+0x5e>
 800ee16:	4f17      	ldr	r7, [pc, #92]	; (800ee74 <TIM_OC2_SetConfig+0x8c>)
 800ee18:	42b8      	cmp	r0, r7
 800ee1a:	d00c      	beq.n	800ee36 <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ee1c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800ee20:	42a8      	cmp	r0, r5
 800ee22:	d017      	beq.n	800ee54 <TIM_OC2_SetConfig+0x6c>
 800ee24:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800ee28:	42a8      	cmp	r0, r5
 800ee2a:	d013      	beq.n	800ee54 <TIM_OC2_SetConfig+0x6c>
 800ee2c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800ee30:	42a8      	cmp	r0, r5
 800ee32:	d116      	bne.n	800ee62 <TIM_OC2_SetConfig+0x7a>
 800ee34:	e00e      	b.n	800ee54 <TIM_OC2_SetConfig+0x6c>
    tmpccer &= ~TIM_CCER_CC2NP;
 800ee36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ee3a:	68cd      	ldr	r5, [r1, #12]
 800ee3c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800ee40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ee44:	e006      	b.n	800ee54 <TIM_OC2_SetConfig+0x6c>
    tmpccer &= ~TIM_CCER_CC2NP;
 800ee46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ee4a:	68cd      	ldr	r5, [r1, #12]
 800ee4c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800ee50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ee54:	f426 6640 	bic.w	r6, r6, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ee58:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ee5a:	698f      	ldr	r7, [r1, #24]
 800ee5c:	433c      	orrs	r4, r7
 800ee5e:	ea46 0684 	orr.w	r6, r6, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 800ee62:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800ee64:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800ee66:	684a      	ldr	r2, [r1, #4]
 800ee68:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800ee6a:	6203      	str	r3, [r0, #32]
}
 800ee6c:	bcf0      	pop	{r4, r5, r6, r7}
 800ee6e:	4770      	bx	lr
 800ee70:	40012c00 	.word	0x40012c00
 800ee74:	40013400 	.word	0x40013400

0800ee78 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 800ee78:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800ee7c:	2b01      	cmp	r3, #1
 800ee7e:	d034      	beq.n	800eeea <HAL_TIM_OC_ConfigChannel+0x72>
{
 800ee80:	b510      	push	{r4, lr}
 800ee82:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800ee84:	2301      	movs	r3, #1
 800ee86:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800ee8a:	2302      	movs	r3, #2
 800ee8c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 800ee90:	2a14      	cmp	r2, #20
 800ee92:	d80f      	bhi.n	800eeb4 <HAL_TIM_OC_ConfigChannel+0x3c>
 800ee94:	e8df f002 	tbb	[pc, r2]
 800ee98:	0e0e0e0b 	.word	0x0e0e0e0b
 800ee9c:	0e0e0e15 	.word	0x0e0e0e15
 800eea0:	0e0e0e19 	.word	0x0e0e0e19
 800eea4:	0e0e0e1d 	.word	0x0e0e0e1d
 800eea8:	0e0e0e21 	.word	0x0e0e0e21
 800eeac:	25          	.byte	0x25
 800eead:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800eeae:	6800      	ldr	r0, [r0, #0]
 800eeb0:	f7fe ff52 	bl	800dd58 <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800eeb4:	2301      	movs	r3, #1
 800eeb6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800eeba:	2000      	movs	r0, #0
 800eebc:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800eec0:	bd10      	pop	{r4, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800eec2:	6800      	ldr	r0, [r0, #0]
 800eec4:	f7ff ff90 	bl	800ede8 <TIM_OC2_SetConfig>
      break;
 800eec8:	e7f4      	b.n	800eeb4 <HAL_TIM_OC_ConfigChannel+0x3c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800eeca:	6800      	ldr	r0, [r0, #0]
 800eecc:	f7fe ff9c 	bl	800de08 <TIM_OC3_SetConfig>
      break;
 800eed0:	e7f0      	b.n	800eeb4 <HAL_TIM_OC_ConfigChannel+0x3c>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800eed2:	6800      	ldr	r0, [r0, #0]
 800eed4:	f7fe ffe0 	bl	800de98 <TIM_OC4_SetConfig>
      break;
 800eed8:	e7ec      	b.n	800eeb4 <HAL_TIM_OC_ConfigChannel+0x3c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800eeda:	6800      	ldr	r0, [r0, #0]
 800eedc:	f7ff f812 	bl	800df04 <TIM_OC5_SetConfig>
      break;
 800eee0:	e7e8      	b.n	800eeb4 <HAL_TIM_OC_ConfigChannel+0x3c>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800eee2:	6800      	ldr	r0, [r0, #0]
 800eee4:	f7ff f842 	bl	800df6c <TIM_OC6_SetConfig>
      break;
 800eee8:	e7e4      	b.n	800eeb4 <HAL_TIM_OC_ConfigChannel+0x3c>
  __HAL_LOCK(htim);
 800eeea:	2002      	movs	r0, #2
}
 800eeec:	4770      	bx	lr

0800eeee <HAL_TIM_PWM_ConfigChannel>:
{
 800eeee:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800eef0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800eef4:	2b01      	cmp	r3, #1
 800eef6:	f000 8092 	beq.w	800f01e <HAL_TIM_PWM_ConfigChannel+0x130>
 800eefa:	460d      	mov	r5, r1
 800eefc:	4604      	mov	r4, r0
 800eefe:	2301      	movs	r3, #1
 800ef00:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800ef04:	2302      	movs	r3, #2
 800ef06:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 800ef0a:	2a14      	cmp	r2, #20
 800ef0c:	d81e      	bhi.n	800ef4c <HAL_TIM_PWM_ConfigChannel+0x5e>
 800ef0e:	e8df f002 	tbb	[pc, r2]
 800ef12:	1d0b      	.short	0x1d0b
 800ef14:	1d241d1d 	.word	0x1d241d1d
 800ef18:	1d381d1d 	.word	0x1d381d1d
 800ef1c:	1d4b1d1d 	.word	0x1d4b1d1d
 800ef20:	1d5f1d1d 	.word	0x1d5f1d1d
 800ef24:	1d1d      	.short	0x1d1d
 800ef26:	72          	.byte	0x72
 800ef27:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ef28:	6800      	ldr	r0, [r0, #0]
 800ef2a:	f7fe ff15 	bl	800dd58 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ef2e:	6822      	ldr	r2, [r4, #0]
 800ef30:	6993      	ldr	r3, [r2, #24]
 800ef32:	f043 0308 	orr.w	r3, r3, #8
 800ef36:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ef38:	6822      	ldr	r2, [r4, #0]
 800ef3a:	6993      	ldr	r3, [r2, #24]
 800ef3c:	f023 0304 	bic.w	r3, r3, #4
 800ef40:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ef42:	6822      	ldr	r2, [r4, #0]
 800ef44:	6993      	ldr	r3, [r2, #24]
 800ef46:	6929      	ldr	r1, [r5, #16]
 800ef48:	430b      	orrs	r3, r1
 800ef4a:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 800ef4c:	2301      	movs	r3, #1
 800ef4e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800ef52:	2000      	movs	r0, #0
 800ef54:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800ef58:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ef5a:	6800      	ldr	r0, [r0, #0]
 800ef5c:	f7ff ff44 	bl	800ede8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ef60:	6822      	ldr	r2, [r4, #0]
 800ef62:	6993      	ldr	r3, [r2, #24]
 800ef64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ef68:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ef6a:	6822      	ldr	r2, [r4, #0]
 800ef6c:	6993      	ldr	r3, [r2, #24]
 800ef6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ef72:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ef74:	6822      	ldr	r2, [r4, #0]
 800ef76:	6993      	ldr	r3, [r2, #24]
 800ef78:	6929      	ldr	r1, [r5, #16]
 800ef7a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800ef7e:	6193      	str	r3, [r2, #24]
      break;
 800ef80:	e7e4      	b.n	800ef4c <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ef82:	6800      	ldr	r0, [r0, #0]
 800ef84:	f7fe ff40 	bl	800de08 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ef88:	6822      	ldr	r2, [r4, #0]
 800ef8a:	69d3      	ldr	r3, [r2, #28]
 800ef8c:	f043 0308 	orr.w	r3, r3, #8
 800ef90:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ef92:	6822      	ldr	r2, [r4, #0]
 800ef94:	69d3      	ldr	r3, [r2, #28]
 800ef96:	f023 0304 	bic.w	r3, r3, #4
 800ef9a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ef9c:	6822      	ldr	r2, [r4, #0]
 800ef9e:	69d3      	ldr	r3, [r2, #28]
 800efa0:	6929      	ldr	r1, [r5, #16]
 800efa2:	430b      	orrs	r3, r1
 800efa4:	61d3      	str	r3, [r2, #28]
      break;
 800efa6:	e7d1      	b.n	800ef4c <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800efa8:	6800      	ldr	r0, [r0, #0]
 800efaa:	f7fe ff75 	bl	800de98 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800efae:	6822      	ldr	r2, [r4, #0]
 800efb0:	69d3      	ldr	r3, [r2, #28]
 800efb2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800efb6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800efb8:	6822      	ldr	r2, [r4, #0]
 800efba:	69d3      	ldr	r3, [r2, #28]
 800efbc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800efc0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800efc2:	6822      	ldr	r2, [r4, #0]
 800efc4:	69d3      	ldr	r3, [r2, #28]
 800efc6:	6929      	ldr	r1, [r5, #16]
 800efc8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800efcc:	61d3      	str	r3, [r2, #28]
      break;
 800efce:	e7bd      	b.n	800ef4c <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800efd0:	6800      	ldr	r0, [r0, #0]
 800efd2:	f7fe ff97 	bl	800df04 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800efd6:	6822      	ldr	r2, [r4, #0]
 800efd8:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800efda:	f043 0308 	orr.w	r3, r3, #8
 800efde:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800efe0:	6822      	ldr	r2, [r4, #0]
 800efe2:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800efe4:	f023 0304 	bic.w	r3, r3, #4
 800efe8:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800efea:	6822      	ldr	r2, [r4, #0]
 800efec:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800efee:	6929      	ldr	r1, [r5, #16]
 800eff0:	430b      	orrs	r3, r1
 800eff2:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 800eff4:	e7aa      	b.n	800ef4c <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800eff6:	6800      	ldr	r0, [r0, #0]
 800eff8:	f7fe ffb8 	bl	800df6c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800effc:	6822      	ldr	r2, [r4, #0]
 800effe:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800f000:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800f004:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f006:	6822      	ldr	r2, [r4, #0]
 800f008:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800f00a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f00e:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f010:	6822      	ldr	r2, [r4, #0]
 800f012:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800f014:	6929      	ldr	r1, [r5, #16]
 800f016:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800f01a:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 800f01c:	e796      	b.n	800ef4c <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 800f01e:	2002      	movs	r0, #2
 800f020:	e79a      	b.n	800ef58 <HAL_TIM_PWM_ConfigChannel+0x6a>
	...

0800f024 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800f024:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f026:	6a04      	ldr	r4, [r0, #32]
 800f028:	f024 0401 	bic.w	r4, r4, #1
 800f02c:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f02e:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800f030:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800f032:	4e17      	ldr	r6, [pc, #92]	; (800f090 <TIM_TI1_SetConfig+0x6c>)
 800f034:	42b0      	cmp	r0, r6
 800f036:	d019      	beq.n	800f06c <TIM_TI1_SetConfig+0x48>
 800f038:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800f03c:	d016      	beq.n	800f06c <TIM_TI1_SetConfig+0x48>
 800f03e:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800f042:	42b0      	cmp	r0, r6
 800f044:	d012      	beq.n	800f06c <TIM_TI1_SetConfig+0x48>
 800f046:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800f04a:	42b0      	cmp	r0, r6
 800f04c:	d00e      	beq.n	800f06c <TIM_TI1_SetConfig+0x48>
 800f04e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800f052:	42b0      	cmp	r0, r6
 800f054:	d00a      	beq.n	800f06c <TIM_TI1_SetConfig+0x48>
 800f056:	f506 3694 	add.w	r6, r6, #75776	; 0x12800
 800f05a:	42b0      	cmp	r0, r6
 800f05c:	d006      	beq.n	800f06c <TIM_TI1_SetConfig+0x48>
 800f05e:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 800f062:	42b0      	cmp	r0, r6
 800f064:	d002      	beq.n	800f06c <TIM_TI1_SetConfig+0x48>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
    tmpccmr1 |= TIM_ICSelection;
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800f066:	f044 0201 	orr.w	r2, r4, #1
 800f06a:	e002      	b.n	800f072 <TIM_TI1_SetConfig+0x4e>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800f06c:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 800f070:	4322      	orrs	r2, r4
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f072:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800f076:	011b      	lsls	r3, r3, #4
 800f078:	b2db      	uxtb	r3, r3
 800f07a:	4313      	orrs	r3, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f07c:	f025 020a 	bic.w	r2, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800f080:	f001 010a 	and.w	r1, r1, #10
 800f084:	4311      	orrs	r1, r2

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f086:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800f088:	6201      	str	r1, [r0, #32]
}
 800f08a:	bc70      	pop	{r4, r5, r6}
 800f08c:	4770      	bx	lr
 800f08e:	bf00      	nop
 800f090:	40012c00 	.word	0x40012c00

0800f094 <HAL_TIM_IC_ConfigChannel>:
{
 800f094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800f096:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800f09a:	2b01      	cmp	r3, #1
 800f09c:	f000 8098 	beq.w	800f1d0 <HAL_TIM_IC_ConfigChannel+0x13c>
 800f0a0:	460d      	mov	r5, r1
 800f0a2:	4604      	mov	r4, r0
 800f0a4:	2301      	movs	r3, #1
 800f0a6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800f0aa:	2302      	movs	r3, #2
 800f0ac:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (Channel == TIM_CHANNEL_1)
 800f0b0:	2a00      	cmp	r2, #0
 800f0b2:	d030      	beq.n	800f116 <HAL_TIM_IC_ConfigChannel+0x82>
  else if (Channel == TIM_CHANNEL_2)
 800f0b4:	2a04      	cmp	r2, #4
 800f0b6:	d03f      	beq.n	800f138 <HAL_TIM_IC_ConfigChannel+0xa4>
  else if (Channel == TIM_CHANNEL_3)
 800f0b8:	2a08      	cmp	r2, #8
 800f0ba:	d064      	beq.n	800f186 <HAL_TIM_IC_ConfigChannel+0xf2>
    TIM_TI4_SetConfig(htim->Instance,
 800f0bc:	6800      	ldr	r0, [r0, #0]
 800f0be:	680b      	ldr	r3, [r1, #0]
 800f0c0:	684f      	ldr	r7, [r1, #4]
 800f0c2:	68ca      	ldr	r2, [r1, #12]
{
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f0c4:	6a06      	ldr	r6, [r0, #32]
 800f0c6:	f426 5680 	bic.w	r6, r6, #4096	; 0x1000
 800f0ca:	6206      	str	r6, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800f0cc:	69c1      	ldr	r1, [r0, #28]
  tmpccer = TIMx->CCER;
 800f0ce:	6a06      	ldr	r6, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800f0d0:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800f0d4:	ea41 2107 	orr.w	r1, r1, r7, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800f0d8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800f0dc:	0312      	lsls	r2, r2, #12
 800f0de:	b292      	uxth	r2, r2
 800f0e0:	430a      	orrs	r2, r1

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800f0e2:	f426 4120 	bic.w	r1, r6, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800f0e6:	031b      	lsls	r3, r3, #12
 800f0e8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800f0ec:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800f0ee:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 800f0f0:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800f0f2:	6822      	ldr	r2, [r4, #0]
 800f0f4:	69d3      	ldr	r3, [r2, #28]
 800f0f6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800f0fa:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800f0fc:	6822      	ldr	r2, [r4, #0]
 800f0fe:	69d3      	ldr	r3, [r2, #28]
 800f100:	68a9      	ldr	r1, [r5, #8]
 800f102:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800f106:	61d3      	str	r3, [r2, #28]
  htim->State = HAL_TIM_STATE_READY;
 800f108:	2301      	movs	r3, #1
 800f10a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800f10e:	2000      	movs	r0, #0
 800f110:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800f114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 800f116:	68cb      	ldr	r3, [r1, #12]
 800f118:	684a      	ldr	r2, [r1, #4]
 800f11a:	6809      	ldr	r1, [r1, #0]
 800f11c:	6800      	ldr	r0, [r0, #0]
 800f11e:	f7ff ff81 	bl	800f024 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800f122:	6822      	ldr	r2, [r4, #0]
 800f124:	6993      	ldr	r3, [r2, #24]
 800f126:	f023 030c 	bic.w	r3, r3, #12
 800f12a:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800f12c:	6822      	ldr	r2, [r4, #0]
 800f12e:	6993      	ldr	r3, [r2, #24]
 800f130:	68a9      	ldr	r1, [r5, #8]
 800f132:	430b      	orrs	r3, r1
 800f134:	6193      	str	r3, [r2, #24]
 800f136:	e7e7      	b.n	800f108 <HAL_TIM_IC_ConfigChannel+0x74>
    TIM_TI2_SetConfig(htim->Instance,
 800f138:	6800      	ldr	r0, [r0, #0]
 800f13a:	680b      	ldr	r3, [r1, #0]
 800f13c:	684f      	ldr	r7, [r1, #4]
 800f13e:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f140:	6a06      	ldr	r6, [r0, #32]
 800f142:	f026 0610 	bic.w	r6, r6, #16
 800f146:	6206      	str	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f148:	6981      	ldr	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 800f14a:	6a06      	ldr	r6, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800f14c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800f150:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f154:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800f158:	0312      	lsls	r2, r2, #12
 800f15a:	b292      	uxth	r2, r2
 800f15c:	430a      	orrs	r2, r1
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f15e:	f026 01a0 	bic.w	r1, r6, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800f162:	011b      	lsls	r3, r3, #4
 800f164:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800f168:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 800f16a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800f16c:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800f16e:	6822      	ldr	r2, [r4, #0]
 800f170:	6993      	ldr	r3, [r2, #24]
 800f172:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800f176:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800f178:	6822      	ldr	r2, [r4, #0]
 800f17a:	6993      	ldr	r3, [r2, #24]
 800f17c:	68a9      	ldr	r1, [r5, #8]
 800f17e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800f182:	6193      	str	r3, [r2, #24]
 800f184:	e7c0      	b.n	800f108 <HAL_TIM_IC_ConfigChannel+0x74>
    TIM_TI3_SetConfig(htim->Instance,
 800f186:	6801      	ldr	r1, [r0, #0]
 800f188:	682b      	ldr	r3, [r5, #0]
 800f18a:	6868      	ldr	r0, [r5, #4]
 800f18c:	68ea      	ldr	r2, [r5, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f18e:	6a0e      	ldr	r6, [r1, #32]
 800f190:	f426 7680 	bic.w	r6, r6, #256	; 0x100
 800f194:	620e      	str	r6, [r1, #32]
  tmpccmr2 = TIMx->CCMR2;
 800f196:	69cf      	ldr	r7, [r1, #28]
  tmpccer = TIMx->CCER;
 800f198:	6a0e      	ldr	r6, [r1, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800f19a:	f027 0703 	bic.w	r7, r7, #3
  tmpccmr2 |= TIM_ICSelection;
 800f19e:	4338      	orrs	r0, r7
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800f1a0:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800f1a4:	0112      	lsls	r2, r2, #4
 800f1a6:	b2d2      	uxtb	r2, r2
 800f1a8:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800f1aa:	f426 6020 	bic.w	r0, r6, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800f1ae:	021b      	lsls	r3, r3, #8
 800f1b0:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800f1b4:	4303      	orrs	r3, r0
  TIMx->CCMR2 = tmpccmr2;
 800f1b6:	61ca      	str	r2, [r1, #28]
  TIMx->CCER = tmpccer;
 800f1b8:	620b      	str	r3, [r1, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800f1ba:	6822      	ldr	r2, [r4, #0]
 800f1bc:	69d3      	ldr	r3, [r2, #28]
 800f1be:	f023 030c 	bic.w	r3, r3, #12
 800f1c2:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800f1c4:	6822      	ldr	r2, [r4, #0]
 800f1c6:	69d3      	ldr	r3, [r2, #28]
 800f1c8:	68a9      	ldr	r1, [r5, #8]
 800f1ca:	430b      	orrs	r3, r1
 800f1cc:	61d3      	str	r3, [r2, #28]
 800f1ce:	e79b      	b.n	800f108 <HAL_TIM_IC_ConfigChannel+0x74>
  __HAL_LOCK(htim);
 800f1d0:	2002      	movs	r0, #2
 800f1d2:	e79f      	b.n	800f114 <HAL_TIM_IC_ConfigChannel+0x80>

0800f1d4 <HAL_TIM_OnePulse_ConfigChannel>:
  if (OutputChannel != InputChannel)
 800f1d4:	429a      	cmp	r2, r3
 800f1d6:	f000 808d 	beq.w	800f2f4 <HAL_TIM_OnePulse_ConfigChannel+0x120>
{
 800f1da:	b570      	push	{r4, r5, r6, lr}
 800f1dc:	b088      	sub	sp, #32
    __HAL_LOCK(htim);
 800f1de:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 800f1e2:	2c01      	cmp	r4, #1
 800f1e4:	f000 8088 	beq.w	800f2f8 <HAL_TIM_OnePulse_ConfigChannel+0x124>
 800f1e8:	461e      	mov	r6, r3
 800f1ea:	460d      	mov	r5, r1
 800f1ec:	4604      	mov	r4, r0
 800f1ee:	2301      	movs	r3, #1
 800f1f0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    htim->State = HAL_TIM_STATE_BUSY;
 800f1f4:	2302      	movs	r3, #2
 800f1f6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    temp1.OCMode = sConfig->OCMode;
 800f1fa:	680b      	ldr	r3, [r1, #0]
 800f1fc:	9301      	str	r3, [sp, #4]
    temp1.Pulse = sConfig->Pulse;
 800f1fe:	684b      	ldr	r3, [r1, #4]
 800f200:	9302      	str	r3, [sp, #8]
    temp1.OCPolarity = sConfig->OCPolarity;
 800f202:	688b      	ldr	r3, [r1, #8]
 800f204:	9303      	str	r3, [sp, #12]
    temp1.OCNPolarity = sConfig->OCNPolarity;
 800f206:	68cb      	ldr	r3, [r1, #12]
 800f208:	9304      	str	r3, [sp, #16]
    temp1.OCIdleState = sConfig->OCIdleState;
 800f20a:	690b      	ldr	r3, [r1, #16]
 800f20c:	9306      	str	r3, [sp, #24]
    temp1.OCNIdleState = sConfig->OCNIdleState;
 800f20e:	694b      	ldr	r3, [r1, #20]
 800f210:	9307      	str	r3, [sp, #28]
    switch (OutputChannel)
 800f212:	b162      	cbz	r2, 800f22e <HAL_TIM_OnePulse_ConfigChannel+0x5a>
 800f214:	2a04      	cmp	r2, #4
 800f216:	d00f      	beq.n	800f238 <HAL_TIM_OnePulse_ConfigChannel+0x64>
    switch (InputChannel)
 800f218:	b19e      	cbz	r6, 800f242 <HAL_TIM_OnePulse_ConfigChannel+0x6e>
 800f21a:	2e04      	cmp	r6, #4
 800f21c:	d033      	beq.n	800f286 <HAL_TIM_OnePulse_ConfigChannel+0xb2>
    htim->State = HAL_TIM_STATE_READY;
 800f21e:	2301      	movs	r3, #1
 800f220:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800f224:	2000      	movs	r0, #0
 800f226:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800f22a:	b008      	add	sp, #32
 800f22c:	bd70      	pop	{r4, r5, r6, pc}
        TIM_OC1_SetConfig(htim->Instance, &temp1);
 800f22e:	a901      	add	r1, sp, #4
 800f230:	6800      	ldr	r0, [r0, #0]
 800f232:	f7fe fd91 	bl	800dd58 <TIM_OC1_SetConfig>
        break;
 800f236:	e7ef      	b.n	800f218 <HAL_TIM_OnePulse_ConfigChannel+0x44>
        TIM_OC2_SetConfig(htim->Instance, &temp1);
 800f238:	a901      	add	r1, sp, #4
 800f23a:	6800      	ldr	r0, [r0, #0]
 800f23c:	f7ff fdd4 	bl	800ede8 <TIM_OC2_SetConfig>
        break;
 800f240:	e7ea      	b.n	800f218 <HAL_TIM_OnePulse_ConfigChannel+0x44>
        TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
 800f242:	6a2b      	ldr	r3, [r5, #32]
 800f244:	69ea      	ldr	r2, [r5, #28]
 800f246:	69a9      	ldr	r1, [r5, #24]
 800f248:	6820      	ldr	r0, [r4, #0]
 800f24a:	f7ff feeb 	bl	800f024 <TIM_TI1_SetConfig>
        htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800f24e:	6822      	ldr	r2, [r4, #0]
 800f250:	6993      	ldr	r3, [r2, #24]
 800f252:	f023 030c 	bic.w	r3, r3, #12
 800f256:	6193      	str	r3, [r2, #24]
        htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800f258:	6822      	ldr	r2, [r4, #0]
 800f25a:	6893      	ldr	r3, [r2, #8]
 800f25c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f260:	6093      	str	r3, [r2, #8]
        htim->Instance->SMCR |= TIM_TS_TI1FP1;
 800f262:	6822      	ldr	r2, [r4, #0]
 800f264:	6893      	ldr	r3, [r2, #8]
 800f266:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800f26a:	6093      	str	r3, [r2, #8]
        htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800f26c:	6822      	ldr	r2, [r4, #0]
 800f26e:	6893      	ldr	r3, [r2, #8]
 800f270:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f274:	f023 0307 	bic.w	r3, r3, #7
 800f278:	6093      	str	r3, [r2, #8]
        htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 800f27a:	6822      	ldr	r2, [r4, #0]
 800f27c:	6893      	ldr	r3, [r2, #8]
 800f27e:	f043 0306 	orr.w	r3, r3, #6
 800f282:	6093      	str	r3, [r2, #8]
        break;
 800f284:	e7cb      	b.n	800f21e <HAL_TIM_OnePulse_ConfigChannel+0x4a>
        TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
 800f286:	6820      	ldr	r0, [r4, #0]
 800f288:	69ab      	ldr	r3, [r5, #24]
 800f28a:	69ee      	ldr	r6, [r5, #28]
 800f28c:	6a2a      	ldr	r2, [r5, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f28e:	6a05      	ldr	r5, [r0, #32]
 800f290:	f025 0510 	bic.w	r5, r5, #16
 800f294:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f296:	6981      	ldr	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 800f298:	6a05      	ldr	r5, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800f29a:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800f29e:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f2a2:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800f2a6:	0312      	lsls	r2, r2, #12
 800f2a8:	b292      	uxth	r2, r2
 800f2aa:	430a      	orrs	r2, r1
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f2ac:	f025 01a0 	bic.w	r1, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800f2b0:	011b      	lsls	r3, r3, #4
 800f2b2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800f2b6:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 800f2b8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800f2ba:	6203      	str	r3, [r0, #32]
        htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800f2bc:	6822      	ldr	r2, [r4, #0]
 800f2be:	6993      	ldr	r3, [r2, #24]
 800f2c0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800f2c4:	6193      	str	r3, [r2, #24]
        htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800f2c6:	6822      	ldr	r2, [r4, #0]
 800f2c8:	6893      	ldr	r3, [r2, #8]
 800f2ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f2ce:	6093      	str	r3, [r2, #8]
        htim->Instance->SMCR |= TIM_TS_TI2FP2;
 800f2d0:	6822      	ldr	r2, [r4, #0]
 800f2d2:	6893      	ldr	r3, [r2, #8]
 800f2d4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800f2d8:	6093      	str	r3, [r2, #8]
        htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800f2da:	6822      	ldr	r2, [r4, #0]
 800f2dc:	6893      	ldr	r3, [r2, #8]
 800f2de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f2e2:	f023 0307 	bic.w	r3, r3, #7
 800f2e6:	6093      	str	r3, [r2, #8]
        htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 800f2e8:	6822      	ldr	r2, [r4, #0]
 800f2ea:	6893      	ldr	r3, [r2, #8]
 800f2ec:	f043 0306 	orr.w	r3, r3, #6
 800f2f0:	6093      	str	r3, [r2, #8]
        break;
 800f2f2:	e794      	b.n	800f21e <HAL_TIM_OnePulse_ConfigChannel+0x4a>
    return HAL_ERROR;
 800f2f4:	2001      	movs	r0, #1
}
 800f2f6:	4770      	bx	lr
    __HAL_LOCK(htim);
 800f2f8:	2002      	movs	r0, #2
 800f2fa:	e796      	b.n	800f22a <HAL_TIM_OnePulse_ConfigChannel+0x56>

0800f2fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f2fc:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f2fe:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f300:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f304:	430a      	orrs	r2, r1
 800f306:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800f30a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f30c:	6083      	str	r3, [r0, #8]
}
 800f30e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f312:	4770      	bx	lr

0800f314 <HAL_TIM_ConfigOCrefClear>:
  __HAL_LOCK(htim);
 800f314:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800f318:	2b01      	cmp	r3, #1
 800f31a:	f000 809c 	beq.w	800f456 <HAL_TIM_ConfigOCrefClear+0x142>
{
 800f31e:	b570      	push	{r4, r5, r6, lr}
 800f320:	4616      	mov	r6, r2
 800f322:	460d      	mov	r5, r1
 800f324:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800f326:	2301      	movs	r3, #1
 800f328:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800f32c:	2302      	movs	r3, #2
 800f32e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (sClearInputConfig->ClearInputSource)
 800f332:	684b      	ldr	r3, [r1, #4]
 800f334:	2b01      	cmp	r3, #1
 800f336:	d01f      	beq.n	800f378 <HAL_TIM_ConfigOCrefClear+0x64>
 800f338:	b183      	cbz	r3, 800f35c <HAL_TIM_ConfigOCrefClear+0x48>
 800f33a:	2b02      	cmp	r3, #2
 800f33c:	d016      	beq.n	800f36c <HAL_TIM_ConfigOCrefClear+0x58>
  switch (Channel)
 800f33e:	2e14      	cmp	r6, #20
 800f340:	d836      	bhi.n	800f3b0 <HAL_TIM_ConfigOCrefClear+0x9c>
 800f342:	e8df f006 	tbb	[pc, r6]
 800f346:	352e      	.short	0x352e
 800f348:	35423535 	.word	0x35423535
 800f34c:	35503535 	.word	0x35503535
 800f350:	355e3535 	.word	0x355e3535
 800f354:	356c3535 	.word	0x356c3535
 800f358:	3535      	.short	0x3535
 800f35a:	7a          	.byte	0x7a
 800f35b:	00          	.byte	0x00
      CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_OCCS | TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 800f35c:	6802      	ldr	r2, [r0, #0]
 800f35e:	6893      	ldr	r3, [r2, #8]
 800f360:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f364:	f023 0308 	bic.w	r3, r3, #8
 800f368:	6093      	str	r3, [r2, #8]
      break;
 800f36a:	e7e8      	b.n	800f33e <HAL_TIM_ConfigOCrefClear+0x2a>
      CLEAR_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);
 800f36c:	6802      	ldr	r2, [r0, #0]
 800f36e:	6893      	ldr	r3, [r2, #8]
 800f370:	f023 0308 	bic.w	r3, r3, #8
 800f374:	6093      	str	r3, [r2, #8]
    break;
 800f376:	e7e2      	b.n	800f33e <HAL_TIM_ConfigOCrefClear+0x2a>
      if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)
 800f378:	68cb      	ldr	r3, [r1, #12]
 800f37a:	b133      	cbz	r3, 800f38a <HAL_TIM_ConfigOCrefClear+0x76>
        htim->State = HAL_TIM_STATE_READY;
 800f37c:	2001      	movs	r0, #1
 800f37e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        __HAL_UNLOCK(htim);
 800f382:	2300      	movs	r3, #0
 800f384:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 800f388:	e018      	b.n	800f3bc <HAL_TIM_ConfigOCrefClear+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 800f38a:	690b      	ldr	r3, [r1, #16]
 800f38c:	688a      	ldr	r2, [r1, #8]
 800f38e:	2100      	movs	r1, #0
 800f390:	6800      	ldr	r0, [r0, #0]
 800f392:	f7ff ffb3 	bl	800f2fc <TIM_ETR_SetConfig>
      SET_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);
 800f396:	6822      	ldr	r2, [r4, #0]
 800f398:	6893      	ldr	r3, [r2, #8]
 800f39a:	f043 0308 	orr.w	r3, r3, #8
 800f39e:	6093      	str	r3, [r2, #8]
      break;
 800f3a0:	e7cd      	b.n	800f33e <HAL_TIM_ConfigOCrefClear+0x2a>
      if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800f3a2:	682b      	ldr	r3, [r5, #0]
 800f3a4:	b15b      	cbz	r3, 800f3be <HAL_TIM_ConfigOCrefClear+0xaa>
        SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 800f3a6:	6822      	ldr	r2, [r4, #0]
 800f3a8:	6993      	ldr	r3, [r2, #24]
 800f3aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f3ae:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800f3b6:	2000      	movs	r0, #0
 800f3b8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800f3bc:	bd70      	pop	{r4, r5, r6, pc}
        CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 800f3be:	6822      	ldr	r2, [r4, #0]
 800f3c0:	6993      	ldr	r3, [r2, #24]
 800f3c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f3c6:	6193      	str	r3, [r2, #24]
 800f3c8:	e7f2      	b.n	800f3b0 <HAL_TIM_ConfigOCrefClear+0x9c>
      if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800f3ca:	682b      	ldr	r3, [r5, #0]
 800f3cc:	b12b      	cbz	r3, 800f3da <HAL_TIM_ConfigOCrefClear+0xc6>
        SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 800f3ce:	6822      	ldr	r2, [r4, #0]
 800f3d0:	6993      	ldr	r3, [r2, #24]
 800f3d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f3d6:	6193      	str	r3, [r2, #24]
 800f3d8:	e7ea      	b.n	800f3b0 <HAL_TIM_ConfigOCrefClear+0x9c>
        CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 800f3da:	6822      	ldr	r2, [r4, #0]
 800f3dc:	6993      	ldr	r3, [r2, #24]
 800f3de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800f3e2:	6193      	str	r3, [r2, #24]
 800f3e4:	e7e4      	b.n	800f3b0 <HAL_TIM_ConfigOCrefClear+0x9c>
      if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800f3e6:	682b      	ldr	r3, [r5, #0]
 800f3e8:	b12b      	cbz	r3, 800f3f6 <HAL_TIM_ConfigOCrefClear+0xe2>
        SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 800f3ea:	6822      	ldr	r2, [r4, #0]
 800f3ec:	69d3      	ldr	r3, [r2, #28]
 800f3ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f3f2:	61d3      	str	r3, [r2, #28]
 800f3f4:	e7dc      	b.n	800f3b0 <HAL_TIM_ConfigOCrefClear+0x9c>
        CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 800f3f6:	6822      	ldr	r2, [r4, #0]
 800f3f8:	69d3      	ldr	r3, [r2, #28]
 800f3fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f3fe:	61d3      	str	r3, [r2, #28]
 800f400:	e7d6      	b.n	800f3b0 <HAL_TIM_ConfigOCrefClear+0x9c>
      if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800f402:	682b      	ldr	r3, [r5, #0]
 800f404:	b12b      	cbz	r3, 800f412 <HAL_TIM_ConfigOCrefClear+0xfe>
        SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 800f406:	6822      	ldr	r2, [r4, #0]
 800f408:	69d3      	ldr	r3, [r2, #28]
 800f40a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f40e:	61d3      	str	r3, [r2, #28]
 800f410:	e7ce      	b.n	800f3b0 <HAL_TIM_ConfigOCrefClear+0x9c>
        CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 800f412:	6822      	ldr	r2, [r4, #0]
 800f414:	69d3      	ldr	r3, [r2, #28]
 800f416:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800f41a:	61d3      	str	r3, [r2, #28]
 800f41c:	e7c8      	b.n	800f3b0 <HAL_TIM_ConfigOCrefClear+0x9c>
      if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800f41e:	682b      	ldr	r3, [r5, #0]
 800f420:	b12b      	cbz	r3, 800f42e <HAL_TIM_ConfigOCrefClear+0x11a>
        SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);
 800f422:	6822      	ldr	r2, [r4, #0]
 800f424:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800f426:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f42a:	6553      	str	r3, [r2, #84]	; 0x54
 800f42c:	e7c0      	b.n	800f3b0 <HAL_TIM_ConfigOCrefClear+0x9c>
        CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);
 800f42e:	6822      	ldr	r2, [r4, #0]
 800f430:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800f432:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f436:	6553      	str	r3, [r2, #84]	; 0x54
 800f438:	e7ba      	b.n	800f3b0 <HAL_TIM_ConfigOCrefClear+0x9c>
      if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800f43a:	682b      	ldr	r3, [r5, #0]
 800f43c:	b12b      	cbz	r3, 800f44a <HAL_TIM_ConfigOCrefClear+0x136>
        SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
 800f43e:	6822      	ldr	r2, [r4, #0]
 800f440:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800f442:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f446:	6553      	str	r3, [r2, #84]	; 0x54
 800f448:	e7b2      	b.n	800f3b0 <HAL_TIM_ConfigOCrefClear+0x9c>
        CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
 800f44a:	6822      	ldr	r2, [r4, #0]
 800f44c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800f44e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800f452:	6553      	str	r3, [r2, #84]	; 0x54
 800f454:	e7ac      	b.n	800f3b0 <HAL_TIM_ConfigOCrefClear+0x9c>
  __HAL_LOCK(htim);
 800f456:	2002      	movs	r0, #2
}
 800f458:	4770      	bx	lr
	...

0800f45c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800f45c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800f460:	2b01      	cmp	r3, #1
 800f462:	f000 809b 	beq.w	800f59c <HAL_TIM_ConfigClockSource+0x140>
{
 800f466:	b570      	push	{r4, r5, r6, lr}
 800f468:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800f46a:	2301      	movs	r3, #1
 800f46c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800f470:	2302      	movs	r3, #2
 800f472:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800f476:	6802      	ldr	r2, [r0, #0]
 800f478:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f47a:	4b49      	ldr	r3, [pc, #292]	; (800f5a0 <HAL_TIM_ConfigClockSource+0x144>)
 800f47c:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 800f47e:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800f480:	680b      	ldr	r3, [r1, #0]
 800f482:	2b40      	cmp	r3, #64	; 0x40
 800f484:	d070      	beq.n	800f568 <HAL_TIM_ConfigClockSource+0x10c>
 800f486:	d913      	bls.n	800f4b0 <HAL_TIM_ConfigClockSource+0x54>
 800f488:	2b60      	cmp	r3, #96	; 0x60
 800f48a:	d052      	beq.n	800f532 <HAL_TIM_ConfigClockSource+0xd6>
 800f48c:	d923      	bls.n	800f4d6 <HAL_TIM_ConfigClockSource+0x7a>
 800f48e:	2b70      	cmp	r3, #112	; 0x70
 800f490:	d03d      	beq.n	800f50e <HAL_TIM_ConfigClockSource+0xb2>
 800f492:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f496:	d145      	bne.n	800f524 <HAL_TIM_ConfigClockSource+0xc8>
      TIM_ETR_SetConfig(htim->Instance,
 800f498:	68cb      	ldr	r3, [r1, #12]
 800f49a:	684a      	ldr	r2, [r1, #4]
 800f49c:	6889      	ldr	r1, [r1, #8]
 800f49e:	6820      	ldr	r0, [r4, #0]
 800f4a0:	f7ff ff2c 	bl	800f2fc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f4a4:	6822      	ldr	r2, [r4, #0]
 800f4a6:	6893      	ldr	r3, [r2, #8]
 800f4a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f4ac:	6093      	str	r3, [r2, #8]
      break;
 800f4ae:	e039      	b.n	800f524 <HAL_TIM_ConfigClockSource+0xc8>
  switch (sClockSourceConfig->ClockSource)
 800f4b0:	2b10      	cmp	r3, #16
 800f4b2:	d007      	beq.n	800f4c4 <HAL_TIM_ConfigClockSource+0x68>
 800f4b4:	d904      	bls.n	800f4c0 <HAL_TIM_ConfigClockSource+0x64>
 800f4b6:	2b20      	cmp	r3, #32
 800f4b8:	d004      	beq.n	800f4c4 <HAL_TIM_ConfigClockSource+0x68>
 800f4ba:	2b30      	cmp	r3, #48	; 0x30
 800f4bc:	d002      	beq.n	800f4c4 <HAL_TIM_ConfigClockSource+0x68>
 800f4be:	e031      	b.n	800f524 <HAL_TIM_ConfigClockSource+0xc8>
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d12f      	bne.n	800f524 <HAL_TIM_ConfigClockSource+0xc8>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f4c4:	6821      	ldr	r1, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800f4c6:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800f4c8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f4cc:	f043 0307 	orr.w	r3, r3, #7
 800f4d0:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 800f4d2:	608b      	str	r3, [r1, #8]
 800f4d4:	e026      	b.n	800f524 <HAL_TIM_ConfigClockSource+0xc8>
  switch (sClockSourceConfig->ClockSource)
 800f4d6:	2b50      	cmp	r3, #80	; 0x50
 800f4d8:	d124      	bne.n	800f524 <HAL_TIM_ConfigClockSource+0xc8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f4da:	6823      	ldr	r3, [r4, #0]
 800f4dc:	6848      	ldr	r0, [r1, #4]
 800f4de:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800f4e0:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f4e2:	6a1d      	ldr	r5, [r3, #32]
 800f4e4:	f025 0501 	bic.w	r5, r5, #1
 800f4e8:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f4ea:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f4ec:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f4f0:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f4f4:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800f4f8:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800f4fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f4fc:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f4fe:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800f500:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800f502:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f506:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800f50a:	6093      	str	r3, [r2, #8]
 800f50c:	e00a      	b.n	800f524 <HAL_TIM_ConfigClockSource+0xc8>
      TIM_ETR_SetConfig(htim->Instance,
 800f50e:	68cb      	ldr	r3, [r1, #12]
 800f510:	684a      	ldr	r2, [r1, #4]
 800f512:	6889      	ldr	r1, [r1, #8]
 800f514:	6820      	ldr	r0, [r4, #0]
 800f516:	f7ff fef1 	bl	800f2fc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800f51a:	6822      	ldr	r2, [r4, #0]
 800f51c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f51e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800f522:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 800f524:	2301      	movs	r3, #1
 800f526:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800f52a:	2000      	movs	r0, #0
 800f52c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800f530:	bd70      	pop	{r4, r5, r6, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f532:	6823      	ldr	r3, [r4, #0]
 800f534:	684d      	ldr	r5, [r1, #4]
 800f536:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f538:	6a18      	ldr	r0, [r3, #32]
 800f53a:	f020 0010 	bic.w	r0, r0, #16
 800f53e:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f540:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800f542:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f544:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f548:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f54c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800f550:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800f554:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800f556:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f558:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800f55a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800f55c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f560:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800f564:	6093      	str	r3, [r2, #8]
 800f566:	e7dd      	b.n	800f524 <HAL_TIM_ConfigClockSource+0xc8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f568:	6823      	ldr	r3, [r4, #0]
 800f56a:	6848      	ldr	r0, [r1, #4]
 800f56c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800f56e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f570:	6a1d      	ldr	r5, [r3, #32]
 800f572:	f025 0501 	bic.w	r5, r5, #1
 800f576:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f578:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f57a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f57e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f582:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800f586:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800f588:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f58a:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f58c:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800f58e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800f590:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f594:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800f598:	6093      	str	r3, [r2, #8]
 800f59a:	e7c3      	b.n	800f524 <HAL_TIM_ConfigClockSource+0xc8>
  __HAL_LOCK(htim);
 800f59c:	2002      	movs	r0, #2
}
 800f59e:	4770      	bx	lr
 800f5a0:	fffe0088 	.word	0xfffe0088

0800f5a4 <TIM_SlaveTimer_SetConfig>:
{
 800f5a4:	b538      	push	{r3, r4, r5, lr}
  tmpsmcr = htim->Instance->SMCR;
 800f5a6:	6802      	ldr	r2, [r0, #0]
 800f5a8:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800f5aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800f5ae:	684c      	ldr	r4, [r1, #4]
 800f5b0:	4323      	orrs	r3, r4
  tmpsmcr &= ~TIM_SMCR_SMS;
 800f5b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f5b6:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800f5ba:	680c      	ldr	r4, [r1, #0]
 800f5bc:	4323      	orrs	r3, r4
  htim->Instance->SMCR = tmpsmcr;
 800f5be:	6093      	str	r3, [r2, #8]
  switch (sSlaveConfig->InputTrigger)
 800f5c0:	684b      	ldr	r3, [r1, #4]
 800f5c2:	2b50      	cmp	r3, #80	; 0x50
 800f5c4:	d023      	beq.n	800f60e <TIM_SlaveTimer_SetConfig+0x6a>
 800f5c6:	d90b      	bls.n	800f5e0 <TIM_SlaveTimer_SetConfig+0x3c>
 800f5c8:	2b60      	cmp	r3, #96	; 0x60
 800f5ca:	d034      	beq.n	800f636 <TIM_SlaveTimer_SetConfig+0x92>
 800f5cc:	2b70      	cmp	r3, #112	; 0x70
 800f5ce:	d147      	bne.n	800f660 <TIM_SlaveTimer_SetConfig+0xbc>
      TIM_ETR_SetConfig(htim->Instance,
 800f5d0:	690b      	ldr	r3, [r1, #16]
 800f5d2:	688a      	ldr	r2, [r1, #8]
 800f5d4:	68c9      	ldr	r1, [r1, #12]
 800f5d6:	6800      	ldr	r0, [r0, #0]
 800f5d8:	f7ff fe90 	bl	800f2fc <TIM_ETR_SetConfig>
  return HAL_OK;
 800f5dc:	2000      	movs	r0, #0
}
 800f5de:	bd38      	pop	{r3, r4, r5, pc}
  switch (sSlaveConfig->InputTrigger)
 800f5e0:	2b40      	cmp	r3, #64	; 0x40
 800f5e2:	d13d      	bne.n	800f660 <TIM_SlaveTimer_SetConfig+0xbc>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800f5e4:	680b      	ldr	r3, [r1, #0]
 800f5e6:	2b05      	cmp	r3, #5
 800f5e8:	d03c      	beq.n	800f664 <TIM_SlaveTimer_SetConfig+0xc0>
      tmpccer = htim->Instance->CCER;
 800f5ea:	6803      	ldr	r3, [r0, #0]
 800f5ec:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800f5ee:	6a1a      	ldr	r2, [r3, #32]
 800f5f0:	f022 0201 	bic.w	r2, r2, #1
 800f5f4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800f5f6:	6802      	ldr	r2, [r0, #0]
 800f5f8:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f5fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800f5fe:	6909      	ldr	r1, [r1, #16]
 800f600:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800f604:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;
 800f606:	6803      	ldr	r3, [r0, #0]
 800f608:	621c      	str	r4, [r3, #32]
  return HAL_OK;
 800f60a:	2000      	movs	r0, #0
      break;
 800f60c:	e7e7      	b.n	800f5de <TIM_SlaveTimer_SetConfig+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f60e:	6803      	ldr	r3, [r0, #0]
 800f610:	6888      	ldr	r0, [r1, #8]
 800f612:	690d      	ldr	r5, [r1, #16]
  tmpccer = TIMx->CCER;
 800f614:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f616:	6a1c      	ldr	r4, [r3, #32]
 800f618:	f024 0401 	bic.w	r4, r4, #1
 800f61c:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f61e:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f620:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f624:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f628:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800f62c:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800f62e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f630:	6219      	str	r1, [r3, #32]
  return HAL_OK;
 800f632:	2000      	movs	r0, #0
 800f634:	e7d3      	b.n	800f5de <TIM_SlaveTimer_SetConfig+0x3a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f636:	6803      	ldr	r3, [r0, #0]
 800f638:	688c      	ldr	r4, [r1, #8]
 800f63a:	690d      	ldr	r5, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f63c:	6a18      	ldr	r0, [r3, #32]
 800f63e:	f020 0010 	bic.w	r0, r0, #16
 800f642:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f644:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800f646:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f648:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f64c:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f650:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800f654:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800f658:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800f65a:	621a      	str	r2, [r3, #32]
  return HAL_OK;
 800f65c:	2000      	movs	r0, #0
 800f65e:	e7be      	b.n	800f5de <TIM_SlaveTimer_SetConfig+0x3a>
 800f660:	2000      	movs	r0, #0
 800f662:	e7bc      	b.n	800f5de <TIM_SlaveTimer_SetConfig+0x3a>
        return HAL_ERROR;
 800f664:	2001      	movs	r0, #1
 800f666:	e7ba      	b.n	800f5de <TIM_SlaveTimer_SetConfig+0x3a>

0800f668 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 800f668:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800f66c:	2b01      	cmp	r3, #1
 800f66e:	d024      	beq.n	800f6ba <HAL_TIM_SlaveConfigSynchro+0x52>
{
 800f670:	b510      	push	{r4, lr}
 800f672:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800f674:	2301      	movs	r3, #1
 800f676:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800f67a:	2302      	movs	r3, #2
 800f67c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800f680:	f7ff ff90 	bl	800f5a4 <TIM_SlaveTimer_SetConfig>
 800f684:	4603      	mov	r3, r0
 800f686:	b988      	cbnz	r0, 800f6ac <HAL_TIM_SlaveConfigSynchro+0x44>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800f688:	6821      	ldr	r1, [r4, #0]
 800f68a:	68ca      	ldr	r2, [r1, #12]
 800f68c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f690:	60ca      	str	r2, [r1, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800f692:	6821      	ldr	r1, [r4, #0]
 800f694:	68ca      	ldr	r2, [r1, #12]
 800f696:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800f69a:	60ca      	str	r2, [r1, #12]
  htim->State = HAL_TIM_STATE_READY;
 800f69c:	2201      	movs	r2, #1
 800f69e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800f6a2:	2200      	movs	r2, #0
 800f6a4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 800f6ac:	2301      	movs	r3, #1
 800f6ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800f6b2:	2200      	movs	r2, #0
 800f6b4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    return HAL_ERROR;
 800f6b8:	e7f6      	b.n	800f6a8 <HAL_TIM_SlaveConfigSynchro+0x40>
  __HAL_LOCK(htim);
 800f6ba:	2302      	movs	r3, #2
}
 800f6bc:	4618      	mov	r0, r3
 800f6be:	4770      	bx	lr

0800f6c0 <HAL_TIM_SlaveConfigSynchro_IT>:
  __HAL_LOCK(htim);
 800f6c0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800f6c4:	2b01      	cmp	r3, #1
 800f6c6:	d024      	beq.n	800f712 <HAL_TIM_SlaveConfigSynchro_IT+0x52>
{
 800f6c8:	b510      	push	{r4, lr}
 800f6ca:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800f6cc:	2301      	movs	r3, #1
 800f6ce:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800f6d2:	2302      	movs	r3, #2
 800f6d4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800f6d8:	f7ff ff64 	bl	800f5a4 <TIM_SlaveTimer_SetConfig>
 800f6dc:	4603      	mov	r3, r0
 800f6de:	b988      	cbnz	r0, 800f704 <HAL_TIM_SlaveConfigSynchro_IT+0x44>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
 800f6e0:	6821      	ldr	r1, [r4, #0]
 800f6e2:	68ca      	ldr	r2, [r1, #12]
 800f6e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f6e8:	60ca      	str	r2, [r1, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800f6ea:	6821      	ldr	r1, [r4, #0]
 800f6ec:	68ca      	ldr	r2, [r1, #12]
 800f6ee:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800f6f2:	60ca      	str	r2, [r1, #12]
  htim->State = HAL_TIM_STATE_READY;
 800f6f4:	2201      	movs	r2, #1
 800f6f6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800f700:	4618      	mov	r0, r3
 800f702:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 800f704:	2301      	movs	r3, #1
 800f706:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800f70a:	2200      	movs	r2, #0
 800f70c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    return HAL_ERROR;
 800f710:	e7f6      	b.n	800f700 <HAL_TIM_SlaveConfigSynchro_IT+0x40>
  __HAL_LOCK(htim);
 800f712:	2302      	movs	r3, #2
}
 800f714:	4618      	mov	r0, r3
 800f716:	4770      	bx	lr

0800f718 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f718:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f71a:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f71e:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f720:	2401      	movs	r4, #1
 800f722:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800f724:	ea23 0304 	bic.w	r3, r3, r4
 800f728:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f72a:	6a03      	ldr	r3, [r0, #32]
 800f72c:	408a      	lsls	r2, r1
 800f72e:	431a      	orrs	r2, r3
 800f730:	6202      	str	r2, [r0, #32]
}
 800f732:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f736:	4770      	bx	lr

0800f738 <HAL_TIM_OC_Start>:
{
 800f738:	b510      	push	{r4, lr}
 800f73a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f73c:	2201      	movs	r2, #1
 800f73e:	6800      	ldr	r0, [r0, #0]
 800f740:	f7ff ffea 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f744:	6823      	ldr	r3, [r4, #0]
 800f746:	4a13      	ldr	r2, [pc, #76]	; (800f794 <HAL_TIM_OC_Start+0x5c>)
 800f748:	4293      	cmp	r3, r2
 800f74a:	d00f      	beq.n	800f76c <HAL_TIM_OC_Start+0x34>
 800f74c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f750:	4293      	cmp	r3, r2
 800f752:	d00b      	beq.n	800f76c <HAL_TIM_OC_Start+0x34>
 800f754:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800f758:	4293      	cmp	r3, r2
 800f75a:	d007      	beq.n	800f76c <HAL_TIM_OC_Start+0x34>
 800f75c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800f760:	4293      	cmp	r3, r2
 800f762:	d003      	beq.n	800f76c <HAL_TIM_OC_Start+0x34>
 800f764:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800f768:	4293      	cmp	r3, r2
 800f76a:	d103      	bne.n	800f774 <HAL_TIM_OC_Start+0x3c>
    __HAL_TIM_MOE_ENABLE(htim);
 800f76c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f76e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f772:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f774:	6822      	ldr	r2, [r4, #0]
 800f776:	6891      	ldr	r1, [r2, #8]
 800f778:	4b07      	ldr	r3, [pc, #28]	; (800f798 <HAL_TIM_OC_Start+0x60>)
 800f77a:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f77c:	2b06      	cmp	r3, #6
 800f77e:	d006      	beq.n	800f78e <HAL_TIM_OC_Start+0x56>
 800f780:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f784:	d003      	beq.n	800f78e <HAL_TIM_OC_Start+0x56>
    __HAL_TIM_ENABLE(htim);
 800f786:	6813      	ldr	r3, [r2, #0]
 800f788:	f043 0301 	orr.w	r3, r3, #1
 800f78c:	6013      	str	r3, [r2, #0]
}
 800f78e:	2000      	movs	r0, #0
 800f790:	bd10      	pop	{r4, pc}
 800f792:	bf00      	nop
 800f794:	40012c00 	.word	0x40012c00
 800f798:	00010007 	.word	0x00010007

0800f79c <HAL_TIM_OC_Stop>:
{
 800f79c:	b510      	push	{r4, lr}
 800f79e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800f7a0:	2200      	movs	r2, #0
 800f7a2:	6800      	ldr	r0, [r0, #0]
 800f7a4:	f7ff ffb8 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f7a8:	6823      	ldr	r3, [r4, #0]
 800f7aa:	4a19      	ldr	r2, [pc, #100]	; (800f810 <HAL_TIM_OC_Stop+0x74>)
 800f7ac:	4293      	cmp	r3, r2
 800f7ae:	d00f      	beq.n	800f7d0 <HAL_TIM_OC_Stop+0x34>
 800f7b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f7b4:	4293      	cmp	r3, r2
 800f7b6:	d00b      	beq.n	800f7d0 <HAL_TIM_OC_Stop+0x34>
 800f7b8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800f7bc:	4293      	cmp	r3, r2
 800f7be:	d007      	beq.n	800f7d0 <HAL_TIM_OC_Stop+0x34>
 800f7c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800f7c4:	4293      	cmp	r3, r2
 800f7c6:	d003      	beq.n	800f7d0 <HAL_TIM_OC_Stop+0x34>
 800f7c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800f7cc:	4293      	cmp	r3, r2
 800f7ce:	d10d      	bne.n	800f7ec <HAL_TIM_OC_Stop+0x50>
    __HAL_TIM_MOE_DISABLE(htim);
 800f7d0:	6a19      	ldr	r1, [r3, #32]
 800f7d2:	f241 1211 	movw	r2, #4369	; 0x1111
 800f7d6:	4211      	tst	r1, r2
 800f7d8:	d108      	bne.n	800f7ec <HAL_TIM_OC_Stop+0x50>
 800f7da:	6a19      	ldr	r1, [r3, #32]
 800f7dc:	f240 4244 	movw	r2, #1092	; 0x444
 800f7e0:	4211      	tst	r1, r2
 800f7e2:	d103      	bne.n	800f7ec <HAL_TIM_OC_Stop+0x50>
 800f7e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f7e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800f7ea:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 800f7ec:	6823      	ldr	r3, [r4, #0]
 800f7ee:	6a19      	ldr	r1, [r3, #32]
 800f7f0:	f241 1211 	movw	r2, #4369	; 0x1111
 800f7f4:	4211      	tst	r1, r2
 800f7f6:	d108      	bne.n	800f80a <HAL_TIM_OC_Stop+0x6e>
 800f7f8:	6a19      	ldr	r1, [r3, #32]
 800f7fa:	f240 4244 	movw	r2, #1092	; 0x444
 800f7fe:	4211      	tst	r1, r2
 800f800:	d103      	bne.n	800f80a <HAL_TIM_OC_Stop+0x6e>
 800f802:	681a      	ldr	r2, [r3, #0]
 800f804:	f022 0201 	bic.w	r2, r2, #1
 800f808:	601a      	str	r2, [r3, #0]
}
 800f80a:	2000      	movs	r0, #0
 800f80c:	bd10      	pop	{r4, pc}
 800f80e:	bf00      	nop
 800f810:	40012c00 	.word	0x40012c00

0800f814 <HAL_TIM_OC_Start_IT>:
{
 800f814:	b510      	push	{r4, lr}
 800f816:	4604      	mov	r4, r0
  switch (Channel)
 800f818:	290c      	cmp	r1, #12
 800f81a:	d80d      	bhi.n	800f838 <HAL_TIM_OC_Start_IT+0x24>
 800f81c:	e8df f001 	tbb	[pc, r1]
 800f820:	0c0c0c07 	.word	0x0c0c0c07
 800f824:	0c0c0c37 	.word	0x0c0c0c37
 800f828:	0c0c0c3d 	.word	0x0c0c0c3d
 800f82c:	43          	.byte	0x43
 800f82d:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800f82e:	6802      	ldr	r2, [r0, #0]
 800f830:	68d3      	ldr	r3, [r2, #12]
 800f832:	f043 0302 	orr.w	r3, r3, #2
 800f836:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f838:	2201      	movs	r2, #1
 800f83a:	6820      	ldr	r0, [r4, #0]
 800f83c:	f7ff ff6c 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f840:	6823      	ldr	r3, [r4, #0]
 800f842:	4a1c      	ldr	r2, [pc, #112]	; (800f8b4 <HAL_TIM_OC_Start_IT+0xa0>)
 800f844:	4293      	cmp	r3, r2
 800f846:	d00f      	beq.n	800f868 <HAL_TIM_OC_Start_IT+0x54>
 800f848:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f84c:	4293      	cmp	r3, r2
 800f84e:	d00b      	beq.n	800f868 <HAL_TIM_OC_Start_IT+0x54>
 800f850:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800f854:	4293      	cmp	r3, r2
 800f856:	d007      	beq.n	800f868 <HAL_TIM_OC_Start_IT+0x54>
 800f858:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800f85c:	4293      	cmp	r3, r2
 800f85e:	d003      	beq.n	800f868 <HAL_TIM_OC_Start_IT+0x54>
 800f860:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800f864:	4293      	cmp	r3, r2
 800f866:	d103      	bne.n	800f870 <HAL_TIM_OC_Start_IT+0x5c>
    __HAL_TIM_MOE_ENABLE(htim);
 800f868:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f86a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f86e:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f870:	6822      	ldr	r2, [r4, #0]
 800f872:	6891      	ldr	r1, [r2, #8]
 800f874:	4b10      	ldr	r3, [pc, #64]	; (800f8b8 <HAL_TIM_OC_Start_IT+0xa4>)
 800f876:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f878:	2b06      	cmp	r3, #6
 800f87a:	d006      	beq.n	800f88a <HAL_TIM_OC_Start_IT+0x76>
 800f87c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f880:	d003      	beq.n	800f88a <HAL_TIM_OC_Start_IT+0x76>
    __HAL_TIM_ENABLE(htim);
 800f882:	6813      	ldr	r3, [r2, #0]
 800f884:	f043 0301 	orr.w	r3, r3, #1
 800f888:	6013      	str	r3, [r2, #0]
}
 800f88a:	2000      	movs	r0, #0
 800f88c:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800f88e:	6802      	ldr	r2, [r0, #0]
 800f890:	68d3      	ldr	r3, [r2, #12]
 800f892:	f043 0304 	orr.w	r3, r3, #4
 800f896:	60d3      	str	r3, [r2, #12]
      break;
 800f898:	e7ce      	b.n	800f838 <HAL_TIM_OC_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800f89a:	6802      	ldr	r2, [r0, #0]
 800f89c:	68d3      	ldr	r3, [r2, #12]
 800f89e:	f043 0308 	orr.w	r3, r3, #8
 800f8a2:	60d3      	str	r3, [r2, #12]
      break;
 800f8a4:	e7c8      	b.n	800f838 <HAL_TIM_OC_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800f8a6:	6802      	ldr	r2, [r0, #0]
 800f8a8:	68d3      	ldr	r3, [r2, #12]
 800f8aa:	f043 0310 	orr.w	r3, r3, #16
 800f8ae:	60d3      	str	r3, [r2, #12]
      break;
 800f8b0:	e7c2      	b.n	800f838 <HAL_TIM_OC_Start_IT+0x24>
 800f8b2:	bf00      	nop
 800f8b4:	40012c00 	.word	0x40012c00
 800f8b8:	00010007 	.word	0x00010007

0800f8bc <HAL_TIM_OC_Stop_IT>:
{
 800f8bc:	b510      	push	{r4, lr}
 800f8be:	4604      	mov	r4, r0
  switch (Channel)
 800f8c0:	290c      	cmp	r1, #12
 800f8c2:	d80d      	bhi.n	800f8e0 <HAL_TIM_OC_Stop_IT+0x24>
 800f8c4:	e8df f001 	tbb	[pc, r1]
 800f8c8:	0c0c0c07 	.word	0x0c0c0c07
 800f8cc:	0c0c0c43 	.word	0x0c0c0c43
 800f8d0:	0c0c0c49 	.word	0x0c0c0c49
 800f8d4:	4f          	.byte	0x4f
 800f8d5:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800f8d6:	6802      	ldr	r2, [r0, #0]
 800f8d8:	68d3      	ldr	r3, [r2, #12]
 800f8da:	f023 0302 	bic.w	r3, r3, #2
 800f8de:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800f8e0:	2200      	movs	r2, #0
 800f8e2:	6820      	ldr	r0, [r4, #0]
 800f8e4:	f7ff ff18 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f8e8:	6823      	ldr	r3, [r4, #0]
 800f8ea:	4a22      	ldr	r2, [pc, #136]	; (800f974 <HAL_TIM_OC_Stop_IT+0xb8>)
 800f8ec:	4293      	cmp	r3, r2
 800f8ee:	d00f      	beq.n	800f910 <HAL_TIM_OC_Stop_IT+0x54>
 800f8f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f8f4:	4293      	cmp	r3, r2
 800f8f6:	d00b      	beq.n	800f910 <HAL_TIM_OC_Stop_IT+0x54>
 800f8f8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800f8fc:	4293      	cmp	r3, r2
 800f8fe:	d007      	beq.n	800f910 <HAL_TIM_OC_Stop_IT+0x54>
 800f900:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800f904:	4293      	cmp	r3, r2
 800f906:	d003      	beq.n	800f910 <HAL_TIM_OC_Stop_IT+0x54>
 800f908:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800f90c:	4293      	cmp	r3, r2
 800f90e:	d10d      	bne.n	800f92c <HAL_TIM_OC_Stop_IT+0x70>
    __HAL_TIM_MOE_DISABLE(htim);
 800f910:	6a19      	ldr	r1, [r3, #32]
 800f912:	f241 1211 	movw	r2, #4369	; 0x1111
 800f916:	4211      	tst	r1, r2
 800f918:	d108      	bne.n	800f92c <HAL_TIM_OC_Stop_IT+0x70>
 800f91a:	6a19      	ldr	r1, [r3, #32]
 800f91c:	f240 4244 	movw	r2, #1092	; 0x444
 800f920:	4211      	tst	r1, r2
 800f922:	d103      	bne.n	800f92c <HAL_TIM_OC_Stop_IT+0x70>
 800f924:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f926:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800f92a:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 800f92c:	6823      	ldr	r3, [r4, #0]
 800f92e:	6a19      	ldr	r1, [r3, #32]
 800f930:	f241 1211 	movw	r2, #4369	; 0x1111
 800f934:	4211      	tst	r1, r2
 800f936:	d108      	bne.n	800f94a <HAL_TIM_OC_Stop_IT+0x8e>
 800f938:	6a19      	ldr	r1, [r3, #32]
 800f93a:	f240 4244 	movw	r2, #1092	; 0x444
 800f93e:	4211      	tst	r1, r2
 800f940:	d103      	bne.n	800f94a <HAL_TIM_OC_Stop_IT+0x8e>
 800f942:	681a      	ldr	r2, [r3, #0]
 800f944:	f022 0201 	bic.w	r2, r2, #1
 800f948:	601a      	str	r2, [r3, #0]
}
 800f94a:	2000      	movs	r0, #0
 800f94c:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800f94e:	6802      	ldr	r2, [r0, #0]
 800f950:	68d3      	ldr	r3, [r2, #12]
 800f952:	f023 0304 	bic.w	r3, r3, #4
 800f956:	60d3      	str	r3, [r2, #12]
      break;
 800f958:	e7c2      	b.n	800f8e0 <HAL_TIM_OC_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800f95a:	6802      	ldr	r2, [r0, #0]
 800f95c:	68d3      	ldr	r3, [r2, #12]
 800f95e:	f023 0308 	bic.w	r3, r3, #8
 800f962:	60d3      	str	r3, [r2, #12]
      break;
 800f964:	e7bc      	b.n	800f8e0 <HAL_TIM_OC_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800f966:	6802      	ldr	r2, [r0, #0]
 800f968:	68d3      	ldr	r3, [r2, #12]
 800f96a:	f023 0310 	bic.w	r3, r3, #16
 800f96e:	60d3      	str	r3, [r2, #12]
      break;
 800f970:	e7b6      	b.n	800f8e0 <HAL_TIM_OC_Stop_IT+0x24>
 800f972:	bf00      	nop
 800f974:	40012c00 	.word	0x40012c00

0800f978 <HAL_TIM_OC_Start_DMA>:
{
 800f978:	b570      	push	{r4, r5, r6, lr}
  if ((htim->State == HAL_TIM_STATE_BUSY))
 800f97a:	f890 603d 	ldrb.w	r6, [r0, #61]	; 0x3d
 800f97e:	b2f6      	uxtb	r6, r6
 800f980:	2e02      	cmp	r6, #2
 800f982:	f000 80a1 	beq.w	800fac8 <HAL_TIM_OC_Start_DMA+0x150>
  else if ((htim->State == HAL_TIM_STATE_READY))
 800f986:	f890 603d 	ldrb.w	r6, [r0, #61]	; 0x3d
 800f98a:	b2f6      	uxtb	r6, r6
 800f98c:	2e01      	cmp	r6, #1
 800f98e:	d00d      	beq.n	800f9ac <HAL_TIM_OC_Start_DMA+0x34>
 800f990:	4616      	mov	r6, r2
 800f992:	460d      	mov	r5, r1
 800f994:	4604      	mov	r4, r0
  switch (Channel)
 800f996:	290c      	cmp	r1, #12
 800f998:	d827      	bhi.n	800f9ea <HAL_TIM_OC_Start_DMA+0x72>
 800f99a:	e8df f001 	tbb	[pc, r1]
 800f99e:	2610      	.short	0x2610
 800f9a0:	26522626 	.word	0x26522626
 800f9a4:	26692626 	.word	0x26692626
 800f9a8:	2626      	.short	0x2626
 800f9aa:	7f          	.byte	0x7f
 800f9ab:	00          	.byte	0x00
    if ((pData == NULL) && (Length > 0U))
 800f9ac:	b11a      	cbz	r2, 800f9b6 <HAL_TIM_OC_Start_DMA+0x3e>
      htim->State = HAL_TIM_STATE_BUSY;
 800f9ae:	2402      	movs	r4, #2
 800f9b0:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 800f9b4:	e7ec      	b.n	800f990 <HAL_TIM_OC_Start_DMA+0x18>
    if ((pData == NULL) && (Length > 0U))
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d0f9      	beq.n	800f9ae <HAL_TIM_OC_Start_DMA+0x36>
      return HAL_ERROR;
 800f9ba:	2001      	movs	r0, #1
 800f9bc:	e040      	b.n	800fa40 <HAL_TIM_OC_Start_DMA+0xc8>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800f9be:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800f9c0:	4948      	ldr	r1, [pc, #288]	; (800fae4 <HAL_TIM_OC_Start_DMA+0x16c>)
 800f9c2:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800f9c4:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800f9c6:	4948      	ldr	r1, [pc, #288]	; (800fae8 <HAL_TIM_OC_Start_DMA+0x170>)
 800f9c8:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800f9ca:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800f9cc:	4947      	ldr	r1, [pc, #284]	; (800faec <HAL_TIM_OC_Start_DMA+0x174>)
 800f9ce:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 800f9d0:	6802      	ldr	r2, [r0, #0]
 800f9d2:	3234      	adds	r2, #52	; 0x34
 800f9d4:	4631      	mov	r1, r6
 800f9d6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800f9d8:	f7f5 fb17 	bl	800500a <HAL_DMA_Start_IT>
 800f9dc:	2800      	cmp	r0, #0
 800f9de:	d175      	bne.n	800facc <HAL_TIM_OC_Start_DMA+0x154>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800f9e0:	6822      	ldr	r2, [r4, #0]
 800f9e2:	68d3      	ldr	r3, [r2, #12]
 800f9e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f9e8:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f9ea:	2201      	movs	r2, #1
 800f9ec:	4629      	mov	r1, r5
 800f9ee:	6820      	ldr	r0, [r4, #0]
 800f9f0:	f7ff fe92 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f9f4:	6823      	ldr	r3, [r4, #0]
 800f9f6:	4a3e      	ldr	r2, [pc, #248]	; (800faf0 <HAL_TIM_OC_Start_DMA+0x178>)
 800f9f8:	4293      	cmp	r3, r2
 800f9fa:	d00f      	beq.n	800fa1c <HAL_TIM_OC_Start_DMA+0xa4>
 800f9fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fa00:	4293      	cmp	r3, r2
 800fa02:	d00b      	beq.n	800fa1c <HAL_TIM_OC_Start_DMA+0xa4>
 800fa04:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800fa08:	4293      	cmp	r3, r2
 800fa0a:	d007      	beq.n	800fa1c <HAL_TIM_OC_Start_DMA+0xa4>
 800fa0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fa10:	4293      	cmp	r3, r2
 800fa12:	d003      	beq.n	800fa1c <HAL_TIM_OC_Start_DMA+0xa4>
 800fa14:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fa18:	4293      	cmp	r3, r2
 800fa1a:	d103      	bne.n	800fa24 <HAL_TIM_OC_Start_DMA+0xac>
    __HAL_TIM_MOE_ENABLE(htim);
 800fa1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fa1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fa22:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fa24:	6822      	ldr	r2, [r4, #0]
 800fa26:	6891      	ldr	r1, [r2, #8]
 800fa28:	4b32      	ldr	r3, [pc, #200]	; (800faf4 <HAL_TIM_OC_Start_DMA+0x17c>)
 800fa2a:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fa2c:	2b06      	cmp	r3, #6
 800fa2e:	d055      	beq.n	800fadc <HAL_TIM_OC_Start_DMA+0x164>
 800fa30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fa34:	d054      	beq.n	800fae0 <HAL_TIM_OC_Start_DMA+0x168>
    __HAL_TIM_ENABLE(htim);
 800fa36:	6813      	ldr	r3, [r2, #0]
 800fa38:	f043 0301 	orr.w	r3, r3, #1
 800fa3c:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800fa3e:	2000      	movs	r0, #0
}
 800fa40:	bd70      	pop	{r4, r5, r6, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800fa42:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800fa44:	4927      	ldr	r1, [pc, #156]	; (800fae4 <HAL_TIM_OC_Start_DMA+0x16c>)
 800fa46:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800fa48:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800fa4a:	4927      	ldr	r1, [pc, #156]	; (800fae8 <HAL_TIM_OC_Start_DMA+0x170>)
 800fa4c:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800fa4e:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800fa50:	4926      	ldr	r1, [pc, #152]	; (800faec <HAL_TIM_OC_Start_DMA+0x174>)
 800fa52:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 800fa54:	6802      	ldr	r2, [r0, #0]
 800fa56:	3238      	adds	r2, #56	; 0x38
 800fa58:	4631      	mov	r1, r6
 800fa5a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800fa5c:	f7f5 fad5 	bl	800500a <HAL_DMA_Start_IT>
 800fa60:	2800      	cmp	r0, #0
 800fa62:	d135      	bne.n	800fad0 <HAL_TIM_OC_Start_DMA+0x158>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800fa64:	6822      	ldr	r2, [r4, #0]
 800fa66:	68d3      	ldr	r3, [r2, #12]
 800fa68:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800fa6c:	60d3      	str	r3, [r2, #12]
      break;
 800fa6e:	e7bc      	b.n	800f9ea <HAL_TIM_OC_Start_DMA+0x72>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800fa70:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800fa72:	491c      	ldr	r1, [pc, #112]	; (800fae4 <HAL_TIM_OC_Start_DMA+0x16c>)
 800fa74:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800fa76:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800fa78:	491b      	ldr	r1, [pc, #108]	; (800fae8 <HAL_TIM_OC_Start_DMA+0x170>)
 800fa7a:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800fa7c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800fa7e:	491b      	ldr	r1, [pc, #108]	; (800faec <HAL_TIM_OC_Start_DMA+0x174>)
 800fa80:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 800fa82:	6802      	ldr	r2, [r0, #0]
 800fa84:	323c      	adds	r2, #60	; 0x3c
 800fa86:	4631      	mov	r1, r6
 800fa88:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800fa8a:	f7f5 fabe 	bl	800500a <HAL_DMA_Start_IT>
 800fa8e:	bb08      	cbnz	r0, 800fad4 <HAL_TIM_OC_Start_DMA+0x15c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800fa90:	6822      	ldr	r2, [r4, #0]
 800fa92:	68d3      	ldr	r3, [r2, #12]
 800fa94:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800fa98:	60d3      	str	r3, [r2, #12]
      break;
 800fa9a:	e7a6      	b.n	800f9ea <HAL_TIM_OC_Start_DMA+0x72>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800fa9c:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800fa9e:	4911      	ldr	r1, [pc, #68]	; (800fae4 <HAL_TIM_OC_Start_DMA+0x16c>)
 800faa0:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800faa2:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800faa4:	4910      	ldr	r1, [pc, #64]	; (800fae8 <HAL_TIM_OC_Start_DMA+0x170>)
 800faa6:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800faa8:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800faaa:	4910      	ldr	r1, [pc, #64]	; (800faec <HAL_TIM_OC_Start_DMA+0x174>)
 800faac:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 800faae:	6802      	ldr	r2, [r0, #0]
 800fab0:	3240      	adds	r2, #64	; 0x40
 800fab2:	4631      	mov	r1, r6
 800fab4:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800fab6:	f7f5 faa8 	bl	800500a <HAL_DMA_Start_IT>
 800faba:	b968      	cbnz	r0, 800fad8 <HAL_TIM_OC_Start_DMA+0x160>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800fabc:	6822      	ldr	r2, [r4, #0]
 800fabe:	68d3      	ldr	r3, [r2, #12]
 800fac0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800fac4:	60d3      	str	r3, [r2, #12]
      break;
 800fac6:	e790      	b.n	800f9ea <HAL_TIM_OC_Start_DMA+0x72>
    return HAL_BUSY;
 800fac8:	2002      	movs	r0, #2
 800faca:	e7b9      	b.n	800fa40 <HAL_TIM_OC_Start_DMA+0xc8>
        return HAL_ERROR;
 800facc:	2001      	movs	r0, #1
 800face:	e7b7      	b.n	800fa40 <HAL_TIM_OC_Start_DMA+0xc8>
        return HAL_ERROR;
 800fad0:	2001      	movs	r0, #1
 800fad2:	e7b5      	b.n	800fa40 <HAL_TIM_OC_Start_DMA+0xc8>
        return HAL_ERROR;
 800fad4:	2001      	movs	r0, #1
 800fad6:	e7b3      	b.n	800fa40 <HAL_TIM_OC_Start_DMA+0xc8>
        return HAL_ERROR;
 800fad8:	2001      	movs	r0, #1
 800fada:	e7b1      	b.n	800fa40 <HAL_TIM_OC_Start_DMA+0xc8>
  return HAL_OK;
 800fadc:	2000      	movs	r0, #0
 800fade:	e7af      	b.n	800fa40 <HAL_TIM_OC_Start_DMA+0xc8>
 800fae0:	2000      	movs	r0, #0
 800fae2:	e7ad      	b.n	800fa40 <HAL_TIM_OC_Start_DMA+0xc8>
 800fae4:	0800e885 	.word	0x0800e885
 800fae8:	0800e8cb 	.word	0x0800e8cb
 800faec:	0800eacf 	.word	0x0800eacf
 800faf0:	40012c00 	.word	0x40012c00
 800faf4:	00010007 	.word	0x00010007

0800faf8 <HAL_TIM_OC_Stop_DMA>:
{
 800faf8:	b538      	push	{r3, r4, r5, lr}
 800fafa:	4604      	mov	r4, r0
 800fafc:	460d      	mov	r5, r1
  switch (Channel)
 800fafe:	290c      	cmp	r1, #12
 800fb00:	d810      	bhi.n	800fb24 <HAL_TIM_OC_Stop_DMA+0x2c>
 800fb02:	e8df f001 	tbb	[pc, r1]
 800fb06:	0f07      	.short	0x0f07
 800fb08:	0f4a0f0f 	.word	0x0f4a0f0f
 800fb0c:	0f530f0f 	.word	0x0f530f0f
 800fb10:	0f0f      	.short	0x0f0f
 800fb12:	5c          	.byte	0x5c
 800fb13:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800fb14:	6802      	ldr	r2, [r0, #0]
 800fb16:	68d3      	ldr	r3, [r2, #12]
 800fb18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fb1c:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800fb1e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800fb20:	f7f5 fae5 	bl	80050ee <HAL_DMA_Abort_IT>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800fb24:	2200      	movs	r2, #0
 800fb26:	4629      	mov	r1, r5
 800fb28:	6820      	ldr	r0, [r4, #0]
 800fb2a:	f7ff fdf5 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fb2e:	6823      	ldr	r3, [r4, #0]
 800fb30:	4a27      	ldr	r2, [pc, #156]	; (800fbd0 <HAL_TIM_OC_Stop_DMA+0xd8>)
 800fb32:	4293      	cmp	r3, r2
 800fb34:	d00f      	beq.n	800fb56 <HAL_TIM_OC_Stop_DMA+0x5e>
 800fb36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fb3a:	4293      	cmp	r3, r2
 800fb3c:	d00b      	beq.n	800fb56 <HAL_TIM_OC_Stop_DMA+0x5e>
 800fb3e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800fb42:	4293      	cmp	r3, r2
 800fb44:	d007      	beq.n	800fb56 <HAL_TIM_OC_Stop_DMA+0x5e>
 800fb46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fb4a:	4293      	cmp	r3, r2
 800fb4c:	d003      	beq.n	800fb56 <HAL_TIM_OC_Stop_DMA+0x5e>
 800fb4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fb52:	4293      	cmp	r3, r2
 800fb54:	d10d      	bne.n	800fb72 <HAL_TIM_OC_Stop_DMA+0x7a>
    __HAL_TIM_MOE_DISABLE(htim);
 800fb56:	6a19      	ldr	r1, [r3, #32]
 800fb58:	f241 1211 	movw	r2, #4369	; 0x1111
 800fb5c:	4211      	tst	r1, r2
 800fb5e:	d108      	bne.n	800fb72 <HAL_TIM_OC_Stop_DMA+0x7a>
 800fb60:	6a19      	ldr	r1, [r3, #32]
 800fb62:	f240 4244 	movw	r2, #1092	; 0x444
 800fb66:	4211      	tst	r1, r2
 800fb68:	d103      	bne.n	800fb72 <HAL_TIM_OC_Stop_DMA+0x7a>
 800fb6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fb6c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800fb70:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 800fb72:	6823      	ldr	r3, [r4, #0]
 800fb74:	6a19      	ldr	r1, [r3, #32]
 800fb76:	f241 1211 	movw	r2, #4369	; 0x1111
 800fb7a:	4211      	tst	r1, r2
 800fb7c:	d108      	bne.n	800fb90 <HAL_TIM_OC_Stop_DMA+0x98>
 800fb7e:	6a19      	ldr	r1, [r3, #32]
 800fb80:	f240 4244 	movw	r2, #1092	; 0x444
 800fb84:	4211      	tst	r1, r2
 800fb86:	d103      	bne.n	800fb90 <HAL_TIM_OC_Stop_DMA+0x98>
 800fb88:	681a      	ldr	r2, [r3, #0]
 800fb8a:	f022 0201 	bic.w	r2, r2, #1
 800fb8e:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800fb90:	2301      	movs	r3, #1
 800fb92:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800fb96:	2000      	movs	r0, #0
 800fb98:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800fb9a:	6802      	ldr	r2, [r0, #0]
 800fb9c:	68d3      	ldr	r3, [r2, #12]
 800fb9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800fba2:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800fba4:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800fba6:	f7f5 faa2 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800fbaa:	e7bb      	b.n	800fb24 <HAL_TIM_OC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800fbac:	6802      	ldr	r2, [r0, #0]
 800fbae:	68d3      	ldr	r3, [r2, #12]
 800fbb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fbb4:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800fbb6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800fbb8:	f7f5 fa99 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800fbbc:	e7b2      	b.n	800fb24 <HAL_TIM_OC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800fbbe:	6802      	ldr	r2, [r0, #0]
 800fbc0:	68d3      	ldr	r3, [r2, #12]
 800fbc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fbc6:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800fbc8:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800fbca:	f7f5 fa90 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 800fbce:	e7a9      	b.n	800fb24 <HAL_TIM_OC_Stop_DMA+0x2c>
 800fbd0:	40012c00 	.word	0x40012c00

0800fbd4 <HAL_TIM_PWM_Start>:
{
 800fbd4:	b510      	push	{r4, lr}
 800fbd6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fbd8:	2201      	movs	r2, #1
 800fbda:	6800      	ldr	r0, [r0, #0]
 800fbdc:	f7ff fd9c 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fbe0:	6823      	ldr	r3, [r4, #0]
 800fbe2:	4a13      	ldr	r2, [pc, #76]	; (800fc30 <HAL_TIM_PWM_Start+0x5c>)
 800fbe4:	4293      	cmp	r3, r2
 800fbe6:	d00f      	beq.n	800fc08 <HAL_TIM_PWM_Start+0x34>
 800fbe8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fbec:	4293      	cmp	r3, r2
 800fbee:	d00b      	beq.n	800fc08 <HAL_TIM_PWM_Start+0x34>
 800fbf0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800fbf4:	4293      	cmp	r3, r2
 800fbf6:	d007      	beq.n	800fc08 <HAL_TIM_PWM_Start+0x34>
 800fbf8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fbfc:	4293      	cmp	r3, r2
 800fbfe:	d003      	beq.n	800fc08 <HAL_TIM_PWM_Start+0x34>
 800fc00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fc04:	4293      	cmp	r3, r2
 800fc06:	d103      	bne.n	800fc10 <HAL_TIM_PWM_Start+0x3c>
    __HAL_TIM_MOE_ENABLE(htim);
 800fc08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fc0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fc0e:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fc10:	6822      	ldr	r2, [r4, #0]
 800fc12:	6891      	ldr	r1, [r2, #8]
 800fc14:	4b07      	ldr	r3, [pc, #28]	; (800fc34 <HAL_TIM_PWM_Start+0x60>)
 800fc16:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fc18:	2b06      	cmp	r3, #6
 800fc1a:	d006      	beq.n	800fc2a <HAL_TIM_PWM_Start+0x56>
 800fc1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fc20:	d003      	beq.n	800fc2a <HAL_TIM_PWM_Start+0x56>
    __HAL_TIM_ENABLE(htim);
 800fc22:	6813      	ldr	r3, [r2, #0]
 800fc24:	f043 0301 	orr.w	r3, r3, #1
 800fc28:	6013      	str	r3, [r2, #0]
}
 800fc2a:	2000      	movs	r0, #0
 800fc2c:	bd10      	pop	{r4, pc}
 800fc2e:	bf00      	nop
 800fc30:	40012c00 	.word	0x40012c00
 800fc34:	00010007 	.word	0x00010007

0800fc38 <HAL_TIM_PWM_Stop>:
{
 800fc38:	b510      	push	{r4, lr}
 800fc3a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800fc3c:	2200      	movs	r2, #0
 800fc3e:	6800      	ldr	r0, [r0, #0]
 800fc40:	f7ff fd6a 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fc44:	6823      	ldr	r3, [r4, #0]
 800fc46:	4a1a      	ldr	r2, [pc, #104]	; (800fcb0 <HAL_TIM_PWM_Stop+0x78>)
 800fc48:	4293      	cmp	r3, r2
 800fc4a:	d00f      	beq.n	800fc6c <HAL_TIM_PWM_Stop+0x34>
 800fc4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fc50:	4293      	cmp	r3, r2
 800fc52:	d00b      	beq.n	800fc6c <HAL_TIM_PWM_Stop+0x34>
 800fc54:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800fc58:	4293      	cmp	r3, r2
 800fc5a:	d007      	beq.n	800fc6c <HAL_TIM_PWM_Stop+0x34>
 800fc5c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fc60:	4293      	cmp	r3, r2
 800fc62:	d003      	beq.n	800fc6c <HAL_TIM_PWM_Stop+0x34>
 800fc64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fc68:	4293      	cmp	r3, r2
 800fc6a:	d10d      	bne.n	800fc88 <HAL_TIM_PWM_Stop+0x50>
    __HAL_TIM_MOE_DISABLE(htim);
 800fc6c:	6a19      	ldr	r1, [r3, #32]
 800fc6e:	f241 1211 	movw	r2, #4369	; 0x1111
 800fc72:	4211      	tst	r1, r2
 800fc74:	d108      	bne.n	800fc88 <HAL_TIM_PWM_Stop+0x50>
 800fc76:	6a19      	ldr	r1, [r3, #32]
 800fc78:	f240 4244 	movw	r2, #1092	; 0x444
 800fc7c:	4211      	tst	r1, r2
 800fc7e:	d103      	bne.n	800fc88 <HAL_TIM_PWM_Stop+0x50>
 800fc80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fc82:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800fc86:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 800fc88:	6823      	ldr	r3, [r4, #0]
 800fc8a:	6a19      	ldr	r1, [r3, #32]
 800fc8c:	f241 1211 	movw	r2, #4369	; 0x1111
 800fc90:	4211      	tst	r1, r2
 800fc92:	d108      	bne.n	800fca6 <HAL_TIM_PWM_Stop+0x6e>
 800fc94:	6a19      	ldr	r1, [r3, #32]
 800fc96:	f240 4244 	movw	r2, #1092	; 0x444
 800fc9a:	4211      	tst	r1, r2
 800fc9c:	d103      	bne.n	800fca6 <HAL_TIM_PWM_Stop+0x6e>
 800fc9e:	681a      	ldr	r2, [r3, #0]
 800fca0:	f022 0201 	bic.w	r2, r2, #1
 800fca4:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800fca6:	2301      	movs	r3, #1
 800fca8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800fcac:	2000      	movs	r0, #0
 800fcae:	bd10      	pop	{r4, pc}
 800fcb0:	40012c00 	.word	0x40012c00

0800fcb4 <HAL_TIM_PWM_Start_IT>:
{
 800fcb4:	b510      	push	{r4, lr}
 800fcb6:	4604      	mov	r4, r0
  switch (Channel)
 800fcb8:	290c      	cmp	r1, #12
 800fcba:	d80d      	bhi.n	800fcd8 <HAL_TIM_PWM_Start_IT+0x24>
 800fcbc:	e8df f001 	tbb	[pc, r1]
 800fcc0:	0c0c0c07 	.word	0x0c0c0c07
 800fcc4:	0c0c0c37 	.word	0x0c0c0c37
 800fcc8:	0c0c0c3d 	.word	0x0c0c0c3d
 800fccc:	43          	.byte	0x43
 800fccd:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800fcce:	6802      	ldr	r2, [r0, #0]
 800fcd0:	68d3      	ldr	r3, [r2, #12]
 800fcd2:	f043 0302 	orr.w	r3, r3, #2
 800fcd6:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fcd8:	2201      	movs	r2, #1
 800fcda:	6820      	ldr	r0, [r4, #0]
 800fcdc:	f7ff fd1c 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fce0:	6823      	ldr	r3, [r4, #0]
 800fce2:	4a1c      	ldr	r2, [pc, #112]	; (800fd54 <HAL_TIM_PWM_Start_IT+0xa0>)
 800fce4:	4293      	cmp	r3, r2
 800fce6:	d00f      	beq.n	800fd08 <HAL_TIM_PWM_Start_IT+0x54>
 800fce8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fcec:	4293      	cmp	r3, r2
 800fcee:	d00b      	beq.n	800fd08 <HAL_TIM_PWM_Start_IT+0x54>
 800fcf0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800fcf4:	4293      	cmp	r3, r2
 800fcf6:	d007      	beq.n	800fd08 <HAL_TIM_PWM_Start_IT+0x54>
 800fcf8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fcfc:	4293      	cmp	r3, r2
 800fcfe:	d003      	beq.n	800fd08 <HAL_TIM_PWM_Start_IT+0x54>
 800fd00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fd04:	4293      	cmp	r3, r2
 800fd06:	d103      	bne.n	800fd10 <HAL_TIM_PWM_Start_IT+0x5c>
    __HAL_TIM_MOE_ENABLE(htim);
 800fd08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fd0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fd0e:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fd10:	6822      	ldr	r2, [r4, #0]
 800fd12:	6891      	ldr	r1, [r2, #8]
 800fd14:	4b10      	ldr	r3, [pc, #64]	; (800fd58 <HAL_TIM_PWM_Start_IT+0xa4>)
 800fd16:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fd18:	2b06      	cmp	r3, #6
 800fd1a:	d006      	beq.n	800fd2a <HAL_TIM_PWM_Start_IT+0x76>
 800fd1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fd20:	d003      	beq.n	800fd2a <HAL_TIM_PWM_Start_IT+0x76>
    __HAL_TIM_ENABLE(htim);
 800fd22:	6813      	ldr	r3, [r2, #0]
 800fd24:	f043 0301 	orr.w	r3, r3, #1
 800fd28:	6013      	str	r3, [r2, #0]
}
 800fd2a:	2000      	movs	r0, #0
 800fd2c:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800fd2e:	6802      	ldr	r2, [r0, #0]
 800fd30:	68d3      	ldr	r3, [r2, #12]
 800fd32:	f043 0304 	orr.w	r3, r3, #4
 800fd36:	60d3      	str	r3, [r2, #12]
      break;
 800fd38:	e7ce      	b.n	800fcd8 <HAL_TIM_PWM_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800fd3a:	6802      	ldr	r2, [r0, #0]
 800fd3c:	68d3      	ldr	r3, [r2, #12]
 800fd3e:	f043 0308 	orr.w	r3, r3, #8
 800fd42:	60d3      	str	r3, [r2, #12]
      break;
 800fd44:	e7c8      	b.n	800fcd8 <HAL_TIM_PWM_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800fd46:	6802      	ldr	r2, [r0, #0]
 800fd48:	68d3      	ldr	r3, [r2, #12]
 800fd4a:	f043 0310 	orr.w	r3, r3, #16
 800fd4e:	60d3      	str	r3, [r2, #12]
      break;
 800fd50:	e7c2      	b.n	800fcd8 <HAL_TIM_PWM_Start_IT+0x24>
 800fd52:	bf00      	nop
 800fd54:	40012c00 	.word	0x40012c00
 800fd58:	00010007 	.word	0x00010007

0800fd5c <HAL_TIM_PWM_Stop_IT>:
{
 800fd5c:	b510      	push	{r4, lr}
 800fd5e:	4604      	mov	r4, r0
  switch (Channel)
 800fd60:	290c      	cmp	r1, #12
 800fd62:	d80d      	bhi.n	800fd80 <HAL_TIM_PWM_Stop_IT+0x24>
 800fd64:	e8df f001 	tbb	[pc, r1]
 800fd68:	0c0c0c07 	.word	0x0c0c0c07
 800fd6c:	0c0c0c43 	.word	0x0c0c0c43
 800fd70:	0c0c0c49 	.word	0x0c0c0c49
 800fd74:	4f          	.byte	0x4f
 800fd75:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800fd76:	6802      	ldr	r2, [r0, #0]
 800fd78:	68d3      	ldr	r3, [r2, #12]
 800fd7a:	f023 0302 	bic.w	r3, r3, #2
 800fd7e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800fd80:	2200      	movs	r2, #0
 800fd82:	6820      	ldr	r0, [r4, #0]
 800fd84:	f7ff fcc8 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fd88:	6823      	ldr	r3, [r4, #0]
 800fd8a:	4a22      	ldr	r2, [pc, #136]	; (800fe14 <HAL_TIM_PWM_Stop_IT+0xb8>)
 800fd8c:	4293      	cmp	r3, r2
 800fd8e:	d00f      	beq.n	800fdb0 <HAL_TIM_PWM_Stop_IT+0x54>
 800fd90:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fd94:	4293      	cmp	r3, r2
 800fd96:	d00b      	beq.n	800fdb0 <HAL_TIM_PWM_Stop_IT+0x54>
 800fd98:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800fd9c:	4293      	cmp	r3, r2
 800fd9e:	d007      	beq.n	800fdb0 <HAL_TIM_PWM_Stop_IT+0x54>
 800fda0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fda4:	4293      	cmp	r3, r2
 800fda6:	d003      	beq.n	800fdb0 <HAL_TIM_PWM_Stop_IT+0x54>
 800fda8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fdac:	4293      	cmp	r3, r2
 800fdae:	d10d      	bne.n	800fdcc <HAL_TIM_PWM_Stop_IT+0x70>
    __HAL_TIM_MOE_DISABLE(htim);
 800fdb0:	6a19      	ldr	r1, [r3, #32]
 800fdb2:	f241 1211 	movw	r2, #4369	; 0x1111
 800fdb6:	4211      	tst	r1, r2
 800fdb8:	d108      	bne.n	800fdcc <HAL_TIM_PWM_Stop_IT+0x70>
 800fdba:	6a19      	ldr	r1, [r3, #32]
 800fdbc:	f240 4244 	movw	r2, #1092	; 0x444
 800fdc0:	4211      	tst	r1, r2
 800fdc2:	d103      	bne.n	800fdcc <HAL_TIM_PWM_Stop_IT+0x70>
 800fdc4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fdc6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800fdca:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 800fdcc:	6823      	ldr	r3, [r4, #0]
 800fdce:	6a19      	ldr	r1, [r3, #32]
 800fdd0:	f241 1211 	movw	r2, #4369	; 0x1111
 800fdd4:	4211      	tst	r1, r2
 800fdd6:	d108      	bne.n	800fdea <HAL_TIM_PWM_Stop_IT+0x8e>
 800fdd8:	6a19      	ldr	r1, [r3, #32]
 800fdda:	f240 4244 	movw	r2, #1092	; 0x444
 800fdde:	4211      	tst	r1, r2
 800fde0:	d103      	bne.n	800fdea <HAL_TIM_PWM_Stop_IT+0x8e>
 800fde2:	681a      	ldr	r2, [r3, #0]
 800fde4:	f022 0201 	bic.w	r2, r2, #1
 800fde8:	601a      	str	r2, [r3, #0]
}
 800fdea:	2000      	movs	r0, #0
 800fdec:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800fdee:	6802      	ldr	r2, [r0, #0]
 800fdf0:	68d3      	ldr	r3, [r2, #12]
 800fdf2:	f023 0304 	bic.w	r3, r3, #4
 800fdf6:	60d3      	str	r3, [r2, #12]
      break;
 800fdf8:	e7c2      	b.n	800fd80 <HAL_TIM_PWM_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800fdfa:	6802      	ldr	r2, [r0, #0]
 800fdfc:	68d3      	ldr	r3, [r2, #12]
 800fdfe:	f023 0308 	bic.w	r3, r3, #8
 800fe02:	60d3      	str	r3, [r2, #12]
      break;
 800fe04:	e7bc      	b.n	800fd80 <HAL_TIM_PWM_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800fe06:	6802      	ldr	r2, [r0, #0]
 800fe08:	68d3      	ldr	r3, [r2, #12]
 800fe0a:	f023 0310 	bic.w	r3, r3, #16
 800fe0e:	60d3      	str	r3, [r2, #12]
      break;
 800fe10:	e7b6      	b.n	800fd80 <HAL_TIM_PWM_Stop_IT+0x24>
 800fe12:	bf00      	nop
 800fe14:	40012c00 	.word	0x40012c00

0800fe18 <HAL_TIM_PWM_Start_DMA>:
{
 800fe18:	b570      	push	{r4, r5, r6, lr}
  if ((htim->State == HAL_TIM_STATE_BUSY))
 800fe1a:	f890 603d 	ldrb.w	r6, [r0, #61]	; 0x3d
 800fe1e:	b2f6      	uxtb	r6, r6
 800fe20:	2e02      	cmp	r6, #2
 800fe22:	f000 80a1 	beq.w	800ff68 <HAL_TIM_PWM_Start_DMA+0x150>
  else if ((htim->State == HAL_TIM_STATE_READY))
 800fe26:	f890 603d 	ldrb.w	r6, [r0, #61]	; 0x3d
 800fe2a:	b2f6      	uxtb	r6, r6
 800fe2c:	2e01      	cmp	r6, #1
 800fe2e:	d00d      	beq.n	800fe4c <HAL_TIM_PWM_Start_DMA+0x34>
 800fe30:	4616      	mov	r6, r2
 800fe32:	460d      	mov	r5, r1
 800fe34:	4604      	mov	r4, r0
  switch (Channel)
 800fe36:	290c      	cmp	r1, #12
 800fe38:	d827      	bhi.n	800fe8a <HAL_TIM_PWM_Start_DMA+0x72>
 800fe3a:	e8df f001 	tbb	[pc, r1]
 800fe3e:	2610      	.short	0x2610
 800fe40:	26522626 	.word	0x26522626
 800fe44:	26692626 	.word	0x26692626
 800fe48:	2626      	.short	0x2626
 800fe4a:	7f          	.byte	0x7f
 800fe4b:	00          	.byte	0x00
    if ((pData == NULL) && (Length > 0U))
 800fe4c:	b11a      	cbz	r2, 800fe56 <HAL_TIM_PWM_Start_DMA+0x3e>
      htim->State = HAL_TIM_STATE_BUSY;
 800fe4e:	2402      	movs	r4, #2
 800fe50:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 800fe54:	e7ec      	b.n	800fe30 <HAL_TIM_PWM_Start_DMA+0x18>
    if ((pData == NULL) && (Length > 0U))
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d0f9      	beq.n	800fe4e <HAL_TIM_PWM_Start_DMA+0x36>
      return HAL_ERROR;
 800fe5a:	2001      	movs	r0, #1
 800fe5c:	e040      	b.n	800fee0 <HAL_TIM_PWM_Start_DMA+0xc8>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800fe5e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800fe60:	4948      	ldr	r1, [pc, #288]	; (800ff84 <HAL_TIM_PWM_Start_DMA+0x16c>)
 800fe62:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800fe64:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800fe66:	4948      	ldr	r1, [pc, #288]	; (800ff88 <HAL_TIM_PWM_Start_DMA+0x170>)
 800fe68:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800fe6a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800fe6c:	4947      	ldr	r1, [pc, #284]	; (800ff8c <HAL_TIM_PWM_Start_DMA+0x174>)
 800fe6e:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 800fe70:	6802      	ldr	r2, [r0, #0]
 800fe72:	3234      	adds	r2, #52	; 0x34
 800fe74:	4631      	mov	r1, r6
 800fe76:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800fe78:	f7f5 f8c7 	bl	800500a <HAL_DMA_Start_IT>
 800fe7c:	2800      	cmp	r0, #0
 800fe7e:	d175      	bne.n	800ff6c <HAL_TIM_PWM_Start_DMA+0x154>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800fe80:	6822      	ldr	r2, [r4, #0]
 800fe82:	68d3      	ldr	r3, [r2, #12]
 800fe84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800fe88:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fe8a:	2201      	movs	r2, #1
 800fe8c:	4629      	mov	r1, r5
 800fe8e:	6820      	ldr	r0, [r4, #0]
 800fe90:	f7ff fc42 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fe94:	6823      	ldr	r3, [r4, #0]
 800fe96:	4a3e      	ldr	r2, [pc, #248]	; (800ff90 <HAL_TIM_PWM_Start_DMA+0x178>)
 800fe98:	4293      	cmp	r3, r2
 800fe9a:	d00f      	beq.n	800febc <HAL_TIM_PWM_Start_DMA+0xa4>
 800fe9c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fea0:	4293      	cmp	r3, r2
 800fea2:	d00b      	beq.n	800febc <HAL_TIM_PWM_Start_DMA+0xa4>
 800fea4:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800fea8:	4293      	cmp	r3, r2
 800feaa:	d007      	beq.n	800febc <HAL_TIM_PWM_Start_DMA+0xa4>
 800feac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800feb0:	4293      	cmp	r3, r2
 800feb2:	d003      	beq.n	800febc <HAL_TIM_PWM_Start_DMA+0xa4>
 800feb4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800feb8:	4293      	cmp	r3, r2
 800feba:	d103      	bne.n	800fec4 <HAL_TIM_PWM_Start_DMA+0xac>
    __HAL_TIM_MOE_ENABLE(htim);
 800febc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800febe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fec2:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fec4:	6822      	ldr	r2, [r4, #0]
 800fec6:	6891      	ldr	r1, [r2, #8]
 800fec8:	4b32      	ldr	r3, [pc, #200]	; (800ff94 <HAL_TIM_PWM_Start_DMA+0x17c>)
 800feca:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fecc:	2b06      	cmp	r3, #6
 800fece:	d055      	beq.n	800ff7c <HAL_TIM_PWM_Start_DMA+0x164>
 800fed0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fed4:	d054      	beq.n	800ff80 <HAL_TIM_PWM_Start_DMA+0x168>
    __HAL_TIM_ENABLE(htim);
 800fed6:	6813      	ldr	r3, [r2, #0]
 800fed8:	f043 0301 	orr.w	r3, r3, #1
 800fedc:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800fede:	2000      	movs	r0, #0
}
 800fee0:	bd70      	pop	{r4, r5, r6, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800fee2:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800fee4:	4927      	ldr	r1, [pc, #156]	; (800ff84 <HAL_TIM_PWM_Start_DMA+0x16c>)
 800fee6:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800fee8:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800feea:	4927      	ldr	r1, [pc, #156]	; (800ff88 <HAL_TIM_PWM_Start_DMA+0x170>)
 800feec:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800feee:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800fef0:	4926      	ldr	r1, [pc, #152]	; (800ff8c <HAL_TIM_PWM_Start_DMA+0x174>)
 800fef2:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 800fef4:	6802      	ldr	r2, [r0, #0]
 800fef6:	3238      	adds	r2, #56	; 0x38
 800fef8:	4631      	mov	r1, r6
 800fefa:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800fefc:	f7f5 f885 	bl	800500a <HAL_DMA_Start_IT>
 800ff00:	2800      	cmp	r0, #0
 800ff02:	d135      	bne.n	800ff70 <HAL_TIM_PWM_Start_DMA+0x158>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800ff04:	6822      	ldr	r2, [r4, #0]
 800ff06:	68d3      	ldr	r3, [r2, #12]
 800ff08:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ff0c:	60d3      	str	r3, [r2, #12]
      break;
 800ff0e:	e7bc      	b.n	800fe8a <HAL_TIM_PWM_Start_DMA+0x72>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800ff10:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800ff12:	491c      	ldr	r1, [pc, #112]	; (800ff84 <HAL_TIM_PWM_Start_DMA+0x16c>)
 800ff14:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800ff16:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800ff18:	491b      	ldr	r1, [pc, #108]	; (800ff88 <HAL_TIM_PWM_Start_DMA+0x170>)
 800ff1a:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800ff1c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800ff1e:	491b      	ldr	r1, [pc, #108]	; (800ff8c <HAL_TIM_PWM_Start_DMA+0x174>)
 800ff20:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 800ff22:	6802      	ldr	r2, [r0, #0]
 800ff24:	323c      	adds	r2, #60	; 0x3c
 800ff26:	4631      	mov	r1, r6
 800ff28:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800ff2a:	f7f5 f86e 	bl	800500a <HAL_DMA_Start_IT>
 800ff2e:	bb08      	cbnz	r0, 800ff74 <HAL_TIM_PWM_Start_DMA+0x15c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800ff30:	6822      	ldr	r2, [r4, #0]
 800ff32:	68d3      	ldr	r3, [r2, #12]
 800ff34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ff38:	60d3      	str	r3, [r2, #12]
      break;
 800ff3a:	e7a6      	b.n	800fe8a <HAL_TIM_PWM_Start_DMA+0x72>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800ff3c:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800ff3e:	4911      	ldr	r1, [pc, #68]	; (800ff84 <HAL_TIM_PWM_Start_DMA+0x16c>)
 800ff40:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800ff42:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800ff44:	4910      	ldr	r1, [pc, #64]	; (800ff88 <HAL_TIM_PWM_Start_DMA+0x170>)
 800ff46:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800ff48:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800ff4a:	4910      	ldr	r1, [pc, #64]	; (800ff8c <HAL_TIM_PWM_Start_DMA+0x174>)
 800ff4c:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 800ff4e:	6802      	ldr	r2, [r0, #0]
 800ff50:	3240      	adds	r2, #64	; 0x40
 800ff52:	4631      	mov	r1, r6
 800ff54:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800ff56:	f7f5 f858 	bl	800500a <HAL_DMA_Start_IT>
 800ff5a:	b968      	cbnz	r0, 800ff78 <HAL_TIM_PWM_Start_DMA+0x160>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800ff5c:	6822      	ldr	r2, [r4, #0]
 800ff5e:	68d3      	ldr	r3, [r2, #12]
 800ff60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ff64:	60d3      	str	r3, [r2, #12]
      break;
 800ff66:	e790      	b.n	800fe8a <HAL_TIM_PWM_Start_DMA+0x72>
    return HAL_BUSY;
 800ff68:	2002      	movs	r0, #2
 800ff6a:	e7b9      	b.n	800fee0 <HAL_TIM_PWM_Start_DMA+0xc8>
        return HAL_ERROR;
 800ff6c:	2001      	movs	r0, #1
 800ff6e:	e7b7      	b.n	800fee0 <HAL_TIM_PWM_Start_DMA+0xc8>
        return HAL_ERROR;
 800ff70:	2001      	movs	r0, #1
 800ff72:	e7b5      	b.n	800fee0 <HAL_TIM_PWM_Start_DMA+0xc8>
        return HAL_ERROR;
 800ff74:	2001      	movs	r0, #1
 800ff76:	e7b3      	b.n	800fee0 <HAL_TIM_PWM_Start_DMA+0xc8>
        return HAL_ERROR;
 800ff78:	2001      	movs	r0, #1
 800ff7a:	e7b1      	b.n	800fee0 <HAL_TIM_PWM_Start_DMA+0xc8>
  return HAL_OK;
 800ff7c:	2000      	movs	r0, #0
 800ff7e:	e7af      	b.n	800fee0 <HAL_TIM_PWM_Start_DMA+0xc8>
 800ff80:	2000      	movs	r0, #0
 800ff82:	e7ad      	b.n	800fee0 <HAL_TIM_PWM_Start_DMA+0xc8>
 800ff84:	0800e885 	.word	0x0800e885
 800ff88:	0800e8cb 	.word	0x0800e8cb
 800ff8c:	0800eacf 	.word	0x0800eacf
 800ff90:	40012c00 	.word	0x40012c00
 800ff94:	00010007 	.word	0x00010007

0800ff98 <HAL_TIM_PWM_Stop_DMA>:
{
 800ff98:	b538      	push	{r3, r4, r5, lr}
 800ff9a:	4604      	mov	r4, r0
 800ff9c:	460d      	mov	r5, r1
  switch (Channel)
 800ff9e:	290c      	cmp	r1, #12
 800ffa0:	d810      	bhi.n	800ffc4 <HAL_TIM_PWM_Stop_DMA+0x2c>
 800ffa2:	e8df f001 	tbb	[pc, r1]
 800ffa6:	0f07      	.short	0x0f07
 800ffa8:	0f4a0f0f 	.word	0x0f4a0f0f
 800ffac:	0f530f0f 	.word	0x0f530f0f
 800ffb0:	0f0f      	.short	0x0f0f
 800ffb2:	5c          	.byte	0x5c
 800ffb3:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800ffb4:	6802      	ldr	r2, [r0, #0]
 800ffb6:	68d3      	ldr	r3, [r2, #12]
 800ffb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ffbc:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800ffbe:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800ffc0:	f7f5 f895 	bl	80050ee <HAL_DMA_Abort_IT>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ffc4:	2200      	movs	r2, #0
 800ffc6:	4629      	mov	r1, r5
 800ffc8:	6820      	ldr	r0, [r4, #0]
 800ffca:	f7ff fba5 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ffce:	6823      	ldr	r3, [r4, #0]
 800ffd0:	4a27      	ldr	r2, [pc, #156]	; (8010070 <HAL_TIM_PWM_Stop_DMA+0xd8>)
 800ffd2:	4293      	cmp	r3, r2
 800ffd4:	d00f      	beq.n	800fff6 <HAL_TIM_PWM_Stop_DMA+0x5e>
 800ffd6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ffda:	4293      	cmp	r3, r2
 800ffdc:	d00b      	beq.n	800fff6 <HAL_TIM_PWM_Stop_DMA+0x5e>
 800ffde:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800ffe2:	4293      	cmp	r3, r2
 800ffe4:	d007      	beq.n	800fff6 <HAL_TIM_PWM_Stop_DMA+0x5e>
 800ffe6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ffea:	4293      	cmp	r3, r2
 800ffec:	d003      	beq.n	800fff6 <HAL_TIM_PWM_Stop_DMA+0x5e>
 800ffee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800fff2:	4293      	cmp	r3, r2
 800fff4:	d10d      	bne.n	8010012 <HAL_TIM_PWM_Stop_DMA+0x7a>
    __HAL_TIM_MOE_DISABLE(htim);
 800fff6:	6a19      	ldr	r1, [r3, #32]
 800fff8:	f241 1211 	movw	r2, #4369	; 0x1111
 800fffc:	4211      	tst	r1, r2
 800fffe:	d108      	bne.n	8010012 <HAL_TIM_PWM_Stop_DMA+0x7a>
 8010000:	6a19      	ldr	r1, [r3, #32]
 8010002:	f240 4244 	movw	r2, #1092	; 0x444
 8010006:	4211      	tst	r1, r2
 8010008:	d103      	bne.n	8010012 <HAL_TIM_PWM_Stop_DMA+0x7a>
 801000a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801000c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8010010:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8010012:	6823      	ldr	r3, [r4, #0]
 8010014:	6a19      	ldr	r1, [r3, #32]
 8010016:	f241 1211 	movw	r2, #4369	; 0x1111
 801001a:	4211      	tst	r1, r2
 801001c:	d108      	bne.n	8010030 <HAL_TIM_PWM_Stop_DMA+0x98>
 801001e:	6a19      	ldr	r1, [r3, #32]
 8010020:	f240 4244 	movw	r2, #1092	; 0x444
 8010024:	4211      	tst	r1, r2
 8010026:	d103      	bne.n	8010030 <HAL_TIM_PWM_Stop_DMA+0x98>
 8010028:	681a      	ldr	r2, [r3, #0]
 801002a:	f022 0201 	bic.w	r2, r2, #1
 801002e:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8010030:	2301      	movs	r3, #1
 8010032:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8010036:	2000      	movs	r0, #0
 8010038:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 801003a:	6802      	ldr	r2, [r0, #0]
 801003c:	68d3      	ldr	r3, [r2, #12]
 801003e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010042:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8010044:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8010046:	f7f5 f852 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 801004a:	e7bb      	b.n	800ffc4 <HAL_TIM_PWM_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 801004c:	6802      	ldr	r2, [r0, #0]
 801004e:	68d3      	ldr	r3, [r2, #12]
 8010050:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010054:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8010056:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8010058:	f7f5 f849 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 801005c:	e7b2      	b.n	800ffc4 <HAL_TIM_PWM_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 801005e:	6802      	ldr	r2, [r0, #0]
 8010060:	68d3      	ldr	r3, [r2, #12]
 8010062:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010066:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8010068:	6b00      	ldr	r0, [r0, #48]	; 0x30
 801006a:	f7f5 f840 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 801006e:	e7a9      	b.n	800ffc4 <HAL_TIM_PWM_Stop_DMA+0x2c>
 8010070:	40012c00 	.word	0x40012c00

08010074 <HAL_TIM_IC_Start>:
{
 8010074:	b510      	push	{r4, lr}
 8010076:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8010078:	2201      	movs	r2, #1
 801007a:	6800      	ldr	r0, [r0, #0]
 801007c:	f7ff fb4c 	bl	800f718 <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010080:	6822      	ldr	r2, [r4, #0]
 8010082:	6891      	ldr	r1, [r2, #8]
 8010084:	4b06      	ldr	r3, [pc, #24]	; (80100a0 <HAL_TIM_IC_Start+0x2c>)
 8010086:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010088:	2b06      	cmp	r3, #6
 801008a:	d006      	beq.n	801009a <HAL_TIM_IC_Start+0x26>
 801008c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010090:	d003      	beq.n	801009a <HAL_TIM_IC_Start+0x26>
    __HAL_TIM_ENABLE(htim);
 8010092:	6813      	ldr	r3, [r2, #0]
 8010094:	f043 0301 	orr.w	r3, r3, #1
 8010098:	6013      	str	r3, [r2, #0]
}
 801009a:	2000      	movs	r0, #0
 801009c:	bd10      	pop	{r4, pc}
 801009e:	bf00      	nop
 80100a0:	00010007 	.word	0x00010007

080100a4 <HAL_TIM_IC_Stop>:
{
 80100a4:	b510      	push	{r4, lr}
 80100a6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80100a8:	2200      	movs	r2, #0
 80100aa:	6800      	ldr	r0, [r0, #0]
 80100ac:	f7ff fb34 	bl	800f718 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 80100b0:	6823      	ldr	r3, [r4, #0]
 80100b2:	6a19      	ldr	r1, [r3, #32]
 80100b4:	f241 1211 	movw	r2, #4369	; 0x1111
 80100b8:	4211      	tst	r1, r2
 80100ba:	d108      	bne.n	80100ce <HAL_TIM_IC_Stop+0x2a>
 80100bc:	6a19      	ldr	r1, [r3, #32]
 80100be:	f240 4244 	movw	r2, #1092	; 0x444
 80100c2:	4211      	tst	r1, r2
 80100c4:	d103      	bne.n	80100ce <HAL_TIM_IC_Stop+0x2a>
 80100c6:	681a      	ldr	r2, [r3, #0]
 80100c8:	f022 0201 	bic.w	r2, r2, #1
 80100cc:	601a      	str	r2, [r3, #0]
}
 80100ce:	2000      	movs	r0, #0
 80100d0:	bd10      	pop	{r4, pc}
	...

080100d4 <HAL_TIM_IC_Start_IT>:
{
 80100d4:	b510      	push	{r4, lr}
 80100d6:	4604      	mov	r4, r0
  switch (Channel)
 80100d8:	290c      	cmp	r1, #12
 80100da:	d80d      	bhi.n	80100f8 <HAL_TIM_IC_Start_IT+0x24>
 80100dc:	e8df f001 	tbb	[pc, r1]
 80100e0:	0c0c0c07 	.word	0x0c0c0c07
 80100e4:	0c0c0c1f 	.word	0x0c0c0c1f
 80100e8:	0c0c0c25 	.word	0x0c0c0c25
 80100ec:	2b          	.byte	0x2b
 80100ed:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80100ee:	6802      	ldr	r2, [r0, #0]
 80100f0:	68d3      	ldr	r3, [r2, #12]
 80100f2:	f043 0302 	orr.w	r3, r3, #2
 80100f6:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80100f8:	2201      	movs	r2, #1
 80100fa:	6820      	ldr	r0, [r4, #0]
 80100fc:	f7ff fb0c 	bl	800f718 <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010100:	6822      	ldr	r2, [r4, #0]
 8010102:	6891      	ldr	r1, [r2, #8]
 8010104:	4b0f      	ldr	r3, [pc, #60]	; (8010144 <HAL_TIM_IC_Start_IT+0x70>)
 8010106:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010108:	2b06      	cmp	r3, #6
 801010a:	d006      	beq.n	801011a <HAL_TIM_IC_Start_IT+0x46>
 801010c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010110:	d003      	beq.n	801011a <HAL_TIM_IC_Start_IT+0x46>
    __HAL_TIM_ENABLE(htim);
 8010112:	6813      	ldr	r3, [r2, #0]
 8010114:	f043 0301 	orr.w	r3, r3, #1
 8010118:	6013      	str	r3, [r2, #0]
}
 801011a:	2000      	movs	r0, #0
 801011c:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 801011e:	6802      	ldr	r2, [r0, #0]
 8010120:	68d3      	ldr	r3, [r2, #12]
 8010122:	f043 0304 	orr.w	r3, r3, #4
 8010126:	60d3      	str	r3, [r2, #12]
      break;
 8010128:	e7e6      	b.n	80100f8 <HAL_TIM_IC_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 801012a:	6802      	ldr	r2, [r0, #0]
 801012c:	68d3      	ldr	r3, [r2, #12]
 801012e:	f043 0308 	orr.w	r3, r3, #8
 8010132:	60d3      	str	r3, [r2, #12]
      break;
 8010134:	e7e0      	b.n	80100f8 <HAL_TIM_IC_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8010136:	6802      	ldr	r2, [r0, #0]
 8010138:	68d3      	ldr	r3, [r2, #12]
 801013a:	f043 0310 	orr.w	r3, r3, #16
 801013e:	60d3      	str	r3, [r2, #12]
      break;
 8010140:	e7da      	b.n	80100f8 <HAL_TIM_IC_Start_IT+0x24>
 8010142:	bf00      	nop
 8010144:	00010007 	.word	0x00010007

08010148 <HAL_TIM_IC_Stop_IT>:
{
 8010148:	b510      	push	{r4, lr}
 801014a:	4604      	mov	r4, r0
  switch (Channel)
 801014c:	290c      	cmp	r1, #12
 801014e:	d80d      	bhi.n	801016c <HAL_TIM_IC_Stop_IT+0x24>
 8010150:	e8df f001 	tbb	[pc, r1]
 8010154:	0c0c0c07 	.word	0x0c0c0c07
 8010158:	0c0c0c21 	.word	0x0c0c0c21
 801015c:	0c0c0c27 	.word	0x0c0c0c27
 8010160:	2d          	.byte	0x2d
 8010161:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8010162:	6802      	ldr	r2, [r0, #0]
 8010164:	68d3      	ldr	r3, [r2, #12]
 8010166:	f023 0302 	bic.w	r3, r3, #2
 801016a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801016c:	2200      	movs	r2, #0
 801016e:	6820      	ldr	r0, [r4, #0]
 8010170:	f7ff fad2 	bl	800f718 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8010174:	6823      	ldr	r3, [r4, #0]
 8010176:	6a19      	ldr	r1, [r3, #32]
 8010178:	f241 1211 	movw	r2, #4369	; 0x1111
 801017c:	4211      	tst	r1, r2
 801017e:	d108      	bne.n	8010192 <HAL_TIM_IC_Stop_IT+0x4a>
 8010180:	6a19      	ldr	r1, [r3, #32]
 8010182:	f240 4244 	movw	r2, #1092	; 0x444
 8010186:	4211      	tst	r1, r2
 8010188:	d103      	bne.n	8010192 <HAL_TIM_IC_Stop_IT+0x4a>
 801018a:	681a      	ldr	r2, [r3, #0]
 801018c:	f022 0201 	bic.w	r2, r2, #1
 8010190:	601a      	str	r2, [r3, #0]
}
 8010192:	2000      	movs	r0, #0
 8010194:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8010196:	6802      	ldr	r2, [r0, #0]
 8010198:	68d3      	ldr	r3, [r2, #12]
 801019a:	f023 0304 	bic.w	r3, r3, #4
 801019e:	60d3      	str	r3, [r2, #12]
      break;
 80101a0:	e7e4      	b.n	801016c <HAL_TIM_IC_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80101a2:	6802      	ldr	r2, [r0, #0]
 80101a4:	68d3      	ldr	r3, [r2, #12]
 80101a6:	f023 0308 	bic.w	r3, r3, #8
 80101aa:	60d3      	str	r3, [r2, #12]
      break;
 80101ac:	e7de      	b.n	801016c <HAL_TIM_IC_Stop_IT+0x24>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80101ae:	6802      	ldr	r2, [r0, #0]
 80101b0:	68d3      	ldr	r3, [r2, #12]
 80101b2:	f023 0310 	bic.w	r3, r3, #16
 80101b6:	60d3      	str	r3, [r2, #12]
      break;
 80101b8:	e7d8      	b.n	801016c <HAL_TIM_IC_Stop_IT+0x24>
	...

080101bc <HAL_TIM_IC_Start_DMA>:
{
 80101bc:	b538      	push	{r3, r4, r5, lr}
  if ((htim->State == HAL_TIM_STATE_BUSY))
 80101be:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80101c2:	b2e4      	uxtb	r4, r4
 80101c4:	2c02      	cmp	r4, #2
 80101c6:	f000 8084 	beq.w	80102d2 <HAL_TIM_IC_Start_DMA+0x116>
  else if ((htim->State == HAL_TIM_STATE_READY))
 80101ca:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80101ce:	b2e4      	uxtb	r4, r4
 80101d0:	2c01      	cmp	r4, #1
 80101d2:	d00c      	beq.n	80101ee <HAL_TIM_IC_Start_DMA+0x32>
 80101d4:	460d      	mov	r5, r1
 80101d6:	4604      	mov	r4, r0
  switch (Channel)
 80101d8:	2d0c      	cmp	r5, #12
 80101da:	d826      	bhi.n	801022a <HAL_TIM_IC_Start_DMA+0x6e>
 80101dc:	e8df f005 	tbb	[pc, r5]
 80101e0:	25252510 	.word	0x25252510
 80101e4:	25252539 	.word	0x25252539
 80101e8:	2525254f 	.word	0x2525254f
 80101ec:	64          	.byte	0x64
 80101ed:	00          	.byte	0x00
    if ((pData == NULL) && (Length > 0U))
 80101ee:	b11a      	cbz	r2, 80101f8 <HAL_TIM_IC_Start_DMA+0x3c>
      htim->State = HAL_TIM_STATE_BUSY;
 80101f0:	2402      	movs	r4, #2
 80101f2:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 80101f6:	e7ed      	b.n	80101d4 <HAL_TIM_IC_Start_DMA+0x18>
    if ((pData == NULL) && (Length > 0U))
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d0f9      	beq.n	80101f0 <HAL_TIM_IC_Start_DMA+0x34>
      return HAL_ERROR;
 80101fc:	2001      	movs	r0, #1
 80101fe:	e027      	b.n	8010250 <HAL_TIM_IC_Start_DMA+0x94>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8010200:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8010202:	483b      	ldr	r0, [pc, #236]	; (80102f0 <HAL_TIM_IC_Start_DMA+0x134>)
 8010204:	62c8      	str	r0, [r1, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8010206:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8010208:	483a      	ldr	r0, [pc, #232]	; (80102f4 <HAL_TIM_IC_Start_DMA+0x138>)
 801020a:	6308      	str	r0, [r1, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 801020c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801020e:	483a      	ldr	r0, [pc, #232]	; (80102f8 <HAL_TIM_IC_Start_DMA+0x13c>)
 8010210:	6348      	str	r0, [r1, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 8010212:	6821      	ldr	r1, [r4, #0]
 8010214:	3134      	adds	r1, #52	; 0x34
 8010216:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010218:	f7f4 fef7 	bl	800500a <HAL_DMA_Start_IT>
 801021c:	2800      	cmp	r0, #0
 801021e:	d15a      	bne.n	80102d6 <HAL_TIM_IC_Start_DMA+0x11a>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8010220:	6822      	ldr	r2, [r4, #0]
 8010222:	68d3      	ldr	r3, [r2, #12]
 8010224:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010228:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801022a:	2201      	movs	r2, #1
 801022c:	4629      	mov	r1, r5
 801022e:	6820      	ldr	r0, [r4, #0]
 8010230:	f7ff fa72 	bl	800f718 <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010234:	6822      	ldr	r2, [r4, #0]
 8010236:	6891      	ldr	r1, [r2, #8]
 8010238:	4b30      	ldr	r3, [pc, #192]	; (80102fc <HAL_TIM_IC_Start_DMA+0x140>)
 801023a:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801023c:	2b06      	cmp	r3, #6
 801023e:	d052      	beq.n	80102e6 <HAL_TIM_IC_Start_DMA+0x12a>
 8010240:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010244:	d051      	beq.n	80102ea <HAL_TIM_IC_Start_DMA+0x12e>
    __HAL_TIM_ENABLE(htim);
 8010246:	6813      	ldr	r3, [r2, #0]
 8010248:	f043 0301 	orr.w	r3, r3, #1
 801024c:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 801024e:	2000      	movs	r0, #0
}
 8010250:	bd38      	pop	{r3, r4, r5, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8010252:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8010254:	4826      	ldr	r0, [pc, #152]	; (80102f0 <HAL_TIM_IC_Start_DMA+0x134>)
 8010256:	62c8      	str	r0, [r1, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8010258:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 801025a:	4826      	ldr	r0, [pc, #152]	; (80102f4 <HAL_TIM_IC_Start_DMA+0x138>)
 801025c:	6308      	str	r0, [r1, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 801025e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8010260:	4825      	ldr	r0, [pc, #148]	; (80102f8 <HAL_TIM_IC_Start_DMA+0x13c>)
 8010262:	6348      	str	r0, [r1, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 8010264:	6821      	ldr	r1, [r4, #0]
 8010266:	3138      	adds	r1, #56	; 0x38
 8010268:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 801026a:	f7f4 fece 	bl	800500a <HAL_DMA_Start_IT>
 801026e:	2800      	cmp	r0, #0
 8010270:	d133      	bne.n	80102da <HAL_TIM_IC_Start_DMA+0x11e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8010272:	6822      	ldr	r2, [r4, #0]
 8010274:	68d3      	ldr	r3, [r2, #12]
 8010276:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801027a:	60d3      	str	r3, [r2, #12]
      break;
 801027c:	e7d5      	b.n	801022a <HAL_TIM_IC_Start_DMA+0x6e>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 801027e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8010280:	481b      	ldr	r0, [pc, #108]	; (80102f0 <HAL_TIM_IC_Start_DMA+0x134>)
 8010282:	62c8      	str	r0, [r1, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8010284:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8010286:	481b      	ldr	r0, [pc, #108]	; (80102f4 <HAL_TIM_IC_Start_DMA+0x138>)
 8010288:	6308      	str	r0, [r1, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 801028a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 801028c:	481a      	ldr	r0, [pc, #104]	; (80102f8 <HAL_TIM_IC_Start_DMA+0x13c>)
 801028e:	6348      	str	r0, [r1, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 8010290:	6821      	ldr	r1, [r4, #0]
 8010292:	313c      	adds	r1, #60	; 0x3c
 8010294:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8010296:	f7f4 feb8 	bl	800500a <HAL_DMA_Start_IT>
 801029a:	bb00      	cbnz	r0, 80102de <HAL_TIM_IC_Start_DMA+0x122>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 801029c:	6822      	ldr	r2, [r4, #0]
 801029e:	68d3      	ldr	r3, [r2, #12]
 80102a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80102a4:	60d3      	str	r3, [r2, #12]
      break;
 80102a6:	e7c0      	b.n	801022a <HAL_TIM_IC_Start_DMA+0x6e>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80102a8:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80102aa:	4811      	ldr	r0, [pc, #68]	; (80102f0 <HAL_TIM_IC_Start_DMA+0x134>)
 80102ac:	62c8      	str	r0, [r1, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80102ae:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80102b0:	4810      	ldr	r0, [pc, #64]	; (80102f4 <HAL_TIM_IC_Start_DMA+0x138>)
 80102b2:	6308      	str	r0, [r1, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80102b4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80102b6:	4810      	ldr	r0, [pc, #64]	; (80102f8 <HAL_TIM_IC_Start_DMA+0x13c>)
 80102b8:	6348      	str	r0, [r1, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 80102ba:	6821      	ldr	r1, [r4, #0]
 80102bc:	3140      	adds	r1, #64	; 0x40
 80102be:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80102c0:	f7f4 fea3 	bl	800500a <HAL_DMA_Start_IT>
 80102c4:	b968      	cbnz	r0, 80102e2 <HAL_TIM_IC_Start_DMA+0x126>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80102c6:	6822      	ldr	r2, [r4, #0]
 80102c8:	68d3      	ldr	r3, [r2, #12]
 80102ca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80102ce:	60d3      	str	r3, [r2, #12]
      break;
 80102d0:	e7ab      	b.n	801022a <HAL_TIM_IC_Start_DMA+0x6e>
    return HAL_BUSY;
 80102d2:	2002      	movs	r0, #2
 80102d4:	e7bc      	b.n	8010250 <HAL_TIM_IC_Start_DMA+0x94>
        return HAL_ERROR;
 80102d6:	2001      	movs	r0, #1
 80102d8:	e7ba      	b.n	8010250 <HAL_TIM_IC_Start_DMA+0x94>
        return HAL_ERROR;
 80102da:	2001      	movs	r0, #1
 80102dc:	e7b8      	b.n	8010250 <HAL_TIM_IC_Start_DMA+0x94>
        return HAL_ERROR;
 80102de:	2001      	movs	r0, #1
 80102e0:	e7b6      	b.n	8010250 <HAL_TIM_IC_Start_DMA+0x94>
        return HAL_ERROR;
 80102e2:	2001      	movs	r0, #1
 80102e4:	e7b4      	b.n	8010250 <HAL_TIM_IC_Start_DMA+0x94>
  return HAL_OK;
 80102e6:	2000      	movs	r0, #0
 80102e8:	e7b2      	b.n	8010250 <HAL_TIM_IC_Start_DMA+0x94>
 80102ea:	2000      	movs	r0, #0
 80102ec:	e7b0      	b.n	8010250 <HAL_TIM_IC_Start_DMA+0x94>
 80102ee:	bf00      	nop
 80102f0:	0800e7f9 	.word	0x0800e7f9
 80102f4:	0800e83f 	.word	0x0800e83f
 80102f8:	0800eacf 	.word	0x0800eacf
 80102fc:	00010007 	.word	0x00010007

08010300 <HAL_TIM_IC_Stop_DMA>:
{
 8010300:	b538      	push	{r3, r4, r5, lr}
 8010302:	4604      	mov	r4, r0
 8010304:	460d      	mov	r5, r1
  switch (Channel)
 8010306:	290c      	cmp	r1, #12
 8010308:	d810      	bhi.n	801032c <HAL_TIM_IC_Stop_DMA+0x2c>
 801030a:	e8df f001 	tbb	[pc, r1]
 801030e:	0f07      	.short	0x0f07
 8010310:	0f280f0f 	.word	0x0f280f0f
 8010314:	0f310f0f 	.word	0x0f310f0f
 8010318:	0f0f      	.short	0x0f0f
 801031a:	3a          	.byte	0x3a
 801031b:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 801031c:	6802      	ldr	r2, [r0, #0]
 801031e:	68d3      	ldr	r3, [r2, #12]
 8010320:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010324:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8010326:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8010328:	f7f4 fee1 	bl	80050ee <HAL_DMA_Abort_IT>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801032c:	2200      	movs	r2, #0
 801032e:	4629      	mov	r1, r5
 8010330:	6820      	ldr	r0, [r4, #0]
 8010332:	f7ff f9f1 	bl	800f718 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8010336:	6823      	ldr	r3, [r4, #0]
 8010338:	6a19      	ldr	r1, [r3, #32]
 801033a:	f241 1211 	movw	r2, #4369	; 0x1111
 801033e:	4211      	tst	r1, r2
 8010340:	d108      	bne.n	8010354 <HAL_TIM_IC_Stop_DMA+0x54>
 8010342:	6a19      	ldr	r1, [r3, #32]
 8010344:	f240 4244 	movw	r2, #1092	; 0x444
 8010348:	4211      	tst	r1, r2
 801034a:	d103      	bne.n	8010354 <HAL_TIM_IC_Stop_DMA+0x54>
 801034c:	681a      	ldr	r2, [r3, #0]
 801034e:	f022 0201 	bic.w	r2, r2, #1
 8010352:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8010354:	2301      	movs	r3, #1
 8010356:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 801035a:	2000      	movs	r0, #0
 801035c:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 801035e:	6802      	ldr	r2, [r0, #0]
 8010360:	68d3      	ldr	r3, [r2, #12]
 8010362:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010366:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8010368:	6a80      	ldr	r0, [r0, #40]	; 0x28
 801036a:	f7f4 fec0 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 801036e:	e7dd      	b.n	801032c <HAL_TIM_IC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8010370:	6802      	ldr	r2, [r0, #0]
 8010372:	68d3      	ldr	r3, [r2, #12]
 8010374:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010378:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 801037a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 801037c:	f7f4 feb7 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 8010380:	e7d4      	b.n	801032c <HAL_TIM_IC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8010382:	6802      	ldr	r2, [r0, #0]
 8010384:	68d3      	ldr	r3, [r2, #12]
 8010386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801038a:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 801038c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 801038e:	f7f4 feae 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 8010392:	e7cb      	b.n	801032c <HAL_TIM_IC_Stop_DMA+0x2c>

08010394 <HAL_TIM_OnePulse_Start>:
{
 8010394:	b510      	push	{r4, lr}
 8010396:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8010398:	2201      	movs	r2, #1
 801039a:	2100      	movs	r1, #0
 801039c:	6800      	ldr	r0, [r0, #0]
 801039e:	f7ff f9bb 	bl	800f718 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80103a2:	2201      	movs	r2, #1
 80103a4:	2104      	movs	r1, #4
 80103a6:	6820      	ldr	r0, [r4, #0]
 80103a8:	f7ff f9b6 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80103ac:	6823      	ldr	r3, [r4, #0]
 80103ae:	4a0c      	ldr	r2, [pc, #48]	; (80103e0 <HAL_TIM_OnePulse_Start+0x4c>)
 80103b0:	4293      	cmp	r3, r2
 80103b2:	d00f      	beq.n	80103d4 <HAL_TIM_OnePulse_Start+0x40>
 80103b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80103b8:	4293      	cmp	r3, r2
 80103ba:	d00b      	beq.n	80103d4 <HAL_TIM_OnePulse_Start+0x40>
 80103bc:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80103c0:	4293      	cmp	r3, r2
 80103c2:	d007      	beq.n	80103d4 <HAL_TIM_OnePulse_Start+0x40>
 80103c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80103c8:	4293      	cmp	r3, r2
 80103ca:	d003      	beq.n	80103d4 <HAL_TIM_OnePulse_Start+0x40>
 80103cc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80103d0:	4293      	cmp	r3, r2
 80103d2:	d103      	bne.n	80103dc <HAL_TIM_OnePulse_Start+0x48>
    __HAL_TIM_MOE_ENABLE(htim);
 80103d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80103d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80103da:	645a      	str	r2, [r3, #68]	; 0x44
}
 80103dc:	2000      	movs	r0, #0
 80103de:	bd10      	pop	{r4, pc}
 80103e0:	40012c00 	.word	0x40012c00

080103e4 <HAL_TIM_OnePulse_Stop>:
{
 80103e4:	b510      	push	{r4, lr}
 80103e6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80103e8:	2200      	movs	r2, #0
 80103ea:	4611      	mov	r1, r2
 80103ec:	6800      	ldr	r0, [r0, #0]
 80103ee:	f7ff f993 	bl	800f718 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80103f2:	2200      	movs	r2, #0
 80103f4:	2104      	movs	r1, #4
 80103f6:	6820      	ldr	r0, [r4, #0]
 80103f8:	f7ff f98e 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80103fc:	6823      	ldr	r3, [r4, #0]
 80103fe:	4a19      	ldr	r2, [pc, #100]	; (8010464 <HAL_TIM_OnePulse_Stop+0x80>)
 8010400:	4293      	cmp	r3, r2
 8010402:	d00f      	beq.n	8010424 <HAL_TIM_OnePulse_Stop+0x40>
 8010404:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010408:	4293      	cmp	r3, r2
 801040a:	d00b      	beq.n	8010424 <HAL_TIM_OnePulse_Stop+0x40>
 801040c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8010410:	4293      	cmp	r3, r2
 8010412:	d007      	beq.n	8010424 <HAL_TIM_OnePulse_Stop+0x40>
 8010414:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010418:	4293      	cmp	r3, r2
 801041a:	d003      	beq.n	8010424 <HAL_TIM_OnePulse_Stop+0x40>
 801041c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010420:	4293      	cmp	r3, r2
 8010422:	d10d      	bne.n	8010440 <HAL_TIM_OnePulse_Stop+0x5c>
    __HAL_TIM_MOE_DISABLE(htim);
 8010424:	6a19      	ldr	r1, [r3, #32]
 8010426:	f241 1211 	movw	r2, #4369	; 0x1111
 801042a:	4211      	tst	r1, r2
 801042c:	d108      	bne.n	8010440 <HAL_TIM_OnePulse_Stop+0x5c>
 801042e:	6a19      	ldr	r1, [r3, #32]
 8010430:	f240 4244 	movw	r2, #1092	; 0x444
 8010434:	4211      	tst	r1, r2
 8010436:	d103      	bne.n	8010440 <HAL_TIM_OnePulse_Stop+0x5c>
 8010438:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801043a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 801043e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8010440:	6823      	ldr	r3, [r4, #0]
 8010442:	6a19      	ldr	r1, [r3, #32]
 8010444:	f241 1211 	movw	r2, #4369	; 0x1111
 8010448:	4211      	tst	r1, r2
 801044a:	d108      	bne.n	801045e <HAL_TIM_OnePulse_Stop+0x7a>
 801044c:	6a19      	ldr	r1, [r3, #32]
 801044e:	f240 4244 	movw	r2, #1092	; 0x444
 8010452:	4211      	tst	r1, r2
 8010454:	d103      	bne.n	801045e <HAL_TIM_OnePulse_Stop+0x7a>
 8010456:	681a      	ldr	r2, [r3, #0]
 8010458:	f022 0201 	bic.w	r2, r2, #1
 801045c:	601a      	str	r2, [r3, #0]
}
 801045e:	2000      	movs	r0, #0
 8010460:	bd10      	pop	{r4, pc}
 8010462:	bf00      	nop
 8010464:	40012c00 	.word	0x40012c00

08010468 <HAL_TIM_OnePulse_Start_IT>:
{
 8010468:	b510      	push	{r4, lr}
 801046a:	4604      	mov	r4, r0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 801046c:	6802      	ldr	r2, [r0, #0]
 801046e:	68d3      	ldr	r3, [r2, #12]
 8010470:	f043 0302 	orr.w	r3, r3, #2
 8010474:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8010476:	6802      	ldr	r2, [r0, #0]
 8010478:	68d3      	ldr	r3, [r2, #12]
 801047a:	f043 0304 	orr.w	r3, r3, #4
 801047e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8010480:	2201      	movs	r2, #1
 8010482:	2100      	movs	r1, #0
 8010484:	6800      	ldr	r0, [r0, #0]
 8010486:	f7ff f947 	bl	800f718 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 801048a:	2201      	movs	r2, #1
 801048c:	2104      	movs	r1, #4
 801048e:	6820      	ldr	r0, [r4, #0]
 8010490:	f7ff f942 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010494:	6823      	ldr	r3, [r4, #0]
 8010496:	4a0c      	ldr	r2, [pc, #48]	; (80104c8 <HAL_TIM_OnePulse_Start_IT+0x60>)
 8010498:	4293      	cmp	r3, r2
 801049a:	d00f      	beq.n	80104bc <HAL_TIM_OnePulse_Start_IT+0x54>
 801049c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80104a0:	4293      	cmp	r3, r2
 80104a2:	d00b      	beq.n	80104bc <HAL_TIM_OnePulse_Start_IT+0x54>
 80104a4:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80104a8:	4293      	cmp	r3, r2
 80104aa:	d007      	beq.n	80104bc <HAL_TIM_OnePulse_Start_IT+0x54>
 80104ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80104b0:	4293      	cmp	r3, r2
 80104b2:	d003      	beq.n	80104bc <HAL_TIM_OnePulse_Start_IT+0x54>
 80104b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80104b8:	4293      	cmp	r3, r2
 80104ba:	d103      	bne.n	80104c4 <HAL_TIM_OnePulse_Start_IT+0x5c>
    __HAL_TIM_MOE_ENABLE(htim);
 80104bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80104be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80104c2:	645a      	str	r2, [r3, #68]	; 0x44
}
 80104c4:	2000      	movs	r0, #0
 80104c6:	bd10      	pop	{r4, pc}
 80104c8:	40012c00 	.word	0x40012c00

080104cc <HAL_TIM_OnePulse_Stop_IT>:
{
 80104cc:	b510      	push	{r4, lr}
 80104ce:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80104d0:	6802      	ldr	r2, [r0, #0]
 80104d2:	68d3      	ldr	r3, [r2, #12]
 80104d4:	f023 0302 	bic.w	r3, r3, #2
 80104d8:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80104da:	6802      	ldr	r2, [r0, #0]
 80104dc:	68d3      	ldr	r3, [r2, #12]
 80104de:	f023 0304 	bic.w	r3, r3, #4
 80104e2:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80104e4:	2200      	movs	r2, #0
 80104e6:	4611      	mov	r1, r2
 80104e8:	6800      	ldr	r0, [r0, #0]
 80104ea:	f7ff f915 	bl	800f718 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80104ee:	2200      	movs	r2, #0
 80104f0:	2104      	movs	r1, #4
 80104f2:	6820      	ldr	r0, [r4, #0]
 80104f4:	f7ff f910 	bl	800f718 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80104f8:	6823      	ldr	r3, [r4, #0]
 80104fa:	4a19      	ldr	r2, [pc, #100]	; (8010560 <HAL_TIM_OnePulse_Stop_IT+0x94>)
 80104fc:	4293      	cmp	r3, r2
 80104fe:	d00f      	beq.n	8010520 <HAL_TIM_OnePulse_Stop_IT+0x54>
 8010500:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010504:	4293      	cmp	r3, r2
 8010506:	d00b      	beq.n	8010520 <HAL_TIM_OnePulse_Stop_IT+0x54>
 8010508:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 801050c:	4293      	cmp	r3, r2
 801050e:	d007      	beq.n	8010520 <HAL_TIM_OnePulse_Stop_IT+0x54>
 8010510:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010514:	4293      	cmp	r3, r2
 8010516:	d003      	beq.n	8010520 <HAL_TIM_OnePulse_Stop_IT+0x54>
 8010518:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801051c:	4293      	cmp	r3, r2
 801051e:	d10d      	bne.n	801053c <HAL_TIM_OnePulse_Stop_IT+0x70>
    __HAL_TIM_MOE_DISABLE(htim);
 8010520:	6a19      	ldr	r1, [r3, #32]
 8010522:	f241 1211 	movw	r2, #4369	; 0x1111
 8010526:	4211      	tst	r1, r2
 8010528:	d108      	bne.n	801053c <HAL_TIM_OnePulse_Stop_IT+0x70>
 801052a:	6a19      	ldr	r1, [r3, #32]
 801052c:	f240 4244 	movw	r2, #1092	; 0x444
 8010530:	4211      	tst	r1, r2
 8010532:	d103      	bne.n	801053c <HAL_TIM_OnePulse_Stop_IT+0x70>
 8010534:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010536:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 801053a:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 801053c:	6823      	ldr	r3, [r4, #0]
 801053e:	6a19      	ldr	r1, [r3, #32]
 8010540:	f241 1211 	movw	r2, #4369	; 0x1111
 8010544:	4211      	tst	r1, r2
 8010546:	d108      	bne.n	801055a <HAL_TIM_OnePulse_Stop_IT+0x8e>
 8010548:	6a19      	ldr	r1, [r3, #32]
 801054a:	f240 4244 	movw	r2, #1092	; 0x444
 801054e:	4211      	tst	r1, r2
 8010550:	d103      	bne.n	801055a <HAL_TIM_OnePulse_Stop_IT+0x8e>
 8010552:	681a      	ldr	r2, [r3, #0]
 8010554:	f022 0201 	bic.w	r2, r2, #1
 8010558:	601a      	str	r2, [r3, #0]
}
 801055a:	2000      	movs	r0, #0
 801055c:	bd10      	pop	{r4, pc}
 801055e:	bf00      	nop
 8010560:	40012c00 	.word	0x40012c00

08010564 <HAL_TIM_Encoder_Start>:
{
 8010564:	b510      	push	{r4, lr}
 8010566:	4604      	mov	r4, r0
  switch (Channel)
 8010568:	b161      	cbz	r1, 8010584 <HAL_TIM_Encoder_Start+0x20>
 801056a:	2904      	cmp	r1, #4
 801056c:	d016      	beq.n	801059c <HAL_TIM_Encoder_Start+0x38>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801056e:	2201      	movs	r2, #1
 8010570:	2100      	movs	r1, #0
 8010572:	6800      	ldr	r0, [r0, #0]
 8010574:	f7ff f8d0 	bl	800f718 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8010578:	2201      	movs	r2, #1
 801057a:	2104      	movs	r1, #4
 801057c:	6820      	ldr	r0, [r4, #0]
 801057e:	f7ff f8cb 	bl	800f718 <TIM_CCxChannelCmd>
      break;
 8010582:	e004      	b.n	801058e <HAL_TIM_Encoder_Start+0x2a>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8010584:	2201      	movs	r2, #1
 8010586:	2100      	movs	r1, #0
 8010588:	6800      	ldr	r0, [r0, #0]
 801058a:	f7ff f8c5 	bl	800f718 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 801058e:	6822      	ldr	r2, [r4, #0]
 8010590:	6813      	ldr	r3, [r2, #0]
 8010592:	f043 0301 	orr.w	r3, r3, #1
 8010596:	6013      	str	r3, [r2, #0]
}
 8010598:	2000      	movs	r0, #0
 801059a:	bd10      	pop	{r4, pc}
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 801059c:	2201      	movs	r2, #1
 801059e:	2104      	movs	r1, #4
 80105a0:	6800      	ldr	r0, [r0, #0]
 80105a2:	f7ff f8b9 	bl	800f718 <TIM_CCxChannelCmd>
      break;
 80105a6:	e7f2      	b.n	801058e <HAL_TIM_Encoder_Start+0x2a>

080105a8 <HAL_TIM_Encoder_Stop>:
{
 80105a8:	b510      	push	{r4, lr}
 80105aa:	4604      	mov	r4, r0
  switch (Channel)
 80105ac:	b161      	cbz	r1, 80105c8 <HAL_TIM_Encoder_Stop+0x20>
 80105ae:	2904      	cmp	r1, #4
 80105b0:	d020      	beq.n	80105f4 <HAL_TIM_Encoder_Stop+0x4c>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80105b2:	2200      	movs	r2, #0
 80105b4:	4611      	mov	r1, r2
 80105b6:	6800      	ldr	r0, [r0, #0]
 80105b8:	f7ff f8ae 	bl	800f718 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80105bc:	2200      	movs	r2, #0
 80105be:	2104      	movs	r1, #4
 80105c0:	6820      	ldr	r0, [r4, #0]
 80105c2:	f7ff f8a9 	bl	800f718 <TIM_CCxChannelCmd>
      break;
 80105c6:	e004      	b.n	80105d2 <HAL_TIM_Encoder_Stop+0x2a>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80105c8:	2200      	movs	r2, #0
 80105ca:	4611      	mov	r1, r2
 80105cc:	6800      	ldr	r0, [r0, #0]
 80105ce:	f7ff f8a3 	bl	800f718 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 80105d2:	6823      	ldr	r3, [r4, #0]
 80105d4:	6a19      	ldr	r1, [r3, #32]
 80105d6:	f241 1211 	movw	r2, #4369	; 0x1111
 80105da:	4211      	tst	r1, r2
 80105dc:	d108      	bne.n	80105f0 <HAL_TIM_Encoder_Stop+0x48>
 80105de:	6a19      	ldr	r1, [r3, #32]
 80105e0:	f240 4244 	movw	r2, #1092	; 0x444
 80105e4:	4211      	tst	r1, r2
 80105e6:	d103      	bne.n	80105f0 <HAL_TIM_Encoder_Stop+0x48>
 80105e8:	681a      	ldr	r2, [r3, #0]
 80105ea:	f022 0201 	bic.w	r2, r2, #1
 80105ee:	601a      	str	r2, [r3, #0]
}
 80105f0:	2000      	movs	r0, #0
 80105f2:	bd10      	pop	{r4, pc}
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80105f4:	2200      	movs	r2, #0
 80105f6:	2104      	movs	r1, #4
 80105f8:	6800      	ldr	r0, [r0, #0]
 80105fa:	f7ff f88d 	bl	800f718 <TIM_CCxChannelCmd>
      break;
 80105fe:	e7e8      	b.n	80105d2 <HAL_TIM_Encoder_Stop+0x2a>

08010600 <HAL_TIM_Encoder_Start_IT>:
{
 8010600:	b510      	push	{r4, lr}
 8010602:	4604      	mov	r4, r0
  switch (Channel)
 8010604:	b1b1      	cbz	r1, 8010634 <HAL_TIM_Encoder_Start_IT+0x34>
 8010606:	2904      	cmp	r1, #4
 8010608:	d025      	beq.n	8010656 <HAL_TIM_Encoder_Start_IT+0x56>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801060a:	2201      	movs	r2, #1
 801060c:	2100      	movs	r1, #0
 801060e:	6800      	ldr	r0, [r0, #0]
 8010610:	f7ff f882 	bl	800f718 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8010614:	2201      	movs	r2, #1
 8010616:	2104      	movs	r1, #4
 8010618:	6820      	ldr	r0, [r4, #0]
 801061a:	f7ff f87d 	bl	800f718 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 801061e:	6822      	ldr	r2, [r4, #0]
 8010620:	68d3      	ldr	r3, [r2, #12]
 8010622:	f043 0302 	orr.w	r3, r3, #2
 8010626:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8010628:	6822      	ldr	r2, [r4, #0]
 801062a:	68d3      	ldr	r3, [r2, #12]
 801062c:	f043 0304 	orr.w	r3, r3, #4
 8010630:	60d3      	str	r3, [r2, #12]
      break;
 8010632:	e009      	b.n	8010648 <HAL_TIM_Encoder_Start_IT+0x48>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8010634:	2201      	movs	r2, #1
 8010636:	2100      	movs	r1, #0
 8010638:	6800      	ldr	r0, [r0, #0]
 801063a:	f7ff f86d 	bl	800f718 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 801063e:	6822      	ldr	r2, [r4, #0]
 8010640:	68d3      	ldr	r3, [r2, #12]
 8010642:	f043 0302 	orr.w	r3, r3, #2
 8010646:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 8010648:	6822      	ldr	r2, [r4, #0]
 801064a:	6813      	ldr	r3, [r2, #0]
 801064c:	f043 0301 	orr.w	r3, r3, #1
 8010650:	6013      	str	r3, [r2, #0]
}
 8010652:	2000      	movs	r0, #0
 8010654:	bd10      	pop	{r4, pc}
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8010656:	2201      	movs	r2, #1
 8010658:	2104      	movs	r1, #4
 801065a:	6800      	ldr	r0, [r0, #0]
 801065c:	f7ff f85c 	bl	800f718 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8010660:	6822      	ldr	r2, [r4, #0]
 8010662:	68d3      	ldr	r3, [r2, #12]
 8010664:	f043 0304 	orr.w	r3, r3, #4
 8010668:	60d3      	str	r3, [r2, #12]
      break;
 801066a:	e7ed      	b.n	8010648 <HAL_TIM_Encoder_Start_IT+0x48>

0801066c <HAL_TIM_Encoder_Stop_IT>:
{
 801066c:	b510      	push	{r4, lr}
 801066e:	4604      	mov	r4, r0
  if (Channel == TIM_CHANNEL_1)
 8010670:	b349      	cbz	r1, 80106c6 <HAL_TIM_Encoder_Stop_IT+0x5a>
  else if (Channel == TIM_CHANNEL_2)
 8010672:	2904      	cmp	r1, #4
 8010674:	d032      	beq.n	80106dc <HAL_TIM_Encoder_Stop_IT+0x70>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8010676:	2200      	movs	r2, #0
 8010678:	4611      	mov	r1, r2
 801067a:	6800      	ldr	r0, [r0, #0]
 801067c:	f7ff f84c 	bl	800f718 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8010680:	2200      	movs	r2, #0
 8010682:	2104      	movs	r1, #4
 8010684:	6820      	ldr	r0, [r4, #0]
 8010686:	f7ff f847 	bl	800f718 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 801068a:	6822      	ldr	r2, [r4, #0]
 801068c:	68d3      	ldr	r3, [r2, #12]
 801068e:	f023 0302 	bic.w	r3, r3, #2
 8010692:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8010694:	6822      	ldr	r2, [r4, #0]
 8010696:	68d3      	ldr	r3, [r2, #12]
 8010698:	f023 0304 	bic.w	r3, r3, #4
 801069c:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 801069e:	6823      	ldr	r3, [r4, #0]
 80106a0:	6a19      	ldr	r1, [r3, #32]
 80106a2:	f241 1211 	movw	r2, #4369	; 0x1111
 80106a6:	4211      	tst	r1, r2
 80106a8:	d108      	bne.n	80106bc <HAL_TIM_Encoder_Stop_IT+0x50>
 80106aa:	6a19      	ldr	r1, [r3, #32]
 80106ac:	f240 4244 	movw	r2, #1092	; 0x444
 80106b0:	4211      	tst	r1, r2
 80106b2:	d103      	bne.n	80106bc <HAL_TIM_Encoder_Stop_IT+0x50>
 80106b4:	681a      	ldr	r2, [r3, #0]
 80106b6:	f022 0201 	bic.w	r2, r2, #1
 80106ba:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80106bc:	2301      	movs	r3, #1
 80106be:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80106c2:	2000      	movs	r0, #0
 80106c4:	bd10      	pop	{r4, pc}
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80106c6:	2200      	movs	r2, #0
 80106c8:	4611      	mov	r1, r2
 80106ca:	6800      	ldr	r0, [r0, #0]
 80106cc:	f7ff f824 	bl	800f718 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80106d0:	6822      	ldr	r2, [r4, #0]
 80106d2:	68d3      	ldr	r3, [r2, #12]
 80106d4:	f023 0302 	bic.w	r3, r3, #2
 80106d8:	60d3      	str	r3, [r2, #12]
 80106da:	e7e0      	b.n	801069e <HAL_TIM_Encoder_Stop_IT+0x32>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80106dc:	2200      	movs	r2, #0
 80106de:	2104      	movs	r1, #4
 80106e0:	6800      	ldr	r0, [r0, #0]
 80106e2:	f7ff f819 	bl	800f718 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80106e6:	6822      	ldr	r2, [r4, #0]
 80106e8:	68d3      	ldr	r3, [r2, #12]
 80106ea:	f023 0304 	bic.w	r3, r3, #4
 80106ee:	60d3      	str	r3, [r2, #12]
 80106f0:	e7d5      	b.n	801069e <HAL_TIM_Encoder_Stop_IT+0x32>
	...

080106f4 <HAL_TIM_Encoder_Start_DMA>:
{
 80106f4:	b570      	push	{r4, r5, r6, lr}
 80106f6:	f8bd 5010 	ldrh.w	r5, [sp, #16]
  if ((htim->State == HAL_TIM_STATE_BUSY))
 80106fa:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80106fe:	b2e4      	uxtb	r4, r4
 8010700:	2c02      	cmp	r4, #2
 8010702:	f000 809f 	beq.w	8010844 <HAL_TIM_Encoder_Start_DMA+0x150>
  else if ((htim->State == HAL_TIM_STATE_READY))
 8010706:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 801070a:	b2e4      	uxtb	r4, r4
 801070c:	2c01      	cmp	r4, #1
 801070e:	d008      	beq.n	8010722 <HAL_TIM_Encoder_Start_DMA+0x2e>
 8010710:	461e      	mov	r6, r3
 8010712:	4604      	mov	r4, r0
  switch (Channel)
 8010714:	2904      	cmp	r1, #4
 8010716:	d031      	beq.n	801077c <HAL_TIM_Encoder_Start_DMA+0x88>
 8010718:	293c      	cmp	r1, #60	; 0x3c
 801071a:	d053      	beq.n	80107c4 <HAL_TIM_Encoder_Start_DMA+0xd0>
 801071c:	b159      	cbz	r1, 8010736 <HAL_TIM_Encoder_Start_DMA+0x42>
  return HAL_OK;
 801071e:	2500      	movs	r5, #0
 8010720:	e091      	b.n	8010846 <HAL_TIM_Encoder_Start_DMA+0x152>
    if ((((pData1 == NULL) || (pData2 == NULL))) && (Length > 0U))
 8010722:	b122      	cbz	r2, 801072e <HAL_TIM_Encoder_Start_DMA+0x3a>
 8010724:	b11b      	cbz	r3, 801072e <HAL_TIM_Encoder_Start_DMA+0x3a>
      htim->State = HAL_TIM_STATE_BUSY;
 8010726:	2402      	movs	r4, #2
 8010728:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 801072c:	e7f0      	b.n	8010710 <HAL_TIM_Encoder_Start_DMA+0x1c>
    if ((((pData1 == NULL) || (pData2 == NULL))) && (Length > 0U))
 801072e:	2d00      	cmp	r5, #0
 8010730:	d0f9      	beq.n	8010726 <HAL_TIM_Encoder_Start_DMA+0x32>
      return HAL_ERROR;
 8010732:	2501      	movs	r5, #1
 8010734:	e087      	b.n	8010846 <HAL_TIM_Encoder_Start_DMA+0x152>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8010736:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8010738:	4944      	ldr	r1, [pc, #272]	; (801084c <HAL_TIM_Encoder_Start_DMA+0x158>)
 801073a:	62d9      	str	r1, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 801073c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801073e:	4944      	ldr	r1, [pc, #272]	; (8010850 <HAL_TIM_Encoder_Start_DMA+0x15c>)
 8010740:	6319      	str	r1, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8010742:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8010744:	4943      	ldr	r1, [pc, #268]	; (8010854 <HAL_TIM_Encoder_Start_DMA+0x160>)
 8010746:	6359      	str	r1, [r3, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length) != HAL_OK)
 8010748:	6801      	ldr	r1, [r0, #0]
 801074a:	462b      	mov	r3, r5
 801074c:	3134      	adds	r1, #52	; 0x34
 801074e:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8010750:	f7f4 fc5b 	bl	800500a <HAL_DMA_Start_IT>
 8010754:	4605      	mov	r5, r0
 8010756:	b108      	cbz	r0, 801075c <HAL_TIM_Encoder_Start_DMA+0x68>
        return HAL_ERROR;
 8010758:	2501      	movs	r5, #1
 801075a:	e074      	b.n	8010846 <HAL_TIM_Encoder_Start_DMA+0x152>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 801075c:	6822      	ldr	r2, [r4, #0]
 801075e:	68d3      	ldr	r3, [r2, #12]
 8010760:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010764:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE(htim);
 8010766:	6822      	ldr	r2, [r4, #0]
 8010768:	6813      	ldr	r3, [r2, #0]
 801076a:	f043 0301 	orr.w	r3, r3, #1
 801076e:	6013      	str	r3, [r2, #0]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8010770:	2201      	movs	r2, #1
 8010772:	2100      	movs	r1, #0
 8010774:	6820      	ldr	r0, [r4, #0]
 8010776:	f7fe ffcf 	bl	800f718 <TIM_CCxChannelCmd>
      break;
 801077a:	e064      	b.n	8010846 <HAL_TIM_Encoder_Start_DMA+0x152>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 801077c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 801077e:	4a33      	ldr	r2, [pc, #204]	; (801084c <HAL_TIM_Encoder_Start_DMA+0x158>)
 8010780:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8010782:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8010784:	4a32      	ldr	r2, [pc, #200]	; (8010850 <HAL_TIM_Encoder_Start_DMA+0x15c>)
 8010786:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
 8010788:	6a83      	ldr	r3, [r0, #40]	; 0x28
 801078a:	4a32      	ldr	r2, [pc, #200]	; (8010854 <HAL_TIM_Encoder_Start_DMA+0x160>)
 801078c:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length) != HAL_OK)
 801078e:	6801      	ldr	r1, [r0, #0]
 8010790:	462b      	mov	r3, r5
 8010792:	4632      	mov	r2, r6
 8010794:	3138      	adds	r1, #56	; 0x38
 8010796:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8010798:	f7f4 fc37 	bl	800500a <HAL_DMA_Start_IT>
 801079c:	4605      	mov	r5, r0
 801079e:	b108      	cbz	r0, 80107a4 <HAL_TIM_Encoder_Start_DMA+0xb0>
        return HAL_ERROR;
 80107a0:	2501      	movs	r5, #1
 80107a2:	e050      	b.n	8010846 <HAL_TIM_Encoder_Start_DMA+0x152>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80107a4:	6822      	ldr	r2, [r4, #0]
 80107a6:	68d3      	ldr	r3, [r2, #12]
 80107a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80107ac:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE(htim);
 80107ae:	6822      	ldr	r2, [r4, #0]
 80107b0:	6813      	ldr	r3, [r2, #0]
 80107b2:	f043 0301 	orr.w	r3, r3, #1
 80107b6:	6013      	str	r3, [r2, #0]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80107b8:	2201      	movs	r2, #1
 80107ba:	2104      	movs	r1, #4
 80107bc:	6820      	ldr	r0, [r4, #0]
 80107be:	f7fe ffab 	bl	800f718 <TIM_CCxChannelCmd>
      break;
 80107c2:	e040      	b.n	8010846 <HAL_TIM_Encoder_Start_DMA+0x152>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80107c4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80107c6:	4921      	ldr	r1, [pc, #132]	; (801084c <HAL_TIM_Encoder_Start_DMA+0x158>)
 80107c8:	62d9      	str	r1, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80107ca:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80107cc:	4920      	ldr	r1, [pc, #128]	; (8010850 <HAL_TIM_Encoder_Start_DMA+0x15c>)
 80107ce:	6319      	str	r1, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80107d0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80107d2:	4920      	ldr	r1, [pc, #128]	; (8010854 <HAL_TIM_Encoder_Start_DMA+0x160>)
 80107d4:	6359      	str	r1, [r3, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length) != HAL_OK)
 80107d6:	6801      	ldr	r1, [r0, #0]
 80107d8:	462b      	mov	r3, r5
 80107da:	3134      	adds	r1, #52	; 0x34
 80107dc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80107de:	f7f4 fc14 	bl	800500a <HAL_DMA_Start_IT>
 80107e2:	b108      	cbz	r0, 80107e8 <HAL_TIM_Encoder_Start_DMA+0xf4>
        return HAL_ERROR;
 80107e4:	2501      	movs	r5, #1
 80107e6:	e02e      	b.n	8010846 <HAL_TIM_Encoder_Start_DMA+0x152>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80107e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80107ea:	4a18      	ldr	r2, [pc, #96]	; (801084c <HAL_TIM_Encoder_Start_DMA+0x158>)
 80107ec:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80107ee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80107f0:	4a17      	ldr	r2, [pc, #92]	; (8010850 <HAL_TIM_Encoder_Start_DMA+0x15c>)
 80107f2:	631a      	str	r2, [r3, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80107f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80107f6:	4a17      	ldr	r2, [pc, #92]	; (8010854 <HAL_TIM_Encoder_Start_DMA+0x160>)
 80107f8:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length) != HAL_OK)
 80107fa:	6821      	ldr	r1, [r4, #0]
 80107fc:	462b      	mov	r3, r5
 80107fe:	4632      	mov	r2, r6
 8010800:	3138      	adds	r1, #56	; 0x38
 8010802:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8010804:	f7f4 fc01 	bl	800500a <HAL_DMA_Start_IT>
 8010808:	4605      	mov	r5, r0
 801080a:	b108      	cbz	r0, 8010810 <HAL_TIM_Encoder_Start_DMA+0x11c>
        return HAL_ERROR;
 801080c:	2501      	movs	r5, #1
 801080e:	e01a      	b.n	8010846 <HAL_TIM_Encoder_Start_DMA+0x152>
      __HAL_TIM_ENABLE(htim);
 8010810:	6822      	ldr	r2, [r4, #0]
 8010812:	6813      	ldr	r3, [r2, #0]
 8010814:	f043 0301 	orr.w	r3, r3, #1
 8010818:	6013      	str	r3, [r2, #0]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801081a:	2201      	movs	r2, #1
 801081c:	2100      	movs	r1, #0
 801081e:	6820      	ldr	r0, [r4, #0]
 8010820:	f7fe ff7a 	bl	800f718 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8010824:	2201      	movs	r2, #1
 8010826:	2104      	movs	r1, #4
 8010828:	6820      	ldr	r0, [r4, #0]
 801082a:	f7fe ff75 	bl	800f718 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 801082e:	6822      	ldr	r2, [r4, #0]
 8010830:	68d3      	ldr	r3, [r2, #12]
 8010832:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010836:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8010838:	6822      	ldr	r2, [r4, #0]
 801083a:	68d3      	ldr	r3, [r2, #12]
 801083c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010840:	60d3      	str	r3, [r2, #12]
      break;
 8010842:	e000      	b.n	8010846 <HAL_TIM_Encoder_Start_DMA+0x152>
    return HAL_BUSY;
 8010844:	2502      	movs	r5, #2
}
 8010846:	4628      	mov	r0, r5
 8010848:	bd70      	pop	{r4, r5, r6, pc}
 801084a:	bf00      	nop
 801084c:	0800e7f9 	.word	0x0800e7f9
 8010850:	0800e83f 	.word	0x0800e83f
 8010854:	0800eacf 	.word	0x0800eacf

08010858 <HAL_TIM_Encoder_Stop_DMA>:
{
 8010858:	b510      	push	{r4, lr}
 801085a:	4604      	mov	r4, r0
  if (Channel == TIM_CHANNEL_1)
 801085c:	2900      	cmp	r1, #0
 801085e:	d02f      	beq.n	80108c0 <HAL_TIM_Encoder_Stop_DMA+0x68>
  else if (Channel == TIM_CHANNEL_2)
 8010860:	2904      	cmp	r1, #4
 8010862:	d03b      	beq.n	80108dc <HAL_TIM_Encoder_Stop_DMA+0x84>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8010864:	2200      	movs	r2, #0
 8010866:	4611      	mov	r1, r2
 8010868:	6800      	ldr	r0, [r0, #0]
 801086a:	f7fe ff55 	bl	800f718 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 801086e:	2200      	movs	r2, #0
 8010870:	2104      	movs	r1, #4
 8010872:	6820      	ldr	r0, [r4, #0]
 8010874:	f7fe ff50 	bl	800f718 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8010878:	6822      	ldr	r2, [r4, #0]
 801087a:	68d3      	ldr	r3, [r2, #12]
 801087c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010880:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8010882:	6822      	ldr	r2, [r4, #0]
 8010884:	68d3      	ldr	r3, [r2, #12]
 8010886:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801088a:	60d3      	str	r3, [r2, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 801088c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801088e:	f7f4 fc2e 	bl	80050ee <HAL_DMA_Abort_IT>
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8010892:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8010894:	f7f4 fc2b 	bl	80050ee <HAL_DMA_Abort_IT>
  __HAL_TIM_DISABLE(htim);
 8010898:	6823      	ldr	r3, [r4, #0]
 801089a:	6a19      	ldr	r1, [r3, #32]
 801089c:	f241 1211 	movw	r2, #4369	; 0x1111
 80108a0:	4211      	tst	r1, r2
 80108a2:	d108      	bne.n	80108b6 <HAL_TIM_Encoder_Stop_DMA+0x5e>
 80108a4:	6a19      	ldr	r1, [r3, #32]
 80108a6:	f240 4244 	movw	r2, #1092	; 0x444
 80108aa:	4211      	tst	r1, r2
 80108ac:	d103      	bne.n	80108b6 <HAL_TIM_Encoder_Stop_DMA+0x5e>
 80108ae:	681a      	ldr	r2, [r3, #0]
 80108b0:	f022 0201 	bic.w	r2, r2, #1
 80108b4:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80108b6:	2301      	movs	r3, #1
 80108b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80108bc:	2000      	movs	r0, #0
 80108be:	bd10      	pop	{r4, pc}
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80108c0:	2200      	movs	r2, #0
 80108c2:	4611      	mov	r1, r2
 80108c4:	6800      	ldr	r0, [r0, #0]
 80108c6:	f7fe ff27 	bl	800f718 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80108ca:	6822      	ldr	r2, [r4, #0]
 80108cc:	68d3      	ldr	r3, [r2, #12]
 80108ce:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80108d2:	60d3      	str	r3, [r2, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80108d4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80108d6:	f7f4 fc0a 	bl	80050ee <HAL_DMA_Abort_IT>
 80108da:	e7dd      	b.n	8010898 <HAL_TIM_Encoder_Stop_DMA+0x40>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80108dc:	2200      	movs	r2, #0
 80108de:	2104      	movs	r1, #4
 80108e0:	6800      	ldr	r0, [r0, #0]
 80108e2:	f7fe ff19 	bl	800f718 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80108e6:	6822      	ldr	r2, [r4, #0]
 80108e8:	68d3      	ldr	r3, [r2, #12]
 80108ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80108ee:	60d3      	str	r3, [r2, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80108f0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80108f2:	f7f4 fbfc 	bl	80050ee <HAL_DMA_Abort_IT>
 80108f6:	e7cf      	b.n	8010898 <HAL_TIM_Encoder_Stop_DMA+0x40>

080108f8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80108f8:	b410      	push	{r4}
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80108fa:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80108fe:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010900:	2404      	movs	r4, #4
 8010902:	408c      	lsls	r4, r1
  TIMx->CCER &=  ~tmp;
 8010904:	ea23 0304 	bic.w	r3, r3, r4
 8010908:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801090a:	6a03      	ldr	r3, [r0, #32]
 801090c:	408a      	lsls	r2, r1
 801090e:	431a      	orrs	r2, r3
 8010910:	6202      	str	r2, [r0, #32]
}
 8010912:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010916:	4770      	bx	lr

08010918 <HAL_TIMEx_HallSensor_MspInit>:
}
 8010918:	4770      	bx	lr

0801091a <HAL_TIMEx_HallSensor_Init>:
  if (htim == NULL)
 801091a:	2800      	cmp	r0, #0
 801091c:	d05c      	beq.n	80109d8 <HAL_TIMEx_HallSensor_Init+0xbe>
{
 801091e:	b570      	push	{r4, r5, r6, lr}
 8010920:	b088      	sub	sp, #32
 8010922:	4604      	mov	r4, r0
 8010924:	460e      	mov	r6, r1
  if (htim->State == HAL_TIM_STATE_RESET)
 8010926:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 801092a:	2b00      	cmp	r3, #0
 801092c:	d04f      	beq.n	80109ce <HAL_TIMEx_HallSensor_Init+0xb4>
  htim->State = HAL_TIM_STATE_BUSY;
 801092e:	2302      	movs	r3, #2
 8010930:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010934:	1d21      	adds	r1, r4, #4
 8010936:	6820      	ldr	r0, [r4, #0]
 8010938:	f7fe f8e4 	bl	800eb04 <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 801093c:	68b3      	ldr	r3, [r6, #8]
 801093e:	2203      	movs	r2, #3
 8010940:	6831      	ldr	r1, [r6, #0]
 8010942:	6820      	ldr	r0, [r4, #0]
 8010944:	f7fe fb6e 	bl	800f024 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8010948:	6822      	ldr	r2, [r4, #0]
 801094a:	6993      	ldr	r3, [r2, #24]
 801094c:	f023 030c 	bic.w	r3, r3, #12
 8010950:	6193      	str	r3, [r2, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8010952:	6822      	ldr	r2, [r4, #0]
 8010954:	6993      	ldr	r3, [r2, #24]
 8010956:	6871      	ldr	r1, [r6, #4]
 8010958:	430b      	orrs	r3, r1
 801095a:	6193      	str	r3, [r2, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 801095c:	6822      	ldr	r2, [r4, #0]
 801095e:	6853      	ldr	r3, [r2, #4]
 8010960:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010964:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8010966:	6822      	ldr	r2, [r4, #0]
 8010968:	6893      	ldr	r3, [r2, #8]
 801096a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801096e:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8010970:	6822      	ldr	r2, [r4, #0]
 8010972:	6893      	ldr	r3, [r2, #8]
 8010974:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010978:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 801097a:	6822      	ldr	r2, [r4, #0]
 801097c:	6893      	ldr	r3, [r2, #8]
 801097e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010982:	f023 0307 	bic.w	r3, r3, #7
 8010986:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8010988:	6822      	ldr	r2, [r4, #0]
 801098a:	6893      	ldr	r3, [r2, #8]
 801098c:	f043 0304 	orr.w	r3, r3, #4
 8010990:	6093      	str	r3, [r2, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8010992:	2500      	movs	r5, #0
 8010994:	9505      	str	r5, [sp, #20]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8010996:	9506      	str	r5, [sp, #24]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8010998:	2370      	movs	r3, #112	; 0x70
 801099a:	9301      	str	r3, [sp, #4]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 801099c:	9507      	str	r5, [sp, #28]
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 801099e:	9504      	str	r5, [sp, #16]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80109a0:	9503      	str	r5, [sp, #12]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80109a2:	68f3      	ldr	r3, [r6, #12]
 80109a4:	9302      	str	r3, [sp, #8]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80109a6:	a901      	add	r1, sp, #4
 80109a8:	6820      	ldr	r0, [r4, #0]
 80109aa:	f7fe fa1d 	bl	800ede8 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80109ae:	6822      	ldr	r2, [r4, #0]
 80109b0:	6853      	ldr	r3, [r2, #4]
 80109b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80109b6:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80109b8:	6822      	ldr	r2, [r4, #0]
 80109ba:	6853      	ldr	r3, [r2, #4]
 80109bc:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80109c0:	6053      	str	r3, [r2, #4]
  htim->State = HAL_TIM_STATE_READY;
 80109c2:	2301      	movs	r3, #1
 80109c4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80109c8:	4628      	mov	r0, r5
}
 80109ca:	b008      	add	sp, #32
 80109cc:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80109ce:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 80109d2:	f7ff ffa1 	bl	8010918 <HAL_TIMEx_HallSensor_MspInit>
 80109d6:	e7aa      	b.n	801092e <HAL_TIMEx_HallSensor_Init+0x14>
    return HAL_ERROR;
 80109d8:	2001      	movs	r0, #1
}
 80109da:	4770      	bx	lr

080109dc <HAL_TIMEx_HallSensor_MspDeInit>:
}
 80109dc:	4770      	bx	lr

080109de <HAL_TIMEx_HallSensor_DeInit>:
{
 80109de:	b510      	push	{r4, lr}
 80109e0:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 80109e2:	2302      	movs	r3, #2
 80109e4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 80109e8:	6803      	ldr	r3, [r0, #0]
 80109ea:	6a19      	ldr	r1, [r3, #32]
 80109ec:	f241 1211 	movw	r2, #4369	; 0x1111
 80109f0:	4211      	tst	r1, r2
 80109f2:	d108      	bne.n	8010a06 <HAL_TIMEx_HallSensor_DeInit+0x28>
 80109f4:	6a19      	ldr	r1, [r3, #32]
 80109f6:	f240 4244 	movw	r2, #1092	; 0x444
 80109fa:	4211      	tst	r1, r2
 80109fc:	d103      	bne.n	8010a06 <HAL_TIMEx_HallSensor_DeInit+0x28>
 80109fe:	681a      	ldr	r2, [r3, #0]
 8010a00:	f022 0201 	bic.w	r2, r2, #1
 8010a04:	601a      	str	r2, [r3, #0]
  HAL_TIMEx_HallSensor_MspDeInit(htim);
 8010a06:	4620      	mov	r0, r4
 8010a08:	f7ff ffe8 	bl	80109dc <HAL_TIMEx_HallSensor_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET;
 8010a0c:	2000      	movs	r0, #0
 8010a0e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8010a12:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8010a16:	bd10      	pop	{r4, pc}

08010a18 <HAL_TIMEx_HallSensor_Start>:
{
 8010a18:	b510      	push	{r4, lr}
 8010a1a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8010a1c:	2201      	movs	r2, #1
 8010a1e:	2100      	movs	r1, #0
 8010a20:	6800      	ldr	r0, [r0, #0]
 8010a22:	f7fe fe79 	bl	800f718 <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010a26:	6822      	ldr	r2, [r4, #0]
 8010a28:	6891      	ldr	r1, [r2, #8]
 8010a2a:	4b06      	ldr	r3, [pc, #24]	; (8010a44 <HAL_TIMEx_HallSensor_Start+0x2c>)
 8010a2c:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010a2e:	2b06      	cmp	r3, #6
 8010a30:	d006      	beq.n	8010a40 <HAL_TIMEx_HallSensor_Start+0x28>
 8010a32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010a36:	d003      	beq.n	8010a40 <HAL_TIMEx_HallSensor_Start+0x28>
    __HAL_TIM_ENABLE(htim);
 8010a38:	6813      	ldr	r3, [r2, #0]
 8010a3a:	f043 0301 	orr.w	r3, r3, #1
 8010a3e:	6013      	str	r3, [r2, #0]
}
 8010a40:	2000      	movs	r0, #0
 8010a42:	bd10      	pop	{r4, pc}
 8010a44:	00010007 	.word	0x00010007

08010a48 <HAL_TIMEx_HallSensor_Stop>:
{
 8010a48:	b510      	push	{r4, lr}
 8010a4a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8010a4c:	2200      	movs	r2, #0
 8010a4e:	4611      	mov	r1, r2
 8010a50:	6800      	ldr	r0, [r0, #0]
 8010a52:	f7fe fe61 	bl	800f718 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8010a56:	6823      	ldr	r3, [r4, #0]
 8010a58:	6a19      	ldr	r1, [r3, #32]
 8010a5a:	f241 1211 	movw	r2, #4369	; 0x1111
 8010a5e:	4211      	tst	r1, r2
 8010a60:	d108      	bne.n	8010a74 <HAL_TIMEx_HallSensor_Stop+0x2c>
 8010a62:	6a19      	ldr	r1, [r3, #32]
 8010a64:	f240 4244 	movw	r2, #1092	; 0x444
 8010a68:	4211      	tst	r1, r2
 8010a6a:	d103      	bne.n	8010a74 <HAL_TIMEx_HallSensor_Stop+0x2c>
 8010a6c:	681a      	ldr	r2, [r3, #0]
 8010a6e:	f022 0201 	bic.w	r2, r2, #1
 8010a72:	601a      	str	r2, [r3, #0]
}
 8010a74:	2000      	movs	r0, #0
 8010a76:	bd10      	pop	{r4, pc}

08010a78 <HAL_TIMEx_HallSensor_Start_IT>:
{
 8010a78:	b510      	push	{r4, lr}
 8010a7a:	4604      	mov	r4, r0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8010a7c:	6802      	ldr	r2, [r0, #0]
 8010a7e:	68d3      	ldr	r3, [r2, #12]
 8010a80:	f043 0302 	orr.w	r3, r3, #2
 8010a84:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8010a86:	2201      	movs	r2, #1
 8010a88:	2100      	movs	r1, #0
 8010a8a:	6800      	ldr	r0, [r0, #0]
 8010a8c:	f7fe fe44 	bl	800f718 <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010a90:	6822      	ldr	r2, [r4, #0]
 8010a92:	6891      	ldr	r1, [r2, #8]
 8010a94:	4b06      	ldr	r3, [pc, #24]	; (8010ab0 <HAL_TIMEx_HallSensor_Start_IT+0x38>)
 8010a96:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010a98:	2b06      	cmp	r3, #6
 8010a9a:	d006      	beq.n	8010aaa <HAL_TIMEx_HallSensor_Start_IT+0x32>
 8010a9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010aa0:	d003      	beq.n	8010aaa <HAL_TIMEx_HallSensor_Start_IT+0x32>
    __HAL_TIM_ENABLE(htim);
 8010aa2:	6813      	ldr	r3, [r2, #0]
 8010aa4:	f043 0301 	orr.w	r3, r3, #1
 8010aa8:	6013      	str	r3, [r2, #0]
}
 8010aaa:	2000      	movs	r0, #0
 8010aac:	bd10      	pop	{r4, pc}
 8010aae:	bf00      	nop
 8010ab0:	00010007 	.word	0x00010007

08010ab4 <HAL_TIMEx_HallSensor_Stop_IT>:
{
 8010ab4:	b510      	push	{r4, lr}
 8010ab6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8010ab8:	2200      	movs	r2, #0
 8010aba:	4611      	mov	r1, r2
 8010abc:	6800      	ldr	r0, [r0, #0]
 8010abe:	f7fe fe2b 	bl	800f718 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8010ac2:	6822      	ldr	r2, [r4, #0]
 8010ac4:	68d3      	ldr	r3, [r2, #12]
 8010ac6:	f023 0302 	bic.w	r3, r3, #2
 8010aca:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8010acc:	6823      	ldr	r3, [r4, #0]
 8010ace:	6a19      	ldr	r1, [r3, #32]
 8010ad0:	f241 1211 	movw	r2, #4369	; 0x1111
 8010ad4:	4211      	tst	r1, r2
 8010ad6:	d108      	bne.n	8010aea <HAL_TIMEx_HallSensor_Stop_IT+0x36>
 8010ad8:	6a19      	ldr	r1, [r3, #32]
 8010ada:	f240 4244 	movw	r2, #1092	; 0x444
 8010ade:	4211      	tst	r1, r2
 8010ae0:	d103      	bne.n	8010aea <HAL_TIMEx_HallSensor_Stop_IT+0x36>
 8010ae2:	681a      	ldr	r2, [r3, #0]
 8010ae4:	f022 0201 	bic.w	r2, r2, #1
 8010ae8:	601a      	str	r2, [r3, #0]
}
 8010aea:	2000      	movs	r0, #0
 8010aec:	bd10      	pop	{r4, pc}
	...

08010af0 <HAL_TIMEx_HallSensor_Start_DMA>:
{
 8010af0:	b570      	push	{r4, r5, r6, lr}
  if ((htim->State == HAL_TIM_STATE_BUSY))
 8010af2:	f890 503d 	ldrb.w	r5, [r0, #61]	; 0x3d
 8010af6:	b2ed      	uxtb	r5, r5
 8010af8:	2d02      	cmp	r5, #2
 8010afa:	d03a      	beq.n	8010b72 <HAL_TIMEx_HallSensor_Start_DMA+0x82>
  else if ((htim->State == HAL_TIM_STATE_READY))
 8010afc:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8010b00:	b2e4      	uxtb	r4, r4
 8010b02:	2c01      	cmp	r4, #1
 8010b04:	d104      	bne.n	8010b10 <HAL_TIMEx_HallSensor_Start_DMA+0x20>
    if (((uint32_t)pData == 0U) && (Length > 0U))
 8010b06:	2900      	cmp	r1, #0
 8010b08:	d02f      	beq.n	8010b6a <HAL_TIMEx_HallSensor_Start_DMA+0x7a>
      htim->State = HAL_TIM_STATE_BUSY;
 8010b0a:	2302      	movs	r3, #2
 8010b0c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8010b10:	4616      	mov	r6, r2
 8010b12:	460d      	mov	r5, r1
 8010b14:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8010b16:	2201      	movs	r2, #1
 8010b18:	2100      	movs	r1, #0
 8010b1a:	6800      	ldr	r0, [r0, #0]
 8010b1c:	f7fe fdfc 	bl	800f718 <TIM_CCxChannelCmd>
  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8010b20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b22:	4a16      	ldr	r2, [pc, #88]	; (8010b7c <HAL_TIMEx_HallSensor_Start_DMA+0x8c>)
 8010b24:	62da      	str	r2, [r3, #44]	; 0x2c
  htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8010b26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b28:	4a15      	ldr	r2, [pc, #84]	; (8010b80 <HAL_TIMEx_HallSensor_Start_DMA+0x90>)
 8010b2a:	631a      	str	r2, [r3, #48]	; 0x30
  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8010b2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010b2e:	4a15      	ldr	r2, [pc, #84]	; (8010b84 <HAL_TIMEx_HallSensor_Start_DMA+0x94>)
 8010b30:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 8010b32:	6821      	ldr	r1, [r4, #0]
 8010b34:	4633      	mov	r3, r6
 8010b36:	462a      	mov	r2, r5
 8010b38:	3134      	adds	r1, #52	; 0x34
 8010b3a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010b3c:	f7f4 fa65 	bl	800500a <HAL_DMA_Start_IT>
 8010b40:	4603      	mov	r3, r0
 8010b42:	b9c0      	cbnz	r0, 8010b76 <HAL_TIMEx_HallSensor_Start_DMA+0x86>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8010b44:	6821      	ldr	r1, [r4, #0]
 8010b46:	68ca      	ldr	r2, [r1, #12]
 8010b48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010b4c:	60ca      	str	r2, [r1, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010b4e:	6821      	ldr	r1, [r4, #0]
 8010b50:	6888      	ldr	r0, [r1, #8]
 8010b52:	4a0d      	ldr	r2, [pc, #52]	; (8010b88 <HAL_TIMEx_HallSensor_Start_DMA+0x98>)
 8010b54:	4002      	ands	r2, r0
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010b56:	2a06      	cmp	r2, #6
 8010b58:	d00e      	beq.n	8010b78 <HAL_TIMEx_HallSensor_Start_DMA+0x88>
 8010b5a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8010b5e:	d00b      	beq.n	8010b78 <HAL_TIMEx_HallSensor_Start_DMA+0x88>
    __HAL_TIM_ENABLE(htim);
 8010b60:	680a      	ldr	r2, [r1, #0]
 8010b62:	f042 0201 	orr.w	r2, r2, #1
 8010b66:	600a      	str	r2, [r1, #0]
 8010b68:	e006      	b.n	8010b78 <HAL_TIMEx_HallSensor_Start_DMA+0x88>
    if (((uint32_t)pData == 0U) && (Length > 0U))
 8010b6a:	2a00      	cmp	r2, #0
 8010b6c:	d0cd      	beq.n	8010b0a <HAL_TIMEx_HallSensor_Start_DMA+0x1a>
      return HAL_ERROR;
 8010b6e:	2301      	movs	r3, #1
 8010b70:	e002      	b.n	8010b78 <HAL_TIMEx_HallSensor_Start_DMA+0x88>
    return HAL_BUSY;
 8010b72:	2302      	movs	r3, #2
 8010b74:	e000      	b.n	8010b78 <HAL_TIMEx_HallSensor_Start_DMA+0x88>
    return HAL_ERROR;
 8010b76:	2301      	movs	r3, #1
}
 8010b78:	4618      	mov	r0, r3
 8010b7a:	bd70      	pop	{r4, r5, r6, pc}
 8010b7c:	0800e7f9 	.word	0x0800e7f9
 8010b80:	0800e83f 	.word	0x0800e83f
 8010b84:	0800eacf 	.word	0x0800eacf
 8010b88:	00010007 	.word	0x00010007

08010b8c <HAL_TIMEx_HallSensor_Stop_DMA>:
{
 8010b8c:	b510      	push	{r4, lr}
 8010b8e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8010b90:	2200      	movs	r2, #0
 8010b92:	4611      	mov	r1, r2
 8010b94:	6800      	ldr	r0, [r0, #0]
 8010b96:	f7fe fdbf 	bl	800f718 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8010b9a:	6822      	ldr	r2, [r4, #0]
 8010b9c:	68d3      	ldr	r3, [r2, #12]
 8010b9e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010ba2:	60d3      	str	r3, [r2, #12]
  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8010ba4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010ba6:	f7f4 faa2 	bl	80050ee <HAL_DMA_Abort_IT>
  __HAL_TIM_DISABLE(htim);
 8010baa:	6823      	ldr	r3, [r4, #0]
 8010bac:	6a19      	ldr	r1, [r3, #32]
 8010bae:	f241 1211 	movw	r2, #4369	; 0x1111
 8010bb2:	4211      	tst	r1, r2
 8010bb4:	d108      	bne.n	8010bc8 <HAL_TIMEx_HallSensor_Stop_DMA+0x3c>
 8010bb6:	6a19      	ldr	r1, [r3, #32]
 8010bb8:	f240 4244 	movw	r2, #1092	; 0x444
 8010bbc:	4211      	tst	r1, r2
 8010bbe:	d103      	bne.n	8010bc8 <HAL_TIMEx_HallSensor_Stop_DMA+0x3c>
 8010bc0:	681a      	ldr	r2, [r3, #0]
 8010bc2:	f022 0201 	bic.w	r2, r2, #1
 8010bc6:	601a      	str	r2, [r3, #0]
}
 8010bc8:	2000      	movs	r0, #0
 8010bca:	bd10      	pop	{r4, pc}

08010bcc <HAL_TIMEx_OCN_Start>:
{
 8010bcc:	b510      	push	{r4, lr}
 8010bce:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8010bd0:	2204      	movs	r2, #4
 8010bd2:	6800      	ldr	r0, [r0, #0]
 8010bd4:	f7ff fe90 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8010bd8:	6822      	ldr	r2, [r4, #0]
 8010bda:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8010bdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010be0:	6453      	str	r3, [r2, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010be2:	6822      	ldr	r2, [r4, #0]
 8010be4:	6891      	ldr	r1, [r2, #8]
 8010be6:	4b06      	ldr	r3, [pc, #24]	; (8010c00 <HAL_TIMEx_OCN_Start+0x34>)
 8010be8:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010bea:	2b06      	cmp	r3, #6
 8010bec:	d006      	beq.n	8010bfc <HAL_TIMEx_OCN_Start+0x30>
 8010bee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010bf2:	d003      	beq.n	8010bfc <HAL_TIMEx_OCN_Start+0x30>
    __HAL_TIM_ENABLE(htim);
 8010bf4:	6813      	ldr	r3, [r2, #0]
 8010bf6:	f043 0301 	orr.w	r3, r3, #1
 8010bfa:	6013      	str	r3, [r2, #0]
}
 8010bfc:	2000      	movs	r0, #0
 8010bfe:	bd10      	pop	{r4, pc}
 8010c00:	00010007 	.word	0x00010007

08010c04 <HAL_TIMEx_OCN_Stop>:
{
 8010c04:	b510      	push	{r4, lr}
 8010c06:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8010c08:	2200      	movs	r2, #0
 8010c0a:	6800      	ldr	r0, [r0, #0]
 8010c0c:	f7ff fe74 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 8010c10:	6823      	ldr	r3, [r4, #0]
 8010c12:	6a19      	ldr	r1, [r3, #32]
 8010c14:	f241 1211 	movw	r2, #4369	; 0x1111
 8010c18:	4211      	tst	r1, r2
 8010c1a:	d108      	bne.n	8010c2e <HAL_TIMEx_OCN_Stop+0x2a>
 8010c1c:	6a19      	ldr	r1, [r3, #32]
 8010c1e:	f240 4244 	movw	r2, #1092	; 0x444
 8010c22:	4211      	tst	r1, r2
 8010c24:	d103      	bne.n	8010c2e <HAL_TIMEx_OCN_Stop+0x2a>
 8010c26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010c28:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8010c2c:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8010c2e:	6823      	ldr	r3, [r4, #0]
 8010c30:	6a19      	ldr	r1, [r3, #32]
 8010c32:	f241 1211 	movw	r2, #4369	; 0x1111
 8010c36:	4211      	tst	r1, r2
 8010c38:	d108      	bne.n	8010c4c <HAL_TIMEx_OCN_Stop+0x48>
 8010c3a:	6a19      	ldr	r1, [r3, #32]
 8010c3c:	f240 4244 	movw	r2, #1092	; 0x444
 8010c40:	4211      	tst	r1, r2
 8010c42:	d103      	bne.n	8010c4c <HAL_TIMEx_OCN_Stop+0x48>
 8010c44:	681a      	ldr	r2, [r3, #0]
 8010c46:	f022 0201 	bic.w	r2, r2, #1
 8010c4a:	601a      	str	r2, [r3, #0]
}
 8010c4c:	2000      	movs	r0, #0
 8010c4e:	bd10      	pop	{r4, pc}

08010c50 <HAL_TIMEx_OCN_Start_IT>:
{
 8010c50:	b510      	push	{r4, lr}
 8010c52:	4604      	mov	r4, r0
  switch (Channel)
 8010c54:	2904      	cmp	r1, #4
 8010c56:	d025      	beq.n	8010ca4 <HAL_TIMEx_OCN_Start_IT+0x54>
 8010c58:	2908      	cmp	r1, #8
 8010c5a:	d029      	beq.n	8010cb0 <HAL_TIMEx_OCN_Start_IT+0x60>
 8010c5c:	b1e1      	cbz	r1, 8010c98 <HAL_TIMEx_OCN_Start_IT+0x48>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8010c5e:	6822      	ldr	r2, [r4, #0]
 8010c60:	68d3      	ldr	r3, [r2, #12]
 8010c62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010c66:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8010c68:	2204      	movs	r2, #4
 8010c6a:	6820      	ldr	r0, [r4, #0]
 8010c6c:	f7ff fe44 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8010c70:	6822      	ldr	r2, [r4, #0]
 8010c72:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8010c74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010c78:	6453      	str	r3, [r2, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010c7a:	6822      	ldr	r2, [r4, #0]
 8010c7c:	6891      	ldr	r1, [r2, #8]
 8010c7e:	4b0f      	ldr	r3, [pc, #60]	; (8010cbc <HAL_TIMEx_OCN_Start_IT+0x6c>)
 8010c80:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010c82:	2b06      	cmp	r3, #6
 8010c84:	d006      	beq.n	8010c94 <HAL_TIMEx_OCN_Start_IT+0x44>
 8010c86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010c8a:	d003      	beq.n	8010c94 <HAL_TIMEx_OCN_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8010c8c:	6813      	ldr	r3, [r2, #0]
 8010c8e:	f043 0301 	orr.w	r3, r3, #1
 8010c92:	6013      	str	r3, [r2, #0]
}
 8010c94:	2000      	movs	r0, #0
 8010c96:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8010c98:	6802      	ldr	r2, [r0, #0]
 8010c9a:	68d3      	ldr	r3, [r2, #12]
 8010c9c:	f043 0302 	orr.w	r3, r3, #2
 8010ca0:	60d3      	str	r3, [r2, #12]
      break;
 8010ca2:	e7dc      	b.n	8010c5e <HAL_TIMEx_OCN_Start_IT+0xe>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8010ca4:	6802      	ldr	r2, [r0, #0]
 8010ca6:	68d3      	ldr	r3, [r2, #12]
 8010ca8:	f043 0304 	orr.w	r3, r3, #4
 8010cac:	60d3      	str	r3, [r2, #12]
      break;
 8010cae:	e7d6      	b.n	8010c5e <HAL_TIMEx_OCN_Start_IT+0xe>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8010cb0:	6802      	ldr	r2, [r0, #0]
 8010cb2:	68d3      	ldr	r3, [r2, #12]
 8010cb4:	f043 0308 	orr.w	r3, r3, #8
 8010cb8:	60d3      	str	r3, [r2, #12]
      break;
 8010cba:	e7d0      	b.n	8010c5e <HAL_TIMEx_OCN_Start_IT+0xe>
 8010cbc:	00010007 	.word	0x00010007

08010cc0 <HAL_TIMEx_OCN_Stop_IT>:
{
 8010cc0:	b510      	push	{r4, lr}
 8010cc2:	4604      	mov	r4, r0
  switch (Channel)
 8010cc4:	2904      	cmp	r1, #4
 8010cc6:	d037      	beq.n	8010d38 <HAL_TIMEx_OCN_Stop_IT+0x78>
 8010cc8:	2908      	cmp	r1, #8
 8010cca:	d03b      	beq.n	8010d44 <HAL_TIMEx_OCN_Stop_IT+0x84>
 8010ccc:	2900      	cmp	r1, #0
 8010cce:	d02d      	beq.n	8010d2c <HAL_TIMEx_OCN_Stop_IT+0x6c>
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8010cd0:	2200      	movs	r2, #0
 8010cd2:	6820      	ldr	r0, [r4, #0]
 8010cd4:	f7ff fe10 	bl	80108f8 <TIM_CCxNChannelCmd>
  tmpccer = htim->Instance->CCER;
 8010cd8:	6823      	ldr	r3, [r4, #0]
 8010cda:	6a19      	ldr	r1, [r3, #32]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 8010cdc:	f240 4244 	movw	r2, #1092	; 0x444
 8010ce0:	4211      	tst	r1, r2
 8010ce2:	d103      	bne.n	8010cec <HAL_TIMEx_OCN_Stop_IT+0x2c>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8010ce4:	68da      	ldr	r2, [r3, #12]
 8010ce6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010cea:	60da      	str	r2, [r3, #12]
  __HAL_TIM_MOE_DISABLE(htim);
 8010cec:	6823      	ldr	r3, [r4, #0]
 8010cee:	6a19      	ldr	r1, [r3, #32]
 8010cf0:	f241 1211 	movw	r2, #4369	; 0x1111
 8010cf4:	4211      	tst	r1, r2
 8010cf6:	d108      	bne.n	8010d0a <HAL_TIMEx_OCN_Stop_IT+0x4a>
 8010cf8:	6a19      	ldr	r1, [r3, #32]
 8010cfa:	f240 4244 	movw	r2, #1092	; 0x444
 8010cfe:	4211      	tst	r1, r2
 8010d00:	d103      	bne.n	8010d0a <HAL_TIMEx_OCN_Stop_IT+0x4a>
 8010d02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010d04:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8010d08:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8010d0a:	6823      	ldr	r3, [r4, #0]
 8010d0c:	6a19      	ldr	r1, [r3, #32]
 8010d0e:	f241 1211 	movw	r2, #4369	; 0x1111
 8010d12:	4211      	tst	r1, r2
 8010d14:	d108      	bne.n	8010d28 <HAL_TIMEx_OCN_Stop_IT+0x68>
 8010d16:	6a19      	ldr	r1, [r3, #32]
 8010d18:	f240 4244 	movw	r2, #1092	; 0x444
 8010d1c:	4211      	tst	r1, r2
 8010d1e:	d103      	bne.n	8010d28 <HAL_TIMEx_OCN_Stop_IT+0x68>
 8010d20:	681a      	ldr	r2, [r3, #0]
 8010d22:	f022 0201 	bic.w	r2, r2, #1
 8010d26:	601a      	str	r2, [r3, #0]
}
 8010d28:	2000      	movs	r0, #0
 8010d2a:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8010d2c:	6802      	ldr	r2, [r0, #0]
 8010d2e:	68d3      	ldr	r3, [r2, #12]
 8010d30:	f023 0302 	bic.w	r3, r3, #2
 8010d34:	60d3      	str	r3, [r2, #12]
      break;
 8010d36:	e7cb      	b.n	8010cd0 <HAL_TIMEx_OCN_Stop_IT+0x10>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8010d38:	6802      	ldr	r2, [r0, #0]
 8010d3a:	68d3      	ldr	r3, [r2, #12]
 8010d3c:	f023 0304 	bic.w	r3, r3, #4
 8010d40:	60d3      	str	r3, [r2, #12]
      break;
 8010d42:	e7c5      	b.n	8010cd0 <HAL_TIMEx_OCN_Stop_IT+0x10>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8010d44:	6802      	ldr	r2, [r0, #0]
 8010d46:	68d3      	ldr	r3, [r2, #12]
 8010d48:	f023 0308 	bic.w	r3, r3, #8
 8010d4c:	60d3      	str	r3, [r2, #12]
      break;
 8010d4e:	e7bf      	b.n	8010cd0 <HAL_TIMEx_OCN_Stop_IT+0x10>

08010d50 <HAL_TIMEx_OCN_Start_DMA>:
{
 8010d50:	b570      	push	{r4, r5, r6, lr}
  if ((htim->State == HAL_TIM_STATE_BUSY))
 8010d52:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8010d56:	b2e4      	uxtb	r4, r4
 8010d58:	2c02      	cmp	r4, #2
 8010d5a:	d071      	beq.n	8010e40 <HAL_TIMEx_OCN_Start_DMA+0xf0>
  else if ((htim->State == HAL_TIM_STATE_READY))
 8010d5c:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8010d60:	b2e4      	uxtb	r4, r4
 8010d62:	2c01      	cmp	r4, #1
 8010d64:	d020      	beq.n	8010da8 <HAL_TIMEx_OCN_Start_DMA+0x58>
 8010d66:	4616      	mov	r6, r2
 8010d68:	460d      	mov	r5, r1
 8010d6a:	4604      	mov	r4, r0
  switch (Channel)
 8010d6c:	2904      	cmp	r1, #4
 8010d6e:	d03b      	beq.n	8010de8 <HAL_TIMEx_OCN_Start_DMA+0x98>
 8010d70:	2908      	cmp	r1, #8
 8010d72:	d04f      	beq.n	8010e14 <HAL_TIMEx_OCN_Start_DMA+0xc4>
 8010d74:	b309      	cbz	r1, 8010dba <HAL_TIMEx_OCN_Start_DMA+0x6a>
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8010d76:	2204      	movs	r2, #4
 8010d78:	4629      	mov	r1, r5
 8010d7a:	6820      	ldr	r0, [r4, #0]
 8010d7c:	f7ff fdbc 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8010d80:	6822      	ldr	r2, [r4, #0]
 8010d82:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8010d84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010d88:	6453      	str	r3, [r2, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010d8a:	6822      	ldr	r2, [r4, #0]
 8010d8c:	6891      	ldr	r1, [r2, #8]
 8010d8e:	4b32      	ldr	r3, [pc, #200]	; (8010e58 <HAL_TIMEx_OCN_Start_DMA+0x108>)
 8010d90:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010d92:	2b06      	cmp	r3, #6
 8010d94:	d05c      	beq.n	8010e50 <HAL_TIMEx_OCN_Start_DMA+0x100>
 8010d96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010d9a:	d05b      	beq.n	8010e54 <HAL_TIMEx_OCN_Start_DMA+0x104>
    __HAL_TIM_ENABLE(htim);
 8010d9c:	6813      	ldr	r3, [r2, #0]
 8010d9e:	f043 0301 	orr.w	r3, r3, #1
 8010da2:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8010da4:	2000      	movs	r0, #0
}
 8010da6:	bd70      	pop	{r4, r5, r6, pc}
    if (((uint32_t)pData == 0U) && (Length > 0U))
 8010da8:	b11a      	cbz	r2, 8010db2 <HAL_TIMEx_OCN_Start_DMA+0x62>
      htim->State = HAL_TIM_STATE_BUSY;
 8010daa:	2402      	movs	r4, #2
 8010dac:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 8010db0:	e7d9      	b.n	8010d66 <HAL_TIMEx_OCN_Start_DMA+0x16>
    if (((uint32_t)pData == 0U) && (Length > 0U))
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d0f9      	beq.n	8010daa <HAL_TIMEx_OCN_Start_DMA+0x5a>
      return HAL_ERROR;
 8010db6:	2001      	movs	r0, #1
 8010db8:	e7f5      	b.n	8010da6 <HAL_TIMEx_OCN_Start_DMA+0x56>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8010dba:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8010dbc:	4927      	ldr	r1, [pc, #156]	; (8010e5c <HAL_TIMEx_OCN_Start_DMA+0x10c>)
 8010dbe:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8010dc0:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8010dc2:	4927      	ldr	r1, [pc, #156]	; (8010e60 <HAL_TIMEx_OCN_Start_DMA+0x110>)
 8010dc4:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8010dc6:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8010dc8:	4926      	ldr	r1, [pc, #152]	; (8010e64 <HAL_TIMEx_OCN_Start_DMA+0x114>)
 8010dca:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8010dcc:	6802      	ldr	r2, [r0, #0]
 8010dce:	3234      	adds	r2, #52	; 0x34
 8010dd0:	4631      	mov	r1, r6
 8010dd2:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8010dd4:	f7f4 f919 	bl	800500a <HAL_DMA_Start_IT>
 8010dd8:	2800      	cmp	r0, #0
 8010dda:	d133      	bne.n	8010e44 <HAL_TIMEx_OCN_Start_DMA+0xf4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8010ddc:	6822      	ldr	r2, [r4, #0]
 8010dde:	68d3      	ldr	r3, [r2, #12]
 8010de0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010de4:	60d3      	str	r3, [r2, #12]
      break;
 8010de6:	e7c6      	b.n	8010d76 <HAL_TIMEx_OCN_Start_DMA+0x26>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8010de8:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8010dea:	491c      	ldr	r1, [pc, #112]	; (8010e5c <HAL_TIMEx_OCN_Start_DMA+0x10c>)
 8010dec:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8010dee:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8010df0:	491b      	ldr	r1, [pc, #108]	; (8010e60 <HAL_TIMEx_OCN_Start_DMA+0x110>)
 8010df2:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8010df4:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8010df6:	491b      	ldr	r1, [pc, #108]	; (8010e64 <HAL_TIMEx_OCN_Start_DMA+0x114>)
 8010df8:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8010dfa:	6802      	ldr	r2, [r0, #0]
 8010dfc:	3238      	adds	r2, #56	; 0x38
 8010dfe:	4631      	mov	r1, r6
 8010e00:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8010e02:	f7f4 f902 	bl	800500a <HAL_DMA_Start_IT>
 8010e06:	b9f8      	cbnz	r0, 8010e48 <HAL_TIMEx_OCN_Start_DMA+0xf8>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8010e08:	6822      	ldr	r2, [r4, #0]
 8010e0a:	68d3      	ldr	r3, [r2, #12]
 8010e0c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010e10:	60d3      	str	r3, [r2, #12]
      break;
 8010e12:	e7b0      	b.n	8010d76 <HAL_TIMEx_OCN_Start_DMA+0x26>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8010e14:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8010e16:	4911      	ldr	r1, [pc, #68]	; (8010e5c <HAL_TIMEx_OCN_Start_DMA+0x10c>)
 8010e18:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8010e1a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8010e1c:	4910      	ldr	r1, [pc, #64]	; (8010e60 <HAL_TIMEx_OCN_Start_DMA+0x110>)
 8010e1e:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8010e20:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8010e22:	4910      	ldr	r1, [pc, #64]	; (8010e64 <HAL_TIMEx_OCN_Start_DMA+0x114>)
 8010e24:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8010e26:	6802      	ldr	r2, [r0, #0]
 8010e28:	323c      	adds	r2, #60	; 0x3c
 8010e2a:	4631      	mov	r1, r6
 8010e2c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8010e2e:	f7f4 f8ec 	bl	800500a <HAL_DMA_Start_IT>
 8010e32:	b958      	cbnz	r0, 8010e4c <HAL_TIMEx_OCN_Start_DMA+0xfc>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8010e34:	6822      	ldr	r2, [r4, #0]
 8010e36:	68d3      	ldr	r3, [r2, #12]
 8010e38:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8010e3c:	60d3      	str	r3, [r2, #12]
      break;
 8010e3e:	e79a      	b.n	8010d76 <HAL_TIMEx_OCN_Start_DMA+0x26>
    return HAL_BUSY;
 8010e40:	2002      	movs	r0, #2
 8010e42:	e7b0      	b.n	8010da6 <HAL_TIMEx_OCN_Start_DMA+0x56>
        return HAL_ERROR;
 8010e44:	2001      	movs	r0, #1
 8010e46:	e7ae      	b.n	8010da6 <HAL_TIMEx_OCN_Start_DMA+0x56>
        return HAL_ERROR;
 8010e48:	2001      	movs	r0, #1
 8010e4a:	e7ac      	b.n	8010da6 <HAL_TIMEx_OCN_Start_DMA+0x56>
        return HAL_ERROR;
 8010e4c:	2001      	movs	r0, #1
 8010e4e:	e7aa      	b.n	8010da6 <HAL_TIMEx_OCN_Start_DMA+0x56>
  return HAL_OK;
 8010e50:	2000      	movs	r0, #0
 8010e52:	e7a8      	b.n	8010da6 <HAL_TIMEx_OCN_Start_DMA+0x56>
 8010e54:	2000      	movs	r0, #0
 8010e56:	e7a6      	b.n	8010da6 <HAL_TIMEx_OCN_Start_DMA+0x56>
 8010e58:	00010007 	.word	0x00010007
 8010e5c:	0800e885 	.word	0x0800e885
 8010e60:	0800e8cb 	.word	0x0800e8cb
 8010e64:	0800eacf 	.word	0x0800eacf

08010e68 <HAL_TIMEx_OCN_Stop_DMA>:
{
 8010e68:	b538      	push	{r3, r4, r5, lr}
 8010e6a:	4604      	mov	r4, r0
 8010e6c:	460d      	mov	r5, r1
  switch (Channel)
 8010e6e:	2904      	cmp	r1, #4
 8010e70:	d033      	beq.n	8010eda <HAL_TIMEx_OCN_Stop_DMA+0x72>
 8010e72:	2908      	cmp	r1, #8
 8010e74:	d03a      	beq.n	8010eec <HAL_TIMEx_OCN_Stop_DMA+0x84>
 8010e76:	b339      	cbz	r1, 8010ec8 <HAL_TIMEx_OCN_Stop_DMA+0x60>
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8010e78:	2200      	movs	r2, #0
 8010e7a:	4629      	mov	r1, r5
 8010e7c:	6820      	ldr	r0, [r4, #0]
 8010e7e:	f7ff fd3b 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 8010e82:	6823      	ldr	r3, [r4, #0]
 8010e84:	6a19      	ldr	r1, [r3, #32]
 8010e86:	f241 1211 	movw	r2, #4369	; 0x1111
 8010e8a:	4211      	tst	r1, r2
 8010e8c:	d108      	bne.n	8010ea0 <HAL_TIMEx_OCN_Stop_DMA+0x38>
 8010e8e:	6a19      	ldr	r1, [r3, #32]
 8010e90:	f240 4244 	movw	r2, #1092	; 0x444
 8010e94:	4211      	tst	r1, r2
 8010e96:	d103      	bne.n	8010ea0 <HAL_TIMEx_OCN_Stop_DMA+0x38>
 8010e98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010e9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8010e9e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8010ea0:	6823      	ldr	r3, [r4, #0]
 8010ea2:	6a19      	ldr	r1, [r3, #32]
 8010ea4:	f241 1211 	movw	r2, #4369	; 0x1111
 8010ea8:	4211      	tst	r1, r2
 8010eaa:	d108      	bne.n	8010ebe <HAL_TIMEx_OCN_Stop_DMA+0x56>
 8010eac:	6a19      	ldr	r1, [r3, #32]
 8010eae:	f240 4244 	movw	r2, #1092	; 0x444
 8010eb2:	4211      	tst	r1, r2
 8010eb4:	d103      	bne.n	8010ebe <HAL_TIMEx_OCN_Stop_DMA+0x56>
 8010eb6:	681a      	ldr	r2, [r3, #0]
 8010eb8:	f022 0201 	bic.w	r2, r2, #1
 8010ebc:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8010ebe:	2301      	movs	r3, #1
 8010ec0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8010ec4:	2000      	movs	r0, #0
 8010ec6:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8010ec8:	6802      	ldr	r2, [r0, #0]
 8010eca:	68d3      	ldr	r3, [r2, #12]
 8010ecc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010ed0:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8010ed2:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8010ed4:	f7f4 f90b 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 8010ed8:	e7ce      	b.n	8010e78 <HAL_TIMEx_OCN_Stop_DMA+0x10>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8010eda:	6802      	ldr	r2, [r0, #0]
 8010edc:	68d3      	ldr	r3, [r2, #12]
 8010ede:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010ee2:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8010ee4:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8010ee6:	f7f4 f902 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 8010eea:	e7c5      	b.n	8010e78 <HAL_TIMEx_OCN_Stop_DMA+0x10>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8010eec:	6802      	ldr	r2, [r0, #0]
 8010eee:	68d3      	ldr	r3, [r2, #12]
 8010ef0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010ef4:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8010ef6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8010ef8:	f7f4 f8f9 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 8010efc:	e7bc      	b.n	8010e78 <HAL_TIMEx_OCN_Stop_DMA+0x10>
	...

08010f00 <HAL_TIMEx_PWMN_Start>:
{
 8010f00:	b510      	push	{r4, lr}
 8010f02:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8010f04:	2204      	movs	r2, #4
 8010f06:	6800      	ldr	r0, [r0, #0]
 8010f08:	f7ff fcf6 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8010f0c:	6822      	ldr	r2, [r4, #0]
 8010f0e:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8010f10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010f14:	6453      	str	r3, [r2, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010f16:	6822      	ldr	r2, [r4, #0]
 8010f18:	6891      	ldr	r1, [r2, #8]
 8010f1a:	4b06      	ldr	r3, [pc, #24]	; (8010f34 <HAL_TIMEx_PWMN_Start+0x34>)
 8010f1c:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010f1e:	2b06      	cmp	r3, #6
 8010f20:	d006      	beq.n	8010f30 <HAL_TIMEx_PWMN_Start+0x30>
 8010f22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010f26:	d003      	beq.n	8010f30 <HAL_TIMEx_PWMN_Start+0x30>
    __HAL_TIM_ENABLE(htim);
 8010f28:	6813      	ldr	r3, [r2, #0]
 8010f2a:	f043 0301 	orr.w	r3, r3, #1
 8010f2e:	6013      	str	r3, [r2, #0]
}
 8010f30:	2000      	movs	r0, #0
 8010f32:	bd10      	pop	{r4, pc}
 8010f34:	00010007 	.word	0x00010007

08010f38 <HAL_TIMEx_PWMN_Stop>:
{
 8010f38:	b510      	push	{r4, lr}
 8010f3a:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8010f3c:	2200      	movs	r2, #0
 8010f3e:	6800      	ldr	r0, [r0, #0]
 8010f40:	f7ff fcda 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 8010f44:	6823      	ldr	r3, [r4, #0]
 8010f46:	6a19      	ldr	r1, [r3, #32]
 8010f48:	f241 1211 	movw	r2, #4369	; 0x1111
 8010f4c:	4211      	tst	r1, r2
 8010f4e:	d108      	bne.n	8010f62 <HAL_TIMEx_PWMN_Stop+0x2a>
 8010f50:	6a19      	ldr	r1, [r3, #32]
 8010f52:	f240 4244 	movw	r2, #1092	; 0x444
 8010f56:	4211      	tst	r1, r2
 8010f58:	d103      	bne.n	8010f62 <HAL_TIMEx_PWMN_Stop+0x2a>
 8010f5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010f5c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8010f60:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8010f62:	6823      	ldr	r3, [r4, #0]
 8010f64:	6a19      	ldr	r1, [r3, #32]
 8010f66:	f241 1211 	movw	r2, #4369	; 0x1111
 8010f6a:	4211      	tst	r1, r2
 8010f6c:	d108      	bne.n	8010f80 <HAL_TIMEx_PWMN_Stop+0x48>
 8010f6e:	6a19      	ldr	r1, [r3, #32]
 8010f70:	f240 4244 	movw	r2, #1092	; 0x444
 8010f74:	4211      	tst	r1, r2
 8010f76:	d103      	bne.n	8010f80 <HAL_TIMEx_PWMN_Stop+0x48>
 8010f78:	681a      	ldr	r2, [r3, #0]
 8010f7a:	f022 0201 	bic.w	r2, r2, #1
 8010f7e:	601a      	str	r2, [r3, #0]
}
 8010f80:	2000      	movs	r0, #0
 8010f82:	bd10      	pop	{r4, pc}

08010f84 <HAL_TIMEx_PWMN_Start_IT>:
{
 8010f84:	b510      	push	{r4, lr}
 8010f86:	4604      	mov	r4, r0
  switch (Channel)
 8010f88:	2904      	cmp	r1, #4
 8010f8a:	d025      	beq.n	8010fd8 <HAL_TIMEx_PWMN_Start_IT+0x54>
 8010f8c:	2908      	cmp	r1, #8
 8010f8e:	d029      	beq.n	8010fe4 <HAL_TIMEx_PWMN_Start_IT+0x60>
 8010f90:	b1e1      	cbz	r1, 8010fcc <HAL_TIMEx_PWMN_Start_IT+0x48>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8010f92:	6822      	ldr	r2, [r4, #0]
 8010f94:	68d3      	ldr	r3, [r2, #12]
 8010f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f9a:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8010f9c:	2204      	movs	r2, #4
 8010f9e:	6820      	ldr	r0, [r4, #0]
 8010fa0:	f7ff fcaa 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8010fa4:	6822      	ldr	r2, [r4, #0]
 8010fa6:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8010fa8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010fac:	6453      	str	r3, [r2, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010fae:	6822      	ldr	r2, [r4, #0]
 8010fb0:	6891      	ldr	r1, [r2, #8]
 8010fb2:	4b0f      	ldr	r3, [pc, #60]	; (8010ff0 <HAL_TIMEx_PWMN_Start_IT+0x6c>)
 8010fb4:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010fb6:	2b06      	cmp	r3, #6
 8010fb8:	d006      	beq.n	8010fc8 <HAL_TIMEx_PWMN_Start_IT+0x44>
 8010fba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010fbe:	d003      	beq.n	8010fc8 <HAL_TIMEx_PWMN_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8010fc0:	6813      	ldr	r3, [r2, #0]
 8010fc2:	f043 0301 	orr.w	r3, r3, #1
 8010fc6:	6013      	str	r3, [r2, #0]
}
 8010fc8:	2000      	movs	r0, #0
 8010fca:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8010fcc:	6802      	ldr	r2, [r0, #0]
 8010fce:	68d3      	ldr	r3, [r2, #12]
 8010fd0:	f043 0302 	orr.w	r3, r3, #2
 8010fd4:	60d3      	str	r3, [r2, #12]
      break;
 8010fd6:	e7dc      	b.n	8010f92 <HAL_TIMEx_PWMN_Start_IT+0xe>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8010fd8:	6802      	ldr	r2, [r0, #0]
 8010fda:	68d3      	ldr	r3, [r2, #12]
 8010fdc:	f043 0304 	orr.w	r3, r3, #4
 8010fe0:	60d3      	str	r3, [r2, #12]
      break;
 8010fe2:	e7d6      	b.n	8010f92 <HAL_TIMEx_PWMN_Start_IT+0xe>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8010fe4:	6802      	ldr	r2, [r0, #0]
 8010fe6:	68d3      	ldr	r3, [r2, #12]
 8010fe8:	f043 0308 	orr.w	r3, r3, #8
 8010fec:	60d3      	str	r3, [r2, #12]
      break;
 8010fee:	e7d0      	b.n	8010f92 <HAL_TIMEx_PWMN_Start_IT+0xe>
 8010ff0:	00010007 	.word	0x00010007

08010ff4 <HAL_TIMEx_PWMN_Stop_IT>:
{
 8010ff4:	b510      	push	{r4, lr}
 8010ff6:	4604      	mov	r4, r0
  switch (Channel)
 8010ff8:	2904      	cmp	r1, #4
 8010ffa:	d037      	beq.n	801106c <HAL_TIMEx_PWMN_Stop_IT+0x78>
 8010ffc:	2908      	cmp	r1, #8
 8010ffe:	d03b      	beq.n	8011078 <HAL_TIMEx_PWMN_Stop_IT+0x84>
 8011000:	2900      	cmp	r1, #0
 8011002:	d02d      	beq.n	8011060 <HAL_TIMEx_PWMN_Stop_IT+0x6c>
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8011004:	2200      	movs	r2, #0
 8011006:	6820      	ldr	r0, [r4, #0]
 8011008:	f7ff fc76 	bl	80108f8 <TIM_CCxNChannelCmd>
  tmpccer = htim->Instance->CCER;
 801100c:	6823      	ldr	r3, [r4, #0]
 801100e:	6a19      	ldr	r1, [r3, #32]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 8011010:	f240 4244 	movw	r2, #1092	; 0x444
 8011014:	4211      	tst	r1, r2
 8011016:	d103      	bne.n	8011020 <HAL_TIMEx_PWMN_Stop_IT+0x2c>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8011018:	68da      	ldr	r2, [r3, #12]
 801101a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801101e:	60da      	str	r2, [r3, #12]
  __HAL_TIM_MOE_DISABLE(htim);
 8011020:	6823      	ldr	r3, [r4, #0]
 8011022:	6a19      	ldr	r1, [r3, #32]
 8011024:	f241 1211 	movw	r2, #4369	; 0x1111
 8011028:	4211      	tst	r1, r2
 801102a:	d108      	bne.n	801103e <HAL_TIMEx_PWMN_Stop_IT+0x4a>
 801102c:	6a19      	ldr	r1, [r3, #32]
 801102e:	f240 4244 	movw	r2, #1092	; 0x444
 8011032:	4211      	tst	r1, r2
 8011034:	d103      	bne.n	801103e <HAL_TIMEx_PWMN_Stop_IT+0x4a>
 8011036:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011038:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 801103c:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 801103e:	6823      	ldr	r3, [r4, #0]
 8011040:	6a19      	ldr	r1, [r3, #32]
 8011042:	f241 1211 	movw	r2, #4369	; 0x1111
 8011046:	4211      	tst	r1, r2
 8011048:	d108      	bne.n	801105c <HAL_TIMEx_PWMN_Stop_IT+0x68>
 801104a:	6a19      	ldr	r1, [r3, #32]
 801104c:	f240 4244 	movw	r2, #1092	; 0x444
 8011050:	4211      	tst	r1, r2
 8011052:	d103      	bne.n	801105c <HAL_TIMEx_PWMN_Stop_IT+0x68>
 8011054:	681a      	ldr	r2, [r3, #0]
 8011056:	f022 0201 	bic.w	r2, r2, #1
 801105a:	601a      	str	r2, [r3, #0]
}
 801105c:	2000      	movs	r0, #0
 801105e:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8011060:	6802      	ldr	r2, [r0, #0]
 8011062:	68d3      	ldr	r3, [r2, #12]
 8011064:	f023 0302 	bic.w	r3, r3, #2
 8011068:	60d3      	str	r3, [r2, #12]
      break;
 801106a:	e7cb      	b.n	8011004 <HAL_TIMEx_PWMN_Stop_IT+0x10>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 801106c:	6802      	ldr	r2, [r0, #0]
 801106e:	68d3      	ldr	r3, [r2, #12]
 8011070:	f023 0304 	bic.w	r3, r3, #4
 8011074:	60d3      	str	r3, [r2, #12]
      break;
 8011076:	e7c5      	b.n	8011004 <HAL_TIMEx_PWMN_Stop_IT+0x10>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8011078:	6802      	ldr	r2, [r0, #0]
 801107a:	68d3      	ldr	r3, [r2, #12]
 801107c:	f023 0308 	bic.w	r3, r3, #8
 8011080:	60d3      	str	r3, [r2, #12]
      break;
 8011082:	e7bf      	b.n	8011004 <HAL_TIMEx_PWMN_Stop_IT+0x10>

08011084 <HAL_TIMEx_PWMN_Start_DMA>:
{
 8011084:	b570      	push	{r4, r5, r6, lr}
  if ((htim->State == HAL_TIM_STATE_BUSY))
 8011086:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 801108a:	b2e4      	uxtb	r4, r4
 801108c:	2c02      	cmp	r4, #2
 801108e:	d071      	beq.n	8011174 <HAL_TIMEx_PWMN_Start_DMA+0xf0>
  else if ((htim->State == HAL_TIM_STATE_READY))
 8011090:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8011094:	b2e4      	uxtb	r4, r4
 8011096:	2c01      	cmp	r4, #1
 8011098:	d020      	beq.n	80110dc <HAL_TIMEx_PWMN_Start_DMA+0x58>
 801109a:	4616      	mov	r6, r2
 801109c:	460d      	mov	r5, r1
 801109e:	4604      	mov	r4, r0
  switch (Channel)
 80110a0:	2904      	cmp	r1, #4
 80110a2:	d03b      	beq.n	801111c <HAL_TIMEx_PWMN_Start_DMA+0x98>
 80110a4:	2908      	cmp	r1, #8
 80110a6:	d04f      	beq.n	8011148 <HAL_TIMEx_PWMN_Start_DMA+0xc4>
 80110a8:	b309      	cbz	r1, 80110ee <HAL_TIMEx_PWMN_Start_DMA+0x6a>
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80110aa:	2204      	movs	r2, #4
 80110ac:	4629      	mov	r1, r5
 80110ae:	6820      	ldr	r0, [r4, #0]
 80110b0:	f7ff fc22 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 80110b4:	6822      	ldr	r2, [r4, #0]
 80110b6:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80110b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80110bc:	6453      	str	r3, [r2, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80110be:	6822      	ldr	r2, [r4, #0]
 80110c0:	6891      	ldr	r1, [r2, #8]
 80110c2:	4b32      	ldr	r3, [pc, #200]	; (801118c <HAL_TIMEx_PWMN_Start_DMA+0x108>)
 80110c4:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80110c6:	2b06      	cmp	r3, #6
 80110c8:	d05c      	beq.n	8011184 <HAL_TIMEx_PWMN_Start_DMA+0x100>
 80110ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80110ce:	d05b      	beq.n	8011188 <HAL_TIMEx_PWMN_Start_DMA+0x104>
    __HAL_TIM_ENABLE(htim);
 80110d0:	6813      	ldr	r3, [r2, #0]
 80110d2:	f043 0301 	orr.w	r3, r3, #1
 80110d6:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80110d8:	2000      	movs	r0, #0
}
 80110da:	bd70      	pop	{r4, r5, r6, pc}
    if (((uint32_t)pData == 0U) && (Length > 0U))
 80110dc:	b11a      	cbz	r2, 80110e6 <HAL_TIMEx_PWMN_Start_DMA+0x62>
      htim->State = HAL_TIM_STATE_BUSY;
 80110de:	2402      	movs	r4, #2
 80110e0:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
 80110e4:	e7d9      	b.n	801109a <HAL_TIMEx_PWMN_Start_DMA+0x16>
    if (((uint32_t)pData == 0U) && (Length > 0U))
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d0f9      	beq.n	80110de <HAL_TIMEx_PWMN_Start_DMA+0x5a>
      return HAL_ERROR;
 80110ea:	2001      	movs	r0, #1
 80110ec:	e7f5      	b.n	80110da <HAL_TIMEx_PWMN_Start_DMA+0x56>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80110ee:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80110f0:	4927      	ldr	r1, [pc, #156]	; (8011190 <HAL_TIMEx_PWMN_Start_DMA+0x10c>)
 80110f2:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80110f4:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80110f6:	4927      	ldr	r1, [pc, #156]	; (8011194 <HAL_TIMEx_PWMN_Start_DMA+0x110>)
 80110f8:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80110fa:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80110fc:	4926      	ldr	r1, [pc, #152]	; (8011198 <HAL_TIMEx_PWMN_Start_DMA+0x114>)
 80110fe:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8011100:	6802      	ldr	r2, [r0, #0]
 8011102:	3234      	adds	r2, #52	; 0x34
 8011104:	4631      	mov	r1, r6
 8011106:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8011108:	f7f3 ff7f 	bl	800500a <HAL_DMA_Start_IT>
 801110c:	2800      	cmp	r0, #0
 801110e:	d133      	bne.n	8011178 <HAL_TIMEx_PWMN_Start_DMA+0xf4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8011110:	6822      	ldr	r2, [r4, #0]
 8011112:	68d3      	ldr	r3, [r2, #12]
 8011114:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8011118:	60d3      	str	r3, [r2, #12]
      break;
 801111a:	e7c6      	b.n	80110aa <HAL_TIMEx_PWMN_Start_DMA+0x26>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 801111c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 801111e:	491c      	ldr	r1, [pc, #112]	; (8011190 <HAL_TIMEx_PWMN_Start_DMA+0x10c>)
 8011120:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011122:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8011124:	491b      	ldr	r1, [pc, #108]	; (8011194 <HAL_TIMEx_PWMN_Start_DMA+0x110>)
 8011126:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8011128:	6a82      	ldr	r2, [r0, #40]	; 0x28
 801112a:	491b      	ldr	r1, [pc, #108]	; (8011198 <HAL_TIMEx_PWMN_Start_DMA+0x114>)
 801112c:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 801112e:	6802      	ldr	r2, [r0, #0]
 8011130:	3238      	adds	r2, #56	; 0x38
 8011132:	4631      	mov	r1, r6
 8011134:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8011136:	f7f3 ff68 	bl	800500a <HAL_DMA_Start_IT>
 801113a:	b9f8      	cbnz	r0, 801117c <HAL_TIMEx_PWMN_Start_DMA+0xf8>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 801113c:	6822      	ldr	r2, [r4, #0]
 801113e:	68d3      	ldr	r3, [r2, #12]
 8011140:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8011144:	60d3      	str	r3, [r2, #12]
      break;
 8011146:	e7b0      	b.n	80110aa <HAL_TIMEx_PWMN_Start_DMA+0x26>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011148:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 801114a:	4911      	ldr	r1, [pc, #68]	; (8011190 <HAL_TIMEx_PWMN_Start_DMA+0x10c>)
 801114c:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801114e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8011150:	4910      	ldr	r1, [pc, #64]	; (8011194 <HAL_TIMEx_PWMN_Start_DMA+0x110>)
 8011152:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8011154:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8011156:	4910      	ldr	r1, [pc, #64]	; (8011198 <HAL_TIMEx_PWMN_Start_DMA+0x114>)
 8011158:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 801115a:	6802      	ldr	r2, [r0, #0]
 801115c:	323c      	adds	r2, #60	; 0x3c
 801115e:	4631      	mov	r1, r6
 8011160:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8011162:	f7f3 ff52 	bl	800500a <HAL_DMA_Start_IT>
 8011166:	b958      	cbnz	r0, 8011180 <HAL_TIMEx_PWMN_Start_DMA+0xfc>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8011168:	6822      	ldr	r2, [r4, #0]
 801116a:	68d3      	ldr	r3, [r2, #12]
 801116c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011170:	60d3      	str	r3, [r2, #12]
      break;
 8011172:	e79a      	b.n	80110aa <HAL_TIMEx_PWMN_Start_DMA+0x26>
    return HAL_BUSY;
 8011174:	2002      	movs	r0, #2
 8011176:	e7b0      	b.n	80110da <HAL_TIMEx_PWMN_Start_DMA+0x56>
        return HAL_ERROR;
 8011178:	2001      	movs	r0, #1
 801117a:	e7ae      	b.n	80110da <HAL_TIMEx_PWMN_Start_DMA+0x56>
        return HAL_ERROR;
 801117c:	2001      	movs	r0, #1
 801117e:	e7ac      	b.n	80110da <HAL_TIMEx_PWMN_Start_DMA+0x56>
        return HAL_ERROR;
 8011180:	2001      	movs	r0, #1
 8011182:	e7aa      	b.n	80110da <HAL_TIMEx_PWMN_Start_DMA+0x56>
  return HAL_OK;
 8011184:	2000      	movs	r0, #0
 8011186:	e7a8      	b.n	80110da <HAL_TIMEx_PWMN_Start_DMA+0x56>
 8011188:	2000      	movs	r0, #0
 801118a:	e7a6      	b.n	80110da <HAL_TIMEx_PWMN_Start_DMA+0x56>
 801118c:	00010007 	.word	0x00010007
 8011190:	0800e885 	.word	0x0800e885
 8011194:	0800e8cb 	.word	0x0800e8cb
 8011198:	0800eacf 	.word	0x0800eacf

0801119c <HAL_TIMEx_PWMN_Stop_DMA>:
{
 801119c:	b538      	push	{r3, r4, r5, lr}
 801119e:	4604      	mov	r4, r0
 80111a0:	460d      	mov	r5, r1
  switch (Channel)
 80111a2:	2904      	cmp	r1, #4
 80111a4:	d033      	beq.n	801120e <HAL_TIMEx_PWMN_Stop_DMA+0x72>
 80111a6:	2908      	cmp	r1, #8
 80111a8:	d03a      	beq.n	8011220 <HAL_TIMEx_PWMN_Stop_DMA+0x84>
 80111aa:	b339      	cbz	r1, 80111fc <HAL_TIMEx_PWMN_Stop_DMA+0x60>
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80111ac:	2200      	movs	r2, #0
 80111ae:	4629      	mov	r1, r5
 80111b0:	6820      	ldr	r0, [r4, #0]
 80111b2:	f7ff fba1 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 80111b6:	6823      	ldr	r3, [r4, #0]
 80111b8:	6a19      	ldr	r1, [r3, #32]
 80111ba:	f241 1211 	movw	r2, #4369	; 0x1111
 80111be:	4211      	tst	r1, r2
 80111c0:	d108      	bne.n	80111d4 <HAL_TIMEx_PWMN_Stop_DMA+0x38>
 80111c2:	6a19      	ldr	r1, [r3, #32]
 80111c4:	f240 4244 	movw	r2, #1092	; 0x444
 80111c8:	4211      	tst	r1, r2
 80111ca:	d103      	bne.n	80111d4 <HAL_TIMEx_PWMN_Stop_DMA+0x38>
 80111cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80111ce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80111d2:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80111d4:	6823      	ldr	r3, [r4, #0]
 80111d6:	6a19      	ldr	r1, [r3, #32]
 80111d8:	f241 1211 	movw	r2, #4369	; 0x1111
 80111dc:	4211      	tst	r1, r2
 80111de:	d108      	bne.n	80111f2 <HAL_TIMEx_PWMN_Stop_DMA+0x56>
 80111e0:	6a19      	ldr	r1, [r3, #32]
 80111e2:	f240 4244 	movw	r2, #1092	; 0x444
 80111e6:	4211      	tst	r1, r2
 80111e8:	d103      	bne.n	80111f2 <HAL_TIMEx_PWMN_Stop_DMA+0x56>
 80111ea:	681a      	ldr	r2, [r3, #0]
 80111ec:	f022 0201 	bic.w	r2, r2, #1
 80111f0:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80111f2:	2301      	movs	r3, #1
 80111f4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80111f8:	2000      	movs	r0, #0
 80111fa:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80111fc:	6802      	ldr	r2, [r0, #0]
 80111fe:	68d3      	ldr	r3, [r2, #12]
 8011200:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8011204:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8011206:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8011208:	f7f3 ff71 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 801120c:	e7ce      	b.n	80111ac <HAL_TIMEx_PWMN_Stop_DMA+0x10>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 801120e:	6802      	ldr	r2, [r0, #0]
 8011210:	68d3      	ldr	r3, [r2, #12]
 8011212:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011216:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8011218:	6a80      	ldr	r0, [r0, #40]	; 0x28
 801121a:	f7f3 ff68 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 801121e:	e7c5      	b.n	80111ac <HAL_TIMEx_PWMN_Stop_DMA+0x10>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8011220:	6802      	ldr	r2, [r0, #0]
 8011222:	68d3      	ldr	r3, [r2, #12]
 8011224:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011228:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 801122a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 801122c:	f7f3 ff5f 	bl	80050ee <HAL_DMA_Abort_IT>
      break;
 8011230:	e7bc      	b.n	80111ac <HAL_TIMEx_PWMN_Stop_DMA+0x10>

08011232 <HAL_TIMEx_OnePulseN_Start>:
{
 8011232:	b510      	push	{r4, lr}
 8011234:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 8011236:	2204      	movs	r2, #4
 8011238:	6800      	ldr	r0, [r0, #0]
 801123a:	f7ff fb5d 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 801123e:	6822      	ldr	r2, [r4, #0]
 8011240:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8011242:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011246:	6453      	str	r3, [r2, #68]	; 0x44
}
 8011248:	2000      	movs	r0, #0
 801124a:	bd10      	pop	{r4, pc}

0801124c <HAL_TIMEx_OnePulseN_Stop>:
{
 801124c:	b510      	push	{r4, lr}
 801124e:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 8011250:	2200      	movs	r2, #0
 8011252:	6800      	ldr	r0, [r0, #0]
 8011254:	f7ff fb50 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 8011258:	6823      	ldr	r3, [r4, #0]
 801125a:	6a19      	ldr	r1, [r3, #32]
 801125c:	f241 1211 	movw	r2, #4369	; 0x1111
 8011260:	4211      	tst	r1, r2
 8011262:	d108      	bne.n	8011276 <HAL_TIMEx_OnePulseN_Stop+0x2a>
 8011264:	6a19      	ldr	r1, [r3, #32]
 8011266:	f240 4244 	movw	r2, #1092	; 0x444
 801126a:	4211      	tst	r1, r2
 801126c:	d103      	bne.n	8011276 <HAL_TIMEx_OnePulseN_Stop+0x2a>
 801126e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011270:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011274:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8011276:	6823      	ldr	r3, [r4, #0]
 8011278:	6a19      	ldr	r1, [r3, #32]
 801127a:	f241 1211 	movw	r2, #4369	; 0x1111
 801127e:	4211      	tst	r1, r2
 8011280:	d108      	bne.n	8011294 <HAL_TIMEx_OnePulseN_Stop+0x48>
 8011282:	6a19      	ldr	r1, [r3, #32]
 8011284:	f240 4244 	movw	r2, #1092	; 0x444
 8011288:	4211      	tst	r1, r2
 801128a:	d103      	bne.n	8011294 <HAL_TIMEx_OnePulseN_Stop+0x48>
 801128c:	681a      	ldr	r2, [r3, #0]
 801128e:	f022 0201 	bic.w	r2, r2, #1
 8011292:	601a      	str	r2, [r3, #0]
}
 8011294:	2000      	movs	r0, #0
 8011296:	bd10      	pop	{r4, pc}

08011298 <HAL_TIMEx_OnePulseN_Start_IT>:
{
 8011298:	b510      	push	{r4, lr}
 801129a:	4604      	mov	r4, r0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 801129c:	6802      	ldr	r2, [r0, #0]
 801129e:	68d3      	ldr	r3, [r2, #12]
 80112a0:	f043 0302 	orr.w	r3, r3, #2
 80112a4:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80112a6:	6802      	ldr	r2, [r0, #0]
 80112a8:	68d3      	ldr	r3, [r2, #12]
 80112aa:	f043 0304 	orr.w	r3, r3, #4
 80112ae:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 80112b0:	2204      	movs	r2, #4
 80112b2:	6800      	ldr	r0, [r0, #0]
 80112b4:	f7ff fb20 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 80112b8:	6822      	ldr	r2, [r4, #0]
 80112ba:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80112bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80112c0:	6453      	str	r3, [r2, #68]	; 0x44
}
 80112c2:	2000      	movs	r0, #0
 80112c4:	bd10      	pop	{r4, pc}

080112c6 <HAL_TIMEx_OnePulseN_Stop_IT>:
{
 80112c6:	b510      	push	{r4, lr}
 80112c8:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80112ca:	6802      	ldr	r2, [r0, #0]
 80112cc:	68d3      	ldr	r3, [r2, #12]
 80112ce:	f023 0302 	bic.w	r3, r3, #2
 80112d2:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80112d4:	6802      	ldr	r2, [r0, #0]
 80112d6:	68d3      	ldr	r3, [r2, #12]
 80112d8:	f023 0304 	bic.w	r3, r3, #4
 80112dc:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 80112de:	2200      	movs	r2, #0
 80112e0:	6800      	ldr	r0, [r0, #0]
 80112e2:	f7ff fb09 	bl	80108f8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 80112e6:	6823      	ldr	r3, [r4, #0]
 80112e8:	6a19      	ldr	r1, [r3, #32]
 80112ea:	f241 1211 	movw	r2, #4369	; 0x1111
 80112ee:	4211      	tst	r1, r2
 80112f0:	d108      	bne.n	8011304 <HAL_TIMEx_OnePulseN_Stop_IT+0x3e>
 80112f2:	6a19      	ldr	r1, [r3, #32]
 80112f4:	f240 4244 	movw	r2, #1092	; 0x444
 80112f8:	4211      	tst	r1, r2
 80112fa:	d103      	bne.n	8011304 <HAL_TIMEx_OnePulseN_Stop_IT+0x3e>
 80112fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80112fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011302:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8011304:	6823      	ldr	r3, [r4, #0]
 8011306:	6a19      	ldr	r1, [r3, #32]
 8011308:	f241 1211 	movw	r2, #4369	; 0x1111
 801130c:	4211      	tst	r1, r2
 801130e:	d108      	bne.n	8011322 <HAL_TIMEx_OnePulseN_Stop_IT+0x5c>
 8011310:	6a19      	ldr	r1, [r3, #32]
 8011312:	f240 4244 	movw	r2, #1092	; 0x444
 8011316:	4211      	tst	r1, r2
 8011318:	d103      	bne.n	8011322 <HAL_TIMEx_OnePulseN_Stop_IT+0x5c>
 801131a:	681a      	ldr	r2, [r3, #0]
 801131c:	f022 0201 	bic.w	r2, r2, #1
 8011320:	601a      	str	r2, [r3, #0]
}
 8011322:	2000      	movs	r0, #0
 8011324:	bd10      	pop	{r4, pc}

08011326 <HAL_TIMEx_ConfigCommutEvent>:
  __HAL_LOCK(htim);
 8011326:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 801132a:	2b01      	cmp	r3, #1
 801132c:	d030      	beq.n	8011390 <HAL_TIMEx_ConfigCommutEvent+0x6a>
{
 801132e:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8011330:	2301      	movs	r3, #1
 8011332:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 8011336:	f031 0310 	bics.w	r3, r1, #16
 801133a:	d001      	beq.n	8011340 <HAL_TIMEx_ConfigCommutEvent+0x1a>
 801133c:	2b20      	cmp	r3, #32
 801133e:	d108      	bne.n	8011352 <HAL_TIMEx_ConfigCommutEvent+0x2c>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8011340:	6804      	ldr	r4, [r0, #0]
 8011342:	68a3      	ldr	r3, [r4, #8]
 8011344:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011348:	60a3      	str	r3, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 801134a:	6804      	ldr	r4, [r0, #0]
 801134c:	68a3      	ldr	r3, [r4, #8]
 801134e:	4319      	orrs	r1, r3
 8011350:	60a1      	str	r1, [r4, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 8011352:	6801      	ldr	r1, [r0, #0]
 8011354:	684b      	ldr	r3, [r1, #4]
 8011356:	f043 0301 	orr.w	r3, r3, #1
 801135a:	604b      	str	r3, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 801135c:	6801      	ldr	r1, [r0, #0]
 801135e:	684b      	ldr	r3, [r1, #4]
 8011360:	f023 0304 	bic.w	r3, r3, #4
 8011364:	604b      	str	r3, [r1, #4]
  htim->Instance->CR2 |= CommutationSource;
 8011366:	6801      	ldr	r1, [r0, #0]
 8011368:	684b      	ldr	r3, [r1, #4]
 801136a:	431a      	orrs	r2, r3
 801136c:	604a      	str	r2, [r1, #4]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
 801136e:	6802      	ldr	r2, [r0, #0]
 8011370:	68d3      	ldr	r3, [r2, #12]
 8011372:	f023 0320 	bic.w	r3, r3, #32
 8011376:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 8011378:	6802      	ldr	r2, [r0, #0]
 801137a:	68d3      	ldr	r3, [r2, #12]
 801137c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8011380:	60d3      	str	r3, [r2, #12]
  __HAL_UNLOCK(htim);
 8011382:	2300      	movs	r3, #0
 8011384:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8011388:	4618      	mov	r0, r3
}
 801138a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801138e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8011390:	2002      	movs	r0, #2
}
 8011392:	4770      	bx	lr

08011394 <HAL_TIMEx_ConfigCommutEvent_IT>:
  __HAL_LOCK(htim);
 8011394:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8011398:	2b01      	cmp	r3, #1
 801139a:	d030      	beq.n	80113fe <HAL_TIMEx_ConfigCommutEvent_IT+0x6a>
{
 801139c:	b410      	push	{r4}
  __HAL_LOCK(htim);
 801139e:	2301      	movs	r3, #1
 80113a0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 80113a4:	f031 0310 	bics.w	r3, r1, #16
 80113a8:	d001      	beq.n	80113ae <HAL_TIMEx_ConfigCommutEvent_IT+0x1a>
 80113aa:	2b20      	cmp	r3, #32
 80113ac:	d108      	bne.n	80113c0 <HAL_TIMEx_ConfigCommutEvent_IT+0x2c>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80113ae:	6804      	ldr	r4, [r0, #0]
 80113b0:	68a3      	ldr	r3, [r4, #8]
 80113b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80113b6:	60a3      	str	r3, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 80113b8:	6804      	ldr	r4, [r0, #0]
 80113ba:	68a3      	ldr	r3, [r4, #8]
 80113bc:	4319      	orrs	r1, r3
 80113be:	60a1      	str	r1, [r4, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 80113c0:	6801      	ldr	r1, [r0, #0]
 80113c2:	684b      	ldr	r3, [r1, #4]
 80113c4:	f043 0301 	orr.w	r3, r3, #1
 80113c8:	604b      	str	r3, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 80113ca:	6801      	ldr	r1, [r0, #0]
 80113cc:	684b      	ldr	r3, [r1, #4]
 80113ce:	f023 0304 	bic.w	r3, r3, #4
 80113d2:	604b      	str	r3, [r1, #4]
  htim->Instance->CR2 |= CommutationSource;
 80113d4:	6801      	ldr	r1, [r0, #0]
 80113d6:	684b      	ldr	r3, [r1, #4]
 80113d8:	431a      	orrs	r2, r3
 80113da:	604a      	str	r2, [r1, #4]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 80113dc:	6802      	ldr	r2, [r0, #0]
 80113de:	68d3      	ldr	r3, [r2, #12]
 80113e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80113e4:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
 80113e6:	6802      	ldr	r2, [r0, #0]
 80113e8:	68d3      	ldr	r3, [r2, #12]
 80113ea:	f043 0320 	orr.w	r3, r3, #32
 80113ee:	60d3      	str	r3, [r2, #12]
  __HAL_UNLOCK(htim);
 80113f0:	2300      	movs	r3, #0
 80113f2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80113f6:	4618      	mov	r0, r3
}
 80113f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80113fc:	4770      	bx	lr
  __HAL_LOCK(htim);
 80113fe:	2002      	movs	r0, #2
}
 8011400:	4770      	bx	lr
	...

08011404 <HAL_TIMEx_ConfigCommutEvent_DMA>:
  __HAL_LOCK(htim);
 8011404:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8011408:	2b01      	cmp	r3, #1
 801140a:	d039      	beq.n	8011480 <HAL_TIMEx_ConfigCommutEvent_DMA+0x7c>
{
 801140c:	b410      	push	{r4}
  __HAL_LOCK(htim);
 801140e:	2301      	movs	r3, #1
 8011410:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 8011414:	f031 0310 	bics.w	r3, r1, #16
 8011418:	d001      	beq.n	801141e <HAL_TIMEx_ConfigCommutEvent_DMA+0x1a>
 801141a:	2b20      	cmp	r3, #32
 801141c:	d108      	bne.n	8011430 <HAL_TIMEx_ConfigCommutEvent_DMA+0x2c>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 801141e:	6804      	ldr	r4, [r0, #0]
 8011420:	68a3      	ldr	r3, [r4, #8]
 8011422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011426:	60a3      	str	r3, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 8011428:	6804      	ldr	r4, [r0, #0]
 801142a:	68a3      	ldr	r3, [r4, #8]
 801142c:	4319      	orrs	r1, r3
 801142e:	60a1      	str	r1, [r4, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 8011430:	6801      	ldr	r1, [r0, #0]
 8011432:	684b      	ldr	r3, [r1, #4]
 8011434:	f043 0301 	orr.w	r3, r3, #1
 8011438:	604b      	str	r3, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 801143a:	6801      	ldr	r1, [r0, #0]
 801143c:	684b      	ldr	r3, [r1, #4]
 801143e:	f023 0304 	bic.w	r3, r3, #4
 8011442:	604b      	str	r3, [r1, #4]
  htim->Instance->CR2 |= CommutationSource;
 8011444:	6801      	ldr	r1, [r0, #0]
 8011446:	684b      	ldr	r3, [r1, #4]
 8011448:	431a      	orrs	r2, r3
 801144a:	604a      	str	r2, [r1, #4]
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
 801144c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 801144e:	4a0d      	ldr	r2, [pc, #52]	; (8011484 <HAL_TIMEx_ConfigCommutEvent_DMA+0x80>)
 8011450:	62da      	str	r2, [r3, #44]	; 0x2c
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt;
 8011452:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011454:	4a0c      	ldr	r2, [pc, #48]	; (8011488 <HAL_TIMEx_ConfigCommutEvent_DMA+0x84>)
 8011456:	631a      	str	r2, [r3, #48]	; 0x30
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
 8011458:	6b43      	ldr	r3, [r0, #52]	; 0x34
 801145a:	4a0c      	ldr	r2, [pc, #48]	; (801148c <HAL_TIMEx_ConfigCommutEvent_DMA+0x88>)
 801145c:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
 801145e:	6802      	ldr	r2, [r0, #0]
 8011460:	68d3      	ldr	r3, [r2, #12]
 8011462:	f023 0320 	bic.w	r3, r3, #32
 8011466:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
 8011468:	6802      	ldr	r2, [r0, #0]
 801146a:	68d3      	ldr	r3, [r2, #12]
 801146c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8011470:	60d3      	str	r3, [r2, #12]
  __HAL_UNLOCK(htim);
 8011472:	2300      	movs	r3, #0
 8011474:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8011478:	4618      	mov	r0, r3
}
 801147a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801147e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8011480:	2002      	movs	r0, #2
}
 8011482:	4770      	bx	lr
 8011484:	0801170d 	.word	0x0801170d
 8011488:	0801171f 	.word	0x0801171f
 801148c:	0800eacf 	.word	0x0800eacf

08011490 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8011490:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8011494:	2b01      	cmp	r3, #1
 8011496:	d028      	beq.n	80114ea <HAL_TIMEx_MasterConfigSynchronization+0x5a>
{
 8011498:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 801149a:	2301      	movs	r3, #1
 801149c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80114a0:	2302      	movs	r3, #2
 80114a2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80114a6:	6804      	ldr	r4, [r0, #0]
 80114a8:	6863      	ldr	r3, [r4, #4]
  tmpsmcr = htim->Instance->SMCR;
 80114aa:	68a2      	ldr	r2, [r4, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80114ac:	4d10      	ldr	r5, [pc, #64]	; (80114f0 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 80114ae:	42ac      	cmp	r4, r5
 80114b0:	d003      	beq.n	80114ba <HAL_TIMEx_MasterConfigSynchronization+0x2a>
 80114b2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80114b6:	42ac      	cmp	r4, r5
 80114b8:	d103      	bne.n	80114c2 <HAL_TIMEx_MasterConfigSynchronization+0x32>
    tmpcr2 &= ~TIM_CR2_MMS2;
 80114ba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80114be:	684d      	ldr	r5, [r1, #4]
 80114c0:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80114c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80114c6:	680d      	ldr	r5, [r1, #0]
 80114c8:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 80114ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80114ce:	6889      	ldr	r1, [r1, #8]
 80114d0:	430a      	orrs	r2, r1
  htim->Instance->CR2 = tmpcr2;
 80114d2:	6063      	str	r3, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 80114d4:	6803      	ldr	r3, [r0, #0]
 80114d6:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 80114d8:	2301      	movs	r3, #1
 80114da:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80114de:	2300      	movs	r3, #0
 80114e0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80114e4:	4618      	mov	r0, r3
}
 80114e6:	bc30      	pop	{r4, r5}
 80114e8:	4770      	bx	lr
  __HAL_LOCK(htim);
 80114ea:	2002      	movs	r0, #2
}
 80114ec:	4770      	bx	lr
 80114ee:	bf00      	nop
 80114f0:	40012c00 	.word	0x40012c00

080114f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 80114f4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80114f8:	2b01      	cmp	r3, #1
 80114fa:	d03e      	beq.n	801157a <HAL_TIMEx_ConfigBreakDeadTime+0x86>
{
 80114fc:	b410      	push	{r4}
  __HAL_LOCK(htim);
 80114fe:	2301      	movs	r3, #1
 8011500:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8011504:	68cb      	ldr	r3, [r1, #12]
 8011506:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801150a:	688a      	ldr	r2, [r1, #8]
 801150c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 801150e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011512:	684a      	ldr	r2, [r1, #4]
 8011514:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8011516:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801151a:	680a      	ldr	r2, [r1, #0]
 801151c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 801151e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011522:	690a      	ldr	r2, [r1, #16]
 8011524:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8011526:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801152a:	694a      	ldr	r2, [r1, #20]
 801152c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801152e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011532:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8011534:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8011536:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 801153a:	698a      	ldr	r2, [r1, #24]
 801153c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8011540:	6802      	ldr	r2, [r0, #0]
 8011542:	4c0f      	ldr	r4, [pc, #60]	; (8011580 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8011544:	42a2      	cmp	r2, r4
 8011546:	d003      	beq.n	8011550 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
 8011548:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 801154c:	42a2      	cmp	r2, r4
 801154e:	d10c      	bne.n	801156a <HAL_TIMEx_ConfigBreakDeadTime+0x76>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8011550:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8011554:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8011556:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 801155a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801155e:	69cc      	ldr	r4, [r1, #28]
 8011560:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8011562:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8011566:	6a09      	ldr	r1, [r1, #32]
 8011568:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 801156a:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 801156c:	2300      	movs	r3, #0
 801156e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8011572:	4618      	mov	r0, r3
}
 8011574:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011578:	4770      	bx	lr
  __HAL_LOCK(htim);
 801157a:	2002      	movs	r0, #2
}
 801157c:	4770      	bx	lr
 801157e:	bf00      	nop
 8011580:	40012c00 	.word	0x40012c00

08011584 <HAL_TIMEx_ConfigBreakInput>:
  __HAL_LOCK(htim);
 8011584:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8011588:	2b01      	cmp	r3, #1
 801158a:	d023      	beq.n	80115d4 <HAL_TIMEx_ConfigBreakInput+0x50>
{
 801158c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 801158e:	2301      	movs	r3, #1
 8011590:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (sBreakInputConfig->Source)
 8011594:	6814      	ldr	r4, [r2, #0]
 8011596:	1e63      	subs	r3, r4, #1
 8011598:	2b07      	cmp	r3, #7
 801159a:	d80b      	bhi.n	80115b4 <HAL_TIMEx_ConfigBreakInput+0x30>
 801159c:	e8df f003 	tbb	[pc, r3]
 80115a0:	360a0430 	.word	0x360a0430
 80115a4:	5d0a0a0a 	.word	0x5d0a0a0a
      bkin_enable_mask = TIM1_OR2_BKCMP1E;
 80115a8:	46a4      	mov	ip, r4
      bkin_polarity_bitpos = TIM1_OR2_BKCMP1P_Pos;
 80115aa:	260a      	movs	r6, #10
      bkin_enable_bitpos = TIM1_OR2_BKCMP1E_Pos;
 80115ac:	2301      	movs	r3, #1
      bkin_polarity_mask = TIM1_OR2_BKCMP1P;
 80115ae:	f44f 6580 	mov.w	r5, #1024	; 0x400
 80115b2:	e030      	b.n	8011616 <HAL_TIMEx_ConfigBreakInput+0x92>
  switch (BreakInput)
 80115b4:	2901      	cmp	r1, #1
 80115b6:	d006      	beq.n	80115c6 <HAL_TIMEx_ConfigBreakInput+0x42>
 80115b8:	2902      	cmp	r1, #2
 80115ba:	d11c      	bne.n	80115f6 <HAL_TIMEx_ConfigBreakInput+0x72>
  uint32_t bkin_polarity_bitpos = 0U;
 80115bc:	2600      	movs	r6, #0
  uint32_t bkin_enable_bitpos = 0U;
 80115be:	4633      	mov	r3, r6
  uint32_t bkin_polarity_mask = 0U;
 80115c0:	4635      	mov	r5, r6
  uint32_t bkin_enable_mask = 0U;
 80115c2:	46b4      	mov	ip, r6
 80115c4:	e02b      	b.n	801161e <HAL_TIMEx_ConfigBreakInput+0x9a>
      tmporx = htim->Instance->OR2;
 80115c6:	6801      	ldr	r1, [r0, #0]
 80115c8:	6e0b      	ldr	r3, [r1, #96]	; 0x60
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 80115ca:	2c08      	cmp	r4, #8
 80115cc:	d012      	beq.n	80115f4 <HAL_TIMEx_ConfigBreakInput+0x70>
  uint32_t bkin_polarity_bitpos = 0U;
 80115ce:	2600      	movs	r6, #0
  uint32_t bkin_polarity_mask = 0U;
 80115d0:	4635      	mov	r5, r6
 80115d2:	e00a      	b.n	80115ea <HAL_TIMEx_ConfigBreakInput+0x66>
  __HAL_LOCK(htim);
 80115d4:	2002      	movs	r0, #2
}
 80115d6:	4770      	bx	lr
      tmporx = htim->Instance->OR2;
 80115d8:	6801      	ldr	r1, [r0, #0]
 80115da:	6e0c      	ldr	r4, [r1, #96]	; 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80115dc:	6857      	ldr	r7, [r2, #4]
 80115de:	fa07 f303 	lsl.w	r3, r7, r3
 80115e2:	4063      	eors	r3, r4
 80115e4:	ea03 030c 	and.w	r3, r3, ip
 80115e8:	4063      	eors	r3, r4
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80115ea:	6892      	ldr	r2, [r2, #8]
 80115ec:	40b2      	lsls	r2, r6
 80115ee:	405a      	eors	r2, r3
 80115f0:	402a      	ands	r2, r5
 80115f2:	4053      	eors	r3, r2
      htim->Instance->OR2 = tmporx;
 80115f4:	660b      	str	r3, [r1, #96]	; 0x60
  __HAL_UNLOCK(htim);
 80115f6:	2300      	movs	r3, #0
 80115f8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80115fc:	4618      	mov	r0, r3
}
 80115fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
      bkin_enable_mask = TIM1_OR2_BKINE;
 8011600:	46a4      	mov	ip, r4
      bkin_polarity_bitpos = TIM1_OR2_BKINP_Pos;
 8011602:	2609      	movs	r6, #9
      bkin_enable_bitpos = TIM1_OR2_BKINE_Pos;
 8011604:	2300      	movs	r3, #0
      bkin_polarity_mask = TIM1_OR2_BKINP;
 8011606:	f44f 7500 	mov.w	r5, #512	; 0x200
 801160a:	e004      	b.n	8011616 <HAL_TIMEx_ConfigBreakInput+0x92>
      bkin_enable_mask = TIM1_OR2_BKCMP2E;
 801160c:	46a4      	mov	ip, r4
      bkin_polarity_bitpos = TIM1_OR2_BKCMP2P_Pos;
 801160e:	260b      	movs	r6, #11
      bkin_enable_bitpos = TIM1_OR2_BKCMP2E_Pos;
 8011610:	2302      	movs	r3, #2
      bkin_polarity_mask = TIM1_OR2_BKCMP2P;
 8011612:	f44f 6500 	mov.w	r5, #2048	; 0x800
  switch (BreakInput)
 8011616:	2901      	cmp	r1, #1
 8011618:	d0de      	beq.n	80115d8 <HAL_TIMEx_ConfigBreakInput+0x54>
 801161a:	2902      	cmp	r1, #2
 801161c:	d1eb      	bne.n	80115f6 <HAL_TIMEx_ConfigBreakInput+0x72>
      tmporx = htim->Instance->OR3;
 801161e:	6807      	ldr	r7, [r0, #0]
 8011620:	f8d7 e064 	ldr.w	lr, [r7, #100]	; 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8011624:	6851      	ldr	r1, [r2, #4]
 8011626:	fa01 f303 	lsl.w	r3, r1, r3
 801162a:	ea83 030e 	eor.w	r3, r3, lr
 801162e:	ea03 030c 	and.w	r3, r3, ip
 8011632:	ea83 030e 	eor.w	r3, r3, lr
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 8011636:	2c08      	cmp	r4, #8
 8011638:	d004      	beq.n	8011644 <HAL_TIMEx_ConfigBreakInput+0xc0>
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 801163a:	6892      	ldr	r2, [r2, #8]
 801163c:	40b2      	lsls	r2, r6
 801163e:	405a      	eors	r2, r3
 8011640:	402a      	ands	r2, r5
 8011642:	4053      	eors	r3, r2
      htim->Instance->OR3 = tmporx;
 8011644:	667b      	str	r3, [r7, #100]	; 0x64
      break;
 8011646:	e7d6      	b.n	80115f6 <HAL_TIMEx_ConfigBreakInput+0x72>
      tmporx = htim->Instance->OR2;
 8011648:	6801      	ldr	r1, [r0, #0]
 801164a:	6e0b      	ldr	r3, [r1, #96]	; 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 801164c:	6852      	ldr	r2, [r2, #4]
 801164e:	ea83 2202 	eor.w	r2, r3, r2, lsl #8
 8011652:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8011656:	4053      	eors	r3, r2
 8011658:	e7cc      	b.n	80115f4 <HAL_TIMEx_ConfigBreakInput+0x70>
  switch (BreakInput)
 801165a:	2901      	cmp	r1, #1
 801165c:	d0f4      	beq.n	8011648 <HAL_TIMEx_ConfigBreakInput+0xc4>
 801165e:	2902      	cmp	r1, #2
 8011660:	d1c9      	bne.n	80115f6 <HAL_TIMEx_ConfigBreakInput+0x72>
  uint32_t bkin_polarity_bitpos = 0U;
 8011662:	2600      	movs	r6, #0
      bkin_enable_bitpos = 8U;
 8011664:	2308      	movs	r3, #8
  uint32_t bkin_polarity_mask = 0U;
 8011666:	4635      	mov	r5, r6
      bkin_enable_mask = TIM1_OR2_BKDF1BK0E;
 8011668:	f44f 7c80 	mov.w	ip, #256	; 0x100
 801166c:	e7d7      	b.n	801161e <HAL_TIMEx_ConfigBreakInput+0x9a>
	...

08011670 <HAL_TIMEx_RemapConfig>:
  __HAL_LOCK(htim);
 8011670:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8011674:	2b01      	cmp	r3, #1
 8011676:	d024      	beq.n	80116c2 <HAL_TIMEx_RemapConfig+0x52>
{
 8011678:	b410      	push	{r4}
  __HAL_LOCK(htim);
 801167a:	2301      	movs	r3, #1
 801167c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (IS_TIM_ETRSEL_INSTANCE(htim->Instance))
 8011680:	6803      	ldr	r3, [r0, #0]
 8011682:	4a11      	ldr	r2, [pc, #68]	; (80116c8 <HAL_TIMEx_RemapConfig+0x58>)
 8011684:	4293      	cmp	r3, r2
 8011686:	d00a      	beq.n	801169e <HAL_TIMEx_RemapConfig+0x2e>
 8011688:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801168c:	d007      	beq.n	801169e <HAL_TIMEx_RemapConfig+0x2e>
 801168e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8011692:	4293      	cmp	r3, r2
 8011694:	d003      	beq.n	801169e <HAL_TIMEx_RemapConfig+0x2e>
 8011696:	f502 3298 	add.w	r2, r2, #77824	; 0x13000
 801169a:	4293      	cmp	r3, r2
 801169c:	d106      	bne.n	80116ac <HAL_TIMEx_RemapConfig+0x3c>
    tmpor2 = htim->Instance->OR2;
 801169e:	6e1c      	ldr	r4, [r3, #96]	; 0x60
    tmpor2 &= ~TIM1_OR2_ETRSEL_Msk;
 80116a0:	f424 34e0 	bic.w	r4, r4, #114688	; 0x1c000
    tmpor2 |= (Remap & TIM1_OR2_ETRSEL_Msk);
 80116a4:	f401 32e0 	and.w	r2, r1, #114688	; 0x1c000
 80116a8:	4322      	orrs	r2, r4
    htim->Instance->OR2 = tmpor2;
 80116aa:	661a      	str	r2, [r3, #96]	; 0x60
  tmpor1 &= ~TIM1_OR2_ETRSEL_Msk;
 80116ac:	f421 31e0 	bic.w	r1, r1, #114688	; 0x1c000
  htim->Instance->OR1 = tmpor1;
 80116b0:	6803      	ldr	r3, [r0, #0]
 80116b2:	6519      	str	r1, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 80116b4:	2300      	movs	r3, #0
 80116b6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80116ba:	4618      	mov	r0, r3
}
 80116bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80116c0:	4770      	bx	lr
  __HAL_LOCK(htim);
 80116c2:	2002      	movs	r0, #2
}
 80116c4:	4770      	bx	lr
 80116c6:	bf00      	nop
 80116c8:	40012c00 	.word	0x40012c00

080116cc <HAL_TIMEx_GroupChannel5>:
  __HAL_LOCK(htim);
 80116cc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80116d0:	2b01      	cmp	r3, #1
 80116d2:	d018      	beq.n	8011706 <HAL_TIMEx_GroupChannel5+0x3a>
{
 80116d4:	b410      	push	{r4}
  __HAL_LOCK(htim);
 80116d6:	2201      	movs	r2, #1
 80116d8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80116dc:	2302      	movs	r3, #2
 80116de:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  htim->Instance->CCR5 &= ~(TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1);
 80116e2:	6804      	ldr	r4, [r0, #0]
 80116e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80116e6:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80116ea:	65a3      	str	r3, [r4, #88]	; 0x58
  htim->Instance->CCR5 |= Channels;
 80116ec:	6804      	ldr	r4, [r0, #0]
 80116ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80116f0:	4319      	orrs	r1, r3
 80116f2:	65a1      	str	r1, [r4, #88]	; 0x58
  htim->State = HAL_TIM_STATE_READY;
 80116f4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80116f8:	2300      	movs	r3, #0
 80116fa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80116fe:	4618      	mov	r0, r3
}
 8011700:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011704:	4770      	bx	lr
  __HAL_LOCK(htim);
 8011706:	2002      	movs	r0, #2
}
 8011708:	4770      	bx	lr

0801170a <HAL_TIMEx_CommutCallback>:
}
 801170a:	4770      	bx	lr

0801170c <TIMEx_DMACommutationCplt>:
{
 801170c:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801170e:	6a80      	ldr	r0, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 8011710:	2301      	movs	r3, #1
 8011712:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIMEx_CommutCallback(htim);
 8011716:	f7ff fff8 	bl	801170a <HAL_TIMEx_CommutCallback>
}
 801171a:	bd08      	pop	{r3, pc}

0801171c <HAL_TIMEx_CommutHalfCpltCallback>:
}
 801171c:	4770      	bx	lr

0801171e <TIMEx_DMACommutationHalfCplt>:
{
 801171e:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011720:	6a80      	ldr	r0, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 8011722:	2301      	movs	r3, #1
 8011724:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  HAL_TIMEx_CommutHalfCpltCallback(htim);
 8011728:	f7ff fff8 	bl	801171c <HAL_TIMEx_CommutHalfCpltCallback>
}
 801172c:	bd08      	pop	{r3, pc}

0801172e <HAL_TIMEx_BreakCallback>:
}
 801172e:	4770      	bx	lr

08011730 <HAL_TIMEx_Break2Callback>:
}
 8011730:	4770      	bx	lr

08011732 <HAL_TIMEx_HallSensor_GetState>:
  return htim->State;
 8011732:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 8011736:	4770      	bx	lr

08011738 <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8011738:	6802      	ldr	r2, [r0, #0]
 801173a:	6813      	ldr	r3, [r2, #0]
 801173c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011740:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011742:	6802      	ldr	r2, [r0, #0]
 8011744:	6893      	ldr	r3, [r2, #8]
 8011746:	f023 0301 	bic.w	r3, r3, #1
 801174a:	6093      	str	r3, [r2, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801174c:	2320      	movs	r3, #32
 801174e:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011750:	2300      	movs	r3, #0
 8011752:	6603      	str	r3, [r0, #96]	; 0x60
}
 8011754:	4770      	bx	lr

08011756 <UART_TxISR_8BIT>:
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8011756:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8011758:	2b21      	cmp	r3, #33	; 0x21
 801175a:	d000      	beq.n	801175e <UART_TxISR_8BIT+0x8>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 801175c:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 801175e:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8011762:	b29b      	uxth	r3, r3
 8011764:	b16b      	cbz	r3, 8011782 <UART_TxISR_8BIT+0x2c>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8011766:	6803      	ldr	r3, [r0, #0]
 8011768:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 801176a:	7812      	ldrb	r2, [r2, #0]
 801176c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 801176e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8011770:	3301      	adds	r3, #1
 8011772:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8011774:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8011778:	3b01      	subs	r3, #1
 801177a:	b29b      	uxth	r3, r3
 801177c:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
}
 8011780:	e7ec      	b.n	801175c <UART_TxISR_8BIT+0x6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8011782:	6802      	ldr	r2, [r0, #0]
 8011784:	6813      	ldr	r3, [r2, #0]
 8011786:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801178a:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801178c:	6802      	ldr	r2, [r0, #0]
 801178e:	6813      	ldr	r3, [r2, #0]
 8011790:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011794:	6013      	str	r3, [r2, #0]
 8011796:	4770      	bx	lr

08011798 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8011798:	6f43      	ldr	r3, [r0, #116]	; 0x74
 801179a:	2b21      	cmp	r3, #33	; 0x21
 801179c:	d000      	beq.n	80117a0 <UART_TxISR_16BIT+0x8>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 801179e:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 80117a0:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80117a4:	b29b      	uxth	r3, r3
 80117a6:	b17b      	cbz	r3, 80117c8 <UART_TxISR_16BIT+0x30>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80117a8:	6802      	ldr	r2, [r0, #0]
 80117aa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80117ac:	881b      	ldrh	r3, [r3, #0]
 80117ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80117b2:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80117b4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80117b6:	3302      	adds	r3, #2
 80117b8:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 80117ba:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80117be:	3b01      	subs	r3, #1
 80117c0:	b29b      	uxth	r3, r3
 80117c2:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
}
 80117c6:	e7ea      	b.n	801179e <UART_TxISR_16BIT+0x6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80117c8:	6802      	ldr	r2, [r0, #0]
 80117ca:	6813      	ldr	r3, [r2, #0]
 80117cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80117d0:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80117d2:	6802      	ldr	r2, [r0, #0]
 80117d4:	6813      	ldr	r3, [r2, #0]
 80117d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80117da:	6013      	str	r3, [r2, #0]
 80117dc:	4770      	bx	lr
}
 80117de:	4770      	bx	lr
}
 80117e0:	4770      	bx	lr

080117e2 <HAL_UART_DeInit>:
  if (huart == NULL)
 80117e2:	b1c0      	cbz	r0, 8011816 <HAL_UART_DeInit+0x34>
{
 80117e4:	b538      	push	{r3, r4, r5, lr}
 80117e6:	4604      	mov	r4, r0
  huart->gState = HAL_UART_STATE_BUSY;
 80117e8:	2324      	movs	r3, #36	; 0x24
 80117ea:	6743      	str	r3, [r0, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 80117ec:	6802      	ldr	r2, [r0, #0]
 80117ee:	6813      	ldr	r3, [r2, #0]
 80117f0:	f023 0301 	bic.w	r3, r3, #1
 80117f4:	6013      	str	r3, [r2, #0]
  huart->Instance->CR1 = 0x0U;
 80117f6:	6803      	ldr	r3, [r0, #0]
 80117f8:	2500      	movs	r5, #0
 80117fa:	601d      	str	r5, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80117fc:	6803      	ldr	r3, [r0, #0]
 80117fe:	605d      	str	r5, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8011800:	6803      	ldr	r3, [r0, #0]
 8011802:	609d      	str	r5, [r3, #8]
  HAL_UART_MspDeInit(huart);
 8011804:	f7f2 feaa 	bl	800455c <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011808:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 801180a:	6765      	str	r5, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 801180c:	67a5      	str	r5, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 801180e:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
  return HAL_OK;
 8011812:	4628      	mov	r0, r5
}
 8011814:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8011816:	2001      	movs	r0, #1
}
 8011818:	4770      	bx	lr
	...

0801181c <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 801181c:	6f43      	ldr	r3, [r0, #116]	; 0x74
 801181e:	2b20      	cmp	r3, #32
 8011820:	d128      	bne.n	8011874 <HAL_UART_Transmit_IT+0x58>
    if ((pData == NULL) || (Size == 0U))
 8011822:	b349      	cbz	r1, 8011878 <HAL_UART_Transmit_IT+0x5c>
 8011824:	b352      	cbz	r2, 801187c <HAL_UART_Transmit_IT+0x60>
    __HAL_LOCK(huart);
 8011826:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 801182a:	2b01      	cmp	r3, #1
 801182c:	d028      	beq.n	8011880 <HAL_UART_Transmit_IT+0x64>
 801182e:	2301      	movs	r3, #1
 8011830:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->pTxBuffPtr  = pData;
 8011834:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8011836:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    huart->TxXferCount = Size;
 801183a:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    huart->TxISR       = NULL;
 801183e:	2300      	movs	r3, #0
 8011840:	6643      	str	r3, [r0, #100]	; 0x64
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011842:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011844:	2321      	movs	r3, #33	; 0x21
 8011846:	6743      	str	r3, [r0, #116]	; 0x74
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011848:	6883      	ldr	r3, [r0, #8]
 801184a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801184e:	d00b      	beq.n	8011868 <HAL_UART_Transmit_IT+0x4c>
      huart->TxISR = UART_TxISR_8BIT;
 8011850:	4b0c      	ldr	r3, [pc, #48]	; (8011884 <HAL_UART_Transmit_IT+0x68>)
 8011852:	6643      	str	r3, [r0, #100]	; 0x64
    __HAL_UNLOCK(huart);
 8011854:	2300      	movs	r3, #0
 8011856:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 801185a:	6801      	ldr	r1, [r0, #0]
 801185c:	680a      	ldr	r2, [r1, #0]
 801185e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8011862:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 8011864:	4618      	mov	r0, r3
 8011866:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011868:	6903      	ldr	r3, [r0, #16]
 801186a:	2b00      	cmp	r3, #0
 801186c:	d1f0      	bne.n	8011850 <HAL_UART_Transmit_IT+0x34>
      huart->TxISR = UART_TxISR_16BIT;
 801186e:	4b06      	ldr	r3, [pc, #24]	; (8011888 <HAL_UART_Transmit_IT+0x6c>)
 8011870:	6643      	str	r3, [r0, #100]	; 0x64
 8011872:	e7ef      	b.n	8011854 <HAL_UART_Transmit_IT+0x38>
    return HAL_BUSY;
 8011874:	2002      	movs	r0, #2
 8011876:	4770      	bx	lr
      return HAL_ERROR;
 8011878:	2001      	movs	r0, #1
 801187a:	4770      	bx	lr
 801187c:	2001      	movs	r0, #1
 801187e:	4770      	bx	lr
    __HAL_LOCK(huart);
 8011880:	2002      	movs	r0, #2
}
 8011882:	4770      	bx	lr
 8011884:	08011757 	.word	0x08011757
 8011888:	08011799 	.word	0x08011799

0801188c <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 801188c:	6f83      	ldr	r3, [r0, #120]	; 0x78
 801188e:	2b20      	cmp	r3, #32
 8011890:	d15a      	bne.n	8011948 <HAL_UART_Receive_IT+0xbc>
    if ((pData == NULL) || (Size == 0U))
 8011892:	2900      	cmp	r1, #0
 8011894:	d05a      	beq.n	801194c <HAL_UART_Receive_IT+0xc0>
 8011896:	2a00      	cmp	r2, #0
 8011898:	d05a      	beq.n	8011950 <HAL_UART_Receive_IT+0xc4>
    __HAL_LOCK(huart);
 801189a:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 801189e:	2b01      	cmp	r3, #1
 80118a0:	d058      	beq.n	8011954 <HAL_UART_Receive_IT+0xc8>
 80118a2:	2301      	movs	r3, #1
 80118a4:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->pRxBuffPtr  = pData;
 80118a8:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize  = Size;
 80118aa:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 80118ae:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    huart->RxISR       = NULL;
 80118b2:	2300      	movs	r3, #0
 80118b4:	6603      	str	r3, [r0, #96]	; 0x60
    UART_MASK_COMPUTATION(huart);
 80118b6:	6883      	ldr	r3, [r0, #8]
 80118b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80118bc:	d006      	beq.n	80118cc <HAL_UART_Receive_IT+0x40>
 80118be:	b9a3      	cbnz	r3, 80118ea <HAL_UART_Receive_IT+0x5e>
 80118c0:	6903      	ldr	r3, [r0, #16]
 80118c2:	b973      	cbnz	r3, 80118e2 <HAL_UART_Receive_IT+0x56>
 80118c4:	23ff      	movs	r3, #255	; 0xff
 80118c6:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 80118ca:	e014      	b.n	80118f6 <HAL_UART_Receive_IT+0x6a>
 80118cc:	6903      	ldr	r3, [r0, #16]
 80118ce:	b923      	cbnz	r3, 80118da <HAL_UART_Receive_IT+0x4e>
 80118d0:	f240 13ff 	movw	r3, #511	; 0x1ff
 80118d4:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 80118d8:	e00d      	b.n	80118f6 <HAL_UART_Receive_IT+0x6a>
 80118da:	23ff      	movs	r3, #255	; 0xff
 80118dc:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 80118e0:	e009      	b.n	80118f6 <HAL_UART_Receive_IT+0x6a>
 80118e2:	237f      	movs	r3, #127	; 0x7f
 80118e4:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 80118e8:	e005      	b.n	80118f6 <HAL_UART_Receive_IT+0x6a>
 80118ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80118ee:	d01b      	beq.n	8011928 <HAL_UART_Receive_IT+0x9c>
 80118f0:	2300      	movs	r3, #0
 80118f2:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80118f6:	2300      	movs	r3, #0
 80118f8:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80118fa:	2322      	movs	r3, #34	; 0x22
 80118fc:	6783      	str	r3, [r0, #120]	; 0x78
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80118fe:	6802      	ldr	r2, [r0, #0]
 8011900:	6893      	ldr	r3, [r2, #8]
 8011902:	f043 0301 	orr.w	r3, r3, #1
 8011906:	6093      	str	r3, [r2, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011908:	6883      	ldr	r3, [r0, #8]
 801190a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801190e:	d015      	beq.n	801193c <HAL_UART_Receive_IT+0xb0>
      huart->RxISR = UART_RxISR_8BIT;
 8011910:	4b11      	ldr	r3, [pc, #68]	; (8011958 <HAL_UART_Receive_IT+0xcc>)
 8011912:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_UNLOCK(huart);
 8011914:	2300      	movs	r3, #0
 8011916:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 801191a:	6801      	ldr	r1, [r0, #0]
 801191c:	680a      	ldr	r2, [r1, #0]
 801191e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8011922:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 8011924:	4618      	mov	r0, r3
 8011926:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8011928:	6903      	ldr	r3, [r0, #16]
 801192a:	b91b      	cbnz	r3, 8011934 <HAL_UART_Receive_IT+0xa8>
 801192c:	237f      	movs	r3, #127	; 0x7f
 801192e:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8011932:	e7e0      	b.n	80118f6 <HAL_UART_Receive_IT+0x6a>
 8011934:	233f      	movs	r3, #63	; 0x3f
 8011936:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 801193a:	e7dc      	b.n	80118f6 <HAL_UART_Receive_IT+0x6a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801193c:	6903      	ldr	r3, [r0, #16]
 801193e:	2b00      	cmp	r3, #0
 8011940:	d1e6      	bne.n	8011910 <HAL_UART_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 8011942:	4b06      	ldr	r3, [pc, #24]	; (801195c <HAL_UART_Receive_IT+0xd0>)
 8011944:	6603      	str	r3, [r0, #96]	; 0x60
 8011946:	e7e5      	b.n	8011914 <HAL_UART_Receive_IT+0x88>
    return HAL_BUSY;
 8011948:	2002      	movs	r0, #2
 801194a:	4770      	bx	lr
      return HAL_ERROR;
 801194c:	2001      	movs	r0, #1
 801194e:	4770      	bx	lr
 8011950:	2001      	movs	r0, #1
 8011952:	4770      	bx	lr
    __HAL_LOCK(huart);
 8011954:	2002      	movs	r0, #2
}
 8011956:	4770      	bx	lr
 8011958:	08011d9f 	.word	0x08011d9f
 801195c:	08011dff 	.word	0x08011dff

08011960 <HAL_UART_Transmit_DMA>:
{
 8011960:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8011962:	6f44      	ldr	r4, [r0, #116]	; 0x74
 8011964:	2c20      	cmp	r4, #32
 8011966:	d13e      	bne.n	80119e6 <HAL_UART_Transmit_DMA+0x86>
    if ((pData == NULL) || (Size == 0U))
 8011968:	2900      	cmp	r1, #0
 801196a:	d03e      	beq.n	80119ea <HAL_UART_Transmit_DMA+0x8a>
 801196c:	2a00      	cmp	r2, #0
 801196e:	d03e      	beq.n	80119ee <HAL_UART_Transmit_DMA+0x8e>
    __HAL_LOCK(huart);
 8011970:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8011974:	2b01      	cmp	r3, #1
 8011976:	d03c      	beq.n	80119f2 <HAL_UART_Transmit_DMA+0x92>
 8011978:	4613      	mov	r3, r2
 801197a:	4604      	mov	r4, r0
 801197c:	2201      	movs	r2, #1
 801197e:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    huart->pTxBuffPtr  = pData;
 8011982:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8011984:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
    huart->TxXferCount = Size;
 8011988:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801198c:	2200      	movs	r2, #0
 801198e:	67c2      	str	r2, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011990:	2221      	movs	r2, #33	; 0x21
 8011992:	6742      	str	r2, [r0, #116]	; 0x74
    if (huart->hdmatx != NULL)
 8011994:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8011996:	b18a      	cbz	r2, 80119bc <HAL_UART_Transmit_DMA+0x5c>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8011998:	4917      	ldr	r1, [pc, #92]	; (80119f8 <HAL_UART_Transmit_DMA+0x98>)
 801199a:	62d1      	str	r1, [r2, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 801199c:	6e82      	ldr	r2, [r0, #104]	; 0x68
 801199e:	4917      	ldr	r1, [pc, #92]	; (80119fc <HAL_UART_Transmit_DMA+0x9c>)
 80119a0:	6311      	str	r1, [r2, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80119a2:	6e82      	ldr	r2, [r0, #104]	; 0x68
 80119a4:	4916      	ldr	r1, [pc, #88]	; (8011a00 <HAL_UART_Transmit_DMA+0xa0>)
 80119a6:	6351      	str	r1, [r2, #52]	; 0x34
      huart->hdmatx->XferAbortCallback = NULL;
 80119a8:	6e82      	ldr	r2, [r0, #104]	; 0x68
 80119aa:	2100      	movs	r1, #0
 80119ac:	6391      	str	r1, [r2, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80119ae:	6802      	ldr	r2, [r0, #0]
 80119b0:	3228      	adds	r2, #40	; 0x28
 80119b2:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80119b4:	6e80      	ldr	r0, [r0, #104]	; 0x68
 80119b6:	f7f3 fb28 	bl	800500a <HAL_DMA_Start_IT>
 80119ba:	b958      	cbnz	r0, 80119d4 <HAL_UART_Transmit_DMA+0x74>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80119bc:	6823      	ldr	r3, [r4, #0]
 80119be:	2240      	movs	r2, #64	; 0x40
 80119c0:	621a      	str	r2, [r3, #32]
    __HAL_UNLOCK(huart);
 80119c2:	2000      	movs	r0, #0
 80119c4:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80119c8:	6822      	ldr	r2, [r4, #0]
 80119ca:	6893      	ldr	r3, [r2, #8]
 80119cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80119d0:	6093      	str	r3, [r2, #8]
    return HAL_OK;
 80119d2:	e009      	b.n	80119e8 <HAL_UART_Transmit_DMA+0x88>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80119d4:	2310      	movs	r3, #16
 80119d6:	67e3      	str	r3, [r4, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 80119d8:	2300      	movs	r3, #0
 80119da:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
        huart->gState = HAL_UART_STATE_READY;
 80119de:	2320      	movs	r3, #32
 80119e0:	6763      	str	r3, [r4, #116]	; 0x74
        return HAL_ERROR;
 80119e2:	2001      	movs	r0, #1
 80119e4:	e000      	b.n	80119e8 <HAL_UART_Transmit_DMA+0x88>
    return HAL_BUSY;
 80119e6:	2002      	movs	r0, #2
}
 80119e8:	bd10      	pop	{r4, pc}
      return HAL_ERROR;
 80119ea:	2001      	movs	r0, #1
 80119ec:	e7fc      	b.n	80119e8 <HAL_UART_Transmit_DMA+0x88>
 80119ee:	2001      	movs	r0, #1
 80119f0:	e7fa      	b.n	80119e8 <HAL_UART_Transmit_DMA+0x88>
    __HAL_LOCK(huart);
 80119f2:	2002      	movs	r0, #2
 80119f4:	e7f8      	b.n	80119e8 <HAL_UART_Transmit_DMA+0x88>
 80119f6:	bf00      	nop
 80119f8:	08011d5f 	.word	0x08011d5f
 80119fc:	08011d93 	.word	0x08011d93
 8011a00:	08011eab 	.word	0x08011eab

08011a04 <HAL_UART_Receive_DMA>:
{
 8011a04:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8011a06:	6f84      	ldr	r4, [r0, #120]	; 0x78
 8011a08:	2c20      	cmp	r4, #32
 8011a0a:	d143      	bne.n	8011a94 <HAL_UART_Receive_DMA+0x90>
    if ((pData == NULL) || (Size == 0U))
 8011a0c:	2900      	cmp	r1, #0
 8011a0e:	d043      	beq.n	8011a98 <HAL_UART_Receive_DMA+0x94>
 8011a10:	2a00      	cmp	r2, #0
 8011a12:	d043      	beq.n	8011a9c <HAL_UART_Receive_DMA+0x98>
    __HAL_LOCK(huart);
 8011a14:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8011a18:	2b01      	cmp	r3, #1
 8011a1a:	d041      	beq.n	8011aa0 <HAL_UART_Receive_DMA+0x9c>
 8011a1c:	4613      	mov	r3, r2
 8011a1e:	4604      	mov	r4, r0
 8011a20:	2201      	movs	r2, #1
 8011a22:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    huart->pRxBuffPtr = pData;
 8011a26:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize = Size;
 8011a28:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011a2c:	2200      	movs	r2, #0
 8011a2e:	67c2      	str	r2, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011a30:	2222      	movs	r2, #34	; 0x22
 8011a32:	6782      	str	r2, [r0, #120]	; 0x78
    if (huart->hdmarx != NULL)
 8011a34:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8011a36:	b18a      	cbz	r2, 8011a5c <HAL_UART_Receive_DMA+0x58>
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8011a38:	491a      	ldr	r1, [pc, #104]	; (8011aa4 <HAL_UART_Receive_DMA+0xa0>)
 8011a3a:	62d1      	str	r1, [r2, #44]	; 0x2c
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8011a3c:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8011a3e:	491a      	ldr	r1, [pc, #104]	; (8011aa8 <HAL_UART_Receive_DMA+0xa4>)
 8011a40:	6311      	str	r1, [r2, #48]	; 0x30
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8011a42:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8011a44:	4919      	ldr	r1, [pc, #100]	; (8011aac <HAL_UART_Receive_DMA+0xa8>)
 8011a46:	6351      	str	r1, [r2, #52]	; 0x34
      huart->hdmarx->XferAbortCallback = NULL;
 8011a48:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8011a4a:	2100      	movs	r1, #0
 8011a4c:	6391      	str	r1, [r2, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8011a4e:	6801      	ldr	r1, [r0, #0]
 8011a50:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8011a52:	3124      	adds	r1, #36	; 0x24
 8011a54:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
 8011a56:	f7f3 fad8 	bl	800500a <HAL_DMA_Start_IT>
 8011a5a:	b990      	cbnz	r0, 8011a82 <HAL_UART_Receive_DMA+0x7e>
    __HAL_UNLOCK(huart);
 8011a5c:	2000      	movs	r0, #0
 8011a5e:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011a62:	6822      	ldr	r2, [r4, #0]
 8011a64:	6813      	ldr	r3, [r2, #0]
 8011a66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011a6a:	6013      	str	r3, [r2, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011a6c:	6822      	ldr	r2, [r4, #0]
 8011a6e:	6893      	ldr	r3, [r2, #8]
 8011a70:	f043 0301 	orr.w	r3, r3, #1
 8011a74:	6093      	str	r3, [r2, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011a76:	6822      	ldr	r2, [r4, #0]
 8011a78:	6893      	ldr	r3, [r2, #8]
 8011a7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011a7e:	6093      	str	r3, [r2, #8]
    return HAL_OK;
 8011a80:	e009      	b.n	8011a96 <HAL_UART_Receive_DMA+0x92>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011a82:	2310      	movs	r3, #16
 8011a84:	67e3      	str	r3, [r4, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 8011a86:	2300      	movs	r3, #0
 8011a88:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
        huart->gState = HAL_UART_STATE_READY;
 8011a8c:	2320      	movs	r3, #32
 8011a8e:	6763      	str	r3, [r4, #116]	; 0x74
        return HAL_ERROR;
 8011a90:	2001      	movs	r0, #1
 8011a92:	e000      	b.n	8011a96 <HAL_UART_Receive_DMA+0x92>
    return HAL_BUSY;
 8011a94:	2002      	movs	r0, #2
}
 8011a96:	bd10      	pop	{r4, pc}
      return HAL_ERROR;
 8011a98:	2001      	movs	r0, #1
 8011a9a:	e7fc      	b.n	8011a96 <HAL_UART_Receive_DMA+0x92>
 8011a9c:	2001      	movs	r0, #1
 8011a9e:	e7fa      	b.n	8011a96 <HAL_UART_Receive_DMA+0x92>
    __HAL_LOCK(huart);
 8011aa0:	2002      	movs	r0, #2
 8011aa2:	e7f8      	b.n	8011a96 <HAL_UART_Receive_DMA+0x92>
 8011aa4:	08011e5f 	.word	0x08011e5f
 8011aa8:	08011e9f 	.word	0x08011e9f
 8011aac:	08011eab 	.word	0x08011eab

08011ab0 <HAL_UART_DMAPause>:
{
 8011ab0:	b410      	push	{r4}
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8011ab2:	6f44      	ldr	r4, [r0, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8011ab4:	6f81      	ldr	r1, [r0, #120]	; 0x78
  __HAL_LOCK(huart);
 8011ab6:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8011aba:	2b01      	cmp	r3, #1
 8011abc:	d02b      	beq.n	8011b16 <HAL_UART_DMAPause+0x66>
 8011abe:	2301      	movs	r3, #1
 8011ac0:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011ac4:	6803      	ldr	r3, [r0, #0]
 8011ac6:	689a      	ldr	r2, [r3, #8]
 8011ac8:	f012 0f80 	tst.w	r2, #128	; 0x80
 8011acc:	d001      	beq.n	8011ad2 <HAL_UART_DMAPause+0x22>
 8011ace:	2c21      	cmp	r4, #33	; 0x21
 8011ad0:	d00d      	beq.n	8011aee <HAL_UART_DMAPause+0x3e>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011ad2:	6803      	ldr	r3, [r0, #0]
 8011ad4:	689a      	ldr	r2, [r3, #8]
 8011ad6:	f012 0f40 	tst.w	r2, #64	; 0x40
 8011ada:	d001      	beq.n	8011ae0 <HAL_UART_DMAPause+0x30>
 8011adc:	2922      	cmp	r1, #34	; 0x22
 8011ade:	d00b      	beq.n	8011af8 <HAL_UART_DMAPause+0x48>
  __HAL_UNLOCK(huart);
 8011ae0:	2300      	movs	r3, #0
 8011ae2:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  return HAL_OK;
 8011ae6:	4618      	mov	r0, r3
}
 8011ae8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011aec:	4770      	bx	lr
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011aee:	689a      	ldr	r2, [r3, #8]
 8011af0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011af4:	609a      	str	r2, [r3, #8]
 8011af6:	e7ec      	b.n	8011ad2 <HAL_UART_DMAPause+0x22>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011af8:	681a      	ldr	r2, [r3, #0]
 8011afa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8011afe:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011b00:	6802      	ldr	r2, [r0, #0]
 8011b02:	6893      	ldr	r3, [r2, #8]
 8011b04:	f023 0301 	bic.w	r3, r3, #1
 8011b08:	6093      	str	r3, [r2, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011b0a:	6802      	ldr	r2, [r0, #0]
 8011b0c:	6893      	ldr	r3, [r2, #8]
 8011b0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011b12:	6093      	str	r3, [r2, #8]
 8011b14:	e7e4      	b.n	8011ae0 <HAL_UART_DMAPause+0x30>
  __HAL_LOCK(huart);
 8011b16:	2002      	movs	r0, #2
 8011b18:	e7e6      	b.n	8011ae8 <HAL_UART_DMAPause+0x38>

08011b1a <HAL_UART_DMAResume>:
  __HAL_LOCK(huart);
 8011b1a:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8011b1e:	2b01      	cmp	r3, #1
 8011b20:	d026      	beq.n	8011b70 <HAL_UART_DMAResume+0x56>
 8011b22:	2301      	movs	r3, #1
 8011b24:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8011b28:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8011b2a:	2b21      	cmp	r3, #33	; 0x21
 8011b2c:	d007      	beq.n	8011b3e <HAL_UART_DMAResume+0x24>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011b2e:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8011b30:	2b22      	cmp	r3, #34	; 0x22
 8011b32:	d00a      	beq.n	8011b4a <HAL_UART_DMAResume+0x30>
  __HAL_UNLOCK(huart);
 8011b34:	2300      	movs	r3, #0
 8011b36:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  return HAL_OK;
 8011b3a:	4618      	mov	r0, r3
 8011b3c:	4770      	bx	lr
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011b3e:	6802      	ldr	r2, [r0, #0]
 8011b40:	6893      	ldr	r3, [r2, #8]
 8011b42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b46:	6093      	str	r3, [r2, #8]
 8011b48:	e7f1      	b.n	8011b2e <HAL_UART_DMAResume+0x14>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011b4a:	6803      	ldr	r3, [r0, #0]
 8011b4c:	2208      	movs	r2, #8
 8011b4e:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011b50:	6802      	ldr	r2, [r0, #0]
 8011b52:	6813      	ldr	r3, [r2, #0]
 8011b54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011b58:	6013      	str	r3, [r2, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011b5a:	6802      	ldr	r2, [r0, #0]
 8011b5c:	6893      	ldr	r3, [r2, #8]
 8011b5e:	f043 0301 	orr.w	r3, r3, #1
 8011b62:	6093      	str	r3, [r2, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011b64:	6802      	ldr	r2, [r0, #0]
 8011b66:	6893      	ldr	r3, [r2, #8]
 8011b68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011b6c:	6093      	str	r3, [r2, #8]
 8011b6e:	e7e1      	b.n	8011b34 <HAL_UART_DMAResume+0x1a>
  __HAL_LOCK(huart);
 8011b70:	2002      	movs	r0, #2
}
 8011b72:	4770      	bx	lr

08011b74 <HAL_UART_DMAStop>:
{
 8011b74:	b538      	push	{r3, r4, r5, lr}
 8011b76:	4604      	mov	r4, r0
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8011b78:	6f41      	ldr	r1, [r0, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8011b7a:	6f85      	ldr	r5, [r0, #120]	; 0x78
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011b7c:	6803      	ldr	r3, [r0, #0]
 8011b7e:	689a      	ldr	r2, [r3, #8]
 8011b80:	f012 0f80 	tst.w	r2, #128	; 0x80
 8011b84:	d001      	beq.n	8011b8a <HAL_UART_DMAStop+0x16>
 8011b86:	2921      	cmp	r1, #33	; 0x21
 8011b88:	d008      	beq.n	8011b9c <HAL_UART_DMAStop+0x28>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011b8a:	6823      	ldr	r3, [r4, #0]
 8011b8c:	689a      	ldr	r2, [r3, #8]
 8011b8e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8011b92:	d034      	beq.n	8011bfe <HAL_UART_DMAStop+0x8a>
 8011b94:	2d22      	cmp	r5, #34	; 0x22
 8011b96:	d01b      	beq.n	8011bd0 <HAL_UART_DMAStop+0x5c>
  return HAL_OK;
 8011b98:	2000      	movs	r0, #0
 8011b9a:	e031      	b.n	8011c00 <HAL_UART_DMAStop+0x8c>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011b9c:	689a      	ldr	r2, [r3, #8]
 8011b9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011ba2:	609a      	str	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 8011ba4:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8011ba6:	b110      	cbz	r0, 8011bae <HAL_UART_DMAStop+0x3a>
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8011ba8:	f7f3 fa7c 	bl	80050a4 <HAL_DMA_Abort>
 8011bac:	b938      	cbnz	r0, 8011bbe <HAL_UART_DMAStop+0x4a>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8011bae:	6822      	ldr	r2, [r4, #0]
 8011bb0:	6813      	ldr	r3, [r2, #0]
 8011bb2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8011bb6:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8011bb8:	2320      	movs	r3, #32
 8011bba:	6763      	str	r3, [r4, #116]	; 0x74
 8011bbc:	e7e5      	b.n	8011b8a <HAL_UART_DMAStop+0x16>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8011bbe:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8011bc0:	f7f3 fbe9 	bl	8005396 <HAL_DMA_GetError>
 8011bc4:	2820      	cmp	r0, #32
 8011bc6:	d1f2      	bne.n	8011bae <HAL_UART_DMAStop+0x3a>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011bc8:	2310      	movs	r3, #16
 8011bca:	67e3      	str	r3, [r4, #124]	; 0x7c
          return HAL_TIMEOUT;
 8011bcc:	2003      	movs	r0, #3
 8011bce:	e017      	b.n	8011c00 <HAL_UART_DMAStop+0x8c>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011bd0:	689a      	ldr	r2, [r3, #8]
 8011bd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011bd6:	609a      	str	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 8011bd8:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8011bda:	b110      	cbz	r0, 8011be2 <HAL_UART_DMAStop+0x6e>
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8011bdc:	f7f3 fa62 	bl	80050a4 <HAL_DMA_Abort>
 8011be0:	b920      	cbnz	r0, 8011bec <HAL_UART_DMAStop+0x78>
    UART_EndRxTransfer(huart);
 8011be2:	4620      	mov	r0, r4
 8011be4:	f7ff fda8 	bl	8011738 <UART_EndRxTransfer>
  return HAL_OK;
 8011be8:	2000      	movs	r0, #0
 8011bea:	e009      	b.n	8011c00 <HAL_UART_DMAStop+0x8c>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8011bec:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8011bee:	f7f3 fbd2 	bl	8005396 <HAL_DMA_GetError>
 8011bf2:	2820      	cmp	r0, #32
 8011bf4:	d1f5      	bne.n	8011be2 <HAL_UART_DMAStop+0x6e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011bf6:	2310      	movs	r3, #16
 8011bf8:	67e3      	str	r3, [r4, #124]	; 0x7c
          return HAL_TIMEOUT;
 8011bfa:	2003      	movs	r0, #3
 8011bfc:	e000      	b.n	8011c00 <HAL_UART_DMAStop+0x8c>
  return HAL_OK;
 8011bfe:	2000      	movs	r0, #0
}
 8011c00:	bd38      	pop	{r3, r4, r5, pc}

08011c02 <HAL_UART_Abort>:
{
 8011c02:	b510      	push	{r4, lr}
 8011c04:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8011c06:	6802      	ldr	r2, [r0, #0]
 8011c08:	6813      	ldr	r3, [r2, #0]
 8011c0a:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8011c0e:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011c10:	6802      	ldr	r2, [r0, #0]
 8011c12:	6893      	ldr	r3, [r2, #8]
 8011c14:	f023 0301 	bic.w	r3, r3, #1
 8011c18:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8011c1a:	6803      	ldr	r3, [r0, #0]
 8011c1c:	689a      	ldr	r2, [r3, #8]
 8011c1e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8011c22:	d00b      	beq.n	8011c3c <HAL_UART_Abort+0x3a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011c24:	689a      	ldr	r2, [r3, #8]
 8011c26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011c2a:	609a      	str	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 8011c2c:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8011c2e:	b12b      	cbz	r3, 8011c3c <HAL_UART_Abort+0x3a>
      huart->hdmatx->XferAbortCallback = NULL;
 8011c30:	2200      	movs	r2, #0
 8011c32:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8011c34:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8011c36:	f7f3 fa35 	bl	80050a4 <HAL_DMA_Abort>
 8011c3a:	bb10      	cbnz	r0, 8011c82 <HAL_UART_Abort+0x80>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011c3c:	6823      	ldr	r3, [r4, #0]
 8011c3e:	689a      	ldr	r2, [r3, #8]
 8011c40:	f012 0f40 	tst.w	r2, #64	; 0x40
 8011c44:	d00b      	beq.n	8011c5e <HAL_UART_Abort+0x5c>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011c46:	689a      	ldr	r2, [r3, #8]
 8011c48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011c4c:	609a      	str	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 8011c4e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8011c50:	b12b      	cbz	r3, 8011c5e <HAL_UART_Abort+0x5c>
      huart->hdmarx->XferAbortCallback = NULL;
 8011c52:	2200      	movs	r2, #0
 8011c54:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8011c56:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8011c58:	f7f3 fa24 	bl	80050a4 <HAL_DMA_Abort>
 8011c5c:	b9d0      	cbnz	r0, 8011c94 <HAL_UART_Abort+0x92>
  huart->TxXferCount = 0U;
 8011c5e:	2000      	movs	r0, #0
 8011c60:	f8a4 0052 	strh.w	r0, [r4, #82]	; 0x52
  huart->RxXferCount = 0U;
 8011c64:	f8a4 005a 	strh.w	r0, [r4, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8011c68:	6823      	ldr	r3, [r4, #0]
 8011c6a:	220f      	movs	r2, #15
 8011c6c:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011c6e:	6822      	ldr	r2, [r4, #0]
 8011c70:	8b13      	ldrh	r3, [r2, #24]
 8011c72:	f043 0308 	orr.w	r3, r3, #8
 8011c76:	8313      	strh	r3, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 8011c78:	2320      	movs	r3, #32
 8011c7a:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8011c7c:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011c7e:	67e0      	str	r0, [r4, #124]	; 0x7c
}
 8011c80:	bd10      	pop	{r4, pc}
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8011c82:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8011c84:	f7f3 fb87 	bl	8005396 <HAL_DMA_GetError>
 8011c88:	2820      	cmp	r0, #32
 8011c8a:	d1d7      	bne.n	8011c3c <HAL_UART_Abort+0x3a>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011c8c:	2310      	movs	r3, #16
 8011c8e:	67e3      	str	r3, [r4, #124]	; 0x7c
          return HAL_TIMEOUT;
 8011c90:	2003      	movs	r0, #3
 8011c92:	e7f5      	b.n	8011c80 <HAL_UART_Abort+0x7e>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8011c94:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8011c96:	f7f3 fb7e 	bl	8005396 <HAL_DMA_GetError>
 8011c9a:	2820      	cmp	r0, #32
 8011c9c:	d1df      	bne.n	8011c5e <HAL_UART_Abort+0x5c>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011c9e:	2310      	movs	r3, #16
 8011ca0:	67e3      	str	r3, [r4, #124]	; 0x7c
          return HAL_TIMEOUT;
 8011ca2:	2003      	movs	r0, #3
 8011ca4:	e7ec      	b.n	8011c80 <HAL_UART_Abort+0x7e>

08011ca6 <HAL_UART_AbortTransmit>:
{
 8011ca6:	b510      	push	{r4, lr}
 8011ca8:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8011caa:	6802      	ldr	r2, [r0, #0]
 8011cac:	6813      	ldr	r3, [r2, #0]
 8011cae:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8011cb2:	6013      	str	r3, [r2, #0]
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8011cb4:	6803      	ldr	r3, [r0, #0]
 8011cb6:	689a      	ldr	r2, [r3, #8]
 8011cb8:	f012 0f80 	tst.w	r2, #128	; 0x80
 8011cbc:	d00b      	beq.n	8011cd6 <HAL_UART_AbortTransmit+0x30>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011cbe:	689a      	ldr	r2, [r3, #8]
 8011cc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011cc4:	609a      	str	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 8011cc6:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8011cc8:	b12b      	cbz	r3, 8011cd6 <HAL_UART_AbortTransmit+0x30>
      huart->hdmatx->XferAbortCallback = NULL;
 8011cca:	2200      	movs	r2, #0
 8011ccc:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8011cce:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8011cd0:	f7f3 f9e8 	bl	80050a4 <HAL_DMA_Abort>
 8011cd4:	b928      	cbnz	r0, 8011ce2 <HAL_UART_AbortTransmit+0x3c>
  huart->TxXferCount = 0U;
 8011cd6:	2000      	movs	r0, #0
 8011cd8:	f8a4 0052 	strh.w	r0, [r4, #82]	; 0x52
  huart->gState = HAL_UART_STATE_READY;
 8011cdc:	2320      	movs	r3, #32
 8011cde:	6763      	str	r3, [r4, #116]	; 0x74
}
 8011ce0:	bd10      	pop	{r4, pc}
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8011ce2:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8011ce4:	f7f3 fb57 	bl	8005396 <HAL_DMA_GetError>
 8011ce8:	2820      	cmp	r0, #32
 8011cea:	d1f4      	bne.n	8011cd6 <HAL_UART_AbortTransmit+0x30>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011cec:	2310      	movs	r3, #16
 8011cee:	67e3      	str	r3, [r4, #124]	; 0x7c
          return HAL_TIMEOUT;
 8011cf0:	2003      	movs	r0, #3
 8011cf2:	e7f5      	b.n	8011ce0 <HAL_UART_AbortTransmit+0x3a>

08011cf4 <HAL_UART_AbortReceive>:
{
 8011cf4:	b510      	push	{r4, lr}
 8011cf6:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8011cf8:	6802      	ldr	r2, [r0, #0]
 8011cfa:	6813      	ldr	r3, [r2, #0]
 8011cfc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011d00:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011d02:	6802      	ldr	r2, [r0, #0]
 8011d04:	6893      	ldr	r3, [r2, #8]
 8011d06:	f023 0301 	bic.w	r3, r3, #1
 8011d0a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011d0c:	6803      	ldr	r3, [r0, #0]
 8011d0e:	689a      	ldr	r2, [r3, #8]
 8011d10:	f012 0f40 	tst.w	r2, #64	; 0x40
 8011d14:	d00b      	beq.n	8011d2e <HAL_UART_AbortReceive+0x3a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011d16:	689a      	ldr	r2, [r3, #8]
 8011d18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011d1c:	609a      	str	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 8011d1e:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8011d20:	b12b      	cbz	r3, 8011d2e <HAL_UART_AbortReceive+0x3a>
      huart->hdmarx->XferAbortCallback = NULL;
 8011d22:	2200      	movs	r2, #0
 8011d24:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8011d26:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
 8011d28:	f7f3 f9bc 	bl	80050a4 <HAL_DMA_Abort>
 8011d2c:	b968      	cbnz	r0, 8011d4a <HAL_UART_AbortReceive+0x56>
  huart->RxXferCount = 0U;
 8011d2e:	2000      	movs	r0, #0
 8011d30:	f8a4 005a 	strh.w	r0, [r4, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8011d34:	6823      	ldr	r3, [r4, #0]
 8011d36:	220f      	movs	r2, #15
 8011d38:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011d3a:	6822      	ldr	r2, [r4, #0]
 8011d3c:	8b13      	ldrh	r3, [r2, #24]
 8011d3e:	f043 0308 	orr.w	r3, r3, #8
 8011d42:	8313      	strh	r3, [r2, #24]
  huart->RxState = HAL_UART_STATE_READY;
 8011d44:	2320      	movs	r3, #32
 8011d46:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8011d48:	bd10      	pop	{r4, pc}
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8011d4a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8011d4c:	f7f3 fb23 	bl	8005396 <HAL_DMA_GetError>
 8011d50:	2820      	cmp	r0, #32
 8011d52:	d1ec      	bne.n	8011d2e <HAL_UART_AbortReceive+0x3a>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011d54:	2310      	movs	r3, #16
 8011d56:	67e3      	str	r3, [r4, #124]	; 0x7c
          return HAL_TIMEOUT;
 8011d58:	2003      	movs	r0, #3
 8011d5a:	e7f5      	b.n	8011d48 <HAL_UART_AbortReceive+0x54>

08011d5c <HAL_UART_TxCpltCallback>:
}
 8011d5c:	4770      	bx	lr

08011d5e <UART_DMATransmitCplt>:
{
 8011d5e:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011d60:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8011d62:	6802      	ldr	r2, [r0, #0]
 8011d64:	6812      	ldr	r2, [r2, #0]
 8011d66:	f012 0f20 	tst.w	r2, #32
 8011d6a:	d10d      	bne.n	8011d88 <UART_DMATransmitCplt+0x2a>
    huart->TxXferCount = 0U;
 8011d6c:	2200      	movs	r2, #0
 8011d6e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011d72:	6819      	ldr	r1, [r3, #0]
 8011d74:	688a      	ldr	r2, [r1, #8]
 8011d76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011d7a:	608a      	str	r2, [r1, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011d7c:	681a      	ldr	r2, [r3, #0]
 8011d7e:	6813      	ldr	r3, [r2, #0]
 8011d80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d84:	6013      	str	r3, [r2, #0]
}
 8011d86:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8011d88:	4618      	mov	r0, r3
 8011d8a:	f7ff ffe7 	bl	8011d5c <HAL_UART_TxCpltCallback>
}
 8011d8e:	e7fa      	b.n	8011d86 <UART_DMATransmitCplt+0x28>

08011d90 <HAL_UART_TxHalfCpltCallback>:
}
 8011d90:	4770      	bx	lr

08011d92 <UART_DMATxHalfCplt>:
{
 8011d92:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8011d94:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8011d96:	f7ff fffb 	bl	8011d90 <HAL_UART_TxHalfCpltCallback>
}
 8011d9a:	bd08      	pop	{r3, pc}
}
 8011d9c:	4770      	bx	lr

08011d9e <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8011d9e:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011da0:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8011da2:	2b22      	cmp	r3, #34	; 0x22
 8011da4:	d005      	beq.n	8011db2 <UART_RxISR_8BIT+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011da6:	6802      	ldr	r2, [r0, #0]
 8011da8:	8b13      	ldrh	r3, [r2, #24]
 8011daa:	f043 0308 	orr.w	r3, r3, #8
 8011dae:	8313      	strh	r3, [r2, #24]
  }
}
 8011db0:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011db2:	6803      	ldr	r3, [r0, #0]
 8011db4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011db6:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8011db8:	f890 105c 	ldrb.w	r1, [r0, #92]	; 0x5c
 8011dbc:	400b      	ands	r3, r1
 8011dbe:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8011dc0:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8011dc2:	3301      	adds	r3, #1
 8011dc4:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8011dc6:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8011dca:	3b01      	subs	r3, #1
 8011dcc:	b29b      	uxth	r3, r3
 8011dce:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8011dd2:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8011dd6:	b29b      	uxth	r3, r3
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d1e9      	bne.n	8011db0 <UART_RxISR_8BIT+0x12>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8011ddc:	6802      	ldr	r2, [r0, #0]
 8011dde:	6813      	ldr	r3, [r2, #0]
 8011de0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011de4:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011de6:	6802      	ldr	r2, [r0, #0]
 8011de8:	6893      	ldr	r3, [r2, #8]
 8011dea:	f023 0301 	bic.w	r3, r3, #1
 8011dee:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8011df0:	2320      	movs	r3, #32
 8011df2:	6783      	str	r3, [r0, #120]	; 0x78
      huart->RxISR = NULL;
 8011df4:	2300      	movs	r3, #0
 8011df6:	6603      	str	r3, [r0, #96]	; 0x60
      HAL_UART_RxCpltCallback(huart);
 8011df8:	f7f1 f9a0 	bl	800313c <HAL_UART_RxCpltCallback>
 8011dfc:	e7d8      	b.n	8011db0 <UART_RxISR_8BIT+0x12>

08011dfe <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8011dfe:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011e00:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8011e02:	2b22      	cmp	r3, #34	; 0x22
 8011e04:	d005      	beq.n	8011e12 <UART_RxISR_16BIT+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011e06:	6802      	ldr	r2, [r0, #0]
 8011e08:	8b13      	ldrh	r3, [r2, #24]
 8011e0a:	f043 0308 	orr.w	r3, r3, #8
 8011e0e:	8313      	strh	r3, [r2, #24]
  }
}
 8011e10:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011e12:	6803      	ldr	r3, [r0, #0]
 8011e14:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011e16:	6d42      	ldr	r2, [r0, #84]	; 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 8011e18:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8011e1c:	400b      	ands	r3, r1
 8011e1e:	8013      	strh	r3, [r2, #0]
    huart->pRxBuffPtr += 2U;
 8011e20:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8011e22:	3302      	adds	r3, #2
 8011e24:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8011e26:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8011e2a:	3b01      	subs	r3, #1
 8011e2c:	b29b      	uxth	r3, r3
 8011e2e:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8011e32:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8011e36:	b29b      	uxth	r3, r3
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d1e9      	bne.n	8011e10 <UART_RxISR_16BIT+0x12>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8011e3c:	6802      	ldr	r2, [r0, #0]
 8011e3e:	6813      	ldr	r3, [r2, #0]
 8011e40:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011e44:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011e46:	6802      	ldr	r2, [r0, #0]
 8011e48:	6893      	ldr	r3, [r2, #8]
 8011e4a:	f023 0301 	bic.w	r3, r3, #1
 8011e4e:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8011e50:	2320      	movs	r3, #32
 8011e52:	6783      	str	r3, [r0, #120]	; 0x78
      huart->RxISR = NULL;
 8011e54:	2300      	movs	r3, #0
 8011e56:	6603      	str	r3, [r0, #96]	; 0x60
      HAL_UART_RxCpltCallback(huart);
 8011e58:	f7f1 f970 	bl	800313c <HAL_UART_RxCpltCallback>
 8011e5c:	e7d8      	b.n	8011e10 <UART_RxISR_16BIT+0x12>

08011e5e <UART_DMAReceiveCplt>:
{
 8011e5e:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011e60:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8011e62:	6802      	ldr	r2, [r0, #0]
 8011e64:	6812      	ldr	r2, [r2, #0]
 8011e66:	f012 0f20 	tst.w	r2, #32
 8011e6a:	d113      	bne.n	8011e94 <UART_DMAReceiveCplt+0x36>
    huart->RxXferCount = 0U;
 8011e6c:	2200      	movs	r2, #0
 8011e6e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011e72:	6819      	ldr	r1, [r3, #0]
 8011e74:	680a      	ldr	r2, [r1, #0]
 8011e76:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8011e7a:	600a      	str	r2, [r1, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011e7c:	6819      	ldr	r1, [r3, #0]
 8011e7e:	688a      	ldr	r2, [r1, #8]
 8011e80:	f022 0201 	bic.w	r2, r2, #1
 8011e84:	608a      	str	r2, [r1, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011e86:	6819      	ldr	r1, [r3, #0]
 8011e88:	688a      	ldr	r2, [r1, #8]
 8011e8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011e8e:	608a      	str	r2, [r1, #8]
    huart->RxState = HAL_UART_STATE_READY;
 8011e90:	2220      	movs	r2, #32
 8011e92:	679a      	str	r2, [r3, #120]	; 0x78
  HAL_UART_RxCpltCallback(huart);
 8011e94:	4618      	mov	r0, r3
 8011e96:	f7f1 f951 	bl	800313c <HAL_UART_RxCpltCallback>
}
 8011e9a:	bd08      	pop	{r3, pc}

08011e9c <HAL_UART_RxHalfCpltCallback>:
}
 8011e9c:	4770      	bx	lr

08011e9e <UART_DMARxHalfCplt>:
{
 8011e9e:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart);
 8011ea0:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8011ea2:	f7ff fffb 	bl	8011e9c <HAL_UART_RxHalfCpltCallback>
}
 8011ea6:	bd08      	pop	{r3, pc}

08011ea8 <HAL_UART_ErrorCallback>:
}
 8011ea8:	4770      	bx	lr

08011eaa <UART_DMAError>:
{
 8011eaa:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011eac:	6a84      	ldr	r4, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8011eae:	6f60      	ldr	r0, [r4, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8011eb0:	6fa1      	ldr	r1, [r4, #120]	; 0x78
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011eb2:	6823      	ldr	r3, [r4, #0]
 8011eb4:	689a      	ldr	r2, [r3, #8]
 8011eb6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8011eba:	d001      	beq.n	8011ec0 <UART_DMAError+0x16>
 8011ebc:	2821      	cmp	r0, #33	; 0x21
 8011ebe:	d00e      	beq.n	8011ede <UART_DMAError+0x34>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011ec0:	6823      	ldr	r3, [r4, #0]
 8011ec2:	689b      	ldr	r3, [r3, #8]
 8011ec4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8011ec8:	d001      	beq.n	8011ece <UART_DMAError+0x24>
 8011eca:	2922      	cmp	r1, #34	; 0x22
 8011ecc:	d011      	beq.n	8011ef2 <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011ece:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8011ed0:	f043 0310 	orr.w	r3, r3, #16
 8011ed4:	67e3      	str	r3, [r4, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 8011ed6:	4620      	mov	r0, r4
 8011ed8:	f7ff ffe6 	bl	8011ea8 <HAL_UART_ErrorCallback>
}
 8011edc:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8011ede:	2200      	movs	r2, #0
 8011ee0:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8011ee4:	681a      	ldr	r2, [r3, #0]
 8011ee6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8011eea:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8011eec:	2320      	movs	r3, #32
 8011eee:	6763      	str	r3, [r4, #116]	; 0x74
 8011ef0:	e7e6      	b.n	8011ec0 <UART_DMAError+0x16>
    huart->RxXferCount = 0U;
 8011ef2:	2300      	movs	r3, #0
 8011ef4:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8011ef8:	4620      	mov	r0, r4
 8011efa:	f7ff fc1d 	bl	8011738 <UART_EndRxTransfer>
 8011efe:	e7e6      	b.n	8011ece <UART_DMAError+0x24>

08011f00 <HAL_UART_IRQHandler>:
{
 8011f00:	b538      	push	{r3, r4, r5, lr}
 8011f02:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8011f04:	6802      	ldr	r2, [r0, #0]
 8011f06:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8011f08:	6811      	ldr	r1, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8011f0a:	6890      	ldr	r0, [r2, #8]
  if (errorflags == 0U)
 8011f0c:	f013 0f0f 	tst.w	r3, #15
 8011f10:	d10c      	bne.n	8011f2c <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8011f12:	f013 0f20 	tst.w	r3, #32
 8011f16:	d07e      	beq.n	8012016 <HAL_UART_IRQHandler+0x116>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8011f18:	f011 0f20 	tst.w	r1, #32
 8011f1c:	d07b      	beq.n	8012016 <HAL_UART_IRQHandler+0x116>
      if (huart->RxISR != NULL)
 8011f1e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	f000 8096 	beq.w	8012052 <HAL_UART_IRQHandler+0x152>
        huart->RxISR(huart);
 8011f26:	4620      	mov	r0, r4
 8011f28:	4798      	blx	r3
 8011f2a:	e092      	b.n	8012052 <HAL_UART_IRQHandler+0x152>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8011f2c:	f010 0501 	ands.w	r5, r0, #1
 8011f30:	d102      	bne.n	8011f38 <HAL_UART_IRQHandler+0x38>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8011f32:	f411 7f90 	tst.w	r1, #288	; 0x120
 8011f36:	d06e      	beq.n	8012016 <HAL_UART_IRQHandler+0x116>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011f38:	f013 0f01 	tst.w	r3, #1
 8011f3c:	d007      	beq.n	8011f4e <HAL_UART_IRQHandler+0x4e>
 8011f3e:	f411 7f80 	tst.w	r1, #256	; 0x100
 8011f42:	d004      	beq.n	8011f4e <HAL_UART_IRQHandler+0x4e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011f44:	2001      	movs	r0, #1
 8011f46:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011f48:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8011f4a:	4302      	orrs	r2, r0
 8011f4c:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011f4e:	f013 0f02 	tst.w	r3, #2
 8011f52:	d04c      	beq.n	8011fee <HAL_UART_IRQHandler+0xee>
 8011f54:	b185      	cbz	r5, 8011f78 <HAL_UART_IRQHandler+0x78>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011f56:	6822      	ldr	r2, [r4, #0]
 8011f58:	2002      	movs	r0, #2
 8011f5a:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011f5c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8011f5e:	f042 0204 	orr.w	r2, r2, #4
 8011f62:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011f64:	f013 0f04 	tst.w	r3, #4
 8011f68:	d006      	beq.n	8011f78 <HAL_UART_IRQHandler+0x78>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011f6a:	6822      	ldr	r2, [r4, #0]
 8011f6c:	2004      	movs	r0, #4
 8011f6e:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011f70:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8011f72:	f042 0202 	orr.w	r2, r2, #2
 8011f76:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8011f78:	f013 0f08 	tst.w	r3, #8
 8011f7c:	d009      	beq.n	8011f92 <HAL_UART_IRQHandler+0x92>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8011f7e:	f011 0f20 	tst.w	r1, #32
 8011f82:	d100      	bne.n	8011f86 <HAL_UART_IRQHandler+0x86>
 8011f84:	b12d      	cbz	r5, 8011f92 <HAL_UART_IRQHandler+0x92>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011f86:	6822      	ldr	r2, [r4, #0]
 8011f88:	2008      	movs	r0, #8
 8011f8a:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8011f8c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8011f8e:	4302      	orrs	r2, r0
 8011f90:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011f92:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8011f94:	2a00      	cmp	r2, #0
 8011f96:	d05c      	beq.n	8012052 <HAL_UART_IRQHandler+0x152>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8011f98:	f013 0f20 	tst.w	r3, #32
 8011f9c:	d006      	beq.n	8011fac <HAL_UART_IRQHandler+0xac>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8011f9e:	f011 0f20 	tst.w	r1, #32
 8011fa2:	d003      	beq.n	8011fac <HAL_UART_IRQHandler+0xac>
        if (huart->RxISR != NULL)
 8011fa4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8011fa6:	b10b      	cbz	r3, 8011fac <HAL_UART_IRQHandler+0xac>
          huart->RxISR(huart);
 8011fa8:	4620      	mov	r0, r4
 8011faa:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8011fac:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011fae:	6823      	ldr	r3, [r4, #0]
 8011fb0:	689b      	ldr	r3, [r3, #8]
 8011fb2:	f013 0f40 	tst.w	r3, #64	; 0x40
 8011fb6:	d102      	bne.n	8011fbe <HAL_UART_IRQHandler+0xbe>
 8011fb8:	f012 0f08 	tst.w	r2, #8
 8011fbc:	d025      	beq.n	801200a <HAL_UART_IRQHandler+0x10a>
        UART_EndRxTransfer(huart);
 8011fbe:	4620      	mov	r0, r4
 8011fc0:	f7ff fbba 	bl	8011738 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011fc4:	6823      	ldr	r3, [r4, #0]
 8011fc6:	689a      	ldr	r2, [r3, #8]
 8011fc8:	f012 0f40 	tst.w	r2, #64	; 0x40
 8011fcc:	d019      	beq.n	8012002 <HAL_UART_IRQHandler+0x102>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011fce:	689a      	ldr	r2, [r3, #8]
 8011fd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011fd4:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8011fd6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8011fd8:	b17b      	cbz	r3, 8011ffa <HAL_UART_IRQHandler+0xfa>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8011fda:	4a24      	ldr	r2, [pc, #144]	; (801206c <HAL_UART_IRQHandler+0x16c>)
 8011fdc:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8011fde:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8011fe0:	f7f3 f885 	bl	80050ee <HAL_DMA_Abort_IT>
 8011fe4:	b3a8      	cbz	r0, 8012052 <HAL_UART_IRQHandler+0x152>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011fe6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8011fe8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8011fea:	4798      	blx	r3
 8011fec:	e031      	b.n	8012052 <HAL_UART_IRQHandler+0x152>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011fee:	f013 0f04 	tst.w	r3, #4
 8011ff2:	d0c1      	beq.n	8011f78 <HAL_UART_IRQHandler+0x78>
 8011ff4:	2d00      	cmp	r5, #0
 8011ff6:	d1b8      	bne.n	8011f6a <HAL_UART_IRQHandler+0x6a>
 8011ff8:	e7be      	b.n	8011f78 <HAL_UART_IRQHandler+0x78>
            HAL_UART_ErrorCallback(huart);
 8011ffa:	4620      	mov	r0, r4
 8011ffc:	f7ff ff54 	bl	8011ea8 <HAL_UART_ErrorCallback>
 8012000:	e027      	b.n	8012052 <HAL_UART_IRQHandler+0x152>
          HAL_UART_ErrorCallback(huart);
 8012002:	4620      	mov	r0, r4
 8012004:	f7ff ff50 	bl	8011ea8 <HAL_UART_ErrorCallback>
 8012008:	e023      	b.n	8012052 <HAL_UART_IRQHandler+0x152>
        HAL_UART_ErrorCallback(huart);
 801200a:	4620      	mov	r0, r4
 801200c:	f7ff ff4c 	bl	8011ea8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012010:	2300      	movs	r3, #0
 8012012:	67e3      	str	r3, [r4, #124]	; 0x7c
 8012014:	e01d      	b.n	8012052 <HAL_UART_IRQHandler+0x152>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8012016:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 801201a:	d002      	beq.n	8012022 <HAL_UART_IRQHandler+0x122>
 801201c:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8012020:	d10a      	bne.n	8012038 <HAL_UART_IRQHandler+0x138>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8012022:	f013 0f80 	tst.w	r3, #128	; 0x80
 8012026:	d00e      	beq.n	8012046 <HAL_UART_IRQHandler+0x146>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8012028:	f011 0f80 	tst.w	r1, #128	; 0x80
 801202c:	d00b      	beq.n	8012046 <HAL_UART_IRQHandler+0x146>
    if (huart->TxISR != NULL)
 801202e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012030:	b17b      	cbz	r3, 8012052 <HAL_UART_IRQHandler+0x152>
      huart->TxISR(huart);
 8012032:	4620      	mov	r0, r4
 8012034:	4798      	blx	r3
 8012036:	e00c      	b.n	8012052 <HAL_UART_IRQHandler+0x152>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8012038:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801203c:	6213      	str	r3, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 801203e:	4620      	mov	r0, r4
 8012040:	f000 ff04 	bl	8012e4c <HAL_UARTEx_WakeupCallback>
    return;
 8012044:	e005      	b.n	8012052 <HAL_UART_IRQHandler+0x152>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8012046:	f013 0f40 	tst.w	r3, #64	; 0x40
 801204a:	d002      	beq.n	8012052 <HAL_UART_IRQHandler+0x152>
 801204c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8012050:	d100      	bne.n	8012054 <HAL_UART_IRQHandler+0x154>
}
 8012052:	bd38      	pop	{r3, r4, r5, pc}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8012054:	6813      	ldr	r3, [r2, #0]
 8012056:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801205a:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 801205c:	2320      	movs	r3, #32
 801205e:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8012060:	2300      	movs	r3, #0
 8012062:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 8012064:	4620      	mov	r0, r4
 8012066:	f7ff fe79 	bl	8011d5c <HAL_UART_TxCpltCallback>
 801206a:	e7f2      	b.n	8012052 <HAL_UART_IRQHandler+0x152>
 801206c:	08012071 	.word	0x08012071

08012070 <UART_DMAAbortOnError>:
{
 8012070:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012072:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8012074:	2300      	movs	r3, #0
 8012076:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 801207a:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 801207e:	f7ff ff13 	bl	8011ea8 <HAL_UART_ErrorCallback>
}
 8012082:	bd08      	pop	{r3, pc}

08012084 <HAL_UART_AbortCpltCallback>:
}
 8012084:	4770      	bx	lr
	...

08012088 <HAL_UART_Abort_IT>:
{
 8012088:	b510      	push	{r4, lr}
 801208a:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 801208c:	6802      	ldr	r2, [r0, #0]
 801208e:	6813      	ldr	r3, [r2, #0]
 8012090:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8012094:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012096:	6802      	ldr	r2, [r0, #0]
 8012098:	6893      	ldr	r3, [r2, #8]
 801209a:	f023 0301 	bic.w	r3, r3, #1
 801209e:	6093      	str	r3, [r2, #8]
  if (huart->hdmatx != NULL)
 80120a0:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80120a2:	b13b      	cbz	r3, 80120b4 <HAL_UART_Abort_IT+0x2c>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80120a4:	6802      	ldr	r2, [r0, #0]
 80120a6:	6892      	ldr	r2, [r2, #8]
 80120a8:	f012 0f80 	tst.w	r2, #128	; 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 80120ac:	bf14      	ite	ne
 80120ae:	4a2a      	ldrne	r2, [pc, #168]	; (8012158 <HAL_UART_Abort_IT+0xd0>)
      huart->hdmatx->XferAbortCallback = NULL;
 80120b0:	2200      	moveq	r2, #0
 80120b2:	639a      	str	r2, [r3, #56]	; 0x38
  if (huart->hdmarx != NULL)
 80120b4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80120b6:	b13b      	cbz	r3, 80120c8 <HAL_UART_Abort_IT+0x40>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80120b8:	6822      	ldr	r2, [r4, #0]
 80120ba:	6892      	ldr	r2, [r2, #8]
 80120bc:	f012 0f40 	tst.w	r2, #64	; 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 80120c0:	bf14      	ite	ne
 80120c2:	4a26      	ldrne	r2, [pc, #152]	; (801215c <HAL_UART_Abort_IT+0xd4>)
      huart->hdmarx->XferAbortCallback = NULL;
 80120c4:	2200      	moveq	r2, #0
 80120c6:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80120c8:	6823      	ldr	r3, [r4, #0]
 80120ca:	689a      	ldr	r2, [r3, #8]
 80120cc:	f012 0f80 	tst.w	r2, #128	; 0x80
 80120d0:	d00b      	beq.n	80120ea <HAL_UART_Abort_IT+0x62>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80120d2:	689a      	ldr	r2, [r3, #8]
 80120d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80120d8:	609a      	str	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 80120da:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80120dc:	b128      	cbz	r0, 80120ea <HAL_UART_Abort_IT+0x62>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80120de:	f7f3 f806 	bl	80050ee <HAL_DMA_Abort_IT>
 80120e2:	b358      	cbz	r0, 801213c <HAL_UART_Abort_IT+0xb4>
        huart->hdmatx->XferAbortCallback = NULL;
 80120e4:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80120e6:	2200      	movs	r2, #0
 80120e8:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80120ea:	6823      	ldr	r3, [r4, #0]
 80120ec:	689a      	ldr	r2, [r3, #8]
 80120ee:	f012 0f40 	tst.w	r2, #64	; 0x40
 80120f2:	d00b      	beq.n	801210c <HAL_UART_Abort_IT+0x84>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80120f4:	689a      	ldr	r2, [r3, #8]
 80120f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80120fa:	609a      	str	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 80120fc:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80120fe:	b128      	cbz	r0, 801210c <HAL_UART_Abort_IT+0x84>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8012100:	f7f2 fff5 	bl	80050ee <HAL_DMA_Abort_IT>
 8012104:	b1c0      	cbz	r0, 8012138 <HAL_UART_Abort_IT+0xb0>
        huart->hdmarx->XferAbortCallback = NULL;
 8012106:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8012108:	2200      	movs	r2, #0
 801210a:	639a      	str	r2, [r3, #56]	; 0x38
    huart->TxXferCount = 0U;
 801210c:	2300      	movs	r3, #0
 801210e:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    huart->RxXferCount = 0U;
 8012112:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
    huart->RxISR = NULL;
 8012116:	6623      	str	r3, [r4, #96]	; 0x60
    huart->TxISR = NULL;
 8012118:	6663      	str	r3, [r4, #100]	; 0x64
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801211a:	67e3      	str	r3, [r4, #124]	; 0x7c
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801211c:	6823      	ldr	r3, [r4, #0]
 801211e:	220f      	movs	r2, #15
 8012120:	621a      	str	r2, [r3, #32]
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012122:	6822      	ldr	r2, [r4, #0]
 8012124:	8b13      	ldrh	r3, [r2, #24]
 8012126:	f043 0308 	orr.w	r3, r3, #8
 801212a:	8313      	strh	r3, [r2, #24]
    huart->gState  = HAL_UART_STATE_READY;
 801212c:	2320      	movs	r3, #32
 801212e:	6763      	str	r3, [r4, #116]	; 0x74
    huart->RxState = HAL_UART_STATE_READY;
 8012130:	67a3      	str	r3, [r4, #120]	; 0x78
    HAL_UART_AbortCpltCallback(huart);
 8012132:	4620      	mov	r0, r4
 8012134:	f7ff ffa6 	bl	8012084 <HAL_UART_AbortCpltCallback>
}
 8012138:	2000      	movs	r0, #0
 801213a:	bd10      	pop	{r4, pc}
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801213c:	6823      	ldr	r3, [r4, #0]
 801213e:	689a      	ldr	r2, [r3, #8]
 8012140:	f012 0f40 	tst.w	r2, #64	; 0x40
 8012144:	d0f8      	beq.n	8012138 <HAL_UART_Abort_IT+0xb0>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012146:	689a      	ldr	r2, [r3, #8]
 8012148:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801214c:	609a      	str	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 801214e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8012150:	2800      	cmp	r0, #0
 8012152:	d1d5      	bne.n	8012100 <HAL_UART_Abort_IT+0x78>
 8012154:	e7f0      	b.n	8012138 <HAL_UART_Abort_IT+0xb0>
 8012156:	bf00      	nop
 8012158:	0801219d 	.word	0x0801219d
 801215c:	08012161 	.word	0x08012161

08012160 <UART_DMARxAbortCallback>:
{
 8012160:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012162:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->hdmarx->XferAbortCallback = NULL;
 8012164:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8012166:	2200      	movs	r2, #0
 8012168:	639a      	str	r2, [r3, #56]	; 0x38
  if (huart->hdmatx != NULL)
 801216a:	6e83      	ldr	r3, [r0, #104]	; 0x68
 801216c:	b113      	cbz	r3, 8012174 <UART_DMARxAbortCallback+0x14>
    if (huart->hdmatx->XferAbortCallback != NULL)
 801216e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012170:	b103      	cbz	r3, 8012174 <UART_DMARxAbortCallback+0x14>
}
 8012172:	bd08      	pop	{r3, pc}
  huart->TxXferCount = 0U;
 8012174:	2300      	movs	r3, #0
 8012176:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  huart->RxXferCount = 0U;
 801217a:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801217e:	67c3      	str	r3, [r0, #124]	; 0x7c
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012180:	6803      	ldr	r3, [r0, #0]
 8012182:	220f      	movs	r2, #15
 8012184:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012186:	6802      	ldr	r2, [r0, #0]
 8012188:	8b13      	ldrh	r3, [r2, #24]
 801218a:	f043 0308 	orr.w	r3, r3, #8
 801218e:	8313      	strh	r3, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 8012190:	2320      	movs	r3, #32
 8012192:	6743      	str	r3, [r0, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8012194:	6783      	str	r3, [r0, #120]	; 0x78
  HAL_UART_AbortCpltCallback(huart);
 8012196:	f7ff ff75 	bl	8012084 <HAL_UART_AbortCpltCallback>
 801219a:	e7ea      	b.n	8012172 <UART_DMARxAbortCallback+0x12>

0801219c <UART_DMATxAbortCallback>:
{
 801219c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801219e:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->hdmatx->XferAbortCallback = NULL;
 80121a0:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80121a2:	2200      	movs	r2, #0
 80121a4:	639a      	str	r2, [r3, #56]	; 0x38
  if (huart->hdmarx != NULL)
 80121a6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80121a8:	b113      	cbz	r3, 80121b0 <UART_DMATxAbortCallback+0x14>
    if (huart->hdmarx->XferAbortCallback != NULL)
 80121aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80121ac:	b103      	cbz	r3, 80121b0 <UART_DMATxAbortCallback+0x14>
}
 80121ae:	bd08      	pop	{r3, pc}
  huart->TxXferCount = 0U;
 80121b0:	2300      	movs	r3, #0
 80121b2:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  huart->RxXferCount = 0U;
 80121b6:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80121ba:	67c3      	str	r3, [r0, #124]	; 0x7c
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80121bc:	6803      	ldr	r3, [r0, #0]
 80121be:	220f      	movs	r2, #15
 80121c0:	621a      	str	r2, [r3, #32]
  huart->gState  = HAL_UART_STATE_READY;
 80121c2:	2320      	movs	r3, #32
 80121c4:	6743      	str	r3, [r0, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80121c6:	6783      	str	r3, [r0, #120]	; 0x78
  HAL_UART_AbortCpltCallback(huart);
 80121c8:	f7ff ff5c 	bl	8012084 <HAL_UART_AbortCpltCallback>
 80121cc:	e7ef      	b.n	80121ae <UART_DMATxAbortCallback+0x12>

080121ce <HAL_UART_AbortTransmitCpltCallback>:
}
 80121ce:	4770      	bx	lr

080121d0 <HAL_UART_AbortTransmit_IT>:
{
 80121d0:	b510      	push	{r4, lr}
 80121d2:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80121d4:	6802      	ldr	r2, [r0, #0]
 80121d6:	6813      	ldr	r3, [r2, #0]
 80121d8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80121dc:	6013      	str	r3, [r2, #0]
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80121de:	6803      	ldr	r3, [r0, #0]
 80121e0:	689a      	ldr	r2, [r3, #8]
 80121e2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80121e6:	d019      	beq.n	801221c <HAL_UART_AbortTransmit_IT+0x4c>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80121e8:	689a      	ldr	r2, [r3, #8]
 80121ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80121ee:	609a      	str	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 80121f0:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80121f2:	b153      	cbz	r3, 801220a <HAL_UART_AbortTransmit_IT+0x3a>
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 80121f4:	4a0e      	ldr	r2, [pc, #56]	; (8012230 <HAL_UART_AbortTransmit_IT+0x60>)
 80121f6:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80121f8:	6e80      	ldr	r0, [r0, #104]	; 0x68
 80121fa:	f7f2 ff78 	bl	80050ee <HAL_DMA_Abort_IT>
 80121fe:	b110      	cbz	r0, 8012206 <HAL_UART_AbortTransmit_IT+0x36>
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 8012200:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8012202:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8012204:	4798      	blx	r3
}
 8012206:	2000      	movs	r0, #0
 8012208:	bd10      	pop	{r4, pc}
      huart->TxXferCount = 0U;
 801220a:	2300      	movs	r3, #0
 801220c:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
      huart->TxISR = NULL;
 8012210:	6643      	str	r3, [r0, #100]	; 0x64
      huart->gState = HAL_UART_STATE_READY;
 8012212:	2320      	movs	r3, #32
 8012214:	6743      	str	r3, [r0, #116]	; 0x74
      HAL_UART_AbortTransmitCpltCallback(huart);
 8012216:	f7ff ffda 	bl	80121ce <HAL_UART_AbortTransmitCpltCallback>
 801221a:	e7f4      	b.n	8012206 <HAL_UART_AbortTransmit_IT+0x36>
    huart->TxXferCount = 0U;
 801221c:	2300      	movs	r3, #0
 801221e:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    huart->TxISR = NULL;
 8012222:	6643      	str	r3, [r0, #100]	; 0x64
    huart->gState = HAL_UART_STATE_READY;
 8012224:	2320      	movs	r3, #32
 8012226:	6743      	str	r3, [r0, #116]	; 0x74
    HAL_UART_AbortTransmitCpltCallback(huart);
 8012228:	f7ff ffd1 	bl	80121ce <HAL_UART_AbortTransmitCpltCallback>
 801222c:	e7eb      	b.n	8012206 <HAL_UART_AbortTransmit_IT+0x36>
 801222e:	bf00      	nop
 8012230:	08012235 	.word	0x08012235

08012234 <UART_DMATxOnlyAbortCallback>:
{
 8012234:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012236:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->TxXferCount = 0U;
 8012238:	2300      	movs	r3, #0
 801223a:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  huart->gState = HAL_UART_STATE_READY;
 801223e:	2320      	movs	r3, #32
 8012240:	6743      	str	r3, [r0, #116]	; 0x74
  HAL_UART_AbortTransmitCpltCallback(huart);
 8012242:	f7ff ffc4 	bl	80121ce <HAL_UART_AbortTransmitCpltCallback>
}
 8012246:	bd08      	pop	{r3, pc}

08012248 <HAL_UART_AbortReceiveCpltCallback>:
}
 8012248:	4770      	bx	lr
	...

0801224c <HAL_UART_AbortReceive_IT>:
{
 801224c:	b510      	push	{r4, lr}
 801224e:	4604      	mov	r4, r0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8012250:	6802      	ldr	r2, [r0, #0]
 8012252:	6813      	ldr	r3, [r2, #0]
 8012254:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8012258:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801225a:	6802      	ldr	r2, [r0, #0]
 801225c:	6893      	ldr	r3, [r2, #8]
 801225e:	f023 0301 	bic.w	r3, r3, #1
 8012262:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012264:	6803      	ldr	r3, [r0, #0]
 8012266:	689a      	ldr	r2, [r3, #8]
 8012268:	f012 0f40 	tst.w	r2, #64	; 0x40
 801226c:	d021      	beq.n	80122b2 <HAL_UART_AbortReceive_IT+0x66>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801226e:	689a      	ldr	r2, [r3, #8]
 8012270:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012274:	609a      	str	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 8012276:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8012278:	b153      	cbz	r3, 8012290 <HAL_UART_AbortReceive_IT+0x44>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 801227a:	4a13      	ldr	r2, [pc, #76]	; (80122c8 <HAL_UART_AbortReceive_IT+0x7c>)
 801227c:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801227e:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
 8012280:	f7f2 ff35 	bl	80050ee <HAL_DMA_Abort_IT>
 8012284:	b110      	cbz	r0, 801228c <HAL_UART_AbortReceive_IT+0x40>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8012286:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8012288:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801228a:	4798      	blx	r3
}
 801228c:	2000      	movs	r0, #0
 801228e:	bd10      	pop	{r4, pc}
      huart->RxXferCount = 0U;
 8012290:	2300      	movs	r3, #0
 8012292:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
      huart->pRxBuffPtr = NULL;
 8012296:	6543      	str	r3, [r0, #84]	; 0x54
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012298:	6803      	ldr	r3, [r0, #0]
 801229a:	220f      	movs	r2, #15
 801229c:	621a      	str	r2, [r3, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801229e:	6802      	ldr	r2, [r0, #0]
 80122a0:	8b13      	ldrh	r3, [r2, #24]
 80122a2:	f043 0308 	orr.w	r3, r3, #8
 80122a6:	8313      	strh	r3, [r2, #24]
      huart->RxState = HAL_UART_STATE_READY;
 80122a8:	2320      	movs	r3, #32
 80122aa:	6783      	str	r3, [r0, #120]	; 0x78
      HAL_UART_AbortReceiveCpltCallback(huart);
 80122ac:	f7ff ffcc 	bl	8012248 <HAL_UART_AbortReceiveCpltCallback>
 80122b0:	e7ec      	b.n	801228c <HAL_UART_AbortReceive_IT+0x40>
    huart->RxXferCount = 0U;
 80122b2:	2200      	movs	r2, #0
 80122b4:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr = NULL;
 80122b8:	6542      	str	r2, [r0, #84]	; 0x54
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80122ba:	220f      	movs	r2, #15
 80122bc:	621a      	str	r2, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 80122be:	2320      	movs	r3, #32
 80122c0:	6783      	str	r3, [r0, #120]	; 0x78
    HAL_UART_AbortReceiveCpltCallback(huart);
 80122c2:	f7ff ffc1 	bl	8012248 <HAL_UART_AbortReceiveCpltCallback>
 80122c6:	e7e1      	b.n	801228c <HAL_UART_AbortReceive_IT+0x40>
 80122c8:	080122cd 	.word	0x080122cd

080122cc <UART_DMARxOnlyAbortCallback>:
{
 80122cc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80122ce:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80122d0:	2300      	movs	r3, #0
 80122d2:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80122d6:	6803      	ldr	r3, [r0, #0]
 80122d8:	220f      	movs	r2, #15
 80122da:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80122dc:	6802      	ldr	r2, [r0, #0]
 80122de:	8b13      	ldrh	r3, [r2, #24]
 80122e0:	f043 0308 	orr.w	r3, r3, #8
 80122e4:	8313      	strh	r3, [r2, #24]
  huart->RxState = HAL_UART_STATE_READY;
 80122e6:	2320      	movs	r3, #32
 80122e8:	6783      	str	r3, [r0, #120]	; 0x78
  HAL_UART_AbortReceiveCpltCallback(huart);
 80122ea:	f7ff ffad 	bl	8012248 <HAL_UART_AbortReceiveCpltCallback>
}
 80122ee:	bd08      	pop	{r3, pc}

080122f0 <HAL_MultiProcessor_EnterMuteMode>:
  __HAL_UART_SEND_REQ(huart, UART_MUTE_MODE_REQUEST);
 80122f0:	6802      	ldr	r2, [r0, #0]
 80122f2:	8b13      	ldrh	r3, [r2, #24]
 80122f4:	f043 0304 	orr.w	r3, r3, #4
 80122f8:	8313      	strh	r3, [r2, #24]
}
 80122fa:	4770      	bx	lr

080122fc <HAL_HalfDuplex_EnableTransmitter>:
  __HAL_LOCK(huart);
 80122fc:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8012300:	2b01      	cmp	r3, #1
 8012302:	d015      	beq.n	8012330 <HAL_HalfDuplex_EnableTransmitter+0x34>
 8012304:	2301      	movs	r3, #1
 8012306:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  huart->gState = HAL_UART_STATE_BUSY;
 801230a:	2324      	movs	r3, #36	; 0x24
 801230c:	6743      	str	r3, [r0, #116]	; 0x74
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 801230e:	6802      	ldr	r2, [r0, #0]
 8012310:	6813      	ldr	r3, [r2, #0]
 8012312:	f023 030c 	bic.w	r3, r3, #12
 8012316:	6013      	str	r3, [r2, #0]
  SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 8012318:	6802      	ldr	r2, [r0, #0]
 801231a:	6813      	ldr	r3, [r2, #0]
 801231c:	f043 0308 	orr.w	r3, r3, #8
 8012320:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8012322:	2320      	movs	r3, #32
 8012324:	6743      	str	r3, [r0, #116]	; 0x74
  __HAL_UNLOCK(huart);
 8012326:	2300      	movs	r3, #0
 8012328:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  return HAL_OK;
 801232c:	4618      	mov	r0, r3
 801232e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8012330:	2002      	movs	r0, #2
}
 8012332:	4770      	bx	lr

08012334 <HAL_HalfDuplex_EnableReceiver>:
  __HAL_LOCK(huart);
 8012334:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8012338:	2b01      	cmp	r3, #1
 801233a:	d015      	beq.n	8012368 <HAL_HalfDuplex_EnableReceiver+0x34>
 801233c:	2301      	movs	r3, #1
 801233e:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  huart->gState = HAL_UART_STATE_BUSY;
 8012342:	2324      	movs	r3, #36	; 0x24
 8012344:	6743      	str	r3, [r0, #116]	; 0x74
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8012346:	6802      	ldr	r2, [r0, #0]
 8012348:	6813      	ldr	r3, [r2, #0]
 801234a:	f023 030c 	bic.w	r3, r3, #12
 801234e:	6013      	str	r3, [r2, #0]
  SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 8012350:	6802      	ldr	r2, [r0, #0]
 8012352:	6813      	ldr	r3, [r2, #0]
 8012354:	f043 0304 	orr.w	r3, r3, #4
 8012358:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 801235a:	2320      	movs	r3, #32
 801235c:	6743      	str	r3, [r0, #116]	; 0x74
  __HAL_UNLOCK(huart);
 801235e:	2300      	movs	r3, #0
 8012360:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  return HAL_OK;
 8012364:	4618      	mov	r0, r3
 8012366:	4770      	bx	lr
  __HAL_LOCK(huart);
 8012368:	2002      	movs	r0, #2
}
 801236a:	4770      	bx	lr

0801236c <HAL_LIN_SendBreak>:
  __HAL_LOCK(huart);
 801236c:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8012370:	2b01      	cmp	r3, #1
 8012372:	d010      	beq.n	8012396 <HAL_LIN_SendBreak+0x2a>
 8012374:	2301      	movs	r3, #1
 8012376:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  huart->gState = HAL_UART_STATE_BUSY;
 801237a:	2324      	movs	r3, #36	; 0x24
 801237c:	6743      	str	r3, [r0, #116]	; 0x74
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
 801237e:	6802      	ldr	r2, [r0, #0]
 8012380:	8b13      	ldrh	r3, [r2, #24]
 8012382:	f043 0302 	orr.w	r3, r3, #2
 8012386:	8313      	strh	r3, [r2, #24]
  huart->gState = HAL_UART_STATE_READY;
 8012388:	2320      	movs	r3, #32
 801238a:	6743      	str	r3, [r0, #116]	; 0x74
  __HAL_UNLOCK(huart);
 801238c:	2300      	movs	r3, #0
 801238e:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  return HAL_OK;
 8012392:	4618      	mov	r0, r3
 8012394:	4770      	bx	lr
  __HAL_LOCK(huart);
 8012396:	2002      	movs	r0, #2
}
 8012398:	4770      	bx	lr

0801239a <HAL_UART_GetState>:
  temp1 = huart->gState;
 801239a:	6f42      	ldr	r2, [r0, #116]	; 0x74
  temp2 = huart->RxState;
 801239c:	6f80      	ldr	r0, [r0, #120]	; 0x78
}
 801239e:	4310      	orrs	r0, r2
 80123a0:	4770      	bx	lr

080123a2 <HAL_UART_GetError>:
  return huart->ErrorCode;
 80123a2:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
}
 80123a4:	4770      	bx	lr
	...

080123a8 <UART_SetConfig>:
{
 80123a8:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 80123ac:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 80123ae:	6801      	ldr	r1, [r0, #0]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80123b0:	6808      	ldr	r0, [r1, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80123b2:	68a3      	ldr	r3, [r4, #8]
 80123b4:	6922      	ldr	r2, [r4, #16]
 80123b6:	4313      	orrs	r3, r2
 80123b8:	6962      	ldr	r2, [r4, #20]
 80123ba:	4313      	orrs	r3, r2
 80123bc:	69e2      	ldr	r2, [r4, #28]
 80123be:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80123c0:	4aab      	ldr	r2, [pc, #684]	; (8012670 <UART_SetConfig+0x2c8>)
 80123c2:	4002      	ands	r2, r0
 80123c4:	4313      	orrs	r3, r2
 80123c6:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80123c8:	6822      	ldr	r2, [r4, #0]
 80123ca:	6853      	ldr	r3, [r2, #4]
 80123cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80123d0:	68e1      	ldr	r1, [r4, #12]
 80123d2:	430b      	orrs	r3, r1
 80123d4:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80123d6:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80123d8:	6822      	ldr	r2, [r4, #0]
 80123da:	4ba6      	ldr	r3, [pc, #664]	; (8012674 <UART_SetConfig+0x2cc>)
 80123dc:	429a      	cmp	r2, r3
    tmpreg |= huart->Init.OneBitSampling;
 80123de:	bf1c      	itt	ne
 80123e0:	6a23      	ldrne	r3, [r4, #32]
 80123e2:	4319      	orrne	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80123e4:	6893      	ldr	r3, [r2, #8]
 80123e6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80123ea:	430b      	orrs	r3, r1
 80123ec:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80123ee:	6823      	ldr	r3, [r4, #0]
 80123f0:	4aa1      	ldr	r2, [pc, #644]	; (8012678 <UART_SetConfig+0x2d0>)
 80123f2:	4293      	cmp	r3, r2
 80123f4:	d023      	beq.n	801243e <UART_SetConfig+0x96>
 80123f6:	4aa1      	ldr	r2, [pc, #644]	; (801267c <UART_SetConfig+0x2d4>)
 80123f8:	4293      	cmp	r3, r2
 80123fa:	d032      	beq.n	8012462 <UART_SetConfig+0xba>
 80123fc:	4aa0      	ldr	r2, [pc, #640]	; (8012680 <UART_SetConfig+0x2d8>)
 80123fe:	4293      	cmp	r3, r2
 8012400:	d04c      	beq.n	801249c <UART_SetConfig+0xf4>
 8012402:	4aa0      	ldr	r2, [pc, #640]	; (8012684 <UART_SetConfig+0x2dc>)
 8012404:	4293      	cmp	r3, r2
 8012406:	d060      	beq.n	80124ca <UART_SetConfig+0x122>
 8012408:	4a9f      	ldr	r2, [pc, #636]	; (8012688 <UART_SetConfig+0x2e0>)
 801240a:	4293      	cmp	r3, r2
 801240c:	d074      	beq.n	80124f8 <UART_SetConfig+0x150>
 801240e:	4a99      	ldr	r2, [pc, #612]	; (8012674 <UART_SetConfig+0x2cc>)
 8012410:	4293      	cmp	r3, r2
 8012412:	f000 808b 	beq.w	801252c <UART_SetConfig+0x184>
 8012416:	2510      	movs	r5, #16
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012418:	69e3      	ldr	r3, [r4, #28]
 801241a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801241e:	f000 813b 	beq.w	8012698 <UART_SetConfig+0x2f0>
    switch (clocksource)
 8012422:	2d08      	cmp	r5, #8
 8012424:	f200 81c5 	bhi.w	80127b2 <UART_SetConfig+0x40a>
 8012428:	e8df f015 	tbh	[pc, r5, lsl #1]
 801242c:	019b0185 	.word	0x019b0185
 8012430:	01c301a5 	.word	0x01c301a5
 8012434:	01c301b0 	.word	0x01c301b0
 8012438:	01c301c3 	.word	0x01c301c3
 801243c:	01ba      	.short	0x01ba
  UART_GETCLOCKSOURCE(huart, clocksource);
 801243e:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 8012442:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8012446:	f002 0203 	and.w	r2, r2, #3
 801244a:	2a03      	cmp	r2, #3
 801244c:	d807      	bhi.n	801245e <UART_SetConfig+0xb6>
 801244e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8012452:	0087      	.short	0x0087
 8012454:	01c30004 	.word	0x01c30004
 8012458:	01c5      	.short	0x01c5
 801245a:	2504      	movs	r5, #4
 801245c:	e7dc      	b.n	8012418 <UART_SetConfig+0x70>
 801245e:	2510      	movs	r5, #16
 8012460:	e7da      	b.n	8012418 <UART_SetConfig+0x70>
 8012462:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8012466:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 801246a:	f002 020c 	and.w	r2, r2, #12
 801246e:	2a0c      	cmp	r2, #12
 8012470:	d812      	bhi.n	8012498 <UART_SetConfig+0xf0>
 8012472:	e8df f012 	tbh	[pc, r2, lsl #1]
 8012476:	0088      	.short	0x0088
 8012478:	00110011 	.word	0x00110011
 801247c:	000d0011 	.word	0x000d0011
 8012480:	00110011 	.word	0x00110011
 8012484:	01b50011 	.word	0x01b50011
 8012488:	00110011 	.word	0x00110011
 801248c:	000f0011 	.word	0x000f0011
 8012490:	2504      	movs	r5, #4
 8012492:	e7c1      	b.n	8012418 <UART_SetConfig+0x70>
 8012494:	2508      	movs	r5, #8
 8012496:	e7bf      	b.n	8012418 <UART_SetConfig+0x70>
 8012498:	2510      	movs	r5, #16
 801249a:	e7bd      	b.n	8012418 <UART_SetConfig+0x70>
 801249c:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 80124a0:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80124a4:	f002 0230 	and.w	r2, r2, #48	; 0x30
 80124a8:	2a10      	cmp	r2, #16
 80124aa:	d00a      	beq.n	80124c2 <UART_SetConfig+0x11a>
 80124ac:	d906      	bls.n	80124bc <UART_SetConfig+0x114>
 80124ae:	2a20      	cmp	r2, #32
 80124b0:	f000 8198 	beq.w	80127e4 <UART_SetConfig+0x43c>
 80124b4:	2a30      	cmp	r2, #48	; 0x30
 80124b6:	d106      	bne.n	80124c6 <UART_SetConfig+0x11e>
 80124b8:	2508      	movs	r5, #8
 80124ba:	e7ad      	b.n	8012418 <UART_SetConfig+0x70>
 80124bc:	b91a      	cbnz	r2, 80124c6 <UART_SetConfig+0x11e>
 80124be:	2500      	movs	r5, #0
 80124c0:	e04f      	b.n	8012562 <UART_SetConfig+0x1ba>
 80124c2:	2504      	movs	r5, #4
 80124c4:	e7a8      	b.n	8012418 <UART_SetConfig+0x70>
 80124c6:	2510      	movs	r5, #16
 80124c8:	e7a6      	b.n	8012418 <UART_SetConfig+0x70>
 80124ca:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 80124ce:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80124d2:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 80124d6:	2a40      	cmp	r2, #64	; 0x40
 80124d8:	d00a      	beq.n	80124f0 <UART_SetConfig+0x148>
 80124da:	d906      	bls.n	80124ea <UART_SetConfig+0x142>
 80124dc:	2a80      	cmp	r2, #128	; 0x80
 80124de:	f000 8183 	beq.w	80127e8 <UART_SetConfig+0x440>
 80124e2:	2ac0      	cmp	r2, #192	; 0xc0
 80124e4:	d106      	bne.n	80124f4 <UART_SetConfig+0x14c>
 80124e6:	2508      	movs	r5, #8
 80124e8:	e796      	b.n	8012418 <UART_SetConfig+0x70>
 80124ea:	b91a      	cbnz	r2, 80124f4 <UART_SetConfig+0x14c>
 80124ec:	2500      	movs	r5, #0
 80124ee:	e038      	b.n	8012562 <UART_SetConfig+0x1ba>
 80124f0:	2504      	movs	r5, #4
 80124f2:	e791      	b.n	8012418 <UART_SetConfig+0x70>
 80124f4:	2510      	movs	r5, #16
 80124f6:	e78f      	b.n	8012418 <UART_SetConfig+0x70>
 80124f8:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 80124fc:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8012500:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8012504:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8012508:	d00c      	beq.n	8012524 <UART_SetConfig+0x17c>
 801250a:	d908      	bls.n	801251e <UART_SetConfig+0x176>
 801250c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8012510:	f000 816c 	beq.w	80127ec <UART_SetConfig+0x444>
 8012514:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8012518:	d106      	bne.n	8012528 <UART_SetConfig+0x180>
 801251a:	2508      	movs	r5, #8
 801251c:	e77c      	b.n	8012418 <UART_SetConfig+0x70>
 801251e:	b91a      	cbnz	r2, 8012528 <UART_SetConfig+0x180>
 8012520:	2500      	movs	r5, #0
 8012522:	e01e      	b.n	8012562 <UART_SetConfig+0x1ba>
 8012524:	2504      	movs	r5, #4
 8012526:	e777      	b.n	8012418 <UART_SetConfig+0x70>
 8012528:	2510      	movs	r5, #16
 801252a:	e775      	b.n	8012418 <UART_SetConfig+0x70>
 801252c:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 8012530:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8012534:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8012538:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 801253c:	d040      	beq.n	80125c0 <UART_SetConfig+0x218>
 801253e:	d90a      	bls.n	8012556 <UART_SetConfig+0x1ae>
 8012540:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8012544:	d040      	beq.n	80125c8 <UART_SetConfig+0x220>
 8012546:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 801254a:	f040 8135 	bne.w	80127b8 <UART_SetConfig+0x410>
 801254e:	2508      	movs	r5, #8
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8012550:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8012554:	e021      	b.n	801259a <UART_SetConfig+0x1f2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012556:	2a00      	cmp	r2, #0
 8012558:	f040 812e 	bne.w	80127b8 <UART_SetConfig+0x410>
 801255c:	2500      	movs	r5, #0
 801255e:	e000      	b.n	8012562 <UART_SetConfig+0x1ba>
 8012560:	2501      	movs	r5, #1
  if (UART_INSTANCE_LOWPOWER(huart))
 8012562:	4a44      	ldr	r2, [pc, #272]	; (8012674 <UART_SetConfig+0x2cc>)
 8012564:	4293      	cmp	r3, r2
 8012566:	f47f af57 	bne.w	8012418 <UART_SetConfig+0x70>
    switch (clocksource)
 801256a:	2d08      	cmp	r5, #8
 801256c:	f200 8126 	bhi.w	80127bc <UART_SetConfig+0x414>
 8012570:	e8df f015 	tbh	[pc, r5, lsl #1]
 8012574:	0124000e 	.word	0x0124000e
 8012578:	0124002d 	.word	0x0124002d
 801257c:	01240026 	.word	0x01240026
 8012580:	01240124 	.word	0x01240124
 8012584:	000b      	.short	0x000b
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012586:	2500      	movs	r5, #0
 8012588:	e7eb      	b.n	8012562 <UART_SetConfig+0x1ba>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 801258a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 801258e:	e004      	b.n	801259a <UART_SetConfig+0x1f2>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8012590:	f7f8 fac6 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
    if (lpuart_ker_ck_pres != 0U)
 8012594:	2800      	cmp	r0, #0
 8012596:	f000 8113 	beq.w	80127c0 <UART_SetConfig+0x418>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801259a:	6862      	ldr	r2, [r4, #4]
 801259c:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80125a0:	4283      	cmp	r3, r0
 80125a2:	f200 810f 	bhi.w	80127c4 <UART_SetConfig+0x41c>
 80125a6:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80125aa:	f200 810d 	bhi.w	80127c8 <UART_SetConfig+0x420>
        switch (clocksource)
 80125ae:	2d08      	cmp	r5, #8
 80125b0:	d85b      	bhi.n	801266a <UART_SetConfig+0x2c2>
 80125b2:	e8df f005 	tbb	[pc, r5]
 80125b6:	5a0f      	.short	0x5a0f
 80125b8:	5a3a5a2a 	.word	0x5a3a5a2a
 80125bc:	5a5a      	.short	0x5a5a
 80125be:	4d          	.byte	0x4d
 80125bf:	00          	.byte	0x00
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80125c0:	f7f7 feb4 	bl	800a32c <HAL_RCC_GetSysClockFreq>
        break;
 80125c4:	2504      	movs	r5, #4
 80125c6:	e7e5      	b.n	8012594 <UART_SetConfig+0x1ec>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80125c8:	2502      	movs	r5, #2
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80125ca:	4830      	ldr	r0, [pc, #192]	; (801268c <UART_SetConfig+0x2e4>)
 80125cc:	e7e5      	b.n	801259a <UART_SetConfig+0x1f2>
    switch (clocksource)
 80125ce:	2502      	movs	r5, #2
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80125d0:	482e      	ldr	r0, [pc, #184]	; (801268c <UART_SetConfig+0x2e4>)
 80125d2:	e7e2      	b.n	801259a <UART_SetConfig+0x1f2>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80125d4:	f7f8 faa4 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
 80125d8:	6862      	ldr	r2, [r4, #4]
 80125da:	2500      	movs	r5, #0
 80125dc:	0e07      	lsrs	r7, r0, #24
 80125de:	0206      	lsls	r6, r0, #8
 80125e0:	0850      	lsrs	r0, r2, #1
 80125e2:	462b      	mov	r3, r5
 80125e4:	eb16 0b00 	adds.w	fp, r6, r0
 80125e8:	f147 0c00 	adc.w	ip, r7, #0
 80125ec:	4658      	mov	r0, fp
 80125ee:	4661      	mov	r1, ip
 80125f0:	f7ed fe2e 	bl	8000250 <__aeabi_uldivmod>
 80125f4:	4603      	mov	r3, r0
            break;
 80125f6:	4628      	mov	r0, r5
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80125f8:	f5a3 7140 	sub.w	r1, r3, #768	; 0x300
 80125fc:	4a24      	ldr	r2, [pc, #144]	; (8012690 <UART_SetConfig+0x2e8>)
 80125fe:	4291      	cmp	r1, r2
 8012600:	f200 80e4 	bhi.w	80127cc <UART_SetConfig+0x424>
          huart->Instance->BRR = usartdiv;
 8012604:	6822      	ldr	r2, [r4, #0]
 8012606:	60d3      	str	r3, [r2, #12]
 8012608:	e0a6      	b.n	8012758 <UART_SetConfig+0x3b0>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 801260a:	0856      	lsrs	r6, r2, #1
 801260c:	2500      	movs	r5, #0
 801260e:	462b      	mov	r3, r5
 8012610:	f8df b080 	ldr.w	fp, [pc, #128]	; 8012694 <UART_SetConfig+0x2ec>
 8012614:	f04f 0c00 	mov.w	ip, #0
 8012618:	eb1b 0006 	adds.w	r0, fp, r6
 801261c:	f14c 0100 	adc.w	r1, ip, #0
 8012620:	f7ed fe16 	bl	8000250 <__aeabi_uldivmod>
 8012624:	4603      	mov	r3, r0
            break;
 8012626:	4628      	mov	r0, r5
 8012628:	e7e6      	b.n	80125f8 <UART_SetConfig+0x250>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 801262a:	f7f7 fe7f 	bl	800a32c <HAL_RCC_GetSysClockFreq>
 801262e:	6862      	ldr	r2, [r4, #4]
 8012630:	2500      	movs	r5, #0
 8012632:	0e07      	lsrs	r7, r0, #24
 8012634:	0206      	lsls	r6, r0, #8
 8012636:	0850      	lsrs	r0, r2, #1
 8012638:	462b      	mov	r3, r5
 801263a:	eb16 0b00 	adds.w	fp, r6, r0
 801263e:	f147 0c00 	adc.w	ip, r7, #0
 8012642:	4658      	mov	r0, fp
 8012644:	4661      	mov	r1, ip
 8012646:	f7ed fe03 	bl	8000250 <__aeabi_uldivmod>
 801264a:	4603      	mov	r3, r0
            break;
 801264c:	4628      	mov	r0, r5
 801264e:	e7d3      	b.n	80125f8 <UART_SetConfig+0x250>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8012650:	0850      	lsrs	r0, r2, #1
 8012652:	2700      	movs	r7, #0
 8012654:	2500      	movs	r5, #0
 8012656:	462b      	mov	r3, r5
 8012658:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 801265c:	f147 0100 	adc.w	r1, r7, #0
 8012660:	f7ed fdf6 	bl	8000250 <__aeabi_uldivmod>
 8012664:	4603      	mov	r3, r0
            break;
 8012666:	4628      	mov	r0, r5
 8012668:	e7c6      	b.n	80125f8 <UART_SetConfig+0x250>
            ret = HAL_ERROR;
 801266a:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 801266c:	2300      	movs	r3, #0
 801266e:	e7c3      	b.n	80125f8 <UART_SetConfig+0x250>
 8012670:	efff69f3 	.word	0xefff69f3
 8012674:	40008000 	.word	0x40008000
 8012678:	40013800 	.word	0x40013800
 801267c:	40004400 	.word	0x40004400
 8012680:	40004800 	.word	0x40004800
 8012684:	40004c00 	.word	0x40004c00
 8012688:	40005000 	.word	0x40005000
 801268c:	00f42400 	.word	0x00f42400
 8012690:	000ffcff 	.word	0x000ffcff
 8012694:	f4240000 	.word	0xf4240000
    switch (clocksource)
 8012698:	2d08      	cmp	r5, #8
 801269a:	d849      	bhi.n	8012730 <UART_SetConfig+0x388>
 801269c:	e8df f005 	tbb	[pc, r5]
 80126a0:	48291e05 	.word	0x48291e05
 80126a4:	48484834 	.word	0x48484834
 80126a8:	3f          	.byte	0x3f
 80126a9:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80126aa:	f7f8 fa39 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
 80126ae:	6862      	ldr	r2, [r4, #4]
 80126b0:	0853      	lsrs	r3, r2, #1
 80126b2:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80126b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80126ba:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80126bc:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80126be:	f1a3 0110 	sub.w	r1, r3, #16
 80126c2:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80126c6:	4291      	cmp	r1, r2
 80126c8:	f200 8082 	bhi.w	80127d0 <UART_SetConfig+0x428>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80126cc:	f023 020f 	bic.w	r2, r3, #15
      huart->Instance->BRR = brrtemp;
 80126d0:	6821      	ldr	r1, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80126d2:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 80126d6:	4313      	orrs	r3, r2
 80126d8:	60cb      	str	r3, [r1, #12]
 80126da:	e03d      	b.n	8012758 <UART_SetConfig+0x3b0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80126dc:	f7f8 fa32 	bl	800ab44 <HAL_RCC_GetPCLK2Freq>
 80126e0:	6862      	ldr	r2, [r4, #4]
 80126e2:	0853      	lsrs	r3, r2, #1
 80126e4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80126e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80126ec:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80126ee:	2000      	movs	r0, #0
        break;
 80126f0:	e7e5      	b.n	80126be <UART_SetConfig+0x316>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80126f2:	6862      	ldr	r2, [r4, #4]
 80126f4:	0853      	lsrs	r3, r2, #1
 80126f6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80126fa:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80126fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8012702:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8012704:	2000      	movs	r0, #0
        break;
 8012706:	e7da      	b.n	80126be <UART_SetConfig+0x316>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8012708:	f7f7 fe10 	bl	800a32c <HAL_RCC_GetSysClockFreq>
 801270c:	6862      	ldr	r2, [r4, #4]
 801270e:	0853      	lsrs	r3, r2, #1
 8012710:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8012714:	fbb3 f3f2 	udiv	r3, r3, r2
 8012718:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 801271a:	2000      	movs	r0, #0
        break;
 801271c:	e7cf      	b.n	80126be <UART_SetConfig+0x316>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 801271e:	6862      	ldr	r2, [r4, #4]
 8012720:	0853      	lsrs	r3, r2, #1
 8012722:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8012726:	fbb3 f3f2 	udiv	r3, r3, r2
 801272a:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 801272c:	2000      	movs	r0, #0
        break;
 801272e:	e7c6      	b.n	80126be <UART_SetConfig+0x316>
        ret = HAL_ERROR;
 8012730:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8012732:	2300      	movs	r3, #0
 8012734:	e7c3      	b.n	80126be <UART_SetConfig+0x316>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8012736:	f7f8 f9f3 	bl	800ab20 <HAL_RCC_GetPCLK1Freq>
 801273a:	6863      	ldr	r3, [r4, #4]
 801273c:	eb00 0253 	add.w	r2, r0, r3, lsr #1
 8012740:	fbb2 f2f3 	udiv	r2, r2, r3
 8012744:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8012746:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012748:	f1a2 0110 	sub.w	r1, r2, #16
 801274c:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8012750:	4299      	cmp	r1, r3
 8012752:	d83f      	bhi.n	80127d4 <UART_SetConfig+0x42c>
      huart->Instance->BRR = usartdiv;
 8012754:	6823      	ldr	r3, [r4, #0]
 8012756:	60da      	str	r2, [r3, #12]
  huart->RxISR = NULL;
 8012758:	2200      	movs	r2, #0
 801275a:	6622      	str	r2, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 801275c:	6662      	str	r2, [r4, #100]	; 0x64
}
 801275e:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8012762:	f7f8 f9ef 	bl	800ab44 <HAL_RCC_GetPCLK2Freq>
 8012766:	6863      	ldr	r3, [r4, #4]
 8012768:	eb00 0253 	add.w	r2, r0, r3, lsr #1
 801276c:	fbb2 f2f3 	udiv	r2, r2, r3
 8012770:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8012772:	2000      	movs	r0, #0
        break;
 8012774:	e7e8      	b.n	8012748 <UART_SetConfig+0x3a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8012776:	6863      	ldr	r3, [r4, #4]
 8012778:	085a      	lsrs	r2, r3, #1
 801277a:	f502 0274 	add.w	r2, r2, #15990784	; 0xf40000
 801277e:	f502 5210 	add.w	r2, r2, #9216	; 0x2400
 8012782:	fbb2 f2f3 	udiv	r2, r2, r3
 8012786:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8012788:	2000      	movs	r0, #0
        break;
 801278a:	e7dd      	b.n	8012748 <UART_SetConfig+0x3a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 801278c:	f7f7 fdce 	bl	800a32c <HAL_RCC_GetSysClockFreq>
 8012790:	6863      	ldr	r3, [r4, #4]
 8012792:	eb00 0253 	add.w	r2, r0, r3, lsr #1
 8012796:	fbb2 f2f3 	udiv	r2, r2, r3
 801279a:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 801279c:	2000      	movs	r0, #0
        break;
 801279e:	e7d3      	b.n	8012748 <UART_SetConfig+0x3a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80127a0:	6863      	ldr	r3, [r4, #4]
 80127a2:	085a      	lsrs	r2, r3, #1
 80127a4:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 80127a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80127ac:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 80127ae:	2000      	movs	r0, #0
        break;
 80127b0:	e7ca      	b.n	8012748 <UART_SetConfig+0x3a0>
        ret = HAL_ERROR;
 80127b2:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 80127b4:	2200      	movs	r2, #0
 80127b6:	e7c7      	b.n	8012748 <UART_SetConfig+0x3a0>
        ret = HAL_ERROR;
 80127b8:	2001      	movs	r0, #1
 80127ba:	e7cd      	b.n	8012758 <UART_SetConfig+0x3b0>
 80127bc:	2001      	movs	r0, #1
 80127be:	e7cb      	b.n	8012758 <UART_SetConfig+0x3b0>
 80127c0:	2000      	movs	r0, #0
 80127c2:	e7c9      	b.n	8012758 <UART_SetConfig+0x3b0>
        ret = HAL_ERROR;
 80127c4:	2001      	movs	r0, #1
 80127c6:	e7c7      	b.n	8012758 <UART_SetConfig+0x3b0>
 80127c8:	2001      	movs	r0, #1
 80127ca:	e7c5      	b.n	8012758 <UART_SetConfig+0x3b0>
          ret = HAL_ERROR;
 80127cc:	2001      	movs	r0, #1
 80127ce:	e7c3      	b.n	8012758 <UART_SetConfig+0x3b0>
      ret = HAL_ERROR;
 80127d0:	2001      	movs	r0, #1
 80127d2:	e7c1      	b.n	8012758 <UART_SetConfig+0x3b0>
      ret = HAL_ERROR;
 80127d4:	2001      	movs	r0, #1
 80127d6:	e7bf      	b.n	8012758 <UART_SetConfig+0x3b0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80127d8:	2502      	movs	r5, #2
 80127da:	e61d      	b.n	8012418 <UART_SetConfig+0x70>
 80127dc:	2508      	movs	r5, #8
 80127de:	e61b      	b.n	8012418 <UART_SetConfig+0x70>
 80127e0:	2502      	movs	r5, #2
 80127e2:	e619      	b.n	8012418 <UART_SetConfig+0x70>
 80127e4:	2502      	movs	r5, #2
 80127e6:	e617      	b.n	8012418 <UART_SetConfig+0x70>
 80127e8:	2502      	movs	r5, #2
 80127ea:	e615      	b.n	8012418 <UART_SetConfig+0x70>
 80127ec:	2502      	movs	r5, #2
 80127ee:	e613      	b.n	8012418 <UART_SetConfig+0x70>

080127f0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80127f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80127f2:	f013 0f01 	tst.w	r3, #1
 80127f6:	d006      	beq.n	8012806 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80127f8:	6802      	ldr	r2, [r0, #0]
 80127fa:	6853      	ldr	r3, [r2, #4]
 80127fc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8012800:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8012802:	430b      	orrs	r3, r1
 8012804:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012806:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8012808:	f013 0f02 	tst.w	r3, #2
 801280c:	d006      	beq.n	801281c <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801280e:	6802      	ldr	r2, [r0, #0]
 8012810:	6853      	ldr	r3, [r2, #4]
 8012812:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8012816:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8012818:	430b      	orrs	r3, r1
 801281a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801281c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801281e:	f013 0f04 	tst.w	r3, #4
 8012822:	d006      	beq.n	8012832 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8012824:	6802      	ldr	r2, [r0, #0]
 8012826:	6853      	ldr	r3, [r2, #4]
 8012828:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801282c:	6b01      	ldr	r1, [r0, #48]	; 0x30
 801282e:	430b      	orrs	r3, r1
 8012830:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8012832:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8012834:	f013 0f08 	tst.w	r3, #8
 8012838:	d006      	beq.n	8012848 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801283a:	6802      	ldr	r2, [r0, #0]
 801283c:	6853      	ldr	r3, [r2, #4]
 801283e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8012842:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8012844:	430b      	orrs	r3, r1
 8012846:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8012848:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801284a:	f013 0f10 	tst.w	r3, #16
 801284e:	d006      	beq.n	801285e <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8012850:	6802      	ldr	r2, [r0, #0]
 8012852:	6893      	ldr	r3, [r2, #8]
 8012854:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012858:	6b81      	ldr	r1, [r0, #56]	; 0x38
 801285a:	430b      	orrs	r3, r1
 801285c:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801285e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8012860:	f013 0f20 	tst.w	r3, #32
 8012864:	d006      	beq.n	8012874 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8012866:	6802      	ldr	r2, [r0, #0]
 8012868:	6893      	ldr	r3, [r2, #8]
 801286a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801286e:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8012870:	430b      	orrs	r3, r1
 8012872:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012874:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8012876:	f013 0f40 	tst.w	r3, #64	; 0x40
 801287a:	d00a      	beq.n	8012892 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801287c:	6802      	ldr	r2, [r0, #0]
 801287e:	6853      	ldr	r3, [r2, #4]
 8012880:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8012884:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8012886:	430b      	orrs	r3, r1
 8012888:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801288a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 801288c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012890:	d00b      	beq.n	80128aa <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8012892:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8012894:	f013 0f80 	tst.w	r3, #128	; 0x80
 8012898:	d006      	beq.n	80128a8 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801289a:	6802      	ldr	r2, [r0, #0]
 801289c:	6853      	ldr	r3, [r2, #4]
 801289e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80128a2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80128a4:	430b      	orrs	r3, r1
 80128a6:	6053      	str	r3, [r2, #4]
}
 80128a8:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80128aa:	6802      	ldr	r2, [r0, #0]
 80128ac:	6853      	ldr	r3, [r2, #4]
 80128ae:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80128b2:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80128b4:	430b      	orrs	r3, r1
 80128b6:	6053      	str	r3, [r2, #4]
 80128b8:	e7eb      	b.n	8012892 <UART_AdvFeatureConfig+0xa2>

080128ba <UART_WaitOnFlagUntilTimeout>:
{
 80128ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128be:	4607      	mov	r7, r0
 80128c0:	460e      	mov	r6, r1
 80128c2:	4615      	mov	r5, r2
 80128c4:	4698      	mov	r8, r3
 80128c6:	9c06      	ldr	r4, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80128c8:	683a      	ldr	r2, [r7, #0]
 80128ca:	69d3      	ldr	r3, [r2, #28]
 80128cc:	ea36 0303 	bics.w	r3, r6, r3
 80128d0:	bf0c      	ite	eq
 80128d2:	2301      	moveq	r3, #1
 80128d4:	2300      	movne	r3, #0
 80128d6:	42ab      	cmp	r3, r5
 80128d8:	d11c      	bne.n	8012914 <UART_WaitOnFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 80128da:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 80128de:	d0f4      	beq.n	80128ca <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80128e0:	f7f2 f820 	bl	8004924 <HAL_GetTick>
 80128e4:	eba0 0008 	sub.w	r0, r0, r8
 80128e8:	42a0      	cmp	r0, r4
 80128ea:	d801      	bhi.n	80128f0 <UART_WaitOnFlagUntilTimeout+0x36>
 80128ec:	2c00      	cmp	r4, #0
 80128ee:	d1eb      	bne.n	80128c8 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80128f0:	683a      	ldr	r2, [r7, #0]
 80128f2:	6813      	ldr	r3, [r2, #0]
 80128f4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80128f8:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80128fa:	683a      	ldr	r2, [r7, #0]
 80128fc:	6893      	ldr	r3, [r2, #8]
 80128fe:	f023 0301 	bic.w	r3, r3, #1
 8012902:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8012904:	2320      	movs	r3, #32
 8012906:	677b      	str	r3, [r7, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8012908:	67bb      	str	r3, [r7, #120]	; 0x78
        __HAL_UNLOCK(huart);
 801290a:	2300      	movs	r3, #0
 801290c:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
        return HAL_TIMEOUT;
 8012910:	2003      	movs	r0, #3
 8012912:	e000      	b.n	8012916 <UART_WaitOnFlagUntilTimeout+0x5c>
  return HAL_OK;
 8012914:	2000      	movs	r0, #0
}
 8012916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801291a <HAL_UART_Transmit>:
{
 801291a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801291e:	b082      	sub	sp, #8
 8012920:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8012922:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8012924:	2b20      	cmp	r3, #32
 8012926:	d15d      	bne.n	80129e4 <HAL_UART_Transmit+0xca>
 8012928:	4604      	mov	r4, r0
 801292a:	460d      	mov	r5, r1
 801292c:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 801292e:	2900      	cmp	r1, #0
 8012930:	d05d      	beq.n	80129ee <HAL_UART_Transmit+0xd4>
 8012932:	2a00      	cmp	r2, #0
 8012934:	d05d      	beq.n	80129f2 <HAL_UART_Transmit+0xd8>
    __HAL_LOCK(huart);
 8012936:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 801293a:	2b01      	cmp	r3, #1
 801293c:	d05b      	beq.n	80129f6 <HAL_UART_Transmit+0xdc>
 801293e:	2301      	movs	r3, #1
 8012940:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012944:	2300      	movs	r3, #0
 8012946:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8012948:	2321      	movs	r3, #33	; 0x21
 801294a:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 801294c:	f7f1 ffea 	bl	8004924 <HAL_GetTick>
 8012950:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8012952:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8012956:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801295a:	68a3      	ldr	r3, [r4, #8]
 801295c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012960:	d00a      	beq.n	8012978 <HAL_UART_Transmit+0x5e>
      pdata16bits = NULL;
 8012962:	f04f 0a00 	mov.w	sl, #0
    while (huart->TxXferCount > 0U)
 8012966:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 801296a:	b29b      	uxth	r3, r3
 801296c:	b35b      	cbz	r3, 80129c6 <HAL_UART_Transmit+0xac>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801296e:	f04f 0900 	mov.w	r9, #0
 8012972:	f04f 0880 	mov.w	r8, #128	; 0x80
 8012976:	e017      	b.n	80129a8 <HAL_UART_Transmit+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012978:	6923      	ldr	r3, [r4, #16]
 801297a:	b913      	cbnz	r3, 8012982 <HAL_UART_Transmit+0x68>
      pdata16bits = (uint16_t *) pData;
 801297c:	46aa      	mov	sl, r5
      pdata8bits  = NULL;
 801297e:	2500      	movs	r5, #0
 8012980:	e7f1      	b.n	8012966 <HAL_UART_Transmit+0x4c>
      pdata16bits = NULL;
 8012982:	f04f 0a00 	mov.w	sl, #0
 8012986:	e7ee      	b.n	8012966 <HAL_UART_Transmit+0x4c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8012988:	6822      	ldr	r2, [r4, #0]
 801298a:	f83a 3b02 	ldrh.w	r3, [sl], #2
 801298e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012992:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8012994:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8012998:	3b01      	subs	r3, #1
 801299a:	b29b      	uxth	r3, r3
 801299c:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80129a0:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80129a4:	b29b      	uxth	r3, r3
 80129a6:	b173      	cbz	r3, 80129c6 <HAL_UART_Transmit+0xac>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80129a8:	9600      	str	r6, [sp, #0]
 80129aa:	463b      	mov	r3, r7
 80129ac:	464a      	mov	r2, r9
 80129ae:	4641      	mov	r1, r8
 80129b0:	4620      	mov	r0, r4
 80129b2:	f7ff ff82 	bl	80128ba <UART_WaitOnFlagUntilTimeout>
 80129b6:	bb00      	cbnz	r0, 80129fa <HAL_UART_Transmit+0xe0>
      if (pdata8bits == NULL)
 80129b8:	2d00      	cmp	r5, #0
 80129ba:	d0e5      	beq.n	8012988 <HAL_UART_Transmit+0x6e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80129bc:	6823      	ldr	r3, [r4, #0]
 80129be:	f815 2b01 	ldrb.w	r2, [r5], #1
 80129c2:	851a      	strh	r2, [r3, #40]	; 0x28
 80129c4:	e7e6      	b.n	8012994 <HAL_UART_Transmit+0x7a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80129c6:	9600      	str	r6, [sp, #0]
 80129c8:	463b      	mov	r3, r7
 80129ca:	2200      	movs	r2, #0
 80129cc:	2140      	movs	r1, #64	; 0x40
 80129ce:	4620      	mov	r0, r4
 80129d0:	f7ff ff73 	bl	80128ba <UART_WaitOnFlagUntilTimeout>
 80129d4:	4603      	mov	r3, r0
 80129d6:	b990      	cbnz	r0, 80129fe <HAL_UART_Transmit+0xe4>
    huart->gState = HAL_UART_STATE_READY;
 80129d8:	2220      	movs	r2, #32
 80129da:	6762      	str	r2, [r4, #116]	; 0x74
    __HAL_UNLOCK(huart);
 80129dc:	2200      	movs	r2, #0
 80129de:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
    return HAL_OK;
 80129e2:	e000      	b.n	80129e6 <HAL_UART_Transmit+0xcc>
    return HAL_BUSY;
 80129e4:	2302      	movs	r3, #2
}
 80129e6:	4618      	mov	r0, r3
 80129e8:	b002      	add	sp, #8
 80129ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 80129ee:	2301      	movs	r3, #1
 80129f0:	e7f9      	b.n	80129e6 <HAL_UART_Transmit+0xcc>
 80129f2:	2301      	movs	r3, #1
 80129f4:	e7f7      	b.n	80129e6 <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 80129f6:	2302      	movs	r3, #2
 80129f8:	e7f5      	b.n	80129e6 <HAL_UART_Transmit+0xcc>
        return HAL_TIMEOUT;
 80129fa:	2303      	movs	r3, #3
 80129fc:	e7f3      	b.n	80129e6 <HAL_UART_Transmit+0xcc>
      return HAL_TIMEOUT;
 80129fe:	2303      	movs	r3, #3
 8012a00:	e7f1      	b.n	80129e6 <HAL_UART_Transmit+0xcc>

08012a02 <HAL_UART_Receive>:
{
 8012a02:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a06:	b083      	sub	sp, #12
 8012a08:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8012a0a:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8012a0c:	2b20      	cmp	r3, #32
 8012a0e:	d178      	bne.n	8012b02 <HAL_UART_Receive+0x100>
 8012a10:	4604      	mov	r4, r0
 8012a12:	460d      	mov	r5, r1
 8012a14:	4617      	mov	r7, r2
    if ((pData == NULL) || (Size == 0U))
 8012a16:	2900      	cmp	r1, #0
 8012a18:	d077      	beq.n	8012b0a <HAL_UART_Receive+0x108>
 8012a1a:	2a00      	cmp	r2, #0
 8012a1c:	d077      	beq.n	8012b0e <HAL_UART_Receive+0x10c>
    __HAL_LOCK(huart);
 8012a1e:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8012a22:	2b01      	cmp	r3, #1
 8012a24:	d075      	beq.n	8012b12 <HAL_UART_Receive+0x110>
 8012a26:	2301      	movs	r3, #1
 8012a28:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012a2c:	2300      	movs	r3, #0
 8012a2e:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8012a30:	2322      	movs	r3, #34	; 0x22
 8012a32:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8012a34:	f7f1 ff76 	bl	8004924 <HAL_GetTick>
 8012a38:	4680      	mov	r8, r0
    huart->RxXferSize  = Size;
 8012a3a:	f8a4 7058 	strh.w	r7, [r4, #88]	; 0x58
    huart->RxXferCount = Size;
 8012a3e:	f8a4 705a 	strh.w	r7, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8012a42:	68a3      	ldr	r3, [r4, #8]
 8012a44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012a48:	d006      	beq.n	8012a58 <HAL_UART_Receive+0x56>
 8012a4a:	b9c3      	cbnz	r3, 8012a7e <HAL_UART_Receive+0x7c>
 8012a4c:	6923      	ldr	r3, [r4, #16]
 8012a4e:	b993      	cbnz	r3, 8012a76 <HAL_UART_Receive+0x74>
 8012a50:	23ff      	movs	r3, #255	; 0xff
 8012a52:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
 8012a56:	e018      	b.n	8012a8a <HAL_UART_Receive+0x88>
 8012a58:	6923      	ldr	r3, [r4, #16]
 8012a5a:	b933      	cbnz	r3, 8012a6a <HAL_UART_Receive+0x68>
 8012a5c:	f240 17ff 	movw	r7, #511	; 0x1ff
 8012a60:	f8a4 705c 	strh.w	r7, [r4, #92]	; 0x5c
      pdata16bits = (uint16_t *) pData;
 8012a64:	46ab      	mov	fp, r5
      pdata8bits  = NULL;
 8012a66:	2500      	movs	r5, #0
 8012a68:	e013      	b.n	8012a92 <HAL_UART_Receive+0x90>
    UART_MASK_COMPUTATION(huart);
 8012a6a:	27ff      	movs	r7, #255	; 0xff
 8012a6c:	f8a4 705c 	strh.w	r7, [r4, #92]	; 0x5c
      pdata16bits = NULL;
 8012a70:	f04f 0b00 	mov.w	fp, #0
 8012a74:	e00d      	b.n	8012a92 <HAL_UART_Receive+0x90>
    UART_MASK_COMPUTATION(huart);
 8012a76:	237f      	movs	r3, #127	; 0x7f
 8012a78:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
 8012a7c:	e005      	b.n	8012a8a <HAL_UART_Receive+0x88>
 8012a7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8012a82:	d00f      	beq.n	8012aa4 <HAL_UART_Receive+0xa2>
 8012a84:	2300      	movs	r3, #0
 8012a86:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 8012a8a:	f8b4 705c 	ldrh.w	r7, [r4, #92]	; 0x5c
      pdata16bits = NULL;
 8012a8e:	f04f 0b00 	mov.w	fp, #0
    while (huart->RxXferCount > 0U)
 8012a92:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8012a96:	b29b      	uxth	r3, r3
 8012a98:	b36b      	cbz	r3, 8012af6 <HAL_UART_Receive+0xf4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8012a9a:	f04f 0a00 	mov.w	sl, #0
 8012a9e:	f04f 0920 	mov.w	r9, #32
 8012aa2:	e018      	b.n	8012ad6 <HAL_UART_Receive+0xd4>
    UART_MASK_COMPUTATION(huart);
 8012aa4:	6923      	ldr	r3, [r4, #16]
 8012aa6:	b91b      	cbnz	r3, 8012ab0 <HAL_UART_Receive+0xae>
 8012aa8:	237f      	movs	r3, #127	; 0x7f
 8012aaa:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
 8012aae:	e7ec      	b.n	8012a8a <HAL_UART_Receive+0x88>
 8012ab0:	233f      	movs	r3, #63	; 0x3f
 8012ab2:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
 8012ab6:	e7e8      	b.n	8012a8a <HAL_UART_Receive+0x88>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8012ab8:	6823      	ldr	r3, [r4, #0]
 8012aba:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012abc:	403b      	ands	r3, r7
 8012abe:	f82b 3b02 	strh.w	r3, [fp], #2
      huart->RxXferCount--;
 8012ac2:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8012ac6:	3b01      	subs	r3, #1
 8012ac8:	b29b      	uxth	r3, r3
 8012aca:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8012ace:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8012ad2:	b29b      	uxth	r3, r3
 8012ad4:	b17b      	cbz	r3, 8012af6 <HAL_UART_Receive+0xf4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8012ad6:	9600      	str	r6, [sp, #0]
 8012ad8:	4643      	mov	r3, r8
 8012ada:	4652      	mov	r2, sl
 8012adc:	4649      	mov	r1, r9
 8012ade:	4620      	mov	r0, r4
 8012ae0:	f7ff feeb 	bl	80128ba <UART_WaitOnFlagUntilTimeout>
 8012ae4:	b9b8      	cbnz	r0, 8012b16 <HAL_UART_Receive+0x114>
      if (pdata8bits == NULL)
 8012ae6:	2d00      	cmp	r5, #0
 8012ae8:	d0e6      	beq.n	8012ab8 <HAL_UART_Receive+0xb6>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8012aea:	6823      	ldr	r3, [r4, #0]
 8012aec:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012aee:	403b      	ands	r3, r7
 8012af0:	f805 3b01 	strb.w	r3, [r5], #1
 8012af4:	e7e5      	b.n	8012ac2 <HAL_UART_Receive+0xc0>
    huart->RxState = HAL_UART_STATE_READY;
 8012af6:	2320      	movs	r3, #32
 8012af8:	67a3      	str	r3, [r4, #120]	; 0x78
    __HAL_UNLOCK(huart);
 8012afa:	2000      	movs	r0, #0
 8012afc:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8012b00:	e000      	b.n	8012b04 <HAL_UART_Receive+0x102>
    return HAL_BUSY;
 8012b02:	2002      	movs	r0, #2
}
 8012b04:	b003      	add	sp, #12
 8012b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return  HAL_ERROR;
 8012b0a:	2001      	movs	r0, #1
 8012b0c:	e7fa      	b.n	8012b04 <HAL_UART_Receive+0x102>
 8012b0e:	2001      	movs	r0, #1
 8012b10:	e7f8      	b.n	8012b04 <HAL_UART_Receive+0x102>
    __HAL_LOCK(huart);
 8012b12:	2002      	movs	r0, #2
 8012b14:	e7f6      	b.n	8012b04 <HAL_UART_Receive+0x102>
        return HAL_TIMEOUT;
 8012b16:	2003      	movs	r0, #3
 8012b18:	e7f4      	b.n	8012b04 <HAL_UART_Receive+0x102>

08012b1a <UART_CheckIdleState>:
{
 8012b1a:	b530      	push	{r4, r5, lr}
 8012b1c:	b083      	sub	sp, #12
 8012b1e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012b20:	2300      	movs	r3, #0
 8012b22:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8012b24:	f7f1 fefe 	bl	8004924 <HAL_GetTick>
 8012b28:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012b2a:	6823      	ldr	r3, [r4, #0]
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	f013 0f08 	tst.w	r3, #8
 8012b32:	d10c      	bne.n	8012b4e <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012b34:	6823      	ldr	r3, [r4, #0]
 8012b36:	681b      	ldr	r3, [r3, #0]
 8012b38:	f013 0f04 	tst.w	r3, #4
 8012b3c:	d115      	bne.n	8012b6a <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 8012b3e:	2320      	movs	r3, #32
 8012b40:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8012b42:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8012b44:	2000      	movs	r0, #0
 8012b46:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 8012b4a:	b003      	add	sp, #12
 8012b4c:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012b4e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8012b52:	9300      	str	r3, [sp, #0]
 8012b54:	4603      	mov	r3, r0
 8012b56:	2200      	movs	r2, #0
 8012b58:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8012b5c:	4620      	mov	r0, r4
 8012b5e:	f7ff feac 	bl	80128ba <UART_WaitOnFlagUntilTimeout>
 8012b62:	2800      	cmp	r0, #0
 8012b64:	d0e6      	beq.n	8012b34 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8012b66:	2003      	movs	r0, #3
 8012b68:	e7ef      	b.n	8012b4a <UART_CheckIdleState+0x30>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012b6a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8012b6e:	9300      	str	r3, [sp, #0]
 8012b70:	462b      	mov	r3, r5
 8012b72:	2200      	movs	r2, #0
 8012b74:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8012b78:	4620      	mov	r0, r4
 8012b7a:	f7ff fe9e 	bl	80128ba <UART_WaitOnFlagUntilTimeout>
 8012b7e:	2800      	cmp	r0, #0
 8012b80:	d0dd      	beq.n	8012b3e <UART_CheckIdleState+0x24>
      return HAL_TIMEOUT;
 8012b82:	2003      	movs	r0, #3
 8012b84:	e7e1      	b.n	8012b4a <UART_CheckIdleState+0x30>

08012b86 <HAL_UART_Init>:
  if (huart == NULL)
 8012b86:	b368      	cbz	r0, 8012be4 <HAL_UART_Init+0x5e>
{
 8012b88:	b510      	push	{r4, lr}
 8012b8a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8012b8c:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8012b8e:	b303      	cbz	r3, 8012bd2 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8012b90:	2324      	movs	r3, #36	; 0x24
 8012b92:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8012b94:	6822      	ldr	r2, [r4, #0]
 8012b96:	6813      	ldr	r3, [r2, #0]
 8012b98:	f023 0301 	bic.w	r3, r3, #1
 8012b9c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8012b9e:	4620      	mov	r0, r4
 8012ba0:	f7ff fc02 	bl	80123a8 <UART_SetConfig>
 8012ba4:	2801      	cmp	r0, #1
 8012ba6:	d013      	beq.n	8012bd0 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8012ba8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012baa:	b9bb      	cbnz	r3, 8012bdc <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8012bac:	6822      	ldr	r2, [r4, #0]
 8012bae:	6853      	ldr	r3, [r2, #4]
 8012bb0:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8012bb4:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8012bb6:	6822      	ldr	r2, [r4, #0]
 8012bb8:	6893      	ldr	r3, [r2, #8]
 8012bba:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8012bbe:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8012bc0:	6822      	ldr	r2, [r4, #0]
 8012bc2:	6813      	ldr	r3, [r2, #0]
 8012bc4:	f043 0301 	orr.w	r3, r3, #1
 8012bc8:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8012bca:	4620      	mov	r0, r4
 8012bcc:	f7ff ffa5 	bl	8012b1a <UART_CheckIdleState>
}
 8012bd0:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8012bd2:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8012bd6:	f7f1 fc6b 	bl	80044b0 <HAL_UART_MspInit>
 8012bda:	e7d9      	b.n	8012b90 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 8012bdc:	4620      	mov	r0, r4
 8012bde:	f7ff fe07 	bl	80127f0 <UART_AdvFeatureConfig>
 8012be2:	e7e3      	b.n	8012bac <HAL_UART_Init+0x26>
    return HAL_ERROR;
 8012be4:	2001      	movs	r0, #1
}
 8012be6:	4770      	bx	lr

08012be8 <HAL_HalfDuplex_Init>:
  if (huart == NULL)
 8012be8:	2800      	cmp	r0, #0
 8012bea:	d032      	beq.n	8012c52 <HAL_HalfDuplex_Init+0x6a>
{
 8012bec:	b510      	push	{r4, lr}
 8012bee:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8012bf0:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8012bf2:	b32b      	cbz	r3, 8012c40 <HAL_HalfDuplex_Init+0x58>
  huart->gState = HAL_UART_STATE_BUSY;
 8012bf4:	2324      	movs	r3, #36	; 0x24
 8012bf6:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8012bf8:	6822      	ldr	r2, [r4, #0]
 8012bfa:	6813      	ldr	r3, [r2, #0]
 8012bfc:	f023 0301 	bic.w	r3, r3, #1
 8012c00:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8012c02:	4620      	mov	r0, r4
 8012c04:	f7ff fbd0 	bl	80123a8 <UART_SetConfig>
 8012c08:	2801      	cmp	r0, #1
 8012c0a:	d018      	beq.n	8012c3e <HAL_HalfDuplex_Init+0x56>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8012c0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012c0e:	b9e3      	cbnz	r3, 8012c4a <HAL_HalfDuplex_Init+0x62>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8012c10:	6822      	ldr	r2, [r4, #0]
 8012c12:	6853      	ldr	r3, [r2, #4]
 8012c14:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8012c18:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8012c1a:	6822      	ldr	r2, [r4, #0]
 8012c1c:	6893      	ldr	r3, [r2, #8]
 8012c1e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8012c22:	6093      	str	r3, [r2, #8]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8012c24:	6822      	ldr	r2, [r4, #0]
 8012c26:	6893      	ldr	r3, [r2, #8]
 8012c28:	f043 0308 	orr.w	r3, r3, #8
 8012c2c:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8012c2e:	6822      	ldr	r2, [r4, #0]
 8012c30:	6813      	ldr	r3, [r2, #0]
 8012c32:	f043 0301 	orr.w	r3, r3, #1
 8012c36:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8012c38:	4620      	mov	r0, r4
 8012c3a:	f7ff ff6e 	bl	8012b1a <UART_CheckIdleState>
}
 8012c3e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8012c40:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8012c44:	f7f1 fc34 	bl	80044b0 <HAL_UART_MspInit>
 8012c48:	e7d4      	b.n	8012bf4 <HAL_HalfDuplex_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8012c4a:	4620      	mov	r0, r4
 8012c4c:	f7ff fdd0 	bl	80127f0 <UART_AdvFeatureConfig>
 8012c50:	e7de      	b.n	8012c10 <HAL_HalfDuplex_Init+0x28>
    return HAL_ERROR;
 8012c52:	2001      	movs	r0, #1
}
 8012c54:	4770      	bx	lr

08012c56 <HAL_LIN_Init>:
  if (huart == NULL)
 8012c56:	2800      	cmp	r0, #0
 8012c58:	d040      	beq.n	8012cdc <HAL_LIN_Init+0x86>
{
 8012c5a:	b538      	push	{r3, r4, r5, lr}
 8012c5c:	4604      	mov	r4, r0
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012c5e:	69c3      	ldr	r3, [r0, #28]
 8012c60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012c64:	d03c      	beq.n	8012ce0 <HAL_LIN_Init+0x8a>
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
 8012c66:	6883      	ldr	r3, [r0, #8]
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	d13b      	bne.n	8012ce4 <HAL_LIN_Init+0x8e>
 8012c6c:	460d      	mov	r5, r1
  if (huart->gState == HAL_UART_STATE_RESET)
 8012c6e:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8012c70:	b35b      	cbz	r3, 8012cca <HAL_LIN_Init+0x74>
  huart->gState = HAL_UART_STATE_BUSY;
 8012c72:	2324      	movs	r3, #36	; 0x24
 8012c74:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8012c76:	6822      	ldr	r2, [r4, #0]
 8012c78:	6813      	ldr	r3, [r2, #0]
 8012c7a:	f023 0301 	bic.w	r3, r3, #1
 8012c7e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8012c80:	4620      	mov	r0, r4
 8012c82:	f7ff fb91 	bl	80123a8 <UART_SetConfig>
 8012c86:	2801      	cmp	r0, #1
 8012c88:	d02d      	beq.n	8012ce6 <HAL_LIN_Init+0x90>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8012c8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012c8c:	bb13      	cbnz	r3, 8012cd4 <HAL_LIN_Init+0x7e>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8012c8e:	6822      	ldr	r2, [r4, #0]
 8012c90:	6853      	ldr	r3, [r2, #4]
 8012c92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012c96:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 8012c98:	6822      	ldr	r2, [r4, #0]
 8012c9a:	6893      	ldr	r3, [r2, #8]
 8012c9c:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8012ca0:	6093      	str	r3, [r2, #8]
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 8012ca2:	6822      	ldr	r2, [r4, #0]
 8012ca4:	6853      	ldr	r3, [r2, #4]
 8012ca6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8012caa:	6053      	str	r3, [r2, #4]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 8012cac:	6823      	ldr	r3, [r4, #0]
 8012cae:	6859      	ldr	r1, [r3, #4]
 8012cb0:	f021 0120 	bic.w	r1, r1, #32
 8012cb4:	4329      	orrs	r1, r5
 8012cb6:	6059      	str	r1, [r3, #4]
  __HAL_UART_ENABLE(huart);
 8012cb8:	6822      	ldr	r2, [r4, #0]
 8012cba:	6813      	ldr	r3, [r2, #0]
 8012cbc:	f043 0301 	orr.w	r3, r3, #1
 8012cc0:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8012cc2:	4620      	mov	r0, r4
 8012cc4:	f7ff ff29 	bl	8012b1a <UART_CheckIdleState>
 8012cc8:	e00d      	b.n	8012ce6 <HAL_LIN_Init+0x90>
    huart->Lock = HAL_UNLOCKED;
 8012cca:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8012cce:	f7f1 fbef 	bl	80044b0 <HAL_UART_MspInit>
 8012cd2:	e7ce      	b.n	8012c72 <HAL_LIN_Init+0x1c>
    UART_AdvFeatureConfig(huart);
 8012cd4:	4620      	mov	r0, r4
 8012cd6:	f7ff fd8b 	bl	80127f0 <UART_AdvFeatureConfig>
 8012cda:	e7d8      	b.n	8012c8e <HAL_LIN_Init+0x38>
    return HAL_ERROR;
 8012cdc:	2001      	movs	r0, #1
}
 8012cde:	4770      	bx	lr
    return HAL_ERROR;
 8012ce0:	2001      	movs	r0, #1
 8012ce2:	e000      	b.n	8012ce6 <HAL_LIN_Init+0x90>
    return HAL_ERROR;
 8012ce4:	2001      	movs	r0, #1
}
 8012ce6:	bd38      	pop	{r3, r4, r5, pc}

08012ce8 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 8012ce8:	2800      	cmp	r0, #0
 8012cea:	d040      	beq.n	8012d6e <HAL_MultiProcessor_Init+0x86>
{
 8012cec:	b570      	push	{r4, r5, r6, lr}
 8012cee:	4604      	mov	r4, r0
 8012cf0:	4615      	mov	r5, r2
 8012cf2:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_RESET)
 8012cf4:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8012cf6:	b34b      	cbz	r3, 8012d4c <HAL_MultiProcessor_Init+0x64>
  huart->gState = HAL_UART_STATE_BUSY;
 8012cf8:	2324      	movs	r3, #36	; 0x24
 8012cfa:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8012cfc:	6822      	ldr	r2, [r4, #0]
 8012cfe:	6813      	ldr	r3, [r2, #0]
 8012d00:	f023 0301 	bic.w	r3, r3, #1
 8012d04:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8012d06:	4620      	mov	r0, r4
 8012d08:	f7ff fb4e 	bl	80123a8 <UART_SetConfig>
 8012d0c:	2801      	cmp	r0, #1
 8012d0e:	d01c      	beq.n	8012d4a <HAL_MultiProcessor_Init+0x62>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8012d10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d12:	bb03      	cbnz	r3, 8012d56 <HAL_MultiProcessor_Init+0x6e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8012d14:	6822      	ldr	r2, [r4, #0]
 8012d16:	6853      	ldr	r3, [r2, #4]
 8012d18:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8012d1c:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8012d1e:	6822      	ldr	r2, [r4, #0]
 8012d20:	6893      	ldr	r3, [r2, #8]
 8012d22:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8012d26:	6093      	str	r3, [r2, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 8012d28:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8012d2c:	d017      	beq.n	8012d5e <HAL_MultiProcessor_Init+0x76>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8012d2e:	6823      	ldr	r3, [r4, #0]
 8012d30:	681a      	ldr	r2, [r3, #0]
 8012d32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8012d36:	4315      	orrs	r5, r2
 8012d38:	601d      	str	r5, [r3, #0]
  __HAL_UART_ENABLE(huart);
 8012d3a:	6822      	ldr	r2, [r4, #0]
 8012d3c:	6813      	ldr	r3, [r2, #0]
 8012d3e:	f043 0301 	orr.w	r3, r3, #1
 8012d42:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8012d44:	4620      	mov	r0, r4
 8012d46:	f7ff fee8 	bl	8012b1a <UART_CheckIdleState>
}
 8012d4a:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8012d4c:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8012d50:	f7f1 fbae 	bl	80044b0 <HAL_UART_MspInit>
 8012d54:	e7d0      	b.n	8012cf8 <HAL_MultiProcessor_Init+0x10>
    UART_AdvFeatureConfig(huart);
 8012d56:	4620      	mov	r0, r4
 8012d58:	f7ff fd4a 	bl	80127f0 <UART_AdvFeatureConfig>
 8012d5c:	e7da      	b.n	8012d14 <HAL_MultiProcessor_Init+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 8012d5e:	6823      	ldr	r3, [r4, #0]
 8012d60:	6859      	ldr	r1, [r3, #4]
 8012d62:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8012d66:	ea41 6606 	orr.w	r6, r1, r6, lsl #24
 8012d6a:	605e      	str	r6, [r3, #4]
 8012d6c:	e7df      	b.n	8012d2e <HAL_MultiProcessor_Init+0x46>
    return HAL_ERROR;
 8012d6e:	2001      	movs	r0, #1
}
 8012d70:	4770      	bx	lr

08012d72 <HAL_MultiProcessor_EnableMuteMode>:
{
 8012d72:	b508      	push	{r3, lr}
  __HAL_LOCK(huart);
 8012d74:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8012d78:	2b01      	cmp	r3, #1
 8012d7a:	d00e      	beq.n	8012d9a <HAL_MultiProcessor_EnableMuteMode+0x28>
 8012d7c:	2301      	movs	r3, #1
 8012d7e:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  huart->gState = HAL_UART_STATE_BUSY;
 8012d82:	2324      	movs	r3, #36	; 0x24
 8012d84:	6743      	str	r3, [r0, #116]	; 0x74
  SET_BIT(huart->Instance->CR1, USART_CR1_MME);
 8012d86:	6802      	ldr	r2, [r0, #0]
 8012d88:	6813      	ldr	r3, [r2, #0]
 8012d8a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8012d8e:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8012d90:	2320      	movs	r3, #32
 8012d92:	6743      	str	r3, [r0, #116]	; 0x74
  return (UART_CheckIdleState(huart));
 8012d94:	f7ff fec1 	bl	8012b1a <UART_CheckIdleState>
}
 8012d98:	bd08      	pop	{r3, pc}
  __HAL_LOCK(huart);
 8012d9a:	2002      	movs	r0, #2
 8012d9c:	e7fc      	b.n	8012d98 <HAL_MultiProcessor_EnableMuteMode+0x26>

08012d9e <HAL_MultiProcessor_DisableMuteMode>:
{
 8012d9e:	b508      	push	{r3, lr}
  __HAL_LOCK(huart);
 8012da0:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8012da4:	2b01      	cmp	r3, #1
 8012da6:	d00e      	beq.n	8012dc6 <HAL_MultiProcessor_DisableMuteMode+0x28>
 8012da8:	2301      	movs	r3, #1
 8012daa:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  huart->gState = HAL_UART_STATE_BUSY;
 8012dae:	2324      	movs	r3, #36	; 0x24
 8012db0:	6743      	str	r3, [r0, #116]	; 0x74
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_MME);
 8012db2:	6802      	ldr	r2, [r0, #0]
 8012db4:	6813      	ldr	r3, [r2, #0]
 8012db6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012dba:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8012dbc:	2320      	movs	r3, #32
 8012dbe:	6743      	str	r3, [r0, #116]	; 0x74
  return (UART_CheckIdleState(huart));
 8012dc0:	f7ff feab 	bl	8012b1a <UART_CheckIdleState>
}
 8012dc4:	bd08      	pop	{r3, pc}
  __HAL_LOCK(huart);
 8012dc6:	2002      	movs	r0, #2
 8012dc8:	e7fc      	b.n	8012dc4 <HAL_MultiProcessor_DisableMuteMode+0x26>

08012dca <HAL_RS485Ex_Init>:
                                   uint32_t DeassertionTime)
{
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8012dca:	2800      	cmp	r0, #0
 8012dcc:	d03c      	beq.n	8012e48 <HAL_RS485Ex_Init+0x7e>
{
 8012dce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012dd0:	4604      	mov	r4, r0
 8012dd2:	461d      	mov	r5, r3
 8012dd4:	4616      	mov	r6, r2
 8012dd6:	460f      	mov	r7, r1
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8012dd8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8012dda:	b363      	cbz	r3, 8012e36 <HAL_RS485Ex_Init+0x6c>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8012ddc:	2324      	movs	r3, #36	; 0x24
 8012dde:	6763      	str	r3, [r4, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8012de0:	6822      	ldr	r2, [r4, #0]
 8012de2:	6813      	ldr	r3, [r2, #0]
 8012de4:	f023 0301 	bic.w	r3, r3, #1
 8012de8:	6013      	str	r3, [r2, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8012dea:	4620      	mov	r0, r4
 8012dec:	f7ff fadc 	bl	80123a8 <UART_SetConfig>
 8012df0:	2801      	cmp	r0, #1
 8012df2:	d01f      	beq.n	8012e34 <HAL_RS485Ex_Init+0x6a>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8012df4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012df6:	bb1b      	cbnz	r3, 8012e40 <HAL_RS485Ex_Init+0x76>
  {
    UART_AdvFeatureConfig(huart);
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8012df8:	6822      	ldr	r2, [r4, #0]
 8012dfa:	6893      	ldr	r3, [r2, #8]
 8012dfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8012e00:	6093      	str	r3, [r2, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8012e02:	6822      	ldr	r2, [r4, #0]
 8012e04:	6893      	ldr	r3, [r2, #8]
 8012e06:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8012e0a:	433b      	orrs	r3, r7
 8012e0c:	6093      	str	r3, [r2, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8012e0e:	6821      	ldr	r1, [r4, #0]
 8012e10:	680b      	ldr	r3, [r1, #0]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8012e12:	042d      	lsls	r5, r5, #16
 8012e14:	ea45 5246 	orr.w	r2, r5, r6, lsl #21
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8012e18:	f023 757f 	bic.w	r5, r3, #66846720	; 0x3fc0000
 8012e1c:	f425 3540 	bic.w	r5, r5, #196608	; 0x30000
 8012e20:	4315      	orrs	r5, r2
 8012e22:	600d      	str	r5, [r1, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8012e24:	6822      	ldr	r2, [r4, #0]
 8012e26:	6813      	ldr	r3, [r2, #0]
 8012e28:	f043 0301 	orr.w	r3, r3, #1
 8012e2c:	6013      	str	r3, [r2, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8012e2e:	4620      	mov	r0, r4
 8012e30:	f7ff fe73 	bl	8012b1a <UART_CheckIdleState>
}
 8012e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 8012e36:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8012e3a:	f7f1 fb39 	bl	80044b0 <HAL_UART_MspInit>
 8012e3e:	e7cd      	b.n	8012ddc <HAL_RS485Ex_Init+0x12>
    UART_AdvFeatureConfig(huart);
 8012e40:	4620      	mov	r0, r4
 8012e42:	f7ff fcd5 	bl	80127f0 <UART_AdvFeatureConfig>
 8012e46:	e7d7      	b.n	8012df8 <HAL_RS485Ex_Init+0x2e>
    return HAL_ERROR;
 8012e48:	2001      	movs	r0, #1
}
 8012e4a:	4770      	bx	lr

08012e4c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8012e4c:	4770      	bx	lr

08012e4e <HAL_UARTEx_EnableClockStopMode>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableClockStopMode(UART_HandleTypeDef *huart)
{
  /* Process Locked */
  __HAL_LOCK(huart);
 8012e4e:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8012e52:	2b01      	cmp	r3, #1
 8012e54:	d00c      	beq.n	8012e70 <HAL_UARTEx_EnableClockStopMode+0x22>
 8012e56:	2301      	movs	r3, #1
 8012e58:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70

  /* Set UCESM bit */
  SET_BIT(huart->Instance->CR3, USART_CR3_UCESM);
 8012e5c:	6802      	ldr	r2, [r0, #0]
 8012e5e:	6893      	ldr	r3, [r2, #8]
 8012e60:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8012e64:	6093      	str	r3, [r2, #8]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012e66:	2300      	movs	r3, #0
 8012e68:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70

  return HAL_OK;
 8012e6c:	4618      	mov	r0, r3
 8012e6e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8012e70:	2002      	movs	r0, #2
}
 8012e72:	4770      	bx	lr

08012e74 <HAL_UARTEx_DisableClockStopMode>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableClockStopMode(UART_HandleTypeDef *huart)
{
  /* Process Locked */
  __HAL_LOCK(huart);
 8012e74:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8012e78:	2b01      	cmp	r3, #1
 8012e7a:	d00c      	beq.n	8012e96 <HAL_UARTEx_DisableClockStopMode+0x22>
 8012e7c:	2301      	movs	r3, #1
 8012e7e:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70

  /* Clear UCESM bit */
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_UCESM);
 8012e82:	6802      	ldr	r2, [r0, #0]
 8012e84:	6893      	ldr	r3, [r2, #8]
 8012e86:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8012e8a:	6093      	str	r3, [r2, #8]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012e8c:	2300      	movs	r3, #0
 8012e8e:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70

  return HAL_OK;
 8012e92:	4618      	mov	r0, r3
 8012e94:	4770      	bx	lr
  __HAL_LOCK(huart);
 8012e96:	2002      	movs	r0, #2
}
 8012e98:	4770      	bx	lr

08012e9a <HAL_MultiProcessorEx_AddressLength_Set>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t AddressLength)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8012e9a:	b1a8      	cbz	r0, 8012ec8 <HAL_MultiProcessorEx_AddressLength_Set+0x2e>
{
 8012e9c:	b508      	push	{r3, lr}
  }

  /* Check the address length parameter */
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(AddressLength));

  huart->gState = HAL_UART_STATE_BUSY;
 8012e9e:	2324      	movs	r3, #36	; 0x24
 8012ea0:	6743      	str	r3, [r0, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8012ea2:	6802      	ldr	r2, [r0, #0]
 8012ea4:	6813      	ldr	r3, [r2, #0]
 8012ea6:	f023 0301 	bic.w	r3, r3, #1
 8012eaa:	6013      	str	r3, [r2, #0]

  /* Set the address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
 8012eac:	6802      	ldr	r2, [r0, #0]
 8012eae:	6853      	ldr	r3, [r2, #4]
 8012eb0:	f023 0310 	bic.w	r3, r3, #16
 8012eb4:	4319      	orrs	r1, r3
 8012eb6:	6051      	str	r1, [r2, #4]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8012eb8:	6802      	ldr	r2, [r0, #0]
 8012eba:	6813      	ldr	r3, [r2, #0]
 8012ebc:	f043 0301 	orr.w	r3, r3, #1
 8012ec0:	6013      	str	r3, [r2, #0]

  /* TEACK and/or REACK to check before moving huart->gState to Ready */
  return (UART_CheckIdleState(huart));
 8012ec2:	f7ff fe2a 	bl	8012b1a <UART_CheckIdleState>
}
 8012ec6:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 8012ec8:	2001      	movs	r0, #1
}
 8012eca:	4770      	bx	lr

08012ecc <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8012ecc:	b510      	push	{r4, lr}
 8012ece:	b084      	sub	sp, #16
 8012ed0:	ab04      	add	r3, sp, #16
 8012ed2:	e903 0006 	stmdb	r3, {r1, r2}
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012ed6:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8012eda:	2b01      	cmp	r3, #1
 8012edc:	d041      	beq.n	8012f62 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x96>
 8012ede:	9a02      	ldr	r2, [sp, #8]
 8012ee0:	2301      	movs	r3, #1
 8012ee2:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70

  huart->gState = HAL_UART_STATE_BUSY;
 8012ee6:	2324      	movs	r3, #36	; 0x24
 8012ee8:	6743      	str	r3, [r0, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8012eea:	6801      	ldr	r1, [r0, #0]
 8012eec:	680b      	ldr	r3, [r1, #0]
 8012eee:	f023 0301 	bic.w	r3, r3, #1
 8012ef2:	600b      	str	r3, [r1, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8012ef4:	6801      	ldr	r1, [r0, #0]
 8012ef6:	688b      	ldr	r3, [r1, #8]
 8012ef8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8012efc:	4313      	orrs	r3, r2
 8012efe:	608b      	str	r3, [r1, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8012f00:	b1b2      	cbz	r2, 8012f30 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x64>
 8012f02:	4604      	mov	r4, r0
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8012f04:	6802      	ldr	r2, [r0, #0]
 8012f06:	6813      	ldr	r3, [r2, #0]
 8012f08:	f043 0301 	orr.w	r3, r3, #1
 8012f0c:	6013      	str	r3, [r2, #0]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8012f0e:	f7f1 fd09 	bl	8004924 <HAL_GetTick>

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012f12:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8012f16:	9300      	str	r3, [sp, #0]
 8012f18:	4603      	mov	r3, r0
 8012f1a:	2200      	movs	r2, #0
 8012f1c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8012f20:	4620      	mov	r0, r4
 8012f22:	f7ff fcca 	bl	80128ba <UART_WaitOnFlagUntilTimeout>
 8012f26:	4603      	mov	r3, r0
 8012f28:	b9a0      	cbnz	r0, 8012f54 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x88>
    status = HAL_TIMEOUT;
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8012f2a:	2220      	movs	r2, #32
 8012f2c:	6762      	str	r2, [r4, #116]	; 0x74
 8012f2e:	e012      	b.n	8012f56 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x8a>
 8012f30:	f89d 400e 	ldrb.w	r4, [sp, #14]
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8012f34:	6801      	ldr	r1, [r0, #0]
 8012f36:	684a      	ldr	r2, [r1, #4]
 8012f38:	f022 0210 	bic.w	r2, r2, #16
 8012f3c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8012f40:	431a      	orrs	r2, r3
 8012f42:	604a      	str	r2, [r1, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8012f44:	6802      	ldr	r2, [r0, #0]
 8012f46:	6853      	ldr	r3, [r2, #4]
 8012f48:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8012f4c:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8012f50:	6053      	str	r3, [r2, #4]
 8012f52:	e7d6      	b.n	8012f02 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x36>
    status = HAL_TIMEOUT;
 8012f54:	2303      	movs	r3, #3
  __HAL_UNLOCK(huart);
 8012f56:	2200      	movs	r2, #0
 8012f58:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
}
 8012f5c:	4618      	mov	r0, r3
 8012f5e:	b004      	add	sp, #16
 8012f60:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 8012f62:	2302      	movs	r3, #2
 8012f64:	e7fa      	b.n	8012f5c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x90>

08012f66 <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 8012f66:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8012f6a:	2b01      	cmp	r3, #1
 8012f6c:	d00c      	beq.n	8012f88 <HAL_UARTEx_EnableStopMode+0x22>
 8012f6e:	2301      	movs	r3, #1
 8012f70:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8012f74:	6802      	ldr	r2, [r0, #0]
 8012f76:	6813      	ldr	r3, [r2, #0]
 8012f78:	f043 0302 	orr.w	r3, r3, #2
 8012f7c:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 8012f7e:	2300      	movs	r3, #0
 8012f80:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  return HAL_OK;
 8012f84:	4618      	mov	r0, r3
 8012f86:	4770      	bx	lr
  __HAL_LOCK(huart);
 8012f88:	2002      	movs	r0, #2
}
 8012f8a:	4770      	bx	lr

08012f8c <HAL_UARTEx_DisableStopMode>:
  __HAL_LOCK(huart);
 8012f8c:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8012f90:	2b01      	cmp	r3, #1
 8012f92:	d00c      	beq.n	8012fae <HAL_UARTEx_DisableStopMode+0x22>
 8012f94:	2301      	movs	r3, #1
 8012f96:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8012f9a:	6802      	ldr	r2, [r0, #0]
 8012f9c:	6813      	ldr	r3, [r2, #0]
 8012f9e:	f023 0302 	bic.w	r3, r3, #2
 8012fa2:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 8012fa4:	2300      	movs	r3, #0
 8012fa6:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  return HAL_OK;
 8012faa:	4618      	mov	r0, r3
 8012fac:	4770      	bx	lr
  __HAL_LOCK(huart);
 8012fae:	2002      	movs	r0, #2
}
 8012fb0:	4770      	bx	lr
	...

08012fb4 <__errno>:
 8012fb4:	4b01      	ldr	r3, [pc, #4]	; (8012fbc <__errno+0x8>)
 8012fb6:	6818      	ldr	r0, [r3, #0]
 8012fb8:	4770      	bx	lr
 8012fba:	bf00      	nop
 8012fbc:	20000038 	.word	0x20000038

08012fc0 <exit>:
 8012fc0:	b508      	push	{r3, lr}
 8012fc2:	2100      	movs	r1, #0
 8012fc4:	4604      	mov	r4, r0
 8012fc6:	f000 f85b 	bl	8013080 <__call_exitprocs>
 8012fca:	4b04      	ldr	r3, [pc, #16]	; (8012fdc <exit+0x1c>)
 8012fcc:	6818      	ldr	r0, [r3, #0]
 8012fce:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8012fd0:	b103      	cbz	r3, 8012fd4 <exit+0x14>
 8012fd2:	4798      	blx	r3
 8012fd4:	4620      	mov	r0, r4
 8012fd6:	f7f1 fb0c 	bl	80045f2 <_exit>
 8012fda:	bf00      	nop
 8012fdc:	08014580 	.word	0x08014580

08012fe0 <__libc_init_array>:
 8012fe0:	b570      	push	{r4, r5, r6, lr}
 8012fe2:	4e0d      	ldr	r6, [pc, #52]	; (8013018 <__libc_init_array+0x38>)
 8012fe4:	4c0d      	ldr	r4, [pc, #52]	; (801301c <__libc_init_array+0x3c>)
 8012fe6:	1ba4      	subs	r4, r4, r6
 8012fe8:	10a4      	asrs	r4, r4, #2
 8012fea:	2500      	movs	r5, #0
 8012fec:	42a5      	cmp	r5, r4
 8012fee:	d109      	bne.n	8013004 <__libc_init_array+0x24>
 8012ff0:	4e0b      	ldr	r6, [pc, #44]	; (8013020 <__libc_init_array+0x40>)
 8012ff2:	4c0c      	ldr	r4, [pc, #48]	; (8013024 <__libc_init_array+0x44>)
 8012ff4:	f000 f92a 	bl	801324c <_init>
 8012ff8:	1ba4      	subs	r4, r4, r6
 8012ffa:	10a4      	asrs	r4, r4, #2
 8012ffc:	2500      	movs	r5, #0
 8012ffe:	42a5      	cmp	r5, r4
 8013000:	d105      	bne.n	801300e <__libc_init_array+0x2e>
 8013002:	bd70      	pop	{r4, r5, r6, pc}
 8013004:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013008:	4798      	blx	r3
 801300a:	3501      	adds	r5, #1
 801300c:	e7ee      	b.n	8012fec <__libc_init_array+0xc>
 801300e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013012:	4798      	blx	r3
 8013014:	3501      	adds	r5, #1
 8013016:	e7f2      	b.n	8012ffe <__libc_init_array+0x1e>
 8013018:	0801458c 	.word	0x0801458c
 801301c:	0801458c 	.word	0x0801458c
 8013020:	0801458c 	.word	0x0801458c
 8013024:	08014594 	.word	0x08014594

08013028 <memcmp>:
 8013028:	b530      	push	{r4, r5, lr}
 801302a:	2400      	movs	r4, #0
 801302c:	42a2      	cmp	r2, r4
 801302e:	d101      	bne.n	8013034 <memcmp+0xc>
 8013030:	2000      	movs	r0, #0
 8013032:	e007      	b.n	8013044 <memcmp+0x1c>
 8013034:	5d03      	ldrb	r3, [r0, r4]
 8013036:	3401      	adds	r4, #1
 8013038:	190d      	adds	r5, r1, r4
 801303a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801303e:	42ab      	cmp	r3, r5
 8013040:	d0f4      	beq.n	801302c <memcmp+0x4>
 8013042:	1b58      	subs	r0, r3, r5
 8013044:	bd30      	pop	{r4, r5, pc}

08013046 <memcpy>:
 8013046:	b510      	push	{r4, lr}
 8013048:	1e43      	subs	r3, r0, #1
 801304a:	440a      	add	r2, r1
 801304c:	4291      	cmp	r1, r2
 801304e:	d100      	bne.n	8013052 <memcpy+0xc>
 8013050:	bd10      	pop	{r4, pc}
 8013052:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013056:	f803 4f01 	strb.w	r4, [r3, #1]!
 801305a:	e7f7      	b.n	801304c <memcpy+0x6>

0801305c <memset>:
 801305c:	4402      	add	r2, r0
 801305e:	4603      	mov	r3, r0
 8013060:	4293      	cmp	r3, r2
 8013062:	d100      	bne.n	8013066 <memset+0xa>
 8013064:	4770      	bx	lr
 8013066:	f803 1b01 	strb.w	r1, [r3], #1
 801306a:	e7f9      	b.n	8013060 <memset+0x4>

0801306c <register_fini>:
 801306c:	4b02      	ldr	r3, [pc, #8]	; (8013078 <register_fini+0xc>)
 801306e:	b113      	cbz	r3, 8013076 <register_fini+0xa>
 8013070:	4802      	ldr	r0, [pc, #8]	; (801307c <register_fini+0x10>)
 8013072:	f000 b86d 	b.w	8013150 <atexit>
 8013076:	4770      	bx	lr
 8013078:	00000000 	.word	0x00000000
 801307c:	0801315d 	.word	0x0801315d

08013080 <__call_exitprocs>:
 8013080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013084:	4c2f      	ldr	r4, [pc, #188]	; (8013144 <__call_exitprocs+0xc4>)
 8013086:	9001      	str	r0, [sp, #4]
 8013088:	6820      	ldr	r0, [r4, #0]
 801308a:	460e      	mov	r6, r1
 801308c:	f000 f87f 	bl	801318e <__retarget_lock_acquire_recursive>
 8013090:	4b2d      	ldr	r3, [pc, #180]	; (8013148 <__call_exitprocs+0xc8>)
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	9300      	str	r3, [sp, #0]
 8013096:	46a0      	mov	r8, r4
 8013098:	f503 79a4 	add.w	r9, r3, #328	; 0x148
 801309c:	9b00      	ldr	r3, [sp, #0]
 801309e:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 80130a2:	464d      	mov	r5, r9
 80130a4:	f04f 0a01 	mov.w	sl, #1
 80130a8:	b134      	cbz	r4, 80130b8 <__call_exitprocs+0x38>
 80130aa:	6863      	ldr	r3, [r4, #4]
 80130ac:	1e5f      	subs	r7, r3, #1
 80130ae:	2f00      	cmp	r7, #0
 80130b0:	da09      	bge.n	80130c6 <__call_exitprocs+0x46>
 80130b2:	4b26      	ldr	r3, [pc, #152]	; (801314c <__call_exitprocs+0xcc>)
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	d138      	bne.n	801312a <__call_exitprocs+0xaa>
 80130b8:	f8d8 0000 	ldr.w	r0, [r8]
 80130bc:	b003      	add	sp, #12
 80130be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130c2:	f000 b86a 	b.w	801319a <__retarget_lock_release_recursive>
 80130c6:	00b9      	lsls	r1, r7, #2
 80130c8:	b136      	cbz	r6, 80130d8 <__call_exitprocs+0x58>
 80130ca:	1862      	adds	r2, r4, r1
 80130cc:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 80130d0:	42b2      	cmp	r2, r6
 80130d2:	d001      	beq.n	80130d8 <__call_exitprocs+0x58>
 80130d4:	3f01      	subs	r7, #1
 80130d6:	e7ea      	b.n	80130ae <__call_exitprocs+0x2e>
 80130d8:	6860      	ldr	r0, [r4, #4]
 80130da:	4421      	add	r1, r4
 80130dc:	3801      	subs	r0, #1
 80130de:	42b8      	cmp	r0, r7
 80130e0:	688a      	ldr	r2, [r1, #8]
 80130e2:	bf0e      	itee	eq
 80130e4:	6067      	streq	r7, [r4, #4]
 80130e6:	2300      	movne	r3, #0
 80130e8:	608b      	strne	r3, [r1, #8]
 80130ea:	2a00      	cmp	r2, #0
 80130ec:	d0f2      	beq.n	80130d4 <__call_exitprocs+0x54>
 80130ee:	f8d4 0188 	ldr.w	r0, [r4, #392]	; 0x188
 80130f2:	f8d4 b004 	ldr.w	fp, [r4, #4]
 80130f6:	fa0a fc07 	lsl.w	ip, sl, r7
 80130fa:	ea1c 0f00 	tst.w	ip, r0
 80130fe:	d107      	bne.n	8013110 <__call_exitprocs+0x90>
 8013100:	4790      	blx	r2
 8013102:	6862      	ldr	r2, [r4, #4]
 8013104:	455a      	cmp	r2, fp
 8013106:	d1c9      	bne.n	801309c <__call_exitprocs+0x1c>
 8013108:	682a      	ldr	r2, [r5, #0]
 801310a:	42a2      	cmp	r2, r4
 801310c:	d0e2      	beq.n	80130d4 <__call_exitprocs+0x54>
 801310e:	e7c5      	b.n	801309c <__call_exitprocs+0x1c>
 8013110:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
 8013114:	f8d1 1088 	ldr.w	r1, [r1, #136]	; 0x88
 8013118:	ea1c 0f03 	tst.w	ip, r3
 801311c:	d102      	bne.n	8013124 <__call_exitprocs+0xa4>
 801311e:	9801      	ldr	r0, [sp, #4]
 8013120:	4790      	blx	r2
 8013122:	e7ee      	b.n	8013102 <__call_exitprocs+0x82>
 8013124:	4608      	mov	r0, r1
 8013126:	4790      	blx	r2
 8013128:	e7eb      	b.n	8013102 <__call_exitprocs+0x82>
 801312a:	e9d4 3200 	ldrd	r3, r2, [r4]
 801312e:	b93a      	cbnz	r2, 8013140 <__call_exitprocs+0xc0>
 8013130:	b133      	cbz	r3, 8013140 <__call_exitprocs+0xc0>
 8013132:	602b      	str	r3, [r5, #0]
 8013134:	4620      	mov	r0, r4
 8013136:	f3af 8000 	nop.w
 801313a:	682b      	ldr	r3, [r5, #0]
 801313c:	461c      	mov	r4, r3
 801313e:	e7b3      	b.n	80130a8 <__call_exitprocs+0x28>
 8013140:	4625      	mov	r5, r4
 8013142:	e7fb      	b.n	801313c <__call_exitprocs+0xbc>
 8013144:	20000468 	.word	0x20000468
 8013148:	08014580 	.word	0x08014580
 801314c:	00000000 	.word	0x00000000

08013150 <atexit>:
 8013150:	2300      	movs	r3, #0
 8013152:	4601      	mov	r1, r0
 8013154:	461a      	mov	r2, r3
 8013156:	4618      	mov	r0, r3
 8013158:	f000 b820 	b.w	801319c <__register_exitproc>

0801315c <__libc_fini_array>:
 801315c:	b538      	push	{r3, r4, r5, lr}
 801315e:	4d07      	ldr	r5, [pc, #28]	; (801317c <__libc_fini_array+0x20>)
 8013160:	4c07      	ldr	r4, [pc, #28]	; (8013180 <__libc_fini_array+0x24>)
 8013162:	1b64      	subs	r4, r4, r5
 8013164:	10a4      	asrs	r4, r4, #2
 8013166:	b91c      	cbnz	r4, 8013170 <__libc_fini_array+0x14>
 8013168:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801316c:	f000 b874 	b.w	8013258 <_fini>
 8013170:	3c01      	subs	r4, #1
 8013172:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8013176:	4798      	blx	r3
 8013178:	e7f5      	b.n	8013166 <__libc_fini_array+0xa>
 801317a:	bf00      	nop
 801317c:	08014594 	.word	0x08014594
 8013180:	08014598 	.word	0x08014598

08013184 <__retarget_lock_init>:
 8013184:	4770      	bx	lr

08013186 <__retarget_lock_init_recursive>:
 8013186:	4770      	bx	lr

08013188 <__retarget_lock_close>:
 8013188:	4770      	bx	lr

0801318a <__retarget_lock_close_recursive>:
 801318a:	4770      	bx	lr

0801318c <__retarget_lock_acquire>:
 801318c:	4770      	bx	lr

0801318e <__retarget_lock_acquire_recursive>:
 801318e:	4770      	bx	lr

08013190 <__retarget_lock_try_acquire>:
 8013190:	2001      	movs	r0, #1
 8013192:	4770      	bx	lr

08013194 <__retarget_lock_try_acquire_recursive>:
 8013194:	2001      	movs	r0, #1
 8013196:	4770      	bx	lr

08013198 <__retarget_lock_release>:
 8013198:	4770      	bx	lr

0801319a <__retarget_lock_release_recursive>:
 801319a:	4770      	bx	lr

0801319c <__register_exitproc>:
 801319c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80131a0:	4c26      	ldr	r4, [pc, #152]	; (801323c <__register_exitproc+0xa0>)
 80131a2:	4606      	mov	r6, r0
 80131a4:	6820      	ldr	r0, [r4, #0]
 80131a6:	4698      	mov	r8, r3
 80131a8:	460f      	mov	r7, r1
 80131aa:	4691      	mov	r9, r2
 80131ac:	f7ff ffef 	bl	801318e <__retarget_lock_acquire_recursive>
 80131b0:	4b23      	ldr	r3, [pc, #140]	; (8013240 <__register_exitproc+0xa4>)
 80131b2:	681d      	ldr	r5, [r3, #0]
 80131b4:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 80131b8:	b918      	cbnz	r0, 80131c2 <__register_exitproc+0x26>
 80131ba:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 80131be:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 80131c2:	6843      	ldr	r3, [r0, #4]
 80131c4:	2b1f      	cmp	r3, #31
 80131c6:	dd19      	ble.n	80131fc <__register_exitproc+0x60>
 80131c8:	4b1e      	ldr	r3, [pc, #120]	; (8013244 <__register_exitproc+0xa8>)
 80131ca:	b933      	cbnz	r3, 80131da <__register_exitproc+0x3e>
 80131cc:	6820      	ldr	r0, [r4, #0]
 80131ce:	f7ff ffe4 	bl	801319a <__retarget_lock_release_recursive>
 80131d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80131d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80131da:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80131de:	f3af 8000 	nop.w
 80131e2:	2800      	cmp	r0, #0
 80131e4:	d0f2      	beq.n	80131cc <__register_exitproc+0x30>
 80131e6:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 80131ea:	6003      	str	r3, [r0, #0]
 80131ec:	2200      	movs	r2, #0
 80131ee:	6042      	str	r2, [r0, #4]
 80131f0:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 80131f4:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 80131f8:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 80131fc:	6843      	ldr	r3, [r0, #4]
 80131fe:	b19e      	cbz	r6, 8013228 <__register_exitproc+0x8c>
 8013200:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 8013204:	2201      	movs	r2, #1
 8013206:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 801320a:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 801320e:	409a      	lsls	r2, r3
 8013210:	4311      	orrs	r1, r2
 8013212:	2e02      	cmp	r6, #2
 8013214:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 8013218:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 801321c:	bf02      	ittt	eq
 801321e:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 8013222:	430a      	orreq	r2, r1
 8013224:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 8013228:	1c5a      	adds	r2, r3, #1
 801322a:	3302      	adds	r3, #2
 801322c:	6042      	str	r2, [r0, #4]
 801322e:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 8013232:	6820      	ldr	r0, [r4, #0]
 8013234:	f7ff ffb1 	bl	801319a <__retarget_lock_release_recursive>
 8013238:	2000      	movs	r0, #0
 801323a:	e7cc      	b.n	80131d6 <__register_exitproc+0x3a>
 801323c:	20000468 	.word	0x20000468
 8013240:	08014580 	.word	0x08014580
 8013244:	00000000 	.word	0x00000000

08013248 <__EH_FRAME_BEGIN__>:
 8013248:	00000000                                ....

0801324c <_init>:
 801324c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801324e:	bf00      	nop
 8013250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013252:	bc08      	pop	{r3}
 8013254:	469e      	mov	lr, r3
 8013256:	4770      	bx	lr

08013258 <_fini>:
 8013258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801325a:	bf00      	nop
 801325c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801325e:	bc08      	pop	{r3}
 8013260:	469e      	mov	lr, r3
 8013262:	4770      	bx	lr

Disassembly of section .RamFunc:

08013264 <HAL_FLASHEx_EnableRunPowerDown>:
  * @retval None
  */
__RAM_FUNC HAL_FLASHEx_EnableRunPowerDown(void)
{
  /* Enable the Power Down in Run mode*/
  __HAL_FLASH_POWER_DOWN_ENABLE();
 8013264:	4b05      	ldr	r3, [pc, #20]	; (801327c <_etext+0x18>)
 8013266:	4a06      	ldr	r2, [pc, #24]	; (8013280 <_etext+0x1c>)
 8013268:	605a      	str	r2, [r3, #4]
 801326a:	4a06      	ldr	r2, [pc, #24]	; (8013284 <_etext+0x20>)
 801326c:	605a      	str	r2, [r3, #4]
 801326e:	681a      	ldr	r2, [r3, #0]
 8013270:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8013274:	601a      	str	r2, [r3, #0]

  return HAL_OK;

}
 8013276:	2000      	movs	r0, #0
 8013278:	4770      	bx	lr
 801327a:	bf00      	nop
 801327c:	40022000 	.word	0x40022000
 8013280:	04152637 	.word	0x04152637
 8013284:	fafbfcfd 	.word	0xfafbfcfd

08013288 <HAL_FLASHEx_DisableRunPowerDown>:
  * @retval None
  */
__RAM_FUNC HAL_FLASHEx_DisableRunPowerDown(void)
{
  /* Disable the Power Down in Run mode*/
  __HAL_FLASH_POWER_DOWN_DISABLE();
 8013288:	4b05      	ldr	r3, [pc, #20]	; (80132a0 <HAL_FLASHEx_DisableRunPowerDown+0x18>)
 801328a:	4a06      	ldr	r2, [pc, #24]	; (80132a4 <HAL_FLASHEx_DisableRunPowerDown+0x1c>)
 801328c:	605a      	str	r2, [r3, #4]
 801328e:	4a06      	ldr	r2, [pc, #24]	; (80132a8 <HAL_FLASHEx_DisableRunPowerDown+0x20>)
 8013290:	605a      	str	r2, [r3, #4]
 8013292:	681a      	ldr	r2, [r3, #0]
 8013294:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8013298:	601a      	str	r2, [r3, #0]

  return HAL_OK;
}
 801329a:	2000      	movs	r0, #0
 801329c:	4770      	bx	lr
 801329e:	bf00      	nop
 80132a0:	40022000 	.word	0x40022000
 80132a4:	04152637 	.word	0x04152637
 80132a8:	fafbfcfd 	.word	0xfafbfcfd
