{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606119282186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606119282197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 02:14:41 2020 " "Processing started: Mon Nov 23 02:14:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606119282197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606119282197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606119282197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606119283591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606119283592 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(103) " "Verilog HDL information at project.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606119298219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 8 8 " "Found 8 design units, including 8 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606119298226 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_converter " "Found entity 2: clock_converter" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606119298226 ""} { "Info" "ISGN_ENTITY_NAME" "3 D_flipflop " "Found entity 3: D_flipflop" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606119298226 ""} { "Info" "ISGN_ENTITY_NAME" "4 debounce " "Found entity 4: debounce" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606119298226 ""} { "Info" "ISGN_ENTITY_NAME" "5 binaryToDecimal " "Found entity 5: binaryToDecimal" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606119298226 ""} { "Info" "ISGN_ENTITY_NAME" "6 real_time_clock " "Found entity 6: real_time_clock" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606119298226 ""} { "Info" "ISGN_ENTITY_NAME" "7 SSD_converter " "Found entity 7: SSD_converter" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606119298226 ""} { "Info" "ISGN_ENTITY_NAME" "8 clock_SSD " "Found entity 8: clock_SSD" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606119298226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606119298226 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clock_SSD.v " "Can't analyze file -- file clock_SSD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606119298243 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test.v " "Can't analyze file -- file ../test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606119298260 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minute0 project.v(40) " "Verilog HDL Implicit Net warning at project.v(40): created implicit net for \"minute0\"" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606119298260 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minute_up project.v(53) " "Verilog HDL Implicit Net warning at project.v(53): created implicit net for \"minute_up\"" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606119298260 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second1 project.v(54) " "Verilog HDL Implicit Net warning at project.v(54): created implicit net for \"second1\"" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606119298260 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(24) " "Verilog HDL Instantiation warning at project.v(24): instance has no name" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606119298260 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(149) " "Verilog HDL Instantiation warning at project.v(149): instance has no name" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 149 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606119298260 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(150) " "Verilog HDL Instantiation warning at project.v(150): instance has no name" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 150 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606119298260 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(43) " "Verilog HDL Instantiation warning at project.v(43): instance has no name" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606119298261 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(60) " "Verilog HDL Instantiation warning at project.v(60): instance has no name" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606119298261 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "second_display project.v(83) " "Verilog HDL error at project.v(83): value cannot be assigned to input \"second_display\"" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 83 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606119298261 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "second_display project.v(84) " "Verilog HDL error at project.v(84): value cannot be assigned to input \"second_display\"" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 84 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606119298261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606119298337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "min_up project.v(16) " "Verilog HDL or VHDL warning at project.v(16): object \"min_up\" assigned a value but never read" {  } { { "project.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/project.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606119298338 "|project"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606119298340 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606119298379 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606119298427 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 23 02:14:58 2020 " "Processing ended: Mon Nov 23 02:14:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606119298427 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606119298427 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606119298427 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606119298427 ""}
