Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at cpu_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_wrap_burst_converter.sv Line: 279
Warning (10268): Verilog HDL information at myfir_filter.sv(80): always construct contains both blocking and non-blocking assignments File: D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/Filter/myfir_filter.sv Line: 80
Warning (10268): Verilog HDL information at i2c_controller_pullup_adxl357.sv(269): always construct contains both blocking and non-blocking assignments File: D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv Line: 269
