.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000001000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000001000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
100100000000000000
000011110000000000
010000110000000001
000000111000000001
000000001011110000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
100010000000000010
010100110000000000
000000000000000000
000000000000000001
000001011011000101
000000000011010100
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000001110000000000
000000000000000000
000010000000000000
000010110000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 23 0
100000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111010100001
000000001011110000
001110111000000100
000010111000000000
000010000000000000
000100010000000001
000000011010101110
100000000011011000
000000000000000100
000000000000000001
000000000000000001
000000000000000000

.io_tile 24 0
000000000000000010
000100000000000000
000000000000000000
000000000000010001
000000000000010010
000000000000110000
001011110000000100
000000110000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000010100
000000000000001001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000001111100011101111111000110000110000001000
000000010000000111000011010101100000110000110010000000
101000000000001111000000000111001000110000110000001000
000000000000001011100000001101010000110000110010000000
000000000000001000000111100001001010110000110000001000
000010000000000111000011010001000000110000110010000000
000000000000001111000111101011111110110000110010001000
000000000000000111100111110011000000110000110000000000
000000000000001111000000001011011010110000110010001000
000000000000000011000000001101000000110000110000000000
000000000000000111000011100101001100110000110000001000
000000000000001001000100000111100000110000110010000000
000000000000001111000010001101101000110000110001001000
000000000000000011100000000001110000110000110000000000
000000000000000111000011101111011110110000110001001000
000000000000000000000110001011110000110000110000000000

.logic_tile 1 1
000001000010000000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000000000000000000000011110000111010010000000
000000000000000111000000000101001100001011100000000000
000000000000001111100000001111101010010110100000000010
000010000000001101100000000001000000101010100000000000
000000000000000000000000000101000001000110000000000000
000000000000001111000000000101001100011111100000000001
000001000010000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100000001001000000101001010000000000
000000000000000000000000000101000000111111110000000100
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100111000111011110010011100010000000
000000000000000111000000000000111010010011100000000000

.logic_tile 2 1
000000000000000000000010101101001000010111100000000000
000000000000000000000100001011011101001011100000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000100100001000000110000001101100001001010010000000
000011000000010101000011110000101001001001010000000000
101000000110000111000010111111101011110110100010000000
000000000000000000100111010011101111010100000000000000
010000000000000111000000000001111100010000110000000000
000000000000011111100000000000011000010000110010000000
000000000000001101000010000101111000000110100000000000
000000000000000001100000000101111111001111110000000000
000000000000000011100000010000011010000011110100000000
000000000000000000100010100000000000000011110000000001
000100000000000011100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000011101000011100000000000010
000010000000001011000010110000011101011100000000000000
110000001000000000000110010101101000001001010000000000
100000000000000000000010100000011110001001010000000000

.logic_tile 4 1
000000001100000000000000000011100000000000001000000000
000000100001000000000000000000000000000000000000001000
101000000000000001100000000101011110001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000111001000001100111100000000
000010100000000000000000000000100000110011000000000000
000000000000101000000000000000001000001100111100000000
000000000001000001000000000000001101110011000000000000
000001000000000000000110000101101000001100111100000001
000010001010000000000000000000000000110011000000000000
000001000000000101100000000000001001001100111100000100
000010101101000000000000000000001000110011000000000000
000000001000000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
110000000000100101100110010111101000001100111100000000
100000101111000000000010000000100000110011000000100000

.logic_tile 5 1
000000000000000000000110111000001010010111000000000000
000000000001010000000011100101001001101011000001000000
101000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100111100011111010100010100000000000
000000000000000011000100000011001010101001010000000100
000000001000001111100000000111011101100011010000000001
000000000000000111000000001001001010000011010000000000
000000001000001000000000000001100001010110100000000001
000000000001011111000000001101101101011001100000000000
000000000000000001000000010000011110000011110100000010
000000000000001111000011000000000000000011110000000000
000000001010000111000000000000000000000000000000000000
000010100001010000100000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 1
000001000000000011100011001111011101100000000000000000
000010000000000000000100000001001110110000010000000001
000000000000000011000000000111111000000001000000000000
000000000000000011100000001001001000101001000000000100
000000001010000000000000001011111110111000000000000000
000000000000000111000011100001101101100000000000100000
000000000000000000000111000111101111101001000000000000
000000000000000011000000000011011010100000000010000000
000000000000001111100111001111101111101000010000000000
000000000000000111000110010111111000000100000010000000
000000000000000001000111101101111000100001010000000000
000000000000000000000100000111101010010000000000000100
000000000000000000000010000101011011010000100000000000
000000000000000111000011110011101110010000010010000000
000010001000000001000000001001111110000100000000000100
000001000000000001000010000001001101101100000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111000011001101101101000001000010000000
000000000000000000100000001111011001100001010000000000
000000000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000111000011101101101111000001000010000000
000000000000000111000000000101111001010010100000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000000001100000000000000001000001111010011100100000000
000000000001010000000000000111001000100011010010000000
000000000000000011000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000100000000101000011110000000000000000000000000000

.logic_tile 9 1
000000000000000001100000010000000001000000001000000000
000000000000000000000011010000001111000000000000001000
101000000000001001100000000101111111001100111000000000
000000000000000111000000000000111000110011000000000000
010000000000000000000000000101101001001100111000000000
010000000000001101000000000000001011110011000000000000
000000001010000101100111000101101000001100111000000000
000000000000001101000100000000101010110011000000000000
000000000000000000000000001111101001011110110000000000
000000000000000000000011010001101010001000010000000000
000000000000000000000011100000001100100011010100000000
000000000000000000000000000001011110010011100000000000
000000000000001000000000001101011001000010000000000000
000000001010001011000000001111001010000000000000100000
000000000000000000000110011000011110000110110100000000
000000000000000000000010101011011110001001110000000000

.logic_tile 10 1
000000001000000001100000010000000001000000001000000000
000000000000000000000010000000001011000000000000001000
000000000000001000000110110000011010000011111000000000
000000000000000001000010100000001000000011110000000000
000000000100000000000000000101111110000011111000000000
000000000000000000000000000000001001000011110000000000
000000000000000101100110000111001100000011111000000000
000000100000000111000000000000100000000011110000000000
000000000000000000000000000000001111000011111000000000
000000000000001101000000000000011000000011110000000000
000000000000000000000000000000001001111100001000000000
000000000000001101000000000000001010111100000000000000
000000000000000000000110011000001001011100000010000111
000000000000000000000011100011001001101100000001000111
000000000000000000000000000000000001001111000000000000
000000001000001101000000000000001001001111000000000000

.logic_tile 11 1
000000000000100000000000000000000000000000001000000000
000010100000010000000000000000001010000000000000001000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101111000000000000000000
000001000000000111100011100011101000001100110000000000
000010000000000000100000001101100000110011000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 13 1
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000111100110101001011001110000000000000000
000000000000000111000100001011111000000000000001000000
101010100000001111100110010101101110111001000100000000
000001001000000001000010000000001111111001000000000000
010000000010100111100111111011111110111111000000000000
110000000000001001100010000011111000101001000000000000
000001000000000001000000010111000001111001110100000000
000000100000000000000011101111101110100000010010000000
000000000100000000000000000101011111100000000000000000
000000000000000000000010101111101001000000010000000000
000000000000001000000111001101000000000000000000000000
000000000000000101000110101111000000010110100000000001
000000000000000101100110111001111010101010000000000000
000010000000010000000011000111011101000101010000000000
000000000000000101100000010111011010101010000000000000
000000000000001111000010100101001000001010100000000000

.logic_tile 15 1
000000000000000101100110100000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000000011100001100111000000000
000000000010100000000000000000011000110011000000000000
000000000011010111100000000000001000001100111000000000
000000000000000000100000000000001101110011000000000001
000000000001000000000000000000001000001100111000000000
000001000000000000000000000000001001110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000101000000000011101000001100111000000000
000000000000001101100011110000000000110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000000000100000000001111110011000000000000
000100000000000000000000000101001000001100111000000001
000100001000000000000000000000000000110011000000000100

.logic_tile 16 1
000000000000000111100011100111001001010111100000000000
000000000000000000100000001111011100000111010000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000010000001000000000000000110000001
110000000001000000000000000000000000000001000000000000
000110100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000110000011100000000011101110000110100000000000
000000000000000000000000001111011010001111110000000000
000000000000000111000010010000000000000000000000000000
000000000010101001100111010000000000000000000000000000
000000000000000000000010001011011100010100000000000000
000000000000001111000110011011010000010110100001000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000001000010001011101101000110100000000000
000000000100001101000110111101011100001111110000000000
101000000000000001100000001001001100000001000000000000
000000000000000000000011110011001100000001010000000000
010010100000001001000110010001011010111111110100000000
010001000000000101100011110001101011101111111010000000
000000000001011011000011100111011000011111100000000000
000000000000100101000100001111111000001111100000000000
000001000110000011100011100001101010110111110100000000
000010000000001001000010110001001100111111111010000000
000000000000001111100000000111001010010111110000000000
000000000000000011000000001111101011000111110000000000
000000000000001001000111001000001110101000000000000000
000000000000000001100010000111000000010100000000000000
010010000000000101000000000111001100100011110100000000
110001000000000000000000001111011000000011111010000000

.logic_tile 18 1
000000000001001000000000010101101110000001010000000000
000000000000001111000010000000010000000001010000000000
101001000001010101000000001000011010110100000100000000
000000100000101101100000000011011110111000000010000000
000000100000001000000111001000011110100000110000000000
000001000000000001000000000011001101010000110000000000
000000100000001001000010010011000001000000000011000000
000001000000000001000111011011001000100000010000100000
000001001000001000000010000101100000000110000000000000
000000000000000001000111111101101000000000000000000000
000000000000000001100000010001011001010000000000000000
000000000000001001000010000000101010010000000000000000
000000000000000001000000001000001010001000000000000000
000000000000000111000011100001001101000100000000000000
010000000000001000000000000111011100111101010000000000
110000000000001111000000000000010000111101010001000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000111100001011100011100100100000000
110000000001000000000100000000101100011100100000000000
000000000000000000000000000011011101011101000100000000
000000000000000000000011110000011101011101000000000000
000001000000001101100000010111001100101001110100000000
000010000110010111000010100111001100100110110000000001
000000000001010111100011100011001101010100110100000000
000000000000100000100011110000101011010100110000000000
000000000000001111100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000110100101000000100000010000000000
000000000000000001000010000000101000100000010000000000
101000000000000101100010101001011001000110100000000000
000000000000000000000111110111111000001111110000000000
110000000000001000000010011011001100010100000000000000
110000000000001111000110100011010000111100000000000000
000000000000100101000000000001111100010110000000000000
000000000001010000100000001101101001111111010000000000
000000000010100001000110001011100000011001100010000000
000010000000000000000000000101101011101001010000000000
000000000000001000000110000000000000000000100100000000
000000000000001011000000000000001010000000000000000000
000000000000000000000010001000011000001001110000000000
000000000000000111000000000111011011000110110001000000
110100000000001001100000000000000000000000100100000000
100110100000001011000000000000001110000000000000000000

.logic_tile 22 1
000001000000000000000010101101100000011001100000000000
000000000000001101000100001101101111010110100000000000
101000000000001000000000001001001010010001100000000000
000000000000000001000000000011001110000001000000000000
010000000100100101000011100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000111100110000111011000010100000000000000
000000000000000000100010111001100000111101010000000000
000000001000101000000000000000000000000000000100000000
000000000000000111000000000011000000000010000000000000
000000000000100001000000000000000000000000000000000000
000000000011010000100000000000000000000000000000000000
000010100000001000000111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000011010000100000100000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000101000000011001001100111101110100000000
000000000000001101100011100001001010110110110000000001
101000000000001111100000001001011110101001110000000000
000000000000000001000000001011011111101000010000000000
010000000010100101100010001111111010101000010000000000
110000000000000000000100000111101111000000100001000000
000000000000000001000110000001011011000001000000000000
000000000000001011100000000001011100010010100000000000
000000000000001011100111000001111101100001010000000000
000000000000000001000000000011001010100000000000000000
000001000000001011100010000000011101111100110000000001
000000100000001011100111100000011110111100110000000001
000000000000000001100111111101101100100000010000000000
000000000000000111000011000111011001010100000000000001
110000000000000001000011101101101110101000010100000000
010000000000001001000110000011101110101101010000000100

.logic_tile 24 1
000000000000000001000000001011011001111000000000000000
000000000000000000100000001101001100100000000010000000
000010000000000111000111100111011011101000010000000000
000001000001000000000000001011011011000000010010000000
000000000000000111100111111001011000100000000000000000
000000000000000000000011011101011110110000010001000000
000000000000000111100011000101111010010111000000000000
000000000000001001100110010000011110010111000000000100
000010100000000111100011101011100001000110000000100000
000010000000000000000100001101001110011111100000000000
000000000000000001000010001101101011101000000000100000
000000000000001001100100000001101010010000100000000000
000000000000000001000000000101000000111001110000000001
000000000110011001000000000000101011111001110000000000
000000000000000001000010001111111011001000000001000000
000000000000000000100100000001111101000110100000000000

.ipcon_tile 25 1
000000010000000000000111101001111100110000110000001000
000000010000000000000100001111010000110000110001000000
101000000000001011100000000101111000110000110000001000
000000000000001011100011101101000000110000110001000000
000000000000000000000000001111011110110000110010001000
000000000000000111000011100011100000110000110000000000
000000000000000111000111001111101100110000110000001000
000000000000000000000111100011000000110000110001000000
000000000000001111100111001001011110110000110000001000
000000000000001111100111101011110000110000110000000100
000000000000000111100111010111011010110000110010001000
000000000000001111100011010101010000110000110000000000
000000000000000011000111010011001100110000110000001000
000000000000000000100111111111010000110000110001000000
000000000000100111000111011011011000110000110000001000
000000000001001111100011011101110000110000110000100000

.ipcon_tile 0 2
000000000000000111100010010111111100110000110010001000
000000001000001111000011011001010000110000110000000000
101000000000001111000011101001001100110000110000001000
000000000000001111100010011111000000110000110010000000
000000000000000001000000001001101000110000110000001000
000000000000000000100000001011110000110000110010000000
000000000000000000000000000111101010110000110000001000
000000000000001001000000000001000000110000110010000000
000000100000001111100111001011001100110000110000001000
000000000000000111000111101001010000110000110000000010
000000000000000111000111101111101100110000110000001000
000000000000000111000010010101110000110000110010000000
000000000000000001000000001111011100110000110000001000
000010001010000000100010010011100000110000110010000000
000000000000000011100111001111011000110000110000001000
000000000000000111100010000001000000110000110000000001

.logic_tile 1 2
000000000000000111000000001101000000000000000000000001
000000000000010000000000001011100000010110100000000000
101000000000100000000011100000011101001100000000000000
000000000000010000000100000000011110001100000000000100
110000000000000000000000010000001110000100000100000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000011000011100010100000000000000
000000000000000000000010001011010000101000000000000001
000010000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000000011101001100000000000000
000000000000000000000011010000011011001100000000000001
000000000000001000000000000001000000000000000100000000
000000000000101111000000000000000000000001000000000000
000000000000001000000010000111100000000000000100000000
000000000000000001000000000000100000000001000000000000

.logic_tile 2 2
000001000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000001000000000000101011000001100111100000000
000000000000001001000000000000000000110011000000000000
010000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000010100000001001100110000111001000001100111100000000
000001000001001001000000000000100000110011000000000000
000001000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000010
000000000000101000000000010101101000001100111100000000
000000000001010001000010000000000000110011000000000001
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
110000000000000000000000000101101000001100111100000000
100010100000000000000000000000100000110011000000000001

.logic_tile 3 2
000000001000001001100000000101000000000000000100000000
000000000000000001000000000000000000000001000000000000
101000000000000011100010110011011111010000110000000000
000000000000000000000110100000101001010000110000000000
110010100001010101100000000000001110010100000010000000
000000000001000001000000000001010000101000000000000000
000000000001010111100011101011111010101011000000000000
000000000000000001100000000111011000000111000010000000
000000000000000000000000001111000000000000000000000000
000000000000000000000011101011100000101001010000000100
000000000000001000000010011011011001010111100000000000
000000000000000101000110000001111010001011100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011110101000000000010000000000000
000001000000001001000000001101001101010111100000000000
000010101100001011100000001011011000001011100000000000

.logic_tile 4 2
000000100001000000000000000101001000001100111100000000
000010100000100000000000000000000000110011000000010000
101001001110000000000000000101001000001100111100000000
000010000000000000000000000000000000110011000010000000
000000000000101001100000010101001000001100111100000000
000000001010010001000010000000100000110011000000000100
000010000000000001100110000000001000001100111100000001
000000000001010000000000000000001101110011000000000000
000000000000000000000110000111101000001100111100000000
000000100000000000010000000000000000110011000000000000
000000000001010000000000010101101000001100111100000000
000000000000100000000010000000000000110011000000000000
000000001000000000000000000000001001001100111100000001
000000000000000000000000000000001101110011000000000000
110000000000001000000000000101101000001100111100000000
100000000000000001000000000000100000110011000000000000

.logic_tile 5 2
000000000000000001100000010000000000000000001000000000
000000000000000000000011100000001110000000000000001000
000000000000010000000111000101000000000010101001000011
000000000000100000000111110000001110000001010011000011
000000000000000001100000000001101000001100111000000000
000000000000000000000000000000101010110011000000100000
000000000000000000000000000101001001001100111000000001
000000000001001111000011100000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001010110011000010000000
000000001010000000000000000101001001001100111010000000
000000001110000000000000000000001110110011000000000000
000000000000000111100000000001001001001100111000000000
000000000000001111000000000000001001110011000010000000
000000000000100000000000000001001000001100111000000000
000000000001000001000000000000101000110011000010000000

.ramt_tile 6 2
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000010000000000000000000000000000
000000001010100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 2
000000000000011111100000011101011010000010000000000000
000000000000100001000011001111111110000000000000000000
101001000000000101000000011001111111101000000100000000
000010100000100111100011001111001101101110000001000000
000001000000010111000000000111101111000010000000000000
000010100000100000000010111001101100000000000000000000
000000000000001000000010110001000001100000010000000000
000000000000000001000110000000001010100000010000000001
000010000000001011100010001001011001000010000000000000
000010101110000111000100001101001001000000000000000000
000000000001011101000011111011101010010110100000000000
000000000000100111000010100011100000101010100000000000
000001001000001001100000000011101101110000000110000000
000000000000000111000000000011111000110110000000000100
110001000001000111000110010011111001101001000110000000
100000101000000000000011100011001101010101000000000001

.logic_tile 8 2
000010100000001001000010000111111010000011110100000011
000001000000001111000000000111000000101011110011100001
101000000000000101100110000001011001110110110000000000
000000000000000000000010010011011000110100010000000000
110100001100001101000110001011101100000100000000000000
110000000000001111100000000011111000001110000000000000
000000000000000000000000011001011000110101010000000000
000000000000001101000011110011011110110100000000000000
000010100000000111100010110111111011111000110000000000
000001000000100000000010000001111001100100010000000000
000000001100001001100010101011101100011001110110000110
000000000000000001000010000111011001110110010010000101
000000000001011001100111100001111110011101010110000001
000001001100100001000000000101101011111010100010100111
000001000000000000000000010011101010000101000000000000
000010000000000111000010000001111010001001000000000000

.logic_tile 9 2
000000000000011000000110001001100001000110000110000000
000000000000110101000010101011001100101111010000000000
101000000100001111000010110111011001101010110000000000
000000000000000001000110011001111111010110110000000000
000000000000100111100010110101001111001100110000000000
000000000000010000100011100000101000110011000000000000
000000000000000001100111001001000001011111100000000000
000000000001010000100110101111001001000110000000000000
000000000000000000000000000001111100000111010100000000
000000000000000000000000000000011010000111010001000001
000000000000001000000110010001111010101011110010000100
000000000000001011000010000000110000101011110000000000
000000001010001000000111111000001110001011100000000000
000000000000000001000010001001011011000111010000000000
000000000000101000000000011001011011110101010000000000
000000001001000001000011000111101011010110100000000000

.logic_tile 10 2
000000000000000000000000001011001111101100010000000000
000000000000000000000000000011111001101100100000000000
000000001010000111000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000011000110000000000010110101101111101100010000000000
000011000000000000000111101111111001101100100000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000010100000000000000010101001101110010110100000000000
000001000000000000010110001101010000101010100000000000
000001000000000000000000010011011001110011110000000000
000000100000000000000010001111111111110010100000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000001001110000000000000000000000000000000000000000

.logic_tile 12 2
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110001000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000110000101000010100101111101100000000000000000
000000000000000111100111111011101011100000010000000001
101000000000001000000010111011001110111111000000000000
000000000000000111000111010011111000010110000000000000
010000000000000001100110001011101100101001010100000000
010000000001000000000100000001000000010101010010000000
000000000000001000000110010011101011100000000000000000
000000000000101111000010001001001001000000000000000000
000000000000000101000110111001011110101110000000000000
000000001110000000000010001011001111101101010000000000
000000000000001011100000010000011001110100010100000000
000000000000000001100011010011011010111000100010000100
000000000000000111000011110111111110100010000000000000
000000000000000000000011010001101011001000100000000000
000001000000001101100000010111011110100010110000000000
000010100000000101000011011111001101010110110000000000

.logic_tile 14 2
000000000000000101000000010111000000100000010100000000
000000000000000000000010010101101100111001110010000000
101010000000000001100011100000000000011001100000000000
000001000000000000100000001011001000100110010000000000
110000000000110101000000000000011110101100010100000000
110000000000000000100000001001011010011100100000000000
000000000000101111000000010101101011110001010100000000
000000001111011001100010010000001011110001010000000000
000000000000001001000111110011011000111001000100000000
000000100000000101100011000000001010111001000000000000
000000000000001011100000001011001010101001010100000000
000000001000000101000000000101100000010101010010000000
000000000000100101100011100000011000110100010100000000
000000000000000000000111110101011110111000100000000000
000000100000000000000000010011101011101000110100000000
000000000000000000000011000000001100101000110000000000

.logic_tile 15 2
000000000000001000000000000000001000001100111000000000
000010000001010101000000000000001000110011000000010000
000010100000000000000110100000001001001100111000000000
000001000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001111000000000000001100110011000001000000
000000000000000000000000010011001000001100111000000000
000000001000000000000010100000100000110011000000000001
000000000000000000000000010001101000001100111000000000
000000000000000000000011010000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001111000000000000001010110011000000000001
000001000000000000000000010111001000001100111000000000
000010000000000000000011100000100000110011000001000000
000000000000000011100000000111101000001100111000000001
000000000000100000100000000000000000110011000000000001

.logic_tile 16 2
000000000000000000000011111011111010110110100000000000
000000000000000000000010101101001001110100010000000000
101001000000000001000000000011000000000000000100000001
000000100000001001100010010000000000000001000000000010
110000000000001101100111101001111101000000100000000000
010000000000000101000000001001011110000000110000000000
000001000000001011100111011000000000010000100000000000
000000100000000101100110000111001101100000010000000000
000010000000001000000111101111111101010111100000000000
000000000000001111000011110011101000001011100000000000
000001000000000001000010100101011100000110100000000000
000010100000001001100000000111101001001111110000000000
000000000000000111000110000111011011110011110000000000
000000000000000001000010000101101011000000000000000000
010010100000001001100000000111001111000000100000000000
110001000000001001000010010101101011010000000000000000

.logic_tile 17 2
000000000000100101000110011000001010001111100000000000
000000000001011001000110000001001100001111010000000000
101000000000100111000010100101100000010000100000000000
000000000001000111000111100111101000110000110000000000
010001000110001101000010000001011101000110000000000000
010000100000011111100010010001101010001000000000000000
000000000000001001000010000001101101110000110000000000
000000000000000101000110100101001010010000110000000000
000000000000000000000110000001100001101001010000000000
000000000000000101000000000101001100011111100000000010
000000000000000101000000001000000001110110110100000000
000000000000000001000000001111001001111001111000000001
000000000010001000000000000011001011001001010000000000
000000000000000011000000001101111100101001010000000000
110000000000000111100000011011111001101111010100000000
110000000000000000100010000001011011011111001000000011

.logic_tile 18 2
000010100010100000000111011101101110111110000000000000
000001000000010000000010001001111111111100000001000000
101000000000000101000111110000011010001100000000000000
000000000000011111100010000000011011001100000000000000
000010100001110001000000001011101100010000100110000000
000000000001011101100010100011001001101000000000000000
000000000000000011100110000011011101000001010110000000
000000000000001101000010101011101100000010010000000000
000000100000100111100110011111111001000000100000000000
000001000100010000000011100001101110000000000000000000
000000000000100011100000001000000000000110000000000000
000000000000011101000000000101001010001001000000000000
000000000000100001000111010000011001010000000000000000
000000000000000000000111110101011111100000000000000010
010000000000000001100011100011001110000011010000000000
110000000000000000000110000011101001000011110000000000

.ramt_tile 19 2
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000010001011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000101000010100101101011101000010000000000
000000000000001101100010100111111111000000000000000000
101000000000000101000010100001000000101001010100000000
000000000000000111100100000001000000111111110000000001
010000000000000000000111111111001000000110110000000000
110000000000000000000011100101011100001111110000000000
000101000000100101000000010000000000000000000000000000
000100100001000000000011100000000000000000000000000000
000000000010101000000000000001111110101000000010000000
000000000000000011000000000011111001111000000000000000
000000001100000000000000010011100000000000000100000000
000000000000000000000010000000100000000001000000000001
000001000010101011100000000000011110111100110010000000
000000000000011011100000000000001000111100110000000000
010001001100100000000011100000000001000000100100000000
010000100001010001000010100000001000000000000000000001

.logic_tile 21 2
100000000000000000000110000001000000000000000100000000
000010100000010000000000000000100000000001000000000000
101000000001001000000000010000011000000100000100000000
000000001100000101000010000000000000000000000000000000
000000000100000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000010000000001000000000001011101110101000000000000000
000001000000001111000010111101000000000000000000000000
000001000110101101000000010111101100001011100000000000
000000000000010001000010000111001111011111100000000000
000000000001001001100000000000001101000110110000000000
000000000000001001100000001001001010001001110000000000
000000001000000011100110000101111100101000000000000000
000000000000000000000100000111100000000000000000000000
000000000000001000000000000001101101000110110000000000
000000000000101011000000000000111010000110110000000000

.logic_tile 22 2
100001000100100101100010001001000000101001010000000000
000000100000010001000000000101101000010000100000000000
101110100000000000000110000000011111000010000000000000
000001000000000000000100001011001001000001000000000000
000001000000101001100011100000000000000000100100000000
000010000000011001000100000000001111000000000000000000
000000000000000001010000000111001100000110110000000000
000000000000000000100000000000111100000110110000000000
000000100100001111100110110001001010101001010000000000
000001000000000001000010000101101000010010100000000000
000000000000000000000000000011001010100000010010000000
000000000000000000000000001011001010000001000000000000
000000000000100000000010100001001100010111000000000000
000010100000010000000100000000001011010111000000000000
000000000000000101000000000101000000001001000000000000
000000000000000000000000000000001010001001000000000001

.logic_tile 23 2
000010000000010001000010100001101111001100111000000000
000001000000000101000010000000101011110011000000001000
101000000000001101000010110001001000011110111000000000
000000000110000001100010000001001110010010000000000000
110000100000000001000010101011001000001100110000000000
110001000000000000100100001111100000110011000000000000
000000000000000001000110100001111111110111110100000000
000000000000100000100000000000101101110111110000000000
000000000000000000000110010011001110000000010000000000
000000000000001101000010001001111010000110100000000000
000000000000001001100111100011001100101001000000000000
000000000000001011000000001011011000100000000000000000
000000000000000000000111110011111111101000100000000000
000000000000001111000110001101001100010110100000000000
010000000010000101000011101001101100000000000000000000
110001000000001111100100000001001001100000000000000000

.logic_tile 24 2
000000000000000111000111101001011101100000010001000000
000000000000010000100100001011111111100000100000000000
000000000000000111000000001111101011000001010000000000
000000000000000000000000001011111000001001000000000001
000000000000000111100010000011111011000000100000000000
000010000000000000000000000101101111100000110001000000
000000000000000111000011101111111010000001010000000000
000000000000001001110100001011101110001001000001000000
000001000000110000000000001011111101101000010000000100
000000000000100000000000001111011110000000100000000000
000001000000000001000010001111111010000001010000000100
000000000000001001000010011011111111001001000000000000
000000000110000000000000000000000000000000000000000000
000000000110101001000010010000000000000000000000000000
000000000000000001000111100111111101000001000010000000
000000000000000000000000000001101101100001010000000000

.ipcon_tile 25 2
000010100000010000000111101011101010110000110010001000
000001000111010000000100001101010000110000110000000000
101000000000001111100111111101101010110000110010001000
000001000000001011100011101101010000110000110000000000
000000000001000000000111101011101100110000110010001000
000000001110100000000011111111100000110000110000000000
000000000000000111100111110001111000110000110010001000
000000000000000111100111011001010000110000110000000000
000000000000010011100000010111011010110000110000001000
000000000110100000100011111011000000110000110000000100
000000000000001011100111101111011100110000110000001000
000000000000000111100011000111010000110000110000000100
000000000001111111000011100111111000110000110000001000
000000000000011111000000001111110000110000110010000000
000000000000001111100111011011111110110000110010001000
000000000000001111000111110001000000110000110000000000

.ipcon_tile 0 3
000010100000000001000010001001011010110000110000001000
000000000000000000000011101111110000110000110000000001
000000000001010000000010000111001100110000110000001000
000000000000101001000100000001000000110000110000000100
000000000000000111100000000011111110110000110000001000
000000000000000000100010001111110000110000110000000010
000110000000000000000000010111101000110000110000001000
000101000000000000000011011011010000110000110000000010
000000000000001111100111111101011000110000110000001000
000000000000000011100111111111110000110000110000000010
000000000000000011100010010011011000110000110000001000
000000000000000000100011100001100000110000110010000000
000000000000000111000111100011011100110000110000001000
000000000000000000000100001111000000110000110000100000
000000000000000001000011100101011100110000110000001000
000000000000000000000110001011010000110000110010000000

.logic_tile 1 3
000000000000000000000000000011011100010100000000000000
000000000000000000000000000000100000010100000000000000
101000000000000000000000001000000001001001000000000000
000000000000000000000000000011001110000110000000000000
110000000000000000000000010000000000000000000100000000
000000000010000111000010000011000000000010000000000000
000001001000001001100000001000000000000000000100000000
000010001110001111000000000101000000000010000000000000
000000000000000000000110000000000001000000100100000000
000000000000001001000000000000001100000000000000000000
000001000010000011000000000000000000000000100100000000
000010000000000001100000000000001010000000000000000000
000000000001000000000000000000011101001100000000000000
000000000000000000000000000000001010001100000000000000
000000000000001000000000001000000000001001000000000100
000000000000000001000000000011001011000110000000000000

.logic_tile 2 3
000000000011101000000000000000001000001100111100000000
000000000000100001000000000000001000110011000000010000
101000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000000010
010000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000010111001000001100111100000000
000000001110000000000010000000100000110011000000000001
000000000000000001100000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000010001000000000000000000111101000001100111100000000
000001001010000000000000000000000000110011000000000000
000000000000000000000110000101101000001100111100000100
000000000010000000000000000000100000110011000000000000
110000000000001001100110000111101000001100111100000000
100000001110000001000000000000100000110011000000000000

.logic_tile 3 3
000000000000001000000000010001111110010100000000000010
000000000000000101000010001101000000111100000000000000
000000000000001001100110011001001100000001010000000000
000000000000000101100110000011100000101001010000000000
000000000011001001100010000111001010010111100000000000
000000000000101001000011100111111000001011100000000000
000010000110001101100110100001101011001001010000000000
000000000000000111000000000000111001001001010000000010
000000000001011011100000001011101111010111100000000000
000000000000000011000011100101111111001011100000000000
000000000000000001000111000101001010110010100000000000
000000001100000000100000000101011100010010100000000001
000000100000001011100000000111011101010111100000000000
000001000111010111100011101011011011000111010000000000
000000000000001000000010001001101110010111100000000000
000000000000000001000100000101001111001011100000000000

.logic_tile 4 3
000000000000000000000000000101001000001100111100000000
000000001010000000000000000000000000110011000000010000
101000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000000001
000010100000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000100000
000011100000000000000000010111001000001100111100000000
000010000000000000000010000000100000110011000000000010
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000001
000000000000101001100000000000001001001100111100000000
000000000000010001000000000000001100110011000000000001
000001001000000001100110000101101000001100111100000000
000000100000000000000000000000100000110011000001000000
110001000000000000000000000000001001001100111100000000
100010000000000000000000000000001001110011000000000100

.logic_tile 5 3
000000000000000101000000000001001000001100111000000000
000000000000100000000000000000001111110011000011010000
000001000000000000000000010101001000001100111010000000
000000100100000000000011100000001111110011000001000000
000000000000100101000000000001001001001100111000000000
000000000000000000000011100000001001110011000010000000
000000000110000000000000000101001000001100111010000000
000000100000000000000000000000001110110011000000000100
000010000000000000000010000101001000001100111010000000
000000000000000000000100000000101010110011000010000000
000001000000100000000000000111001000001100111010000000
000010100101010000000000000000001000110011000010000000
000001000001000001000010000011001000001100111000000001
000000100000001001000010000000101010110011000010000000
000000000110000011100000000111101000001100111000000001
000001000101000000000000000000001000110011000001000000

.ramb_tile 6 3
000001001100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010010000000000000000000000000000
000000000001100000000000000000000000000000
000000001011010000000000000000000000000000
000000000000100000000000000000000000000000
000011001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000001000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000001100000001001011110000001000000000000
000000000000011101000010101001011100000000000000000000
101010100110000001000000010011011100000010000000000000
000001000000100111100010001101101110000000000000000000
000000001111011111100000011011011100100100010110000001
000000001100000001100011110001111010010100100000000000
000000000001000011100111100101101011101000100100000000
000000000000000000000100001011001110101000010001000001
000000000110100111100010010001101011001000000000000100
000000000001011111000111101001001011000000000000000000
000000001010001001000111000101011100111000100110000010
000000000000100111000110001011011100101000000000000000
000010100000011111100000010111101110000010000000000000
000000000000100111000011110001011110000000000000000000
110000000001010000000000011101101010101001000110000000
100000001000101111000011110011101101010101000000000000

.logic_tile 8 3
000000000001011001100000001111101100011001110100000010
000000000000000111100000000111001100111001100011000101
101000000000000000000110011011101101110101100000000000
000010100000000000000010001001101010110101010000000000
110000000000000111000110001101001110110111110000000000
110000000001010111100011101111111000010010100000000000
000000000000101000000000000111001101100010110000000000
000000000000001011000011100001001010010110110000000000
000000000000001101100111010011111011111010100000000000
000000000000001111000010000011001001110110100000000000
000000000000000011010011100011001010000011110110000101
000010000000000000100011101011110000010111110000000010
000001000000000111000010000111101011110011110000000000
000000101100000000000111010101101111010011100000000000
000010100000000101100011001101011111101110100000000000
000000000110000011000111111101011101101101010000000000

.logic_tile 9 3
000000000001001111100111101111001000101011010000000000
000000000000111111000011111101011001000111010000000000
101000001001000001100000011001001111000000100000000000
000000001110101111000010000101001000001001010000000000
110000000000101101000000010101111111000000100000000000
110001000000000001100011100011011001000110100000000000
000011000000000000000110000001111100001100110110000001
000011000000000001000100001101001000111100110001100001
000001000001010001000111010011001001011101010110000001
000010100000000101100110001011111001110101010011000100
000000001000001000010011101111101101111000110000000000
000000001010000011000100000101001101100100010000000000
000000000000100101100011101101111100110101010000000000
000010000000000111000000001111011110110100000000000000
000000000000000101000010110000001010010110110110000101
000000000001010000100010100101001100101001110010000000

.logic_tile 10 3
000000000000000001000000011111111001101111010000000000
000000000000000101000010001011101111000111010000000000
101000000000001011100010101001011001011101010110000010
000000000000001111100110110111001100111010100011000001
110001000110101000000111111001111010000100000000000000
010010000000011111000111100101101011001001010000000000
000000000000000001000000010000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000000000001011001000110101101011010111101000000000000
000000000000100001100011100011011100010111010000000000
000001000000000001100000000001011000000001000000000000
000010100000100001000011110111011011000111000000000000
000000001110000000000000001011001101011001110110100100
000000000000001111000000000111011000111001100000000011
000000000000001101100111100001101001001000010100000000
000000000001000001000010010001011010111111110011100110

.logic_tile 11 3
000000000000000000000011101101011100010100100000000000
000010100000000000000100000101011010000000010000000000
000000000000000011100110111111011111000001000000000000
000001000000000000000010101101011000001011000001000000
000000001010001101100110000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
000000000000100111000000010101111101101000000000000000
000000000000000000000010001001011001110110110000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000001000110000101011011000001000000000000
000000000000000000100010110111101100000011100000000000
000000000000001001000000000001011001101001000010000000
000010000000000111000000000101111010111001100000000000
000000001110000000000010000001111111101001000000000000
000000000000000000000100001001111000110110010000000000

.logic_tile 12 3
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
101000000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000010111100000000000000110000000
000000000000000000000011010000100000000001000000000110
000001000000000000000000010000000000000000000000000000
000010000001000000000011000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000011100000010110100000000000
000000001000100000000011100000100000010110100000000000

.logic_tile 13 3
000000000000000000000011101101001101111111000000000000
000010000000011111000010100111111000101001000000000000
101001001110001101000011110011101111110001010100000000
000010100010001001000110010000101111110001010000000001
110011100001010111000110011101111001110011000000000000
110010100000000111000110011101111001100001000000000000
000000000000000001100110000101101011110011110000000000
000000000000000000100111101001001101010010100000000000
000000000010000011100111000101011001101011010000000000
000000000000000000100000000001101110000111010000000000
000000000001001101000010110101101001101110000000000000
000000000000000011000011000111111011101101010000000000
000000000000000101100111000011011001110011110000000000
000000000000001011000100001101011001100001010000000000
000000000000000011000000000101011101101011010000000000
000000000000000000000011110101101100001011100000000000

.logic_tile 14 3
000000000000000011100010100001111011000010000000100000
000010000000000111100010100101011110000000010000000000
101010000000000111100110000000000000000000000100100000
000000000000101111000010100001000000000010000000000001
110001000000000101000010110011011111100000000000000000
010010000000001111000110101111101101000000000000000100
000000000000001101000010101001011010101001010000000000
000000001000001011000010111011010000000010100000000000
000001000100000000000110001101101010101110000000000000
000010000000000111000011111001001011101101010000000000
000000000000000000000010111101011110000000000000000000
000000000000000000000010001001011011010000000000000000
000010100000000000000110010111101111110110100000000000
000001001010000000000111001001111010110100010000000000
010000000000101001100110100011001000110011110000000000
010000000001000001100011101001011111100001010000000000

.logic_tile 15 3
000001000000000000000111110000001001001100111000100000
000010000000000000000111010000001101110011000000010001
101000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
010000000000000000000011100011101000001100111000000000
010000000000000000000000000000100000110011000000000000
000000000001000111100000000000001000001100111000000000
000000001000001101100010110000001101110011000000100000
000000000000000000000010100000001001001100111000000000
000000000000010000000100000000001110110011000000000000
000001000000000001000010110000001001001100111000000000
000000000000000000000111010000001011110011000000000000
000000000000000001000000000011101000000010100000000000
000000000010000000000000001101001110000000010000000000
010000000000000101000000000000000000000000000100000000
110000000000000000100000001001000000000010000000000000

.logic_tile 16 3
000000100001000111000111100000000000111001110010000000
000000001000101101000100001011001110110110110000000000
101000000000001000000111001000011001100000100000000000
000000000000010111000010011001011011010000010000000000
000001000000000111000110010000011110001101000000000000
000000000000000101100010100111011010001110000010000000
000001000001001011100010110111111100110000000000000000
000010000010001111100010101111001100000000000000000000
000000100000000101000111101001001111100000000000000000
000001000000000000100010011101001010010100000000000000
000000000000001000000000000011100001010110100110000000
000000000001010001000010001011101010011111100010000000
000000100000000101000000000001000000111001110010000000
000000000000001101000010000000101000111001110000000000
010000000000000001100010010101011110101001000000000000
010000000000000000100010000101111011000000000000000000

.logic_tile 17 3
000001000000001000000011100011101011101000000000000000
000010101110000001000110101101101011110100000000000000
101000000000001000000110000000011000111100110010000000
000000000000000111000010110000001110111100110011000110
010000000000001101000011100001001011001111010110000001
010001000100101111000100000011101010001111001000000000
000000000000000001100010101101000000111111110110000000
000000000000001001000110111001001111011111101000000000
000001000001001000000111010101101110010100000000000000
000000101100000111000011000000000000010100000010000000
000000000001000000000111001001111111000100000000000000
000000000000000000000000001111111001001100000000000000
000010001010010000000000000011011010111110110100000000
000000000000001101000010101011111000111001111001000010
110000000000000011100010010000001011001000000000000000
110000000000000000000111000101011010000100000000000000

.logic_tile 18 3
000000000000100101100110001011000000110110110110000000
000000001001000000000000000001001100010110100000000110
101000000000000000000110011101101110011110100000000000
000000000000001111000010001111001010101110000000000000
000000000000000101000110001001001110000110000110000000
000000100000001101000000001101011010010100000000000000
000000000000000111100010001111101011101000010100100000
000000000000001101100000000101011001110100010000000000
000000001000001001100000001001001011101000010100000100
000000000000000001000000000001101100111000100000100000
000010100000001001100000001001101110111101010100000000
000001000000010001000000000011000000111100000000000000
000000001010000111000000011101111001101000010100000000
000000100000000000100010000011011001110100010001000000
000000000000000001100000010000011010000010100000000000
000000000000010000000010000001010000000001010000000001

.ramb_tile 19 3
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010101001010000000000000000000000000000
000000000000000000000000000000000000000000
000010001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000001000110000000000000010011001111001000000100000000
000010000000001101000011111001001111001101000000000000
101001001100000000000000011001011110000000010100000000
000000100000000000000010000111111100000010110000000001
000000000000000000000111100000001111000111010000000000
000000100000000101000100001111001110001011100000000000
000000000000100000000000000000011000111000110110000000
000000000000011101000010111011011010110100110001100100
000000000100000001100110000101100000000000000110000000
000010100000000000000000000000100000000001000000000100
000000000000000000000000000101011110000011110100000100
000000000000000000000000001111110000000001010000000100
000010100000001001000111111000000000010000100010000000
000000000001000001000010001111001001100000010000000000
000000000000001001100111101001001110000000000000000000
000000000000001111000000000101000000010100000000000000

.logic_tile 21 3
000000000110001111100010101011111000111001010100000000
000000000000010001000110111101001011010000000000000000
101000000000000111100110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110001000000000111000011111011101000101000000100000000
010010000000001101000110001001011011111000100000000000
000000000000000001100111001101011100101100000000000000
000000000000000101000110111101011111001100000000000000
000000000000000000000000010101111100000001010000000000
000000000000001101000010100011010000101001010000100000
000000000000001101100010110101011111101000010100000000
000000000000001111000010000101111100011000100000000000
000011000000000000000000011001101010000010000010000000
000011000000000000000010010101111000000000000000000100
110000000000000001000111100011101001111001000100000000
110000000000000000000000000001011100110000000000000000

.logic_tile 22 3
000001000000000000000000000000001111000011000000100000
000010100000000000000011100000001101000011000000000010
101000000110000001100010101000001111011101000100100000
000000000000000101000110110001011111101110000000000000
010000100000000000000000000101111010111111100000000000
010011100000000000000000000000101110111111100000000000
000000100000001000000110011000011010000001010000000001
000000001010000001000010101101010000000010100010000000
000000000000000000000000000101111101001000000000000000
000000000000000000000000000111111011000000000010000000
000000000001001000000111001111011011111111100010000000
000000000000000101000010111011011011111111110011000100
000000000000000111000111101111011001001011100000000000
000000000000000001100000001011011001101111010000000000
000000000000100000000000010001111100011100000000000000
000000000000010000000010000000001110011100000000000000

.logic_tile 23 3
000000000000000000000010100001111111011110111000000000
000000000000001101000011100001001111010010000000001000
101000000000000001100000000011101001001100111000100000
000000000000000000000000000000001011110011000000000000
010000100000000000000000000011001001001100111000000000
010000000000001101000000000000001100110011000000000010
000000000000000001100010110011101000001110010000000000
000000000000000000000011000101001001011011000000000000
000000000000001001000000011111011101010110100000000000
000000000001000001000010001101011101001001010000000000
000000000000000001000110010101101101100001010100000000
000000000000000111000010001111001100100010110000000000
000000000000001001100110000111011010001001000000000000
000000000000000001000010000001111110000001010000000000
110000100000000101000110000011001110010100000000000000
110000000000000111100100000011111010011000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000001000001111000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000001010000000000000000001101000000001000000000
010000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000010000000011111111011100110000110000001000
000000001101100000000011111111100000110000110000100000
000000000000000011100000001111111000110000110000001000
000000000000001111000000001011000000110000110001000000
000010000110000000000000000101101000110000110000101000
000000000000000000000011111111110000110000110000000000
000000000000000011100000010001011100110000110000101000
000000000000000000000011111011100000110000110000000000
000000000000001011100011111001101100110000110000001000
000000000110000111100011011111000000110000110000100000
000000000000001101100011111101101100110000110000001000
000000000000000011100011101011010000110000110000100000
000000000000001000000011110101001110110000110000001000
000000000000001011000011001111100000110000110000100000
000000000000000111100011100011011100110000110000001000
000000000000000000000000001011010000110000110010000000

.ipcon_tile 0 4
000000000100000000000000000000011010110000110000101000
000010000000000000000000000000000000110000110000000000
000000000000010000000000000000011000110000110000001001
000000000000101111000000000000000000110000110000000000
000000000000000000000000000000011010110000110000001001
000001000110000000000000000000000000110000110000000000
000110100001010000000000000000011000110000110010001000
000101000000101111000000000000000000110000110000000000
000000010000000000000000000000011100110000110000001000
000000010000100000000000000000010000110000110000000010
000000010000000000000011100000011110110000110000001000
000000010000000000000100000000010000110000110010000000
000000010001000000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000010
000000010000000000000011100000000000110000110000001000
000000010000000000000100000000000000110000110000000010

.logic_tile 1 4
000000000011010101000010010000000001000000001000000000
000000000010000101000011010000001100000000000000001000
000000000000001111100000000011011100001100111000000000
000000000000000111000011100000101000110011000000000001
000000100000001111000000000001101000001100111000000000
000000000010101111100000000000001001110011000000000001
000000000000000000000000000101001000001100111000000001
000000000000000000000010100000001001110011000000000000
000010010001000000000000000111001000001100111000000000
000000010000001111000011010000101100110011000000000100
000000010000001000000111000001001001001100111000000000
000000010000001011000000000000001101110011000000000100
000000010001000000000000000101001001001100111000000010
000000010000000000000011100000001001110011000000000000
000000010000000000000000000001101001001100111000000010
000000010000000000000000000000001011110011000000000000

.logic_tile 2 4
000000100000000000000000000101001000001100111100000000
000000000010000000000000000000000000110011000000010000
101000000000010000000000000111001000001100111110000000
000000000000000000000000000000000000110011000000000000
010000000000001000000110000000001000001100111100000000
000000000000000001000000000000001101110011000001000000
000000000001011000000110000101001000001100111100000000
000000001110100001010000000000100000110011000000000100
000000010000000000000000010101101000001100111100000000
000000010000000000000010000000000000110011000001000000
000000011010000000000000000111101000001100111100000000
000000010000000000000000000000000000110011000001000000
000100010000000001100000000111101000001100111100000000
000000010000000000000000000000100000110011000000000001
110000010000010001100000010101101000001100111100000000
100000010000100000000010000000100000110011000000000001

.logic_tile 3 4
000000000100001111000000011011111001100010110000000000
000000000000010101000010000011101000000010110000000100
101001100000001001100000000000000000000000000100000000
000000000000001011000000001111000000000010000000000000
110000000000001111000000000101101110010111100000000000
000000000000001001100010110111001101000111010000000000
000000000000000000000010001001111010101111000000000000
000000000000100111000000001011011011001001000010000000
000000010000000001100000010011000000000000000000000000
000000011010000000000010010101000000010110100001000000
000000110000000001000111000001000001001001000000000000
000000010000000001100100000001101110101001010000000000
000100010000000011100000001011101010000001010000000010
000000010001000111100010001111100000010110100000000000
000000010000000000000110000001001111010111100000000000
000000010000001001000000000001001100000111010000000000

.logic_tile 4 4
000001100000000001100110010101001000001100111100000000
000000000000000000000010000000000000110011000000010001
101000000000110000000110000000001000001100111100000010
000000000000110000000000000000001000110011000000000000
000000000000001000000000000000001000001100111100000010
000000000000000001000000000000001001110011000000000000
000100000110001001100000010000001000001100111100000010
000110100000000001000010000000001001110011000000000000
000000010000000000000000000101101000001100111100000100
000010110000000000000000000000000000110011000000000000
000000010000100000000000000101101000001100111100000010
000000011010010000000000000000000000110011000000000000
000100010010000000000000000101101000001100111100000000
000000010000000000000000000000100000110011000000000100
110010010000100000000000000000001001001100111100000010
100000111110010000000000000000001001110011000000000000

.logic_tile 5 4
000000001101000000000000010011001001001100111000000001
000000000000100000000011000000101001110011000000010000
000000100000000000000000010101001000001100111000000000
000000000110000000000011010000001101110011000000000010
000000000000000111000011100011001001001100111000000000
000000000000000000000000000000101011110011000010100000
000000000000000000000011100011001000001100111000000010
000010100111010000000000000000101111110011000000000000
000000010000000000000010010011001000001100111000000000
000000010010000000000011000000101001110011000000100001
000010110000010000000000000101001000001100111000000001
000000110001110000000000000000101101110011000000100000
000000010000000111000000000011001001001100111000000000
000000010000000000000010010000101111110011000000100001
000000011000000000000011000111001000001100111000000100
000000011111010000000000000000001101110011000000000010

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000011010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000110000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000100000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000100000000000111000111011000001100110000000000
000000000101010000000010111001110000110011000000000000
101010000000000000000110011111111011100001010110000001
000001000000000000000011001111101110010001100000000000
000011100001110111000010000101011001010111100000000000
000000000001111111000111101111011001001011100000000000
000000000000000101000000001101011011100001010110000000
000000000100000000100000001011101110100010010000000001
000001110000001111000000010011001011000000000000000000
000001010000000001100010001011011101000110100000000100
000000010000001111000111010011111010101001110110000000
000000010000001011000111011001001110000000100000000000
000000111010000000000011111111111100110100010100000000
000001010000000111000011010101001010100000010010000000
110000010000011000000011100101101101100100010100000000
100000010000101011000010011101001110010100100000000100

.logic_tile 8 4
000000100000000011100111101101111110101011110101000010
000001000110000001000111000101110000000011110011000011
101000001001111011000110010101111100110101110000000000
000000000000100011000111101101011000100101010000000010
110111101111011000000110011011101000101011110000000000
010010000000011011000010000011011000000111010000000000
000000000100100011100111110001101110010111100000000000
000000000000010111100010001001101111001011100000000000
000010010000000111100000001001101010010000100000000000
000011110100000000000011111101001011000000010000000100
000000011000000011100110001111101110011001110100000101
000000010001011011100111010101011110110110010010000000
000000010001011111000110110011011001010000100000000000
000000010000001111000010101001011000101000000000000000
000000010000100101100110111001111111010111100000000001
000010011100010000000011011011111000000111010000000000

.logic_tile 9 4
000000000000001111100010101001011110101111010000000000
000000000000001111100000000001001110000111010000000000
101001100000001000000111000001101011111111000000000000
000011000110001111000100001111001001101011000000000000
110000000000001111100110100000000001000000100100000000
010000000000000001100100000000001101000000001000000000
000010000000100011000000001011011010101100010000000000
000011100001010000000000001011001100011100010000000000
000000010000001001000000010001100000000000000110000010
000001010000001001000011100000100000000001001000000000
000000011000100011100110100111011110000100000000000000
000010110110010000000011111001111100001101000000000000
000000010000000111000110011011101010111001110000000000
000000010000000000100011000111001011000111010000000000
110010111110001011100011100001000000000000000100000000
100010110000000011100000000000000000000001001000000000

.logic_tile 10 4
000000101010000011100000001001101110011101010110000010
000001000000000000100000001011011011111010100011100101
101000000000001001100110011101111010000100000000000000
000000001010000001000110100101101000001110000000000000
110000000000001000000110000000000000000000000000000000
110000000000001001000000000000000000000000000000000000
001000001100001111000010101011101100000000100000000000
000000000000000001000011000001001101000010110000000000
000000010000000001100011110101111110101000000000000000
000000010000000001000111100011101101111001110000000000
000000010000001111000000001011011011100000010000000000
000000010000001001000011111101001100111110100000000000
000000010000000000000111001001101011011001110100100101
000000010000000000000110001001101101110110010010000001
000001010101011000000000000011111001011001110100000100
000000010000001001000010010011101111111001100011100011

.logic_tile 11 4
000000000000000000000000000001100000000000001000000000
000000000110000000000000000000100000000000000000001000
000010000000010000000110000111000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000001000000000000000000001101000000000000000000
000000100000000000000000000000000000000000001000000000
000001000110000000000000000000001101000000000000000000
000000010000000000000110110000000001000000001000000000
000000010000000000000010100000001100000000000000000000
000000010000001000010000000111100000000000001000000000
000000010000000101000000000000000000000000000000000000
000000010000000101100000000111100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000101100110110111100000000000001000000000
000000010000000000000010100000100000000000000000000000

.logic_tile 12 4
000000000000000001100110000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000110101000000010100000011110000011111000000000
000001000011000001000000000000011000000011110000000000
000000000000000111000000000111001100000011111000000000
000000001110000000000000000000110000000011110000000000
000000000000000000000000000000001010000011111000000000
000000000000000000000010000000001001000011110000000000
000001010000000000000011100000011011000011111000000000
000000010000000000000100000000011000000011110000000000
000000011100000000000110000111111100000011111000000000
000000010000000000000010000000010000000011110000000000
000000010000000000000010010111111110000011111000000000
000000010000000000000010000000100000000011110000000000
000000010000000001100111010000001111000011111000000000
000000111000000001000110000000011101000011110000000000

.logic_tile 13 4
000001000100000000000000010000000000000000000000000000
000000000000000101000011000000000000000000000000000000
101000000000000101000011100000000000000000000000000000
000000000000001111000010110000000000000000000000000000
110001000100110001100000011011011100111111000000000000
110000000100000000100010001101101101101001000000000000
000000000000000101000011101001011000101110000000000000
000000000000000101000110101011101111101101010000000000
000010110010000000000110100101101011100000000000000000
000000010000000000000011010001111010000000000000000000
000000111110000101100110101111111001100000000010000000
000000010000000000000000000001111010000000000000000000
000000010000010000000010000001111110000001010100000000
000010010100000000000011100101110000101011110000100000
000001011100000000000110011000000001100110010000000000
000000110000000000000010001111001001011001100010000000

.logic_tile 14 4
000000000101000101000110110001101000000000000000000000
000010001010100111000010011101011010100000000000000010
101000000000001101000110000011111110101000000000000000
000000000000001111000111111011011010001000000000000000
110000000011000001100010101001111101100000010000000000
110000000000101111000100000001111011000000010000000000
000001000001001000000110100000001110111000100100000000
000000101110001001000000000001001010110100010000000000
000001110000000001100110001011011110110011000000000000
000001010000010000100000001011011000000000000000000000
000000010000001000000110010000011001110100010100000000
000000010000000001000011000001011010111000100000000000
000000010000000111100111100111100000011001100000000000
000010110000010000100000000000101000011001100000000000
000010010000000000000110110001011000111101010100000000
000000010000000000000010100001100000101000000000000000

.logic_tile 15 4
000000000100000101000000000111011001100010000000000000
000000000000000000000000001101101011000100010000000000
101000000000000111100000001011011001000000000000000000
000000000000100101000010011111111101100001000000000000
110000000000000001000010101101101101110011000000000000
110000000000000101000000000001111010010010000000000000
000000000010000101000010010011001010100110000000000000
000000001010100000000011110101001000100100010000000000
000000010000000000000111110001000000101001010100000000
000000010000001111000110000011001110100110010000000000
000000010000001000000010001001101110101001010100000000
000000010000000001000000001011100000010101010000100000
000000110000000001100010001011000000101001010100000000
000001010000001111100111100101101110011001100000000000
001000010000000000000000010000011100110011000000000000
000000010000000000000011100000001110110011000000000000

.logic_tile 16 4
000000000000001111100010101011101001001000000000000000
000000001010001111100100001101111010101000000000000000
101000000000001111000000000000011000000100000100000000
000000000000001111000000000000000000000000000000000100
110010100000000101000110100101100000000000000100000000
110000001010000000000000000000100000000001000000000000
000000000001010001100010100000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000010000010111100111110011001101101011010000000000
000000010000100000100010011011101100000111010000000000
000000010000101000000110001101001011100000000000000000
000000010001011001000100000001101110000000000000000000
000000010000000000000010000000000000000000100100000010
000000010000000000000100000000001000000000000000000000
000001010110101000000000000000000000000000100100000000
000000110001000001000000000000001000000000000000000000

.logic_tile 17 4
000010000000001101000110000111000001000110000000000000
000001001110000101000000000001101010001111000000000000
101000000000000000000000001111011110000000000000100000
000000000000001001000000000111110000101000000000000000
000000100000010101000011100011001000101000000000000000
000000001100100000000100000000110000101000000000000010
000000000000000001100110010001100001011111100100100000
000000000000000000000010000111001100001111000000100010
000000010000000000000010110000000000000000100100000000
000000011110000000000110000000001011000000000000000000
000000010000000101100010010000000000010000100000000000
000000010000000000000010001011001001100000010000000010
000000010000001000000010000101111100000000100100000000
000000011111010001000110100101111101101000010000100010
000000010000001000000110101101111100001101000100000001
000000010000000001000000001011111000001000000010000000

.logic_tile 18 4
000000000001010000000111110001101100000001010000000000
000010100000100101000011110000100000000001010000000000
101000000000000000000011100000011010000100000100000000
000000000000000000000100000000010000000000000010000000
010000000000000101000000010111011111011111100000000000
010000001101010000100010100101101101001011100000000000
000000000000000000000011101000000000100000010000000000
000000000000000000000000001001001001010000100000000000
000001010000100001100000000011011000000010100000000000
000010110001000000100000000000010000000010100000000000
000000110000000001000000010001001110111110100000000000
000000010000001001000010001101001111111110010000000000
000000010000000001100011100000011100110000000000000000
000000010000000000100110010000001111110000000000000000
110000010000000000000000000000000001010000100000000000
010000010000001111000000001001001001100000010000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000110000100000000000000000000000000000

.logic_tile 20 4
000000000000000000000000010000000000000000100110100000
000000000000001001000011110000001000000000000010100010
101000000000001000000000000000001110000100000100000000
000000000000000011000000000000010000000000000000000010
010000000000001000000000000000000000000000000000000000
010000000010000001000010010000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000001000000
000010110000000000000010000000001010001100000100000000
000000010000000000000000000000011000001100000010100100
000000011000001000000000000011100000001001000000000000
000000010000000101010000001111001010101001010000100000
000010110000000000000010000000000001000000100100000000
000001010000000000000011110000001111000000000000000000
010000010000000000000010000001000000101001010100000000
010000010001010000000000001101000000000000000010000010

.logic_tile 21 4
000000000000001001100000000001101110001100111000000000
000000000000000101100010100000001101110011000000001000
101010100000000101000010110011001000001100111000100000
000001000000000000000010000000001010110011000000000000
000000000001010111000111000001101000001100111000000000
000010000000100101100000000000101100110011000000000000
000000000001011000000110100001001000001100110000000000
000000000000100101000000000111100000110011000000000000
000000010000001000000000010001011111011011100000000000
000000010000001111000010100001011001010111100000000000
000000011000000000000000000011101010000001010000000000
000000010000000000000010010000100000000001010011000000
000000010000001000000000001101100000000110000000000001
000000010000001111000000001101001000000000000010100110
000000011000000000000000010101000000000000000100000000
000000010000000000000010100000100000000001000001000000

.logic_tile 22 4
000010100000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000101000000010000011101111111000010000001
000000000000000000000010100000001000111111000010000000
010000000000000000000111110000001110000011110000000000
010000000000000000000011100000000000000011110000000000
000000000000000000000000000011011001001111110000000000
000000000000000000000011111101011101001101010000000000
000010110001000000000000001111111101001000000000000000
000001110010001111000000001011101111000000000000000000
000010110000001101100110010000011101001111110000000000
000000010000000001000011010000011000001111110001100010
000000011010101000000110000001111010010100000100000000
000000010000010101000000001111010000111101010000100000
000010110000000000000010010001101011101100010100000000
000001010000000000000010011101111000001100000000000000

.logic_tile 23 4
000000000000001111000000000000000000000110000100100000
000000001110000001000000000001001101001001000000000010
101000100000100101100000001000001101110001110000000000
000001000001000000000000000111001000110010110010000000
110010001110010000000000000111111010010111110000000001
110001000000100000010000000000110000010111110000000000
000000001110000101100011100000011010101011110000000000
000001000000100000000011111111010000010111110000000000
000001010000001000000000001001011011010000100000000000
000010010010001001000010111101011100000000010000000010
000000010000000111100000010000011101011100000000000000
000000010000000111000010000001011011101100000000000000
000000010000000000000110010101111100111000110000000000
000000010000000000000010010000101000111000110000100000
010001010000101000000000001000000000010110100010000000
110000110001000001000010011111000000101001010011000001

.logic_tile 24 4
000010000001010111100110000000000000000000000000000000
000001000000100000100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000001010000000000001001001001111111100000000000
000000000000100000000000001001011000110110010001000000
000001000000000111000000000001100000000000000100000000
000000000110000000000000000000100000000001001000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000011010110000110000001000
000000000000000000000000000000010000110000110000100000
000000000000000000000000000000011000110000110000001000
000000000000000000000011110000010000110000110000100000
000010000000000000000000000000011010110000110000101000
000001000000000000000000000000010000110000110000000000
000000000000000000000000000000011000110000110000001000
000000000000000000000011110000010000110000110000100000
000001010000001000000000000000001110110000110000001000
000000010000000011000000000000000000110000110000100000
000000010000000000000000000000001100110000110000001000
000000010000000000000000000000000000110000110000100000
000010010000001000000000000000000000110000110000001000
000000010000000011000000000000000000110000110000100000
000000010000100000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000100000

.dsp0_tile 0 5
000000010100000000000000000101011100110000110000001000
000001000000000000000000000000010000110000110000000001
000000000000000111000011100011001110110000110000001000
000000010000000000100000000000100000110000110000000001
000000000000001111000111100001101100110000110000001000
000000000000010111100000000000010000110000110000000001
000000000000000000000111000011111110110000110000001000
000000000000000111000100000000100000110000110000000001
000000010001100111000011000111001100110000110000001000
000000011000000000000111010000100000110000110000000001
000000010000000000000011000101001110110000110000001001
000000010000000000000011010000010000110000110000000000
000001110000100011000011110101111000110000110010001000
000000010000000000100011010000010000110000110000000000
000000010000000011000000000101101010110000110000001000
000000010000000000100000000000110000110000110000000001

.logic_tile 1 5
000000000000000000000000000001101000001100111000000000
000010001000001111000000000000101000110011000000010100
000000000000001101000010000011101001001100111000000000
000000000000001111100111100000001011110011000000000100
000000100000001000000010100101101001001100111000000001
000000000010000111000110000000001101110011000000000000
000000000000010111000000000001101001001100111000000010
000000000000101101000010000000001000110011000000000000
000000010000000000000000000101001000001100111000000000
000000011000000000010011100000101101110011000000000100
000000010000001000000000010001101001001100111000000000
000000010000001011000011010000101110110011000000000100
000000010001010000000000000111101000001100111000000001
000000010000000000000000000000101011110011000000000000
000000010000000000000000000101101000001100111000000000
000000010000000111000011100000001010110011000000100000

.logic_tile 2 5
000000000000000000000110000101001000001100111100000000
000010000000000000000000000000000000110011000000010001
101000000000000001100000000101001000001100111100000001
000000000000000000000000000000000000110011000000000000
010000000000001001100000010101001000001100111100000000
000000000000000001000010000000100000110011000001000000
000000000000000000010110000000001000001100111100000000
000000001110000000000000000000001001110011000000000001
000001010001100000000000000000001001001100111100000001
000000010000000000000000000000001100110011000000000000
000000010000001000000000010000001001001100111100000000
000000010000000001000010000000001000110011000000000010
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001101110011000000000001
110000110000000000000000000101101000001100111110000000
100000010100000000000000000000100000110011000000000000

.logic_tile 3 5
000010000100001000000111111000000001010000100000000000
000000001010000111000011010101001100100000010001000000
101000000001000000000110011101011000000110100000000000
000000000000100000000011000011011011001111110000000000
110000000100000111000000001011011010000001010000000000
000000000100000000100011100111000000101001010000000000
000000000000000001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000010100100001100000010001111100000001010000000000
000000011010000000000011000001110000101001010000000000
000000110000001101000010100111000000000000000100000000
000000010000001011100110000000000000000001000000000000
000010110000100111100000001001011110100011010000000000
000000010000000000000000001011101101000011010010000000
000000010000001101100110100111101001010111100000000000
000000010000000001000000001101111010001011100000000000

.logic_tile 4 5
000000100000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000001010001100000010101001000001100111100100000
000010101100000000000010000000000000110011000000000000
000000000000000001100000000000001000001100111100100000
000000000000100000000000000000001101110011000000000000
000000001010001000000110000111001000001100111100000000
000010100000000001000000000000100000110011000000100000
000000010001000000000000010101101000001100111100000000
000000010000100000000010000000000000110011000000000000
000000011010000000000000000000001001001100111100000000
000001010000000000000000000000001000110011000000000000
000001010000000000000110000000001001001100111100000000
000000010000100000000000000000001001110011000000100000
110000010000000000000000000101101000001100111100000000
100000010100000000000000000000100000110011000000000000

.logic_tile 5 5
000000000000000101100000000011001001001100111000100000
000000000000000000100000000000101011110011000000010001
000010001000010000000111000101101000001100111000100010
000000000000000000000100000000101000110011000000000000
000010100001000000000000000011001001001100111000000100
000000000100000001000000000000001011110011000000000001
000000000001010000000111000101101000001100111000000000
000000000001000000000100000000101010110011000000000100
000000110000000011000111000001101001001100111000000100
000011010000000000000000000000101100110011000000000001
000000010111010000000011000101101001001100111000000100
000000010000101001000000000000101111110011000000000000
000100010000000000000000000001101001001100111000000100
000000010100000000000000000000101111110011000000000000
000010110110110000000011000101101001001100110000000010
000000110000010000000110010000101101110011000000000001

.ramb_tile 6 5
000010001000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010100000000000000000000000000000
000000000001000000000000000000000000000000
000010000000100000000000000000000000000000
000001100101010000000000000000000000000000
000000011100100000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000100000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000001000000001111000010110001011011000010000000000000
000000000000001111100011111101101010000000000000000000
101000000000001111100111101001111000010111100000000000
000000000000000011100010101111011101001011100000000000
000100000010000101000110000111011100101011010100000000
000000000110000000000010000111001101000001000000100010
000000000001011101000000001001001111101001000110000000
000000000000000001000000001001001100010101000000000000
000000011001011011100111010011101100110000000110000100
000000010100010001000010001001001111110010100000000000
000000010000000001100010000111101101100000000010000010
000000010000000000000000001101101000000000000000100010
000000010000000011100111101001011111010111100000000000
000000010000000001000100000101011110001011100000000000
110010110000000111000110011101011001000010000000000000
100001010000000001000011000111011101000000000000000000

.logic_tile 8 5
000000100000000000000000011111011110000110100000000000
000001000000000000000011011011001001001111110000000000
101000000011011111100110000101000000100000010100000000
000000000000001111000100000000001011100000010010000000
110010100000001001100011111000001110101000000100000000
010001000000000001000010010001010000010100000010000000
000000001010000001100000011000000000100000010100000000
000000000001000000000010001001001101010000100000000001
000000010000001011110110010101111000000001000000000000
000000010000001011000011010111101011001001000000000000
000001011010000000000000010011111010101000000100000000
000010110001010001000010100000100000101000000010000000
000011010000000011100000011111011111000110100000000000
000000010000001111000010000001001111001111110000000000
110000010000000000000010000011011100000001000000000000
100000010001011111000000000101001100000010100000000000

.logic_tile 9 5
000000000001100101100110101011111110011100000000000001
000000000101110000000010101101101101010100000000000000
101000001011011101100010100000001000000000110000000100
000000000000001101000000000000011000000000110001000000
110000000000000111100110011011111010010000100000000010
110000000100000000000010100011101011110000100000000000
000000000111011101000110100000001010010000110000000000
000000000000010101100000001101001111100000110000000000
000001010000100000000000000001100001010000100000000000
000010110001000000000010000101001010110000110000000000
000000110110001000000011111000000000010000100000000000
000001010001010111000110001001001001100000010000000001
000001010001010000000011100000000001000000100100000000
000010010000000000000010010000001000000000001000000000
110001110000001000000000001000011100000001010000000000
100001010000000001000000000001010000000010100000000100

.logic_tile 10 5
000001000000000101000000000011000000000000000100000001
000010100000000000100010000000000000000001001000100000
101000000000000000000000011011101000000000000000000010
000000000110000000000010001101010000101000000000000000
110000000000000000000011100111100000000000000100000000
110000000000001101000000000000100000000001001001000000
000001000000000000000000010000000001000000100100000000
000000001010000000000010000000001100000000001001000100
000000010001000111100110000001001110110101100000000000
000000010000100000100011111101001110110110010000000010
000000010000000111100000000011011100000010000000000001
000000010100001111100000000101101111000000000000000000
000010010000000111100010010000000001000000100100000000
000001010000001001000111100000001110000000001001000000
110000010010000111100000000011111000101110000000000001
100000010000000000000010011011011010011110100000000000

.logic_tile 11 5
000001000000000000000000000111000000000000001000000000
000010100100000000000000000000000000000000000000010000
000000000001000000000000000111000000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000000010000000000000000001000000000
000000000000100000000010000000001101000000000000000000
000000010000000001000110100111100000000000001000000000
000000010110000000100000000000000000000000000000000000
000000010000000000000110100111100000000000001000000000
000000010110000000000000000000000000000000000000000000
000000010000101101100000010101101100000011111000000000
000000010001000101000010100000100000000011110000000100
000000010000001101100000000000000001000000001000000000
000000011000000101000000000000001101000000000000000000

.logic_tile 12 5
000001000010001001100000000000011010000011111000000000
000000100000000001000010000000001000000011110000010000
000001000000000000000000000000001000000011111000000000
000010100000100000000000000000011000000011110000000000
000010000100000111000000000111001010000011111000000000
000000000110000001000000000000100000000011110000000000
000001000000100001000000010000001010000011111000000000
000010100001011111100010100000001101000011110000000000
000010010000000000000110000111111110000011111000000000
000000010000000000000000000000010000000011110000000000
000000010000100000000000000111111100000011111000000000
000000010001001001000000000000000000000011110000000000
000000010001000000000000010101100000000000001000000000
000000011010100001000010000000100000000000000000000000
000000010000101001100110000111111010000011111000000000
000000010000010001000010010000101110000011110000000000

.logic_tile 13 5
000010100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000001100000010000000000100000010000100000
000010100000100000100011101101001101010000100010000001
000010000100000000000110000000000000000000000000000000
000000001010000000000111100000000000000000000000000000
000000001100100000000110000101101011110011110000000000
000000000000010000000100000011111101100001010000000000
000011010100000111000111000000000000000000000000000000
000000010000010111000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000100000000100000000000000000000000000000000
000111110000000000000110000000011000100001010000000000
000000011010100000000000001111001100010010100000000000
000000010001000000000000000001100000100000010000000000
000000010000000000000000000000101011100000010000100100

.logic_tile 14 5
000000000011011111100000010001000001011001100000000000
000000000000010011000011100000001010011001100000000000
101010100000001101000110001001111110101010000000000000
000001000100001111000000000001011101001010100000000000
010010000001000001100000000111000000000000000100000000
010000000110100000000010100000100000000001000010000001
000000000001000001100000000111000000011001100000000000
000000000000000000100000000000101110011001100000000000
000000010000001101100011100011011100001000000000000000
000001010110000001000000000101001100000010000000000000
000000010000001111000000000000011110000100000100000001
000000011100001001000000000000000000000000000000000000
000000010000001111000111000001101011100000000000000000
000010010000000101100010010000111100100000000000000000
110000010000000011000110101001001110100010000000000000
100000010000000000100000000011001100001000100000000000

.logic_tile 15 5
000000000000000000000111000001000001111001110100100000
000000000000000000000100001011101111010000100000000000
101000000000011000000110001000011010101100010100000000
000000000100000111000100001101011001011100100000100000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000001100000000000110000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000110001000000000000000000000001000000100100000000
000001010000100000000000000000001001000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000001100000100000010100000000
000000010100100000000000001001001100111001110000100000

.logic_tile 16 5
000000000000000001100110000000011010000100000100000001
000000000000000000100110000000010000000000000000000000
101010000000000000000110100000000001000000100100000000
000001000000000111000100000000001001000000000000000000
010000000000000000000011110000000000000000000000000000
010000001100000000000111100000000000000000000000000000
000001000000000000000000000000000000001001000000000000
000010100000000000000011111111001011000110000000000000
000000010000000000000000000000000001000000100100000001
000000010001010000000000000000001111000000000000000000
000000110000100000000000000000000001000000100100000000
000001010101000000000000000000001111000000000000000001
000000010101000111000000000001011111000110100000000000
000010010000000000100011100111101000001111110000000000
000000010000000000000010000101000000010000100010000100
000000010000001111000010000000101000010000100011100111

.logic_tile 17 5
000010101000001101100110000000000001000000100100000000
000010100001011111000100000000001011000000000000000001
101000000000000000000110000011011101010000110000100000
000000000000000101000100000011001011110000110000000000
110010101010001001000010100001000000000000000100000000
110010100000011111000000000000000000000001000000000000
000000000000000000000011110111101011000110000000000001
000000000000000000000110100111111111000001000000000000
000010010000000011100000000000000000000000000100000100
000001011100000001100000000101000000000010000000000000
000000010000000000000000001001011001010000000000000000
000000010000000001000000000111001001000000000001000100
000000010000000001000011110000001110000100000110000000
000000010000000001000110010000010000000000000000000000
000010010000000000000111010001101110000000000000000000
000000010000100001000010101001001010000010000000100100

.logic_tile 18 5
000000000000001000000010100000000000000000000000000000
000000000011001111000000000000000000000000000000000000
101010100000001000000000000000001110000100000100000001
000001000000001011000000000000000000000000001000000000
010000000000101111000111000000000000000000000100100000
110010100000011011000100000001000000000010000000000100
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000001000000000000101011101000000000000000100
000001010000001001000000001001001111000100000000000000
000000010001000111000000000101001101001001010000000000
000000010000100000000000000000001000001001010000000000
110000011110000000000000010000000000000000000000000000
100000010000000000000011000000000000000000000000000000

.ramb_tile 19 5
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 20 5
000000000000000000000111100000001000000100000100000000
000000000000000000000000000000010000000000000001000000
101000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110010100000100000000000000000000000000000000000000000
110001000001000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010100110011011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000001000000100100000000
000010010000100000000000000000001010000000000001000000
000000010000000000000011100000000000000000000000000000
000000011010000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000100001100000001011011011011110100000000000
000000000001000000000000000001111001101110100000000000
101000000000001111000000001000001100000010100000000000
000000000000000011000010100111000000000001010001000000
110000001000000000000000000001100000000000000100000000
110000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000001010001001000000010111001011010000000000000000000
000010010001111001000110000001011101000100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010001000000010000000000000000000000000000000
000010110000001001000100000000000000000000000000000000
110000010000001011100000001011011000000000000000000000
110000010000001001100000001101101110010000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000011000000000001000000000000000000100000000
110000001010101001000000001001000000000010001000000000
000000000000000000000000000111111101010110000000000000
000000000000000000010000000111011101111111010000000000
000001010001010000000000000000000000000000000000000000
000010110000100000000000000000000000000000000000000000
000001010000000000000110110000000000000000000000000000
000010010000000111010010010000000000000000000000000000
000000010000000000000011100111101010111000100010000000
000000010000000001000000000000101001111000100000000000
110000010000000111000000000000000000000000000000000000
010000010000000000100010110000000000000000000000000000

.logic_tile 23 5
000000000000100000000110100011111110001001010000000000
000000000001010101000011110001011100000010100000000000
101000000010001000000000000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
010000000000000001000111100000000000000000000000000000
010000001110000000100110110000000000000000000000000000
000000000000000000000000010000001010110110100100000000
000000000000000101000010001001011011111001010011100000
000000010000000000000000000101101110000000010000000000
000000010000000111000000000000001010000000010000100000
000000110000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001001000000000001111100000101001010100100101
000000010000100001000000000001001011100110010000000000
000000010000001000000000011101000001100000010100000101
000000010000001101000011010111101011110110110011000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
101000000000000000000000000011100000101001010000100001
000000000000000000000000001111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000011000000100000010000100001
000001000000000000000000000000101111100000010000000000
000000010000000000000000011000000000000000000100000000
000000010000000000000011001111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000010000000000000000000000000000000
000000010010000000000111100000000000000000000000000000
000000011010000000000000000000000000000000000000000000

.dsp0_tile 25 5
000010100001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010010001000000000000000000000000110000110000001000
000101010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000001011100000000000000000000000000110000110000000000
000000010000100000000000000000000000110000110000001000
000000010001000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000100001100111100111101101001000110000110000001000
000000000000100000000011110111010000110000110000000010
000000010000000000000000000011011010110000110000001001
000000000000000000000000000000100000110000110000000000
000000010000101000000000000011111110110000110000001000
000000011000000111000000000000110000110000110000000001
000000000000000001000000000011011100110000110000001000
000000010000000111000000000000010000110000110000000001
000001000000100111000000000001011010110000110000001000
000000001000000111000011100000000000110000110000000001
000000000000000000010111010111011110110000110000001000
000000000000001001000111100000110000110000110000000001
000011100000000000000011110011001110110000110000001000
000000001010000000000011010000010000110000110000000001
000000000000000111100011000011101000110000110000001000
000000001100000000000010010000010000110000110000000001

.logic_tile 1 6
000000000000000000000111100001001001001100111000000000
000000000000000000000100000000101100110011000010010000
101011000000010000000000001000001000001100110000000010
000011100100000000000011111111001010110011000000000000
110000000001011111000000000000000000000000100100000000
000000000000001111000000000000001010000000000000000000
000001000000000000000000011000000001001001000000000000
000000100000000000000010001111001011000110000000000000
000000100001000000000000001000011110010100000000000000
000000001010100000000000001111010000101000000000000000
000000000001010000000000000000000001010000100000000000
000000000000000111000000001111001111100000010000000000
000000000000000000000010010000000001000000100100000000
000000000000000000000010000000001001000000000000000000
000000000001010000000110000000001110000100000100000000
000000000000000000000011000000010000000000000000000000

.logic_tile 2 6
000000100000010000000000000111001000001100111100000000
000001000000000000000000000000000000110011000000010000
101000000000001000000000000111001000001100111100000001
000000000000000001000000000000000000110011000000000000
010001000000000000000000000111001000001100111100000000
000010100000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000110000000000000000000100000110011000000100000
000001000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100110010111101000001100111100000000
000000000000000001010010000000100000110011000000000010
110000000000010000000000010000001001001100111100000000
100000000000000000000010000000001101110011000000000000

.logic_tile 3 6
000000000000001001100111101001101100000001010000000000
000000000000001001000000000111000000101001010000000000
000000000001010001100111010001011101010111100000000000
000000000000001111000111100101001100001011100000000000
000000000010001000000111110111101011000110100000000000
000001000000000101000011001111011000001111110001000000
000000000000001011100010010001111010000001010010000000
000000001110000101000111010001010000010110100000000000
000000000000100101000000001111011000100010100000000001
000000000111000001100000001111011100010110100000000000
000000000000001011100000011001101111000110100000000000
000000000000001011110010101101001100001111110000000000
000100100000001101100010101111111010010111100000000000
000001000000010001000100000101001011000111010010000000
000010000000001111000011100001111101000110100000000000
000001000100001011000000001001111100001111110000000000

.logic_tile 4 6
000001000000000000000000000111001000001100111100100000
000010100000000000000000000000000000110011000000010000
101000000000000001100110000101001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000110000001100110010101001000001100111100000000
000000000000000000000010000000100000110011000000100000
000000000110001000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000001000000100000000000000101101000001100111100000100
000000001010000000000000000000000000110011000000000000
000000001010000000000000010000001001001100111100000000
000000001010000000000010000000001000110011000000100000
000000000100001000000000000000001001001100111100000000
000000000000000001000000000000001101110011000000000000
110000000110100000000000000000001001001100111100000000
100000000001000000010000000000001001110011000000000010

.logic_tile 5 6
000000000100000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001011101100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000111100111001011111010111000100110000000
000000000000010000100000000111011011101000000000000010
000000000001011101100011100011100001001001000000000000
000000001110001011100010010111001110101001010000000000
000001000000000000000111100001001110000001010000000000
000000000000000000000100000101100000010110100000000000
000001000000011011000000010011101111100110000010000000
000010001010100111100011111011101000010110100000000000
000001000001010101100110001011011001101011000000000001
000000000000001001100000001101101000001011000000000000
110000000000011111000000000101101111100011110000000001
100000001010101001000000001011011010000010100000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000101110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000111100010100001011010000110100000000000
000000000000000000100010101101101100001111110001000000
101010000000001011100000010101000000111111110000000011
000000000000101111000011010001000000101001010011100101
000000000000101101000011100111011101000010100000000000
000000000000001111100010000111001000000001000000000000
000000000000001111100111101011111001010000100000000000
000000000110000111000110101011111011000000100000000000
000000000000001000000111001111111000101001010110000000
000000000000001011000000000101100000111101010010000000
000000000000001111100111000001001010010111100000000000
000000000000100001000011110111111010000111010000000001
000000000000101111100000001001001010101001000000000000
000000000001001011000000000011001010000000000000000000
000000001010000000000000010101011010010111100000000010
000000100100000000000010001011111011001011100000000000

.logic_tile 8 6
000100000000101111000010010101011010010000110000000000
000000000001011111000010101101011101010000100000000100
101010001001010011100000000101101110000001000000000000
000000000000101111100000000001101110000001010000000000
110010001010110111100110101001011011000110100000000000
110000000100000111100000000011101000001111110000000000
000000000000001111000010010000001000001001010000000000
000000000000000111100011110101011100000110100000000000
000010001100000001100011110000000000000000000000000000
000011100000001011100110000000000000000000000000000000
000000000100000001100000011101000000101001010110000000
000000000100000111000010000011000000000000000010000000
000010000001001111000111001011011000110110100000000000
000001000100110011000100000101101100111001100000000000
110000000000001000000000001001011101111111000000000000
100001000001010011000011100111011111010110000000100000

.logic_tile 9 6
000000100000011101100000000111011111010111100000000000
000001001100001111000011101001111001000111010000000000
101000000000000000000000000011011100000000110000000000
000000000000000000000011100001101101010000110001000000
010001000000111111100111100000011100000100000100000000
110010100111110001100100000000010000000000001001000000
000001000001000001000000000111001010010000110000000000
000000000000000000100000000000101010010000110000000000
000010100000000001000110010000000000000000100100000000
000010100000000000000011110000001000000000001001000000
000000000000000000000010001001111010000110100000000000
000000000110000001000111010111101111001111110000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000110000000001111000000001001000000
110100000001110000000011100001111100000110100000000001
100000000000000001000011000011111111001111110000000000

.logic_tile 10 6
000000000000001000000010110000001000101000000100100000
000000000000000001000010000001010000010100000000000000
101000000000001000000000010011011100110011110000000000
000000000000100101000010100111011111010011100000000000
010000001100000000000111100101000000101001010100000000
110000000000000101000110101001100000000000000001000000
000001000001010000000110001000011001000000010000000000
000010100000000000000000001011001100000000100000000100
000010000000101000000000010000001010000001010000000001
000000000111010011000011101011000000000010100000000000
000000000001110111100010001001101000110011110000000010
000000000000000000100010010011011011100001010000000000
000000000000010000000000000101011100000000000000000100
000000000000001111000011111001110000010100000000000000
110000000010000000000000000101111000101000000100000100
100000000110000000000000000000110000101000000000000000

.logic_tile 11 6
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001100000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000100000000000000000111000000000000001000000000
000000001010000000000000000000100000000000000000000000
000000000000001101100000000000000001000000001000000000
000010100000000101000000000000001100000000000000000000
000010000000011001100110110000001011000011111000000000
000000000000000101000010100000011100000011110000000000
000000000000100000000110110000000001000000001000000000
000000000001010000000010100000001101000000000000000000
000001000000010000000000000001000001000000001000000000
000000000000100000000000000000101101000000000000000000

.logic_tile 12 6
000000000000000000000000000101011110000011111000000000
000000000000010000000010000000000000000011110000010000
000000101100001001000110000000001100000011111000000000
000000100000000001100000000000001100000011110000000000
000001000000001000000000000111011010000011111000000000
000000001010000001000000000000100000000011110000000000
000001000000010101100000010111001000000011111000000000
000010100000001001000010000000110000000011110000000000
000000100010000001100000000000011001000011111000000000
000011000000001001000000000000001000000011110000000000
000000000000000001000000000101100000000000001000000000
000000000000010000000000000000000000000000000000000000
000010000000010001000110010101111100000011111000000000
000000000000100000000010000000100000000011110000000000
000000000001010000000000000000001111000011111010000000
000000001000001001000000000000001001000011110000000000

.logic_tile 13 6
000000000000000000000000000011000000000000000100000010
000000000000000000000000000000100000000001000000000000
101000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
110000000000000000000000001000000000000000000100000001
110000000000000000000000001011000000000010000000000000
000000000000000000000000000000000001000000100100000000
000001000000000000000011100000001011000000000000000000
000000000000000000000011100000001110000100000100000001
000000000010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
110000000000000000000000000000011100000100000100000000
100000000010001011000000000000000000000000000000000000

.logic_tile 14 6
000000000000001011100000001001011001100000000000000010
000000000000000011000000001001001011000000000001000001
101100100000001011100110000001101111000000100000000000
000001000010000011100110101101011010100000010000000001
110000000000010111100010110000001110001100110000000000
010000000000000101100010000000011000001100110000000000
000000000000000000000110010000000001000000100100000010
000000001000000101000011100000001011000000000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000011100101000000000010000000000010
000000000000000111000000010000000000000000000000000000
000001000100000000000010000000000000000000000000000000
000000000101110000000111000001111100010101010000000000
000000000000000000000111110000100000010101010000000000
000000000000000000000000000011101010000010000000000000
000000000000000000000000001101111010000000000000000000

.logic_tile 15 6
000000000000001000000111000000001010000100000100000000
000000000000000101000100000000010000000000000000000000
101000100000001000000000000001100000000000000100000010
000001000000000111000000000000000000000001000000000000
010000000000001111000010010101000000000000000100000000
110000000000001111000011100000000000000001000000000000
000001100000000101000000001001011010010110100000000000
000011100100000000000000001011001111101001000000000000
000000000000001011100000000111011100000010110000000000
000010100000000001000010000001111100000011110000000000
000010000000000000000011000011000000000000000100000000
000001000000000000000000000000100000000001000000000000
000000000000000000000000010001001100010110100000000000
000000000000000000000011010001100000000010100000000000
000000000001000000000010000111101010000011100000000000
000000000000000000000100000000101111000011100000000000

.logic_tile 16 6
000010100000000000000000000000000000000000000000000000
000000000001000000000010010000000000000000000000000000
101000000000000000000110111000000001100000010000000000
000010100010000000000011100011001110010000100000000000
010001000000100000000011110101100000000000000100000000
010000000000000111000110010000100000000001000000000000
000000000000000001100000001000011000101000000000000000
000000000000000000000010001111010000010100000000000000
000010001000000001100000001101011100010110100000000000
000001100000000000010000001111010000000010100000000000
000000000000001101000011111111111100000010110000000000
000000000000001011000010101011101011000011110000000000
000000000000000000000000001001101101000011000000000010
000000000001010000000000001011101010000011010000100001
110000000001011000000111010101000000000000000100000000
100000001100001011000011010000100000000001000000000000

.logic_tile 17 6
000010100000001111100111100000000000000000000000000000
000000000000000111000010110000000000000000000000000000
101000000000101000000000000000000001000000100100000000
000000000001000111000000000000001100000000000001000000
010000000001011000000111000000000000000000000100000000
110000000000001111000000000001000000000010000001000000
000000000110001000000000000000000000000000000000000000
000000100000001111000000000000000000000000000000000000
000011000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000001000000
000000000000000001000011101000000000000000000100000000
000000001010000000100000000101000000000010000000000100
000001000000000000000000000001001011010100100000000000
000000001000100000000000001001001111010110100000000000
000000000000000000000110001001100000101001010000000000
000000000000100000000000001011000000000000000000000000

.logic_tile 18 6
000000000110000000000000000111011010110110100000000000
000000001010000000000000000000001101110110100001000000
101000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000010001101010001100110100000000
000000001000000000000010000000110000110011000001000100
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000011000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
010000000000000000000000000000001100000100000100000101
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000001000000110000000000000000011110000100000100000000
000000101000110000000000000000010000000000000000000000
101000001010000001100110000011100001110000110010000000
000000000000001111000100000101101001110110110001000000
010000000011001000000111101000000000000000000100000000
110000000000100001000000000001000000000010000000000000
000000001110000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000001000000000000010000000000000000000000000000
000000100000100000000011000000000000000000000000000000
000000000000000000000011110000001100000100000100000000
000000000000000000000110100000010000000000000000000000
000010000110100000000111100011101110111110100010000100
000000000110010000000110100000110000111110100010100000
110000000110000000000000011000011101101001110000000000
100010100000000000000011011001011000010110110010000010

.logic_tile 21 6
000000000100000000000000010101011010111110100010000000
000000000000000000000010100000000000111110100001000000
101000000110000000000011101011000000101111010000000000
000000000000001001000000001001101101001111000000000010
010000000000000000000010100000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000010100100000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000001000001010000000010000000000000000000000000000000
000010000000000000000000000000000001000000100100000000
000001000000000000000000000000001000000000001000000110
110010101010100000000000000011101001110100110010000000
100000000000010000000000000000111010110100110000000000

.logic_tile 22 6
000000000000000111000110000000011010110001010000000000
000000001100000000000110100101011001110010100001000100
101000000000000001000011110000000001000000100100000000
000000000000000000100010010000001001000000000000000000
010000000000000001100111000000000000000000000100000000
110000000000000000000000000111000000000010000000000000
000000100000000011100110011101111010010110000000000000
000001000000000000000110100001101001111111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000001001111010011111100000000000
100000000000000000000000000001101000101110000000000000

.logic_tile 23 6
000010100001010000000110101000011010110110100100000000
000001000000100000000000001111011011111001010001000101
101000000001000000000010101000001100101111000100000001
000000000000100000000010101101001001011111000001000100
110000000000000000010010100001111011101111000100000001
110000000000000000000000000000111011101111000001000001
000000000000000000000110111111001101010010100000000000
000000000000000000000011111101001100110111110000000000
000000000000001000000110010011101100101011110110000100
000000000000000001000010001011010000000011110000000001
000000000000000011100000011011100001110110110110000100
000000000000000000000010000111101011010110100001000100
000000000000000001100011100011111010011111100000000000
000000000000000000000000000111011011011101000000000000
000010000000001000000110001011011001001111110000000000
000000000000000001000000001101111100000110110000000000

.logic_tile 24 6
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000010000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000001000010001000000000010001101010110000110000001000
000000000000000111000011001111000000110000110000000010
101000010000001111100000000011111000110000110000001000
000000010000000111000000000000100000110000110000100000
000001000000100011000111000101111110110000110000001001
000000000100000111000000000000000000110000110000000000
000000000000000000000111010011001000110000110000001000
000000000000000001000111010000010000110000110000000010
000000000100001000000111100011011010110000110000001000
000000000000000111000000000000110000110000110000000001
000000000000000000000000000001001010110000110000001001
000000000000000000000011110000000000110000110000000000
000000100000100000000010010111001110110000110000001000
000001000000001111000111100000100000110000110000100000
000000000000000000000000000101101010110000110000001001
000000000000001111000000000000110000110000110000000000

.logic_tile 1 7
000000000000001011100111010001000000001100111100000000
000000000000001111100111110000001001110011000010000000
101000000001010111100111010001001000001100111100000000
000000000000000000000111100000001001110011000000000001
000000000000000111000111000101101001001100111110000000
000000000000000111000000000000001010110011000000000000
000000100001001011100011110001101001001100111100000001
000001000110100111100011110000101001110011000000000000
000000000000000001000000000101101000001100111100000001
000000000000000000100011100000101010110011000000000000
000000000000000000000000000101001001001100111100000001
000000000000000000000000000000101000110011000000000000
000000000000000000000000000011001000001100111100000000
000000000000000000000000000000001101110011000000000001
000000000000000000000000000101101000001100111100000000
000000000100000000000000000000101010110011000000000001

.logic_tile 2 7
000000000001000000000110000111001000001100111100000001
000000000000110000000000000000000000110011000000010000
101001000000000000000000000111001000001100111100000000
000010000110000000000000000000000000110011000000000000
010001000000000000000000010101001000001100111100000000
000000100000000000000010000000100000110011000000000010
000000100100000000000000000000001000001100111100000000
000001000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000100000
000001000000101001100110010000001001001100111100000000
000000000000010001000010000000001100110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001101110011000000000000
110000000100000000000000000000001001001100111100000000
100000000001000000000000000000001101110011000000000000

.logic_tile 3 7
000000000000011000000010111111001110000010100000000000
000000000000001011000111010111101110100001010010000000
000000101010000101100110110001011101010111100010000000
000011000000000000000010100011011111000111010000000000
000000000000000111100010000101011100100011010000000001
000000000000000000000010011011111010000011100000000000
000000000001010000000010101011011110000010110000000000
000000001010100000000000000001001100000010100000100000
000001000010000011100010110001101101001110000000000000
000000000000000011000111011101101110001001000010000000
000000000000000011100110001111001110000110100000000000
000000000000000000000011100111101101001111110010000000
000001000000001011100110111011100001010000100000000000
000000000000001101000010011001001011110000110010000000
000000000000001011000000000001011100010000110000000000
000000000000000011100010110000111001010000110000000000

.logic_tile 4 7
000000000000000000000110010000001000001100111100100000
000000000000000000000010000000001100110011000000010000
101000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
000100000000000000000000000000001000001100111100000000
000000000001010000000000000000001001110011000000000000
000000000000000000000110010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000100001001100000000000001001001100111100000000
000010000100010001000000000000001100110011000000000000
000000000001001001100000000000001001001100111100000000
000000000001110001000000000000001100110011000000000000
000000000100000000000000000101101000001100111100000000
000000001010010000000000000000100000110011000000000000
110000000000000000000000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 5 7
000000000000000011100000010011001101010000100000000000
000001000000000000100011111101101110000000010000000000
000000000000000001000111001101101011010111100000000000
000001000000000000100000000001001100001011100000000000
000010000100110101100111101001111110100011010000000001
000000000110000000000100001111111001000011100000000000
000100000000001011100111111111111101100011110000000000
000000000000001011100110101011101010000001010000000000
000000100010000001000011110101111000000001010000000000
000010000000000000100111111011100000010110100000000000
000000000000001001000011111001011110110110100000000000
000000000000000111100111100111111000101000000000000001
000000000100001000000110010011101111011100000000000000
000000000000000001000011100000011101011100000000000000
000000000000011111000111110101101110101001000000000001
000000000000000001000010000000111110101001000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000110000000000000000000000000000000
000000000100100000000000000000000000000000
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000

.logic_tile 7 7
000001000000000111000000010001111111010111100000000000
000000000100000111000011101011011010000111010000000000
101000000000000111000000011000011110101000000000000000
000000000000000000000010001101010000010100000000000000
000000000100001000000011100011101011000000010000000000
000001000000010111000110111001101001010110100000100000
000010100000000111000110001101111110101000000000000000
000000100000010000100011111111101100001000000000000000
000010001100000001100000010011111001010111100000000000
000001000001010000000010110001001010000111010000000000
000000000000000101000111111111011010000110100000000000
000000000000100000000111010001001000001111110000000000
000010000000001011100110001111001110010100000000000000
000000000000000001100010001011101011001000000000000000
000000000000100111100011101000001110111100010100000000
000000000000000111100110100111011011111100100010000000

.logic_tile 8 7
000000100000000000000000011101000000101001010100000000
000000001010000111000011111011000000000000000010000000
101000100000000111100010000011011101000110100000000000
000011000000000000000110111011001000001111110000000000
010000000001011111100110010011011010111101010000000100
010000001010100001000011000001001011000111010000000000
000010100000001111100110101101011111111111000000000000
000000000000101011000000001001011101101011000000000000
000000000000011011100111001101011000010111100000000000
000000000000000111100000001011101100000111010000000000
000000000000000000000111110000011110110000000110000000
000100000000000111000110100000001101110000000000000000
000001000000111000000000011111001110010111100000000000
000000000000000101000011000101011100001011100000000000
110000000000000001100011000001111010010100000010000000
100000000000000000000000000000110000010100000000000000

.logic_tile 9 7
000010100100001111100011000101100000000000000100000000
000000000001010101000011110000100000000001001000000000
101000000111010111000111010111111100000001010000000000
000000100000000111000110001001010000101001010001000000
010000000000010111000011110111001001010111100000000000
110000000100000000100011001001011000000111010000000100
000000000000000000000000010000001111000011100000000000
000000000000000000000011110001011111000011010000000100
000000000000000111000000000000000001001001000000000000
000000000000000111000000000001001001000110000000000001
000000000000000000000000010001001010000110100000000000
000000000000000000000011101101101100001111110000000000
000000100001010000000110000000011110000100000100000000
000011001110100111000100000000000000000000001000000000
110010100001010001100000001011101101000010000000000000
100000000000001111000010001001101000000000000000000000

.logic_tile 10 7
000000100000001000000000000011001110000001010000000000
000001001110000101000010100000110000000001010000000011
101000000001000111000110101101011111100000000000000000
000000000000100000000000000101111001000000000000000100
110000000000100000000010010101000000100000010100000000
010000000000010000000010000000101000100000010000000000
000100000000001111000010110000000000100000010100000000
000000000110000001100010001111001101010000100000000001
000000000000000000000110010011011010000010000000000000
000000000110001111000011111001111100000000000000000000
000000000000010000000111001000011010010100000000000100
000001000000000000000100001111010000101000000000000000
000000000000000000000000010101111000101000000100000000
000000000000000000000010010000100000101000000000000000
110001000000100000000110010101111011000010000000000000
100000000000000000000010011101101101000000000000000000

.logic_tile 11 7
000000000001010000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000010000100000111000111100000000001000000001000000000
000000001010000000000100000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000010100000000111100111100011000000000000001000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000100000000000000000000000
000001000000010000010011100101100000000000001000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000001101000101000000000000001
000010100000000000000000000000000000101000000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000100000000000000000000000000000000

.logic_tile 12 7
000000000001010000000000000011100000000000001000000000
000000000000000111000000000000100000000000000000010000
000010000001000000000000000000000000000000001000000000
000000001010100000000000000000001111000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000110000000000010000000000000000000001000000000
000000000000001001000100000000001110000000000000000000
000010000000000001000010000011001001011100000010000000
000000000000001111100110010001101110111100000010000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 13 7
000010000001010000000000000000000001000000100100000000
000000000000000000000000000000001100000000000010000000
101001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000100101000000000111100000000000000000000000000000
110000000110100000000000000000000000000000000000000000
000000000000000000000111100101100000000000000100000000
000000000000000000000000000000100000000001000001000000
000001000010000000000000001000000000000000000100000000
000000001010000000000000001111000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110010101111000000000010100000000000000000000000000000
100000000000100000000100000000000000000000000000000000

.logic_tile 14 7
000000000000000001100000010000000000000000000000000000
000000000100000000000011100000000000000000000000000000
101001000000100001100000000011000000000000000100000000
000000100001000000100000000000000000000001000000000000
010010001100010000000000001001101011000110100000000000
010000000000000101000000000011001111101001010000000000
000000000000001000000000000000000001000000100100000000
000000000000000101000000000000001010000000000000000000
000010000110001000000000000000011100000100000100000000
000000000100001001000000000000010000000000000000000000
000000000001000000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000100001111000000000010000000000000
000010101111000000000010000011100000101001010000000000
000001000110100000000000000001000000000000000000000000

.logic_tile 15 7
000000000000000111100010100111100000100000010000000000
000000000000000000100110100000001011100000010000000000
101000000000001000000111111001101101010110100000000000
000000000000001011000010000111011001100001010000000000
110000000000000000000110101101011011000011000010000001
110000000000001101000000001001001011000111000001000000
000010000000000000000110101001101000010110100000000000
000001000000000101000000000111011110101001000000000000
000000000000001000000110100011000000000000000100000000
000000001010000101000010010000100000000001000000000000
000000101111000011100000000000001100000100000100000000
000000000000100101000000000000000000000000000000000000
000000000000001001000111001001001000100001010000000000
000000000000001001100000000011011110100010010000000000
110000000001010000000000000001101101000111000000000000
100000000000000011000000000000011100000111000000000000

.logic_tile 16 7
000000000010001001100010100000011100000100000100000000
000000000000000001000000000000010000000000000000000000
101010100001010000000000000011001110000001110000000000
000010101000110000000000000111001001000011110000000000
010010000000001101100010001011011011000111000000000101
110000000000000101000000001011111010000110000000000000
000000001000000001100110110001000000000000000100000000
000000001010000000000010000000000000000001000000000000
000000000100000011100110000001001011000010100000000001
000000000100000111000100000101001011000001110010000000
000010000000000001000110010111000000100000010000000000
000000000000000001100010010000101100100000010000000000
000000000001111111000110101111011111000011010000000000
000000000000000101000011100011101110000011000000000000
110000000000000101000000000000000001000000100100000000
100000001100001001100000000000001100000000000010000000

.logic_tile 17 7
000000000000000001100000000000001110101000000000000000
000000100000000000000000001101000000010100000000000000
101000000001010000000000000000000000000000100100000000
000000000100100000000000000000001010000000000000000000
110000100000000000000011101111000000101001010000000000
010001001100001111000100001101000000000000000000000000
000000000000000000000011100111000000000000000100000000
000000000110000000000100000000100000000001000000000000
000000000000000000000000001011111111000110000000000100
000000101100000000000010000011001111001110000011000000
000000000000001101000110000000000000000000000100000000
000000001110000101100100001111000000000010000000000000
000010000101010000000010010000011100000100000100000000
000000100000001001000010010000010000000000000000000000
000000001100101011100110000111100000101001010000000000
000000000001001001000000000001000000000000000000000000

.logic_tile 18 7
000000000000000000000010000000000000000000000000000000
000000000100000000000111100000000000000000000000000000
101000100000000000000111100111000000000000000100000000
000000000000010000000000000000000000000001000001000000
010000000000001000000000000000001010101000000000000000
010000000000000111000000000011000000010100000000000000
000001000000000000000000000000000000000000100100000000
000010001110000000000000000000001001000000000000100000
000000000100000111000000011011011110000001110000000000
000000000000000111100010000111001101000011110000000000
000010100000010000000000001000011110101000000000000000
000001000000100000000000001001010000010100000000000000
000000000000100111100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000110000001100111001000000000000000000100000100
000001000010000111000010001111000000000010000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 20 7
000010100000100000000000000000000001000000100100000000
000000000000010000000011110000001011000000000011000001
101010000000000000000110010001100000000000000110000000
000001000000000000000111010000100000000001000001000001
010000000000000000000111101000000000000000000110000000
110000000000000000000100001011000000000010000001000001
000000001100000000000111000111000000000000000110000010
000000000000000000000100000000100000000001000001000001
000000000000000011100000000000001100000100000110000001
000000001100000000000000000000000000000000000001000001
000000000000000000000000000000011110000100000100000101
000000000000000000000011100000000000000000000001000100
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000001001000000101001010000000000
100010100000000000100000001001100000000000000000000100

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101100001011111100100000000
000000000000000000000000001101101101010110101000000000
000000000000000000000111101000011010110110100000000000
000000000000100000000010100011011111111001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000011001100000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000011
000000000000000000000000000000000000000000000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000010
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000010
000001000010100000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000100000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000010
000011100000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000010
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000010
000000000000000000000000000000000000110000110000001001
000010001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000100

.logic_tile 1 8
000000000000000111000111100001001000001100111100000010
000000000000000000000100000000101110110011000000010000
101000000000001011100011100111101000001100111100000010
000000000000001111100000000000101010110011000000000000
000000000000011111100011100001101001001100111100000010
000000000000001111100000000000001000110011000000000000
000010000000001111000111010101101001001100111100000000
000001000000000111000111100000101011110011000000000010
000000100000000000000000010001001000001100111100000000
000010000000000000000011010000001010110011000000000001
000000000000000111000000000101001001001100111100000000
000000000000000000000000000000101010110011000000000001
000000000000000011100000000011101001001100111100000000
000000000000000000000000000000001010110011000000000001
000000000000000000000111000011001001001100111100000001
000000000000000000000100000000101001110011000000000000

.logic_tile 2 8
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101010100000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000010000000
010000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001000001100111100000000
000000001100000000010010000000001101110011000000000000
000000000000101000000110000111101000001100111100000000
000010000001010001000000000000000000110011000000000000
000010100001000001100110000000001001001100111100000000
000001000100100000000000000000001100110011000000000000
000001000000000001100000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000
110000000000011000000000000000001001001100111100000000
100000000100000001000000000000001101110011000000000000

.logic_tile 3 8
000000000000001001100000010011011010010111100000000000
000000001010000101000010010101111001000111010000000000
000000000000011011100110100000001101011100000000000000
000000001110000101000011101101001010101100000000000000
000001000000001111000000011001111011000110100000000000
000000000000000011000010101011001000001111110010000000
000000000000001101100110011101011011010111100000000000
000000000110001011010111000101011001000111010000000000
000001000000001001000111001001001101100110000000000000
000000000000000001000111011001001111010110100010000000
000000000000000000000000011001001101000011010000000000
000000000000000000000011000101011110000011000010000000
000000100000101000000111001101011010010111100001000000
000001000001000101000100000101001111001011100000000000
000000000000001011100111011111101010000110100000000000
000000000000001101100111001111001110001111110000000000

.logic_tile 4 8
000010000000101000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000000000000000000001000001100111100000000
000000001010000000000000000000001100110011000000000000
000000000001000000000000010101001000001100111100000000
000000000000100000000010000000100000110011000000000000
000000000001001000000110010111001000001100111100000000
000000000110100001010010000000100000110011000000000000
000001001110000001100000000101101000001100111100000100
000000000000010000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000001010000000000000000001100110011000000000000
000000000000100000000110000101101000001100111110000000
000000000000000000000000000000100000110011000000000000
110010100000000000000000000101101000001100110100000000
100001001110000000000000000000100000110011000000000000

.logic_tile 5 8
000000000100000101000111010111101010000010000000000000
000000000000000011000010001101111110000000000000000000
000000101010000011100111010111011110000001010000000000
000001000000000111000011000001110000010110100000000000
000000000000000011100010011101001001000010000000000000
000000000000000001100011011101011010000000000000000000
000001000000001011100111001011001011000010000000000000
000010000110000011100100000001101001000000000000000000
000000000010000000000110001111100001010000100000000000
000000100000000000000010000111001100110000110000000000
000000100000000001100010011001011110000001010000000000
000001000100001111100010000011000000101001010000000000
000001000001011001000111101011111011000010000000000000
000000000000000001000100001001101000000000000000000000
000000000000001001000111100011101000100000000000000001
000000000000001001000011001011111110000000000000000000

.ramt_tile 6 8
000000001110000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001001010000000000000000000000000000000
000010000100110000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000100001000000011101101111111000001000000000000
000000000110001111000000001111011100000001010000000000
101000000001001101000110010101001111001001010000000000
000000000000100111000011010111101100000001010000000001
110000100000001000000011100101100001000110000000000010
110001000000000011000100000000101101000110000000000000
000000100000000001100000001001000000110110110000000000
000000000000000101000010001011001111111111110000000000
000010101011010000000000000101101010000010100000000100
000000100100000000000000000000100000000010100000000000
000010100110000111000011110101111111111101010110000100
000000000000100001010110100101001101111101000010000000
000001000000001001000110000001011001101001010000000000
000000100001010001100010000111111000010010100000100000
110000000000000111100010010001111111010000110000000000
100000000000000000100111000000111000010000110000000000

.logic_tile 8 8
000010000000100000000110000001101001111001110000000001
000000000101011111000000000111111111000111010000000000
101001000000000000000011101001101110000001000000000000
000010100000000101000110101011011101000001010000000000
010110100011110101000111101011111111000000100000000000
110010100110110111000100001011101001000000110000000000
000000000010000000000000001001011101111111000000000000
000010000000001111000010010011001111101011000000000000
000000101010000000000111010011111010000001000000000000
000000100110000000000011100101111101000010100000000000
000000000000000001000011100000000000000000000110000000
000000000000000011100011100101000000000010001010000000
000010000000000001000011100101100000000000000100000000
000010000000000000100000000000000000000001001000000000
110000000000001000000111000000001100000100000100000000
100000000110000111000111100000010000000000001000100000

.logic_tile 9 8
000001000000000101100000010011011011011100000000000000
000010000000000000000010101001011001010100000000000000
000011000000000000000010110111101010001100000000000000
000000000000000000000111100001111100011100000010000000
000001000000000000000110011101111110001001010000000000
000000000010000000000010010011011111000110000000000000
000000000001011011100110110101101101010000110000000000
000000000001010101100010000000001001010000110000000000
000010000001011111010000011111101111010111100000000000
000001000000101001100011100111011010000111010000000000
000000000000001001100000000101100001010000100000000001
000000000100000001100000000000101100010000100001000000
000000000001001011000111100101011111010111100000000000
000000000000101101000010010111101010001011100000000000
000010100001011001100011110000001100010100000000000010
000000000000001011100111110111010000101000000000000000

.logic_tile 10 8
000010101100000000000000000011001010111011110100000000
000000000000000000000010100101011110110011110001000000
101000100000011000000000000011011000010100000000000001
000000000000101011000010100000110000010100000010000000
000000001010010111000000010000000000000000000000000000
000000000010000000000010100000000000000000000000000000
000010000010000001100000010001111010010100000000000000
000000000000000000000011101011100000111100000001000000
000000000001010111100011010011100001011111100100000001
000000000000100000000111100000001100011111100000000000
000000000000001001000000001111111001010111100000000000
000000000000001111000000001111001011000111010000000000
000000100000001001000000000000000000000000000000000000
000001000000001001100000000000000000000000000000000000
110000100000000111000000000001000000000000000000000010
100001000000000000100011100111100000101001010000000000

.logic_tile 11 8
000000000000100000000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
101010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001111010000000010101000000000010110100100000000
010000000000000000000100001111000000101001010001000000
000000000100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000111101010111110100000000000
000000000000000000000000000000010000111110100010000000
000001000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000001000010000000000000000000000000000000
100000000000000000100100000000000000000000000000000000

.logic_tile 12 8
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000100110100000
000000100010000000000000000000001010000000000000000010
010010000100010111100000001101001010000110100000000000
010000000000000011000011111111011010001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000001111001010010110100100000000
000011101000000000000000001111110000111110100010000010
000010100001010001000000001111101010001111000101000000
000000000010000000000000000011101111001111100010000100
000001000000001000000000010000000000000000000000000000
000010000000000101000010000000000000000000000000000000
000010100000000111100010000111111110011111000100000000
000000000000000000000000000000101110011111000001100000

.logic_tile 13 8
000010000001010001100010111001101011000110100000000000
000000000100000111000111100111101000001111110000000000
101000000000001111000011100001011011110100010110000111
000000000000001111100000000111011100110000110000000011
010000000011101000000000000001011110000010100000000000
010000000110100111000000000000000000000010100000000000
000000000000000001100111010011111110000001000000000001
000000000000000000000111001111011101000000000000000000
000000000001010111100010101011101001000010000000000000
000000000001010000000111110101111101000000000000000000
000000000000001011100110011001001110111000000100000001
000000000010000001000010001101001110111110000000100010
000000001001011011100111010111011000111000100100000001
000000000000000011100110000001001101111100000000100000
000001101110000011000010100001001110111000100110000000
000011100000001101100100000111011100111100000001100000

.logic_tile 14 8
000000000000011001000000000101111011101100000000000000
000000000000000101000010100000011111101100000000000000
101000000000000000000000001011101000000010100010000000
000000000110000101000010100011011110001001010010000010
010000000000001111100111111101011110101101010100000000
110000000000000001100111101101101010010100100010100001
000000000001011000000111100001001010010110100110000000
000000000000001001000010111101001101010110110000100000
000000100001011000000011001011101010100001010000000000
000001000100001011000000000111101100010001100000000000
000000100000001001100010100000011000110000000000000000
000000000000000001000000000000001000110000000000000000
000000001110001111100000000001000001100000010000000000
000000001010000101100000000000001001100000010000000000
000000100000000001000010000111000000000000000100000001
000000000000001111000100000000000000000001000000100000

.logic_tile 15 8
000000000000001000000010100000001011110000000000000010
000000001010000001000000000000011111110000000010000100
101000100001000101000000000000000000000000000100000010
000001000110101001100010110101000000000010000000000000
110000000000001101000000011111001101100100010000000000
110010100000000111100011101011111000101000010000000000
000010000001001101000000011000011011101001000000000000
000001000100101111000010101111001101010110000000000000
000011000000100000000110110011111000000001010000000000
000011100100000000000010000000100000000001010000000000
000000100000001000000011111011101011001111110000000000
000001000000000001000010001111001010001001010000000000
000000000100000000000011100011111111110100000000000000
000000000100000000000110000000111001110100000000000000
110000000000000000000010001001001100010110000000000000
100000000000000000000010111101011001001001000000000010

.logic_tile 16 8
000000000001000000000111110000000000100000010000000000
000000001110100000000010001101001110010000100000000000
101010000000000011100010011101111010010110100000000000
000011100000000000100110010101101001101001000000000000
110000000000001111000111100001100000000000000100000000
010000000000001111100110000000100000000001000000000000
000000000000011001000011111111001011010111100000000000
000000000000001011000011111011001000001011100000000000
000000000000000000000000000101101011010111100000000000
000000000111000000010010000111101111001011100000000000
000000000000010000000111000101101001001110000000000000
000001000000000000000000001001111010001111000000000000
000000101000100101000000001101100000101001010000000000
000000001010000000100000001001000000000000000000000000
000000000000000000000111000000000000000000100100000000
000000000000000000000000000000001011000000000000000100

.logic_tile 17 8
000000000000000000000000000111100000000000001000000000
000000001000000000000000000000100000000000000000001000
101000000001110000000000000011100000000000001000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000001000000000000000000000111001000001100111100000000
000010100000000000000000000000100000110011000000000000
000000001010000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000001000000010000000110010111101000001100111100000000
000010100000000001000010000000000000110011000000000000
000010000110000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
010000000000001001100000000000001001001100111100000000
000000000100100001000010000000001101110011000000000000

.logic_tile 18 8
000001000000001000000000010011001110000011111000100000
000000000000000001000011100000111000000011110000001000
000000000000001111000110010001101010000011111000000000
000000000000100111100011100000101100000011110000000000
000000000000001001000110110101001010000011111000000000
000000001100001101100010100000011101000011110000000000
000010100000001101100110110111001011000011111000000000
000000001010000101000010100000111000000011110000000000
000000000001010001100011110111111010000011111000000000
000000000000000000000110000000001110000011110000000000
000000000000000001100000000001111011000011111000000000
000000000110000000000010000000001100000011110000000000
001000000000000111000110010111111010000011111000000000
000000000000000000100011110000111001000011110000000000
000000000000001000000000010011111011000011111000000000
000010100000000001000010000000111001000011110000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000

.logic_tile 20 8
000000000001010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
101001000110000011100000000111000000000000000100000000
000010000000000000100000000000000000000001000011000001
010010100000000000000000000000000000000000100100000001
010000000000000000000000000000001111000000000011000000
000001001100000111000000000000000000000000100110000000
000010100000000000000000000000001110000000000001100000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001000000000000010000000
000000000000000011100011101000000000000000000111000000
000000000110000001000000000101000000000010000000000100
110000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 21 8
000000000000001000000000010111011111000011111000000000
000000000000001111000011100000011101000011110000001000
000000000000001101100111100001001010000011111000000000
000000000110000111000011110000111100000011110000000000
000000000000000111100110110111011011000011111000000000
000010100000000000100011110000111000000011110000000000
000000100000000000000000010111001110000011111000000000
000000001000001111000010100000101101000011110000000000
000000000000000001100010000111111000000011111000000000
000000000000000000000000000000001000000011110000000000
000000000001010000000110000111101010000011111000000000
000000001010101111000010000000001011000011110000000000
000000000000001101100110010101111001000011111010000000
000000000100000001000010000000011100000011110000000000
000000000000001001100010100001111111000011111000000000
000000000000000001000110110000111101000011110000000000

.logic_tile 22 8
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000010000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000010100000
110000000010000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000000000000100000000000000011101101101111000000000000
000000001000011111000000000000001010101111000000100010
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000001000000000000011100000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000000000000000001101001110010100001100000001
000000000000010000000000001111000000000001010001000000
000000000000000001100000010101001000010100001100000000
000000000000000000000010000011100000000001010001100000
000000000000000000000000001000001000000100101110000000
000001000000010000000000001111001101001000010000100000
000000000000000101000110000111101000010100001100000000
000100000000000111000000000011000000000001010001000000
000000000100100001100000011000001001000100101110000000
000000000000000000000010001111001100001000010001000000
000000000000000101000000000000001001000100101110000000
000000000000000000000000000011001101001000010000100000
110000000100001000000110001111101000010100001110000000
100100000000000001000010001111100000000001010000100000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000010100001000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000100000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000001000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000001000010000111101000001100111000000000
000000000100000000100000000000101110110011000000010000
000000000000000000000111000011101000001100111000000000
000000000000000000000100000000101001110011000000000000
000000000100000000000000000011001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001111000000000101101001001100111000000000
000000000000001111000000000000001101110011000000000000
000000000000001111000111000001101000001100111000000000
000000000000000011000110000000101100110011000000000000
000000000001001000000111010111001000001100111000000000
000000000000100011000011000000101101110011000000000000
000000100000010011100110100001001001001100111000000000
000001000000000000000100000000001110110011000000000000
000000000000000101100000000011101001001100111000000000
000000000000000000100010000000001010110011000000000000

.logic_tile 2 9
000000000000000000000000000000001000001100111100000000
000000000000010000000000000000001100110011000000010000
101000000001001001100000000101001000001100111100000000
000000000000100001000000000000000000110011000000000000
010000000010000001100000010101001000001100111100000000
000000000000010000000010000000100000110011000000000000
000010000000000000000110000000001000001100111110000000
000000000000000000000000000000001101110011000000000000
000011101111101000000110000000001001001100111100000000
000000000000100001000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000000
000000001010000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000010
000000000000000000000000000000100000110011000000000000
110000000000000000000000010101101000001100110100000000
100000000000000000000010000000100000110011000010000000

.logic_tile 3 9
000010100000101101100111111111101001100001010000000000
000000000110001011000110100111011100010000000010000000
000000000000001111000010110001101011010111100000000000
000000001100000011100011000001001000000111010000000000
000000000000111001100011110001101010000001010000000000
000000000110000101100011000001100000101001010010000000
000000000000000101100111000101011011000110100000000000
000000000000000000000111101101101000001111110000000000
000000000001000001100000000011101001100000010000000000
000000000000101101000000000011011110010000010010000000
000000000000000001000000001111101111000110100000000000
000000000000001101000000001101111000001111110000000000
000000000000010000000111100101111001010111100000000000
000010000110000000000000001001101001001011100000000000
000000000000000111000111000101011010010000110000000000
000000000000001111000100000000111100010000110000000000

.logic_tile 4 9
000100000000001000000010101101111110000110100000000000
000000000000001111000000001101011000001111110000000000
000000000100001101100111111111111110101111000000000010
000000001011001111000011001001101101000110000000000000
000000000010001000000110100001101001001001010000000000
000010000000000001000010100000011000001001010000000000
000000000000001101000010110011011000000001010000000000
000000001010001111000010100101010000010110100000000000
000000001100001000000110000001111101100011010000000000
000000000000001101000000000111111111000011010000000100
000000000000000001100110001001100000001001000000000000
000000000000000000000000001101001011010110100000000000
000000100000000101100011000001111101100011010000000000
000001000000010000100000001111101111000011010010000000
000000000000000101100111010101101011011100000000000000
000000000000000000100011100000011010011100000000000000

.logic_tile 5 9
000000000000000001000111000111101110001001010000000000
000000000100000111000110001001011000101011110000000001
000000000000000000000111000001101000100010100000000000
000000000000000101000100000011011011010110100001000000
000010000010001101000000000001001011000010000000000000
000010000100010111000011100011001101000000000000000000
000000000000001101000110000001001010011101000000100000
000000000000000001000000001001101111111101000000000000
000100000000001111100111011011101100000010000000000000
000010000010011011100010001111011110000000000000000000
000010000000010111100011111011011011100000000000000000
000000000000001001000111010101111101000000000000000010
000000000000100011000000001001101110110110000000000000
000010001001011001100011110101111001101001000001000000
000000000000000111000011100011111111000010000000000000
000000000000001111000010010111001111000000000000000000

.ramb_tile 6 9
000010000100000000000000000000000000000000
000000000000010000000000000000000000000000
000001000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000110000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100110000000000000000000000000000
000000100000100000000000000000000000000000
000000100000000000000000000000000000000000
000001001000000000000000000000000000000000
000010001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000001100000000001000111100111011100010111100000000000
000001000000001101100000000001001010001011100000000000
101000000000000001000111111111001101100001010100000000
000000000000001001100111101011111111010001100001000000
000010100000001001100111101011001111000010000000000000
000000000000001111000100001001011010000000000010000000
000000100000011001100111001101111000111100000000000000
000000000000000001000110001101101001111000000010000000
000010101111011111100000010101011000101000010000000000
000001001010000001000010110111001011000100000000000000
000000000110000011100011011011011101101000100110000000
000000000000000000100011000111111001010100100000000100
000001000000101111000111111101100001110000110000000100
000000000000010011000011101111001000100000010000000000
110000000000000111000110010011011111000001000000000000
100000000000000011000011000001001101000001010000000000

.logic_tile 8 9
000000100000000000000011111011011101101100000010000000
000001000100000000000111011011001000101111110000000000
101000000000101001100000001001111111111101010000000000
000000000001010001000011110011111101000111010000000010
010000000001011000000000001011001111000000010000000010
100000001100000011000000000011101010101001010000000000
000000000000001011100000011000000000000000000100000110
000000000000001011100011010111000000000010000000000000
000101000000000111000110100001001011101011110000000000
000010000110000001000000001111101110000111010000000000
000000000000001111000110010111001101101111010000000000
000000001110000011000011011001101011000111010000000000
000010100110011111000011001011111000111001110000000000
000001000110100111100000001001001001000111010000000001
110000000000010111100010001111001110100010110000000000
100000000000101111000100000101101001101011110000000000

.logic_tile 9 9
000011100000000111100000011000001100000111000000000000
000011100100011101000010000011001101001011000000000100
101011100000001101000111101111011010111111000000000000
000011100000000001100011101001101110010111000000000000
000001001000101001000011110001001100010111100000000000
000010100001001111100111110111011010000111010000000000
000000000000001011100111110000011000011100000000000000
000000000000001011100111010001001011101100000000000000
000000000000000011100010010001111110000110100000000000
000000001010000000000011110111001011001111110000000000
000000000000001000000000001001001111000001000010000000
000000000000001011000000000101001111000110000000000000
000001000001010011100010111101011010001111110100000000
000010000111111111000011011101011001011111110000000010
110000000000001000000000000001101111010111100000000000
100000000110000011000011111111101110001011100000000000

.logic_tile 10 9
000000000000010000000000001111111110101100000000000000
000000000000100000000010011101101010101111110000000010
101000100000000111000011101101001101000001000010000000
000001001010000000000000000101111000000001010000000000
010000000001010101100110011101000000010000100000000000
000000000000100000000010010111101111000000000000000000
000000001110001111000111101011101110010111100000000000
000000000000001111000000001111001101001011100000000000
000000000000001111100111010111111000000001010000000000
000000000000001001010111110011110000010110100000000100
000000100000000000000110110000000000000000100100000000
000001000100001101000011010000001011000000000000000000
000000000000001001000111010111001110111100000000000011
000000000000000101000010001001100000010100000000000010
110010000000000001100000001101111100001110000000000010
100001000000001001000011111011011100001111000000000000

.logic_tile 11 9
000000101110100001000000000111011000000010100000000000
000000000001010000100011110000110000000010100000000000
101000100000000000000110011111011010010111100000000001
000001000000100000000010100011011101000111010000000000
010010100000001000000000010000001010000100000110000011
010001000000000001000011000000000000000000000011000101
000010100000010001000111001101101100101000000000000000
000000001100000111100100000101011000100100010000000000
000000000000000000000111111000011010011111000000000000
000000000000001001000110001001001100101111000000100000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001110111100000011101001100010111100000000000
000000000001110000000010001111111110000111010000000000
110000100000000000000010000000000001001001000110000000
100001000100000000000000001111001001000110000001000101

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
101000000000101000000000000000000000000000000000000000
000000000001010111000011100000000000000000000000000000
110001000010000101000010101111111101101001110100100000
010000100000001101100100000011101000010100100001100000
000001000000000011100000001011111010110100010100100000
000010000001010000100000000011101010110000110000000010
000000000000000000000000001111111100110000010100000001
000010000100000000000011111001101011110010110000100000
000000000010001001000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
000000100000110000000011101111111100101001110111000000
000001000001010000000000001111101111010100100000100000
000001000000000000000010011001001011111000000100000000
000000100000000000000111111111001100111101000010100100

.logic_tile 13 9
000000101000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
101000100001000011100110100000000000000000000000000000
000000000000100101100000000000000000000000000000000000
010000000001010000000110100011111001101001010100100100
010000000000100000000010101111001010101010010010000000
000000000001000011100000001101111101110100010100100001
000000000000000000000000000001001101110000110000000000
000000000000000000000000001101011000001000000000000000
000000100000000000000000000001111011000000000000000001
000000000000000011100010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000010100000000000000111100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001000000000000001001101010000000000000000000
000000000010100000000000001001011011100000000000000011

.logic_tile 14 9
000000000000010000000010110001111010111000100000000000
000000000000001111000110001001011101101000000000000000
101000000000101111000000001111101110001111000000000000
000000000111010101000000000101111100000111000000000000
010000000000101000000011100000001100110000000000000000
110000001101011001000100000000011000110000000000000000
000000100000000101000000000011101110000010100010000001
000001001010000001100010000111001010000110100000000000
000000000001010111000010110011101100101000000000000000
000000000000001011100010100000000000101000000000000000
000000000000001001100000000000001100000100000100000000
000000000000000001000000000000000000000000000000000000
000001001100001001100011001111101001100000000000000000
000010100000000001000000000101011000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000

.logic_tile 15 9
000000000000001011100010100001011100000110100000000000
000000000000001001000110010000011101000110100000000000
101000000000010000000011100101111101100000000010000010
000000000000001111000100001011101100000000000011000011
010000100000000001100111100101001100001011100000000000
010001100000001101000000001101001010101011010000000000
000000000000000111100111110001001111000001110000000000
000000000010001101100111010111001010000011110000000001
000000000000000101000010100001011111010111100000000000
000000000000000000100110000101101010000111010000000000
000000001110000101000011100111100000000000000100000000
000000000000000111100000000000100000000001000000000000
000010100000001001000000000000011000000100000100000000
000001000000000101000000000000010000000000000000000000
110000100000010000000110101001101010010111100000000000
100000000100000001000000001101001001001011100000000000

.logic_tile 16 9
000000000010001101000111100011001010101000000000000000
000000000100000101000000000000100000101000000000000000
101000001100001000000010000000011010000100000110000000
000000100000000001000100000000010000000000000000000000
110000001000001111000110001001011010000010100000000011
110000101100001111000000000001011000000010110000000000
000110100001000000000110000000000000000000100100000001
000001000010100000000010100000001110000000000000000000
000000000000010001100010100001011101010100100000000000
000000100000000000000100000101101100101001010000000000
000010000000000001100000000000000001100000010000000000
000000000000001101000000001011001001010000100000000000
000000000000000000000010000000001100000100000100000000
000000000110001001000100000000000000000000000000000010
110001000000000000000000000101000000000000000100000000
100000100000000000000000000000100000000001000000000000

.logic_tile 17 9
000010100110001000000110000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000001100000000000000111001000001100111100000000
000000001101110000000000000000100000110011000000000000
000000000001011001100000010000001000001100111100000000
000000000000000001000010000000001001110011000000000000
000000000000100000000000000101101000001100111100000000
000000001111000000000000000000000000110011000000000000
000000001110000000000000000101101000001100111100000000
000001000000000000000000000000000000110011000000000000
000000000000000001100000010101101000001100111100000000
000010101100000000000010000000100000110011000000000000
010010100000000000000000000000001001001100111100000000
000000000000100000000000000000001001110011000000000000

.logic_tile 18 9
000000000000000000000110000111001010000011111000000000
000000000000001001000010010000001101000011110000010000
000000000001010001100110010001001010000011111000000000
000000100000001111000011010000101100000011110000000000
000000000010001101100110110111001010000011111000000000
000000000110000101000010100000111000000011110000000000
000000000000001101100110110011001010000011111000000000
000010100000000101000010100000011001000011110000000000
000000000000011001100000000111111011000011111000000000
000000001100001011000011110000001100000011110000000000
000000000000001000000000010001111011000011111000000000
000000001000010011000011000000001000000011110000000000
000000000000001000000000010111111011000011111000000000
000000100000000001000010000000111101000011110000000000
000000000000001000000000010001111011000011111000000000
000000000010000001000010000000111001000011110000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 9
000010100000001111100111100001001000100010000000000000
000001001100000001100100000101011100000100010000000000
101001000000100111100111101000011111100001000000000000
000000100000001111100010100011011000010010000000000000
110010001000100101000010101001101111100010000000000000
110001000001010000000010101011111001000100010000000001
000000000000000101000000000101111111101011010000000000
000000000000000000000011111101001111000111010000000001
000000000000100001100000000011011010100001000000000100
000000001011011111000000000001011011000000000000000000
000010100000000001110000010111111011110011110000000000
000000001110000000000010001101001111100001010000000000
000000000000000111100111111000000000000000000100000100
000000000000000000000011100001000000000010001010000000
110000000000000001000110000111000000000000000100000000
100010000000010000100011100000000000000001000010100000

.logic_tile 21 9
000000000000100001100111010101011000000011111000000000
000000000001011111000111100000001100000011110000010000
000000000001001111100111010001011010000011111000000000
000000000000101111100111100000101000000011110000000000
000001000000011011100000010101111000000011111000000000
000000100001010111100011110000011101000011110000000000
000000000000001011100110000001101010000011111000000000
000000001010000111100011110000101101000011110000000000
000000000000001000000110010111101000000011111000000000
000000001110000001000010000000011000000011110000000000
000000100000000011100000000111101110000011111000000000
000000000000100000000000000000001011000011110000000000
000000000000000111100010000111111101000011111000000000
000000000000000000100000000000101000000011110000000000
000000000000001001100000010101101111000011111000000000
000000000010000001000010000000111011000011110000000000

.logic_tile 22 9
000000000000001101000110010011101110000011111000000000
000100001010000001000010000000011000000011110000001000
000000000000001001100111110111001010000011111000000000
000010000000000001000011100000001100000011110000000000
000000100000000001100110010001001010000011111000000000
000000000000000000100110010000011001000011110000000000
000000000000001001100110010011001010000011111000000000
000000000000001001110110010000111001000011110000000000
000000000000000111000000000001111011000011111000000000
000000000000000000000011100000101000000011110000000000
000000001100000111000110010111111011000011111000000000
000000000000000000100010000000101000000011110000000000
000000000000000001100000010111111011000011111000000000
000000000000000000000011100000111101000011110000000000
000000001000100000000011110001111011000011111000000000
000000000000000000000011100000111101000011110000000000

.logic_tile 23 9
000000000000000000000110001000001000000100101100000000
000000000000000000000000001101001100001000010001110000
101000000000000001100000000101001000010100001100000000
000010000000010000000000001011000000000001010001100000
000000000000000001100000001111001000010100001100000000
000000000000000000000000001101100000000001010001000000
000000000010100000000010000000001000000100101100000000
000000000000000000000000001011001001001000010001100000
000000000001011000000010001000001001000100101110000100
000000000000000001000000001101001100001000010000000000
000000000000001000000000000000001001000100101100000000
000010000000010001000000001011001000001000010001000100
000000000000000000000000011111101000010100001100000000
000000000000000000000010001101100000000001010001100001
110001000000000000000110010111101000010100001110000100
100010100000000000000010001011100000000001010000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000001101010000010100100000000
000000000000001111000000000000000000000010100011000000
000000000011010001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000010000010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110010000000
000000000000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110010000000
000000000000000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110001000000
000000000101010000000000000000000000110000110000001000
000000001010000000010000000000000000110000110000000001
000000000000000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000
000010000001110000000000000000000000110000110000001000
000000000000000000000000000000000000110000110001000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110001000000

.logic_tile 1 10
000000000000100000000111000001101001001100111000000000
000000000000010111000100000000101001110011000000010000
000000000000000000000011110111001001001100111000000000
000000000000000000000011110000101010110011000000000000
000000100000001000000000000011101000001100111000000000
000001000001010011000000000000001100110011000000000000
000000000001010000000000010011001001001100111000000000
000000000000100001000011010000101011110011000000000000
000011100000101011100000010011001000001100111000000000
000010001010001011100011010000001000110011000000000000
000000000000000011000111010011101001001100111000000000
000000000000000001000011010000001101110011000000000000
000100100000000000000111000001001001001100111000000000
000001001010000000000100000000101101110011000000000000
000000000000000000000011100111101000001100111000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 2 10
000001000000000000000000000111000000001100111100000000
000000000000100000000000000000001100110011000000000000
101000000000000000000000000111001000001100111110000000
000000000000000000000000000000001100110011000000000000
000000000000100000000000000111001000001100111100000000
000000000000010000000000000000101101110011000010000000
000010100000000000000000000111001000001100111100000000
000000000000000000000000000000101101110011000001000000
000110000000001101100110010111101001001100111100000000
000100000000000101000110100000001100110011000000000000
000000000000011101100110010111101001001100111100000000
000000000000000101000110100000001100110011000010000000
000000100000001001100110110111101001001100111100000000
000001000000011001100010010000101101110011000010000000
000000000000001001100110110111101001001100111100000000
000000000100001001100010010000101101110011000010000000

.logic_tile 3 10
000001000000100000000010010111100001001100111000000000
000000000000000000000111110000101100110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000000111000000000000100000110011000000000000
000000000000000000000000000111001000001100111000000000
000000100001010000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000100000100000000010100000001000001100111000000000
000001000000000000000000000000001001110011000000000000
000010100000000000000000000000001000001100111000000000
000000001010000101000010100000001101110011000000000000
000000000001110000000000000111101000001100111000000000
000000000000000000000011010000000000110011000000000000
000010000000000000000000010001101000001100111000000000
000000001110001001000011010000000000110011000000000000

.logic_tile 4 10
000011000000001000000000001111011101101000000000000000
000001000000011111000011100011001001011000000000000010
000000000000000111100111010011001000110010100000000010
000000000000000000100110111101111101100001010000000000
000000000000100111000000000011111111101001000010000000
000010101000010000000010100001001001100000000000000000
000010100000000000000000011001111111100000010000100000
000000001110000000000011100011111111010100000000000000
000101000101010000000111101001111100100000000000000001
000000000000000000000011001001101010111000000000000000
000000000000001011100110010011101001101011000000000000
000000000000000111100110111011111101000111000010000000
000000000000011000000111101011111001101000000000000000
000000000110001111000100001001001110100000010000100000
000000000000000111100111111001101111100000010000000100
000000000000001111100011100011111011010100000000000000

.logic_tile 5 10
000000100000000000000110000111001100101000000000000000
000001000000000000000000001101111010100100000010000000
101000000001001000000000010001100000000000000100000000
000000000000101111000011110000000000000001000000000000
110000100010000011000011100000001100001100000000000000
000010100000000000000011100000001110001100000001000000
000000000000000000000000000000011000000100000100000000
000000000100000111000000000000010000000000000000000000
000000100000001001000111100101001101100000000000000000
000001000000001111000011100101111111111000000010000000
000000000000000000010111100000000000010000100000000000
000000000000000000000100001001001100100000010001000000
000010100000000001100000000011101100111000000000000000
000000000000000000000011110101111100100000000000000001
000000000000100000000010001011001010100000010010000000
000000000100000000000000000101101101010000010000000000

.ramt_tile 6 10
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110010000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 7 10
000000000000001000000000011000000000000000000100000000
000000000000001011000011100011000000000010001000000000
101000000000000001100000001101111001101000000000000001
000000000000001001000011100111011111010000100000000000
110011100000001000000110001000001101001001010000000000
110011000000100011000011101011001111000110100000000000
000000000100001011000000001111100000001001000000000000
000000000000000001000000000101001011010110100000000000
000010000000001011000011110011101111010111100000000000
000001000000001111100110001001111000001011100000000000
000000000000000000010011111011011010100001010000000000
000000000000000011000110110111001101010000000000000000
000010100000001001000111100001101010001001000000000001
000000000000000111000110001101001110010110000000000000
110010000000001111100010010001001100000100000001000000
100001000100000011000011100000011110000100000000000000

.logic_tile 8 10
000000000000000111100000000111100001001100111010000000
000000000011000000100000000000001101110011000000000000
000000000000001011100111000101101001001100111000000001
000000000000000111100010010000101101110011000000000000
000010000001100111100000010001101000001100111000100000
000000000001110000000011000000101110110011000000000000
000000000111010000000010000011001000001100111000000100
000000001100100000000000000000001110110011000000000000
000010001000001000000000010001101000001100111000000000
000000000000001101000011000000001010110011000000100000
000000000000000000000011100001101000001100111000000010
000000000000000000000110000000101011110011000000000000
000000000000000111100000000001001000001100111000000010
000000001010001001000010000000001101110011000000000000
000001000000101000000000000001101000001100111010000000
000000100001001101000000000000001111110011000000000000

.logic_tile 9 10
000010100010010111000000000011000001001100111000000000
000000000000000000100000000000001001110011000000000000
000010100000000000000000010101101000001100111000000000
000001000000001001000011010000101111110011000001000000
000000000000100000000000000011001001001100111000100000
000000000000000000000011100000101100110011000000000000
000010100000001000000011100011001001001100111000000100
000000000000001111000100000000001110110011000000000000
000110100010010001000110010101101000001100111000000000
000001000000000111000110100000001111110011000000000000
000000000100001000000000000011001000001100111000000000
000000000110001111000000000000101110110011000000000000
000000000000000000000111110001001001001100111000000001
000001001110001011000011110000001111110011000000000000
000010001010010000000010000001101000001100111000000010
000001000000100001000000000000001011110011000000000000

.logic_tile 10 10
000001000000001000000111011000000000000000000100000000
000000100000001111000010010011000000000010000001100000
101010100000101000000111000011001011000010000000000000
000000000000010001000000001001111001000000000000000000
010100000000000000000011110000000001000000100110000000
100000000000000000000010010000001111000000000000000000
000000000000010000000110000111100000000000000110000000
000000000000000000000100000000000000000001000000000000
000010000000000000000010001001101100000110100000000000
000001000000000000000111111101111001001111110000000000
000010100110000101000110100101101010010111100000000000
000000000000001001000000000111111011000111010010000000
000000000001010000000000001011111110111110110010000000
000000000000100111000000000001111000111101010001000000
110001000000000101100111010000000001000000100100000000
100010001100000000000110100000001100000000000000000110

.logic_tile 11 10
000000000000000011100000001111100001100000010000000000
000000000000000101000011101101101010111001110000000000
101000000010000111000000000101100001111001110000000000
000000000000000000100011000001101100010000100000000000
000000000000011000000110110101101111000001000000000000
000010000000011111000110001011111101000001010000000000
000000000010000111100010000001111110011111000100000000
000000000000000000000010100000111011011111000000000000
000001000000000000000000011011101010101001000000000000
000010100000000000000011110101101001100000000000000000
000010000000010111000111101101000001111001110000000100
000000000000000000000110000111101111010110100000000000
000010100000000000000000000101011001111000000000000000
000001000110000000000010001001001010100000000000000000
110010100000101000000010000001000001001001000010000110
100000000001000001000011010000001000001001000001000100

.logic_tile 12 10
000000000000001101100000000001000001001100111000000000
000010000000010101000000000000001101110011000000000000
000000001001001000000000000111101000001100111000000000
000000000110100011000011100000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000110000000000000000000001000110011000000000010
000000100000000000000000000000001001001100111000000000
000001000000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000001010000011000000000000001100110011000000000010
000010000000000000000011100011001000001100111000000000
000000000000001011000110010000000000110011000000000010
000000000000000000000000000000001000001100111000000001
000000000000000000000000000000001000110011000000000000
000000001111000000000010000001101000001100111000000000
000000100010100000000000000000100000110011000000000000

.logic_tile 13 10
000000100000010000000010101101000001000110000000000000
000001001010001001000110101001101011000000000000000000
101000000000000111100111101001001110010111100000000000
000000001011010000000010110001011101000111010000000000
010000000000000001100111100111101000000010000000000000
110000000110000000000110111011111001000000000000000000
000010000000000101000010100111101100010110100100000000
000000000000000000100100001011000000111110100010000000
000010000000000001000011110111001111100000000000000000
000000001010001001000010010000101010100000000000100000
000000000000000000000000001101001110010111100101000000
000000000000000000000000001001011101010110100010000000
000000000000001000000111010000001100000100000100000010
000000000000000001000110000000000000000000000010000000
000000000000000011000000010001001010001011110100100000
000000000000000000000010010000001101001011110011000000

.logic_tile 14 10
000000000000101001100110001111111010111100000000000000
000000000001000001000010010111110000101000000000000000
101000000001011000000000010011101001100000000010000000
000000000000001111000011101001011100000000000000000001
110000000000001000000000011101101100101000000000000000
010000000000000101000010100001001000011101000000000010
000000101110101111100000000000000001010000100000000000
000001000101011001000010100111001110100000010000000000
000000000001100011100110111001001101000110100000000000
000000000000100000100011101111011010001111110000000000
000001001110001001100000000111001110000000000000000000
000000100100001001000010000101011011010000000000000001
000010000000000101000011100000000001000000100100000000
000000000000001101100000000000001101000000000000000000
110000000000000101000110010001100000000000000100000000
100000000000001101000010000000100000000001000000000000

.logic_tile 15 10
000000000000100101000110100011000001010000100000000000
000000000111010000000000000000001010010000100000000000
101000000001010101100000001000000000000000000100000000
000000000110000000000011101101000000000010000000000000
110000000000000101100010001000000001001001000000000001
110000000000000000000100001011001010000110000010000011
000000000000000101000111110101101111100000000010000000
000000000100000000100010011001101000000000000010000110
000000001100000001100110001000000000010000100000000000
000000000000000001000000000101001010100000010000000000
000000000001010000000110010000011000101000000000000000
000000000110000000000010010001010000010100000000000000
000010100000000011100011000011011100010111100000000000
000001000000000000100000000101111100001011100000000000
110010000001000000000000000000001010000100000100000000
100001000100000000000000000000010000000000000000000000

.logic_tile 16 10
000000001000000000000110101000000000000000000100000000
000000000000000000000000000011000000000010000000100000
101000000000000111100111100101100000000000000100000000
000000000100000000000100000000100000000001000000000000
010010000000001101000111000000000000000000000110000000
110001000110001111100100000011000000000010000000000000
000000000000000000000011110111001010000110100000000000
000000000000000000000011111001001100001111110000000000
000000000001001001100000000001101000101000000000000000
000000000000001101100000000000010000101000000000000000
000011000000000000000000001000000000100000010000000000
000010100000000001000000001101001100010000100000000000
000000100000000111100000000101000000000000000100000000
000000000001010000000000000000000000000001000000000001
000001001110000000000000000000000001100000010000000000
000000100100000000000000000011001001010000100000000000

.logic_tile 17 10
000000000000011000000000010000001000001100111100000000
000000000001010001000010000000001000110011000000010000
101000000000000001100000000101001000001100111100000000
000010100000000000000000000000000000110011000000000000
000000000000000001100000000000001000001100111100000000
000010101110000000000000000000001001110011000000000000
000000000000010000000000010111001000001100111100000000
000010000000000000000010000000100000110011000000000000
000011000010100000000000000111101000001100111100000000
000001000001000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000010001000000000000110000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010001000000011000000110000111101000001100111100000000
000000100000000001000000000000100000110011000000000000

.logic_tile 18 10
000001000000100111000110000111001011000011111000000000
000000000000010000100000000000001100000011110000010000
000000000001001111000000010111001011000011111000000000
000000000000100001100010000000001000000011110000000000
000000100001011101100110110011001010000011111000000000
000001000000100101000010100000111101000011110000000000
000000000000001101100110110011101010000011111000000000
000000000010000101000010100000111001000011110000000000
000000000000010011100111010001011011000011111000000000
000000000000100000100110000000001000000011110000000000
000000000000010000000110000111111010000011111000000000
000000000000101001000010010000001100000011110000000000
000000100000001001100000000111111011000011111000000000
000001001000000001000000000000011001000011110000000000
000000000000000001100010000111111011000011111000000000
000000100000101001000100000000111101000011110000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000100111000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 20 10
000000000000001111100111101101111000101000000000000000
000000001100001111000100001111100000000010100000000000
101000000000001011100111000000000000000000100110100000
000000001110000111100000000000001101000000000001000000
110000000001000000000000000000000000000000000000000000
110000000000100001000000000000000000000000000000000000
000001000100010111100011110000000000000000000000000000
000000000000100001000111110000000000000000000000000000
000000000000001000000111101001101010100010000000000000
000000000000000001000100000101101000000100010000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010011100111001101111110110000000000000000
000000000000100000000000000001001100010000000000000000
110000000000001000000110000111011010100110000000000000
100000000000000001000000001001011000011000100000000000

.logic_tile 21 10
000000000000001000000110000101001110000011111000000000
000000001110001111000010010000001100000011110000010000
000000000000001000000000010111001100000011111000000000
000000000010000111000011100000011011000011110000000000
000000000000001111100000010111001101000011111000000000
000000000000000111100011100000111000000011110000000000
000000100010001000000110010001101110000011111000000000
000000000000001111000011110000111001000011110000000000
000001000001011000000111010111111100000011111000000000
000010101010100001000111100000011000000011110000000000
000010000001000001100010010101001001000011111000000000
000000000000000000000110000000011100000011110000000000
000000000000001001100010010101111111000011111000000000
000000001010000111000110000000011101000011110000000000
000010000000001001000000000101111111000011111000000000
000000000000000001100011110000101011000011110000000000

.logic_tile 22 10
000000000000000001100111100001001010000011111000000000
000000100000001111000100000000101100000011110000010000
000000001110001011100111000111001010000011111000000000
000000000000001011100100000000001000000011110000000000
000000000000001001100110010111001011000011111000000000
000000000000001001100110010000111000000011110000000000
000000000000101001100110010111001011000011111000000000
000000000001001001100110010000111100000011110000000000
000010100001011111000000000001111011000011111000000000
000001000000100001000000000000101100000011110000000000
000000000000001001000000000111111011000011111000000000
000000000000010001000000000000001000000011110000000000
000000000000000001000110010111111010000011111000000000
000000000000000000000010000000111000000011110000000000
000001000000010001100110010111111010000011111000000000
000000100000100000000010000000111100000011110000000000

.logic_tile 23 10
000000000000000000000000001111001000010100001100000000
000000000000000000000000001111000000000001010001010100
101000000100100000000000001000001000000100101100000000
000010000000000000000000001011001100001000010001000001
000000000000000000000000011101001000010100001100000000
000000000000000000000010001111100000000001010001100000
000000001111110000000110001111001000010100001110000000
000001000000000000000000001111100000000001010001000000
000000000000000001100000001111101000010100001100000000
000000000000000000000000001111000000000001010001000000
000001000000100000000011111111101000010100001100000000
000010100001000000000010001011000000000001010001000010
000000000000001000000110001000001001000100101100000000
000000000000000001000000001111001101001000010001000000
110000001110101001100011101101101000010100001100000001
100001000000000001000010011011100000000001010001000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000110000000011100000001011111100110000110000001000
000001010000000000100000001111100000110000110010000000
000000010000000011100111000111001100110000110000001000
000000000000000111100100000000010000110000110010000000
000000110000010000000011100001011110110000110000001000
000001010010000000000100000000010000110000110001000000
000000010000000000000000000001111100110000110000001000
000000010000001111000000000000000000110000110001000000
000000100000010000000000010111111010110000110000001000
000001001010000111000011000000000000110000110010000000
000000000000000001000010000101001100110000110000001100
000000000000001001000000000000100000110000110000000000
000000000000010011100010000001111000110000110000001000
000000000000000000000000000000100000110000110000000001
000000000000000111000010000111011110110000110000001001
000000000000001001000110010000100000110000110000000000

.logic_tile 1 11
000000101000000000000000000011001001001100111000000000
000001000100000000000000000000001100110011000000010000
000000000000000000000000000111101000001100111000000000
010000000000000000000000000000101100110011000000000000
000100000000000000000000000111001000001100111000000000
000100000000000000000000000000001110110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001111110011000000000000
000001100000010011000000000111101000001100111000000000
000011000100000000000000000000001110110011000000000000
000000000000000111100000000111001001001100111000000000
000000000000001001000000000000001111110011000000000000
000000000000010011000000000011101000001100111000000000
000000000000001001000010010000001110110011000000000000
000000000000000111100111000111101000001100111000000000
000000000000001001100110010000001100110011000000000000

.logic_tile 2 11
000000000000000000000000000111001000001100111110000000
000000000000000000000000000000001100110011000000010000
101001000000000000000000000111001000001100111100000000
000000100000000000000000000000001100110011000001000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101101110011000010000000
000000100000000000000000000111001000001100111100000000
000001000000000000000000000000101101110011000000000001
000000000000001101100110110111101001001100111100000000
000000000000001001000010100000001100110011000010000000
000010000000101101100110010111101001001100111100000000
000000001011010101000110010000001100110011000000000010
000010100011001001100110010111101001001100111100000000
000010000100100101100110010000101101110011000000000001
000000000001001001100110110111101001001100111100000000
000000000000101001100010100000101101110011000010000000

.logic_tile 3 11
000000000001010000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000010000
000000000001010000000000000111101000001100111000000000
000000000000100111000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000010000000000000111101000001100111000000000
000000000100000000000000000000100000110011000000000000
000000100000000000000000000011101000001100111000000000
000001000000000000000000000000000000110011000000000000
000000000000000101000110100111001000001100111000000000
000000000000001001000000000000000000110011000000000000
000000100000100111000010100000001001001100111000000000
000001000001000000000000000000001100110011000000000000
000000000000000001000010000111001000001100111000000000
000000000000000000100100000000100000110011000000000000

.logic_tile 4 11
000000000000011000000000000000000000000000100100000000
000000100000100001000011100000001101000000000000000000
101010000000000000000000000011000000000000000100000000
000000000110000000000000000000000000000001000000000000
110010001010000001100000010111000000000000000100000000
000000001110000000000010000000000000000001000000000000
000001000000000000010000000000001010000001010000000000
000010100110000000000000001111000000000010100000000000
000011100010000000000000010000001111001100000000000000
000000000100000111000011000000011110001100000000000000
000000000000010000000000000000001000000100000100000000
000000000000100000000000000000010000000000000000000000
000000000100000000000000010000001110010100000000000000
000000000100000001000011100001010000101000000000000000
000000000001010001100000000000000000010000100000000000
000000000001100000000000001101001111100000010000000000

.logic_tile 5 11
000000000011001111100000000101111100110000000100000100
000000000110100011100000000011001101111001000010000010
101000000000000111100000001001011001100001010000000000
000000000000001001000000000111001011010000000010000000
000110000100010000000111001001111111101000000000000000
000000000101000001000100000101001000011000000000000100
000000000000000111000000001001111110101000000000000000
000000000000000001100011100111001000010000100000000100
000010000010001011000011100111101110101000000100000000
000011001110001011010111001101101100101110000001100000
000010100000000011100000000011001100101000100110000001
000001000000001001000000001011011100010100100000000010
000011100010000000000010010111011110101000100100000001
000001000000000111000011100011111111101000010000000100
110100000000001111100000010011011101110000000100000000
100000000000001111100011100101001111110110000010100000

.ramb_tile 6 11
000000000011000000000000000000000000000000
000000000000110000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000110000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 7 11
000010000000001111000000001001111111000110100000000000
000000001010000001100000000001111010001111110000000000
101000000000001111100111100000000000000000000000000000
000000000110100111100000000000000000000000000000000000
010000000000000111100011111001001110000001000000000000
110000000100010101000011000011011100000010100000000000
000001000000001111000000001111101010101011110000000000
000010100000001111100000000101101110110111110000100000
000010100000000000000111000001101011000110100000000000
000000000000000011000011101111011010001111110000000000
000000000000001000000000000000011110110000000100000000
000000000000010001000000000000001010110000000010000100
000000100000010000000011000001001100000000100000000000
000001000000101001000111111011011000000000110000000000
110000000100000001100111110000011110001100000000000100
100000000000000000000011100000001010001100000010000000

.logic_tile 8 11
000000000000000000000111000011001001001100111000000000
000000001001011111000000000000101100110011000000010001
000000000000100000000011110111001000001100111000100000
000000000001000000000011110000101111110011000000000000
000000000100000000000111110011001000001100111000000000
000000001110000000000111110000001101110011000000000010
000010000000000111100111100101101001001100111000000001
000000000001000000100000000000001101110011000000000000
000000000001100001000010010101001000001100111010000000
000010001100100000000011100000101011110011000000000000
000100000000000000000010000001101000001100111000000000
000000000000011011000000000000101001110011000000000100
000100101000011000000111000111001000001100111000000000
000001000010001101000010000000001000110011000000100000
000000000000000000000000000101101001001100111000000000
000000000001010000000000000000101001110011000000100000

.logic_tile 9 11
000000100000000111100110000001001000001100111000000000
000001001100000000000100000000101110110011000000010010
000000000000010111100110000101001000001100111000000100
000000000000100000000100000000101000110011000000000000
000000101000001000000010000001101000001100111010000000
000010101111011001000100000000101100110011000000000000
000000000001000000010111000101101000001100111000000000
000000000000100000000100000000101010110011000000000010
000000000000100000000000000111001001001100111010000000
000010101011001001000000000000001111110011000000000000
000000000000001000000000010111001001001100111000000000
000001000000000011000011000000101110110011000000100000
000001000000000001000111100001101001001100111000000000
000000000000000101100010000000001100110011000000100000
000000000000000000000011100011101000001100111000000000
000000000000000011000100000000101111110011000000100000

.logic_tile 10 11
000000000010100101000111110111101101000000000000000000
000000000001001101000111110111001001001000000000000000
101000000000000111000000001000011010100000000010000000
000000000000001001000011100101001010010000000000000000
010011101100001101000011111111101100111111100000000000
010010000000001111100110001011111000101001000000000000
000000000000011001000011100000000001000000100100000000
000001000110001011000010000000001000000000000000000100
000001000000000101100111101001011100100000000000000000
000010100000000000100010001101011010000000000000000010
000000000000000111000110000101011110110101100000000000
000000000000000111000010001101111001111001100000000010
000010100000011001000000000101101111000110100000000000
000000000110000001000010000111111000001111110001000000
000000001100001000000010001011101100100000000000000000
000000100000001011000011110011011110000000000000000000

.logic_tile 11 11
000001000000001000000010100011101000101000010000000000
000000100000000111000000000111011000000100000000000000
101000001000100000000000000000000000000000000111000000
000001000100010000000000001111000000000010000000000001
010000000000000000000010000001011101100000000010000000
110000001000000000000111100001101110110000010000000000
000000100000001000000000010000000000000000000110000000
000001000000000111000010110111000000000010000001000000
000000000000001000010000000000011010000100000111000011
000010100010000001000000000000010000000000000000000000
000010001100010001000000000000001101111101000010000110
000010000001010001110000001101001110111110000000000000
000000000000000001000000000001001010111101010000000000
000000000000001001100011010111110000101000000000000000
000000000001111011100000001111011100101000000000000000
000000000111011011100000000101000000111110100000000000

.logic_tile 12 11
000000000000000000000000000000001001001100111000000100
000010100000000000000000000000001001110011000000010000
000001001010010000000010010101101000001100111000000000
000010100000000000000110100000100000110011000000000000
000010100000000000000000000000001001001100111000000000
000001000000100000000000000000001100110011000000000010
000000000000000000000110100111101000001100111000000001
000000000001000000000000000000000000110011000000000000
000001000001010000000000000111101000001100111000000000
000010000110100000000000000000100000110011000000000000
000000000001010001000000000000001001001100111000000000
000000001010001101100000000000001100110011000000000000
000000001011110000000000000001101000001100111000000000
000001001100010000000000000000100000110011000000000000
000010100000101011000000000000001001001100111000000000
000000000000011101000010010000001110110011000000000000

.logic_tile 13 11
000000000000000011100011101111111010101101010100100000
000000000000001011100110111011011000010100100000000001
101000000000001101100110111001011011101101010100100000
000001000000000101000010101001011110010100100001000010
010000100000000101100000001111101000101101010110100100
010101100000001011000000001001011000010100100000000000
000000000001011111100011111001001010111000100100100000
000000000000000001000111110111001000111100000000000010
000000000110000000000000011111101011110000010100000000
000000000110000000000011010101001111110010110011100000
000000000000000000000000000111000001000000000000000000
000000000110100001000010110111001010001001000000000000
000000000000001001100000000111111001111000100100000000
000000000110000001000000000001001100111100000010100011
000000001100000000000010100011011001111000000101000000
000000000000000111000100000101101110111101000010100010

.logic_tile 14 11
000010000001111000000000010000000000000000100100000000
000000001111010101000011100000001011000000000000000000
101000000000000101000000010000000000000000000100000000
000000000000100101000010011101000000000010000000000100
010000000001010111000111000111000001010110100000000000
010000000110101101000111110011001000001001000000000000
000000000000000111100000001101011110101000000000000000
000000001000101101100000000001010000000000000010000000
000000100000000000010000000000001010000100000100000000
000001000000000001000000000000000000000000000000000000
000000000000000000000010000011111000000110100000000000
000000000000000001000100000000011110000110100000000000
000000000000000000000000000000011100000100000100000000
000000000001000101000000000000010000000000000000000000
000010000001000000000110001001011010000000000000000000
000000000100000000000000000101000000010100000000000000

.logic_tile 15 11
000001000000000111100110110001000000100000010000000000
000000100100000000100011110000001011100000010000000000
101010001100101101000010001000011011000111000000000000
000000000001011101100100000001011100001011000000000000
000000000000001001100010100011000000100000010000000000
000000001110000001100010100000101011100000010000000000
000000001100000101000010100111111010010100100000000000
000000000000000101000100001101001111010110100000000000
000000000000000000000010000000011100101011110000000010
000000000000000000000111111001010000010111110000000111
000000000000100101100111101111001100111101010110000000
000001000001000000100100001001011001011110100000100000
000000000000000111100000011101101011100010110000000000
000000000000000111000010000111001000010000100000000000
110000100000100001000000000101101011010110100000000000
100001000001010000100000000111101000101001000000000000

.logic_tile 16 11
000000000000000111000010101111011001010100100000000000
000000000000000111100000000111101000101001010000000000
101000000001010101000011100000000001000000100100000000
000000000110000101000000000000001001000000000000000010
110010000000100111000000001011111100010110100000000000
010001000001010000000000000101100000000001010000000000
000000000000101011100010100101001110101000000000000000
000000000101010001100000000000010000101000000000000000
000000000000000000000110000001000000101001010000000000
000000101110000000000010101111000000000000000000000000
000000000001011101000010101111111101101110000000000000
000000000001011101100100000111001010101000000000000000
000000000000000000000110011111101000110100010000000000
000000000000000000000110010111011000010000100000000000
110010100000001111000000000111111010010100100000000000
100000000110001001000000001111011101010110100000000001

.logic_tile 17 11
000000100000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
101010100000001000000000000111001000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000001000000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000010000000000000000000000000001000110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000001011001100000010111101000001100111100000000
000001001010000001000010000000100000110011000000000000
011001000000000000000000010000001001001100110100000000
000000100000000000000010000000001101110011000000000000

.logic_tile 18 11
000000000000001001100000000011101010000011111000000000
000000001010000001000000000000001000000011110000010000
000010000000000000000011100111101010000011111000000000
000000001010000000000000000000101000000011110000000000
000000000000001101100110110111001011000011111000000000
000000000000000101000010100000111100000011110000000000
000000000100001101100110110011001010000011111000000000
000000000000000101000010100000011101000011110000000000
000000001010000000000110000111111010000011111000000000
000000100110010001000000000000001110000011110000000000
000000001010000011100110010111111011000011111000000000
000000000000000001000010000000001001000011110000000000
000000000001000111000011110111111011000011111000000000
000000000000100000100110000000111101000011110000000000
000010001110001001100011100111011011000011111000000000
000000000000000001000110000000111101000011110000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000001101000111111001011111100010000000000000
000000000000001111100011111111011011000100010000000000
101001001110000000000111100001001101100010000000000000
000000100000000000000010101101011010000100010000000000
110000000000001111000010100001011010100010000000000000
110000000110000001100110110101111011000100010000000000
000001000000001111000011101011111110000000010000000000
000000100000101111000110111011001110000010000000000000
000010000000001000000110001101001111100000000000000000
000001000000000111000010001001011101000000000000000000
000000001110000000000010001001000000000000000000000000
000000000000001111000010100111100000010110100000000000
000000000000000001100111110000000001000000100100000100
000000000000000111000110000000001010000000000001000100
110000000000001001100111000111001101100001000000000000
100000001000001011000011001011001001000000000000000000

.logic_tile 21 11
000000000000000001100000010101001100000011111000000000
000000000000001111000011100000001100000011110000010000
000010000000001000000000010001001100000011111000000000
000001000000000111000011110000111000000011110000000000
000000000000001000000110010111011111000011111000000000
000000000000000111000011110000111000000011110000000000
000000000000001001000000010101011011000011111000000000
000000000000001111100011100000101011000011110000000000
000000000000001001000000000111111100000011111000000000
000000000000000001100010110000001000000011110000000000
000000001100000101000110010111101110000011111000000000
000000000000000000100010000000001011000011110000000000
000000000000000101000010110101101111000011111000000000
000000001000001111100110000000001101000011110000000000
000000000000001001100000000001101111000011111000000000
000000000000000001000010110000111101000011110000000000

.logic_tile 22 11
000000000001010001100110010111001010000011111000000000
000000000000100000000010000000001100000011110000010000
000000100001000000000000000111101010000011111000000000
000000000000101001000000000000101000000011110000000000
000000000000001001100110010111101010000011111000000000
000000000000001001100110010000111001000011110000000000
000000001110001001100110010111001010000011111000000000
000000000000001001100110010000111001000011110000000000
000000000000001001000000000111111010000011111000000000
000100001100000011100010100000001101000011110000000000
000000000000000001000110010111111011000011111000000000
000001000000000000100010000000001100000011110000000000
000000000000001000000010000011011011000011111000000000
000000000000000001000100000000011101000011110000000000
000000000000101001100010110001111011000011111000000000
000001000001000001000011000000011101000011110000000000

.logic_tile 23 11
000000000000000000000110010101001000010100001100000001
000100000110000000000010001011000000000001010001010000
101001000000101000000000010000001000000100101100000000
000000100000000001000010001111001100001000010001000000
000000000001001000000000000000001000000100101100000000
000000000000100001000000001011001001001000010001000000
000000000000100001100000000000001000000100101100000001
000001000001010000000000001111001001001000010001000000
000000000000000001100000010000001001000100101110000000
000000000000000000000011011011001000001000010000000000
000000001110100000000110000101101000010100001100000000
000000000001000000000000001111000000000001010001000000
000000000000000000000000010000001001000100101100000000
000000000000000000000011011011001001001000010001100000
110001000000000000000000001000001000000101000100000000
100000000000000000000000001011001111001010000001000000

.logic_tile 24 11
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000100000010000000000010111101010110000110000001100
000001000100000000000011101011100000110000110000000000
101000010000001101100111100011011010110000110000001100
000000010000001101100100000000000000110000110000000000
000000100000010111100010000001101110110000110000001100
000001000100000011000011100000010000110000110000000000
000000000000000001000000000111101010110000110000001100
000000000000000000100011110000010000110000110000000000
000000100000000000000000000001111010110000110000001000
000001000100001111000010010000110000110000110000100000
000000000000000000000000000101001000110000110000001000
000000000000000000000000000000010000110000110000100000
000000100001000000000000010101001110110000110000001000
000001000000100011000011010000100000110000110000000100
000000000000000001000110100001111110110000110000001000
000000000000000000000111110000010000110000110000100000

.logic_tile 1 12
000010000000000000000000000011101001001100111000000000
000000001010100000000000000000001101110011000000010000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000101101110011000000000000
000000000001000000000000000011001001001100111000000000
000000000110100000000010000000001101110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000011110000101101110011000000000000
000010000001000111000011100111101001001100111000000000
000010000110100000000000000000001101110011000000000000
000000000000000011100111010111101001001100111000000000
000000000000000000100110110000101111110011000000000000
000010000001010000000000000101101001001100111000000000
000010001010000000000000000000101101110011000000000000
000000000000000000000011110011101000001100110000000000
000000000000001001000010111101100000110011000000000000

.logic_tile 2 12
000100000000010000000000000111001000001100111110000000
000000000100000000000000000000001100110011000000010000
101001000000000000000000000111001000001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000010000000000000000101101110011000000100000
000000000000000000000000000111001000001100111100000000
000000000100000000000000000000101101110011000010000000
000000000000001001100110110111101001001100111100000000
000000000000000101100010010000001100110011000010000000
000001000000011001100110010111101001001100111110000000
000000000110000101110110100000001100110011000000000000
000000101100001101100110010111101001001100111100000000
000001000000011001000110100000101101110011000000000100
000000000000001101100110110111101001001100111100000000
000000001010001001000010010000101101110011000000000001

.logic_tile 3 12
000000000000001000000000000000001001001100111000000000
000010000000001111000000000000001101110011000000010000
000010100000000011100011100111001000001100111000000000
000000000000000000100011110000100000110011000000000000
000010100000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000001010000000000000000000001000110011000000000000
000010100101000000000000000000001001001100111000000000
000010000000100000000010100000001001110011000000000000
000000000000010000000000000001001000001100111000000000
000000000000100000000010100000000000110011000000000000
000010000010000000000010100001101000001100111000000000
000000000110000000000000000000100000110011000000000000
000000001010000000000000000000001001001100111000000000
000000000000000111000000000000001110110011000000000000

.logic_tile 4 12
000011000001000111100010000000001000000100000100000000
000000000000100000000100000000010000000000000000000000
101000000000000000000110000101000000000000000100000000
000000001100100000000000000000000000000001000000000000
110110100010000111100000000001111110010100000000000000
000000000000010000100000000000100000010100000000100000
000000000000000000000000001000001110000001010000000000
000000000100000000000010010111000000000010100000000000
000000000000100000000000000111111110010100000000000000
000000001000000000000000000000100000010100000000100000
000000000000000000010000001000000000001001000000000000
000010000000000000000000000111001110000110000000000000
000001000001001001100000000000011010000100000100000000
000000000000100001010000000000010000000000000000000000
000001000010001000000000010000000000000000100100000000
000000000100001111000010000000001000000000000000000000

.logic_tile 5 12
000000000101001000000000001001101101100100010100000100
000000000000100011000000000111001101010100100001000010
101010100000100111000010001111001100100000000000000000
000000000001000000000100001011011101110100000010000000
000100000001001000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000000011000111011011001110101000010010000000
000000000110000000100011000011101111000000010000000000
000000000100000101100111111101011000101001110100000010
000000000000010000100111101011001000000000010000100000
000000000000000111110111101011111010110100010100000100
000000000000000000100110010001111110100000010000000010
000000000011011001000110101101111000100000010100000000
000000000100100011000110001011101111010001110010000010
110010100000000011000000001101111101101000100100000000
100001000000000000100000000001011001101000010000100000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000010101110000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 7 12
000010000000001011100111010101101101010111100000000000
000000101110000111100010000011101111001011100000000000
000000000000100111000000001101101010000000110000000010
000000000000000000000010101111111110010000110000000000
000000000111010000000011101011111111000110100000000000
000010101110011111000110100111101010001111110000000000
000000001111011111000111110001011111010111100000000000
000000000000100111100111100011011000000111010000000000
000000000000001111100000000001011011000110100010000000
000000001010001111100011100000001111000110100000000000
000110000001010011000111010001111100101000000000000000
000001000000100000100111110101110000010110100010000000
000000000000001000000110000011101110000001000000000000
000010000110000001000011111001011101000010100000000000
000000000000011011100010010111001010000001010000000010
000000000000000011100110001001111011100001010000000000

.logic_tile 8 12
000000100000010111000000000111101000001100111000000000
000001000000001111000000000000101011110011000000010000
000000000000000111000011100111101000001100111000000000
000100000000000000100100000000101111110011000000000100
000001000000001101100011100001001001001100111000000010
000010001100010111100000000000001110110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001010110011000001000000
000000100000110000000111110001101000001100111000000000
000000000100110000000111110000001110110011000000000100
000000001110001111100000000101001001001100111010000000
000000000000000111100000000000001100110011000000000000
000110000000110011100000000011001001001100111000000100
000010000001010000000010010000101100110011000000000000
000000000000000011100111100011001001001100111000000000
000000000100000000100111110000101001110011000000000001

.logic_tile 9 12
000001001000001000000000010111101000001100111000000000
000000000000101111000010110000101010110011000001010000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000101010110011000000000001
000000000000000111100011110101101000001100111000000000
000000000100001111100111110000101110110011000001000000
000000100001011000000000010011101000001100111000000000
000001000000000011000011010000101100110011000001000000
000001001000000011000000000101001000001100111000000000
000000000001010000100011100000001000110011000000000000
000001000001000101100011000001001001001100111010000000
000010000110100000100111010000101101110011000000000000
000000000000100001000011000011101000001100111000000000
000000000000010000000100000000001011110011000001000000
000010000001010000000000000111001000001100111000000000
000001001110100000000010000000101011110011000001000000

.logic_tile 10 12
000000000000001011100111110000000000000000000110000000
000000001110000011100111001111000000000010000000000000
101000100000001000000000001111101111000000000000000000
000101000000000101000000001101101100000100000000000000
010000000000001001000011100000000000000000000110100000
100000000000000111000000000011000000000010000000000000
000000000000000011100000011000011001000111000000000000
000000000000000000100010001111001101001011000000000001
000000000001100111100111000101001110000110100000000000
000000000010000001000011000101011000001111110000000000
000000000000000001000111110101001101000110100000000000
000100000000000000000110111011111110000110000001000000
000000000001011001000110111001001100000010000000000000
000000000110100101100011101011001001000000000000000000
110100000000011000000010000101101010000110000000000000
100000000000100111000011101001001110000010000001000000

.logic_tile 11 12
000001000000000001100010110111001011100001010000000000
000000100000000000000111110011111010010000000000000000
101000000101010111100000001001011010101000000000000000
000000000000000000100000000101101111010000100000000000
000010100000000001000000011111011101111110110100000000
000011100000100000000011111101001110111101010000000000
000000000000000101000010000000011100101101010010000010
000000001010001001100000000001011100011110100000000000
000000000000001011100000000101101111111000100000000000
000000000110000011000000000000011101111000100000000000
000001000000000001000000000101001100100000000000000000
000000000000000000100011111101001001111000000000000000
000000000000000000000000011011011000111101010010000000
000001001110001001000010001111000000010110100000100000
110010100000000011100110001101001000100001010000000000
100001000110000000100000000101011001010000000000000000

.logic_tile 12 12
000000000001110000000000000011101000001100111000000000
000000000000010000000000000000100000110011000000010000
000011001010000000000111100111001000001100111000000000
000010000000000000000100000000100000110011000000000000
000000000001000000000000010001101000001100111000000000
000001001010000000000011100000100000110011000000000000
000000001101010000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
001101000000000101100000010011001000001100111000000000
000010000000000000100010110000000000110011000000000000
000000001010010000000011000011001000001100111000000000
000000000000000011000100000000100000110011000000000000
000000000100000000000010000101001000001100111000000000
000000000000000011000100000000100000110011000000000000
000000000100000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000

.logic_tile 13 12
000000000000101101100110100001001101101001010100100000
000000000000010101000011111101001100101010010000000000
101000000000101000000011111011111000111000000100100100
000000000011000101000110000101001100111110000000000010
110000000110001111000111110000001010000001010000100001
010000000000000111000110100101000000000010100000100000
000000000000000101100000000111001001101101010100100000
000000100000001111000000001001011110010100100000000010
000000001000001011100000011011001011111000000100000000
000000000000000001100010001111011100111110000000100000
000000000000001000000000000011011000000010100000000000
000000000100000111000000000000010000000010100000000000
000000000001000011100000000111011110110000010100000000
000000000000100001100000000111001000110001110010100010
000010000000001000000111001101101111101001010100000000
000000000000000111000000001001001110101010010010000010

.logic_tile 14 12
000000000000000101100110110000000001000000100100000000
000000000000000000000011010000001100000000000000000000
101000001110101001100010101011001011000010110000000000
000000000001000101000000000001001110000010100000000000
010000000000000111000111101001001001000010000000000000
110000000000000101000100000001011011000000000000000000
000000000000000101100110100111111110011000100000000000
000010101010000101000010100101101110101000010000000000
000000000000001000000000011011111100100000000010000000
000000000000000101000010000101101101000000000000000010
000010001110010101000010101001001110101000000000000000
000000000000001111100100001001110000000000000010000000
000000000001110000000010001101101111010100010000000000
000000000001010101000000000111001111010100100000000000
110000000000000101100110101111111110011000100000000000
100000000000000111000000001101011110101000010000000000

.logic_tile 15 12
000000000000000000000111010000001001010010100010000000
000000000000011101000111000011011010100001010010100000
101000000001011011100010110001011011101110100000000010
000001000000000011000010001111011111101100000000000001
110000000000000101000110100101011000101101010000000010
010000000000001101000010001111111010111110100010000001
000000000000000101000110110101011110100010010000000001
000000001101011101000011110011101010101011010000000000
000001000001000011100000000000000001100000010000000000
000010100100101001100011100001001001010000100000000000
000000100000000011000000001111000001000000000000000001
000001000000000000000000000011001110001001000011100010
000000000000000001000111010000011010000100000100000000
000000000000000000000010010000000000000000000000000000
000000001100000001100000011001101001100000000000000001
000000000000000111100010111101011000000000000010000010

.logic_tile 16 12
000000000000000000000000001111011110000010100000000000
000000000000010101000010101001011010010000100010000010
101010100001010101100110110000000000000000000100000000
000001000000000000000010001101000000000010000000000000
110000100000000001100111100111011001000110100000000000
010000001000000000000110000011001011010110100000000000
000100001100101101100110111001011100111100010000000010
000000000001010101000011011011111101111110100010000001
000000001000001000000110001101111000010110100000000000
000000001110000101000110001101100000000010100000000000
000000000000011000000110011001011100101001110000000000
000000000010000001000011010101001111110110110000000101
000000000000000000000000010000011000110000000000000000
000000000100001101000010000000001011110000000000000000
000001000000100000000110110111111011000110100000000000
000010100001010000000010010111101001101001010000000000

.logic_tile 17 12
000010000000000000000000010000000001000000100100000000
000000000000000000000011010000001011000000000000000000
101000000000000111100111001000000000000000000100000000
000000000000000000100100000001000000000010000000000000
010000000000000001100110000111011100101111000010000001
010000000000100000000010010000111100101111000000000100
000001000000000000000010010000000000000000100100000000
000000100000000000000010100000001100000000000000000000
000000100000000101100000000011100000000000000100000000
000000000000000001000000000000000000000001000000000000
000001000000100101100010011101011101001011000000000000
000000100001010000000110011101111001000001000000000001
000000100010100000000000001001111010010010100000000000
000001000001000000000010000111111010010000000010000010
000010100001000001100000000000000000000000100100000000
000000000000100000100000000000001011000000000000000000

.logic_tile 18 12
000010000110000000000111100000001000111100001000000000
000000000000000000000100000000000000111100000010010000
101000000000010000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010000000000000111000111000000000000000000100100000001
110000100000000000100010000000001100000000000000000000
000000000000001000000000001101011110001110000000000000
000001000000100011000000000011011001001001000010000000
000000000001110000000000000000000000000000000100000000
000000000000000001000010001111000000000010000000000000
000010001110000111100010000000001100000100000100000000
000001000000000000000000000000010000000000000000000000
000000000000000000000010000000011110000100000100000000
000001001000100000000000000000010000000000000000100000
000000000000000000000010001000000001100000010000000000
000000001000000000000010000101001101010000100000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000001001000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010101000000000000000000000000000000000

.logic_tile 20 12
000000000000010000000000001000000000100000010000000000
000000001000100000000000001101001111010000100000000000
101000100000000000000010100000011110000100000100000000
000000000000000101000000000000000000000000000011000000
110010100000000000000010000000000000000000100110000000
010001000110000001000100000000001011000000000000000100
000000000111000011100010000000000000000000100100000000
000000000000000000000000000000001110000000000010000100
000000000001010001000000001011111001100000000000000000
000000000110100000000011110001111010000000000000000000
000000100000001101100110000000000000000000100100000100
000000000001010101000000000000001100000000000010000000
000000000000001000000010000111100000000000000100000000
000000000000000111000000000000100000000001000010000000
110000001100000001000110111011111110100000000000000000
100000000000000000100011110011011010000000000000000000

.logic_tile 21 12
000000000000000111000110010101001000010100000010000000
000000000000001001000011110000100000010100000010010000
000010000110001101100000010001001111100010100000000000
000001000000001011000011100111011011101000100000000000
000000000000000111100000011101101110100000000000000000
000000000000000000100010001101011110000000010000000000
000010000000101111100111011001011101100010000000000000
000000000001010101100111110011101000001000100000000000
000000000000001000000111101011011111100010000000000000
000000000000000111000010100001111001001000100000000000
000000000000000011100011101011001100100010100000000000
000010001010000101100110001101011110101000100000000000
000010000101000001100010111001011110101000000000000000
000000001100000101000011101011100000000001010000000000
000000000000000000000000001101011010110011110000000000
000000000000001111000011111011001000000000000000000000

.logic_tile 22 12
000000000000001001100000010111101010000011111000000000
000000000000000001000010000000001000000011110000010000
000000000000101000000000010011101010000011111000000000
000000001001010001000010000000001000000011110000000000
000000000000001001100110010111001010000011111000000000
000000000000001001100110010000011001000011110000000000
000000000001001001100000010011001010000011111000000000
000001000000001001100010010000111101000011110000000000
000000000000010000000110010111011011000011111000000000
000000000000100000000011100000101000000011110000000000
000000000000001001100000000111111011000011111000000000
000000000000000111000000000000001100000011110000000000
000000000000010000000000000111111011000011111000000000
000001000000000101000011110000111001000011110000000000
000000000000001001000000000000001000111100001000000000
000000100001011111000011110000000000111100000000000010

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000011100000000000000110000000
010000000000000000000000000000000000000001000001000100
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001110100011000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000011110000000000000000000001000000100110000100
100000000001010000000000000000001000000000000010100000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000100100100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000100000001000000000000000000000000110000110000101000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001100
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000101000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001100
000000000000000000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001010
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000100000010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000100000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000

.logic_tile 1 13
000000000000000000000000011101011010100000000010000000
000000000100000000000010000111101010111000000000000000
101000000000000001100000001011011111101000010000000000
000000000000000000000000000101001101000000100010000000
110000100000000001100000001000000000000000000100000000
000001000000000000100010001101000000000010000000000000
000000000000000011100010000001000001010000100000100000
000000000000001001100000000000101111010000100000000000
000100001100101011000011110001101100010100000010000000
000000000000000101000110100000010000010100000000000000
000000000000000000000110110101100000000000000100000000
000000000000000000000111110000000000000001000000000000
000000000001001101100011000111011010100000000010000000
000000000110101111000000001111001101110100000000000000
000000000000000111100000000111011101100000010000000000
000000000000000000000010010011011010100000100000100000

.logic_tile 2 13
000010000000100000000000000111001000001100111100000000
000000000000000000000000000000001100110011000000010000
101001000000000000000000000111001000001100111100000000
000010100000000000000000000000001100110011000000000000
000000000010010000000000000111001000001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000100000000000000111001000001100111100000000
000000000001010000000000000000101101110011000000000100
000011000001011001100110010111101001001100111100000100
000000000000000101100110010000001100110011000000000000
000000000000001001100110110111101001001100111100000000
000000001100000101100010100000001100110011000000000000
000001000010001101100110110111101001001100111100000100
000010100100001001000010100000101101110011000000000000
000000000000101101100110010111101001001100110100000000
000000000001001001000110010000101101110011000000000000

.logic_tile 3 13
000010000001000101000000000011001000001100111000000000
000011000000100000100000000000000000110011000000010000
000000000000001000000000000111101000001100111000000000
000000000100001011000000000000100000110011000000000000
000011000000010000000011100111101000001100111000000000
000000000110010000000100000000100000110011000000000000
000001000000000000000000000000001000001100111000000000
000000101000000000000000000000001000110011000000000000
000100000000010011100111000011001000001100111000000000
000100000000000000000100000000100000110011000000000000
000000000000000101100000010001101000001100111000000000
000000000000000000000011010000000000110011000000000000
000001000000010000000000000000001001001100111000000000
000000000110010000000000000000001101110011000000000000
000000000000000000000111000101001001110101000000000000
000000000000000000000011100000101100110101000000000000

.logic_tile 4 13
000010101011000001100000001011001011100000000000000000
000010000000000000000000001011001111111000000000000000
101010101010000000000000011000000000000000000100000000
000000000100000000000011100011000000000010000000000000
110000000000001000000000001000000001010000100000000000
000000000000000011000000001101001001100000010000000000
000010000001010000000110000011111000010100000000000000
000001000000100000000000000000010000010100000000000000
000011100000000111100000000000001110000100000100000000
000000000001000000010011110000010000000000000000000000
000000000000101011000000000000001100000100000100000000
000000000001010001110011110000010000000000000000000000
000000001100000000000000001001000000000000000000000000
000000000000000000000010001001000000010110100000000000
000000000000000111100111000000011110000100000100000000
000000100000000000100100000000000000000000000000000000

.logic_tile 5 13
000110000000000000000010011111001101010111100000000000
000000000110000001000110000111101010000111010000000000
101000000000000000000010011011111100010111100000000000
000000001100001111000110000011101111001011100000000000
110001000001001000000111000001101001010111100000000000
110000000000100101000010001101111111000111010000000000
000000000000000111100110001001011000100001010000000000
000000000110001001100010000101111011010110100000000000
000001000000001111000111110111111011000000100000000000
000000101100000111100011101011111011001001010000000000
000000000000011011100110001111111001011101010110000010
000000000010101011000010011011001110110101010001000111
000000001101011001000011010101000000010110100000000000
000000000000000011000111010011001000000110000000000000
000010000111011011100111100111001100101000110000000000
000001001000100001000110000111011101100100110000000000

.ramb_tile 6 13
000000000010000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000100000000000000000000000000000000000000
000000001100000000000000000000000000000000
000010100000000000000000000000000000000000
000001001110000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
001011001010000000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
101000000110000001100010010000000000000000000000000000
000000000000001101000111110000000000000000000000000000
000000000000001001000010101001011001011111000100000001
000000000110001001100100001011111000111111001000000000
000010000000000000000110001101101101000000000000000000
000001000000000000000010010111101101001001010000000000
000000000001010000000111000000000000000000000000000000
000000000111111011000000000000000000000000000000000000
000000000000100011100111001111101010111111000000000000
000000000001010000100011111101001101010111000000000000
000000100000001000000010000001101011100100110010000000
000001000000000011000100001111001111011110110000000000
110010000010001001000111100001101011000110100000000000
100001000110000111100100000111111100001111110000000000

.logic_tile 8 13
000000000000001111100000000111001000001100111000000000
000000000100010111000000000000001111110011000001010000
000000000000000111100111100011001001001100111000000000
000000000000000000100000000000101110110011000001000000
000110100000000000000010010101001001001100111000000000
000000001000000000000111010000101100110011000001000000
000010101110100000000010000001001001001100111000000000
000000100001010000000000000000001001110011000000000100
000001100111010000000000000111101000001100111000000000
000000000001010011000011000000101011110011000001000000
000000000000001000000011100101101000001100111000000000
000000000000001101010100000000101000110011000001000000
000011100000001000000010000011101001001100111000000000
000010000110001011000000000000101111110011000001000000
000001000000001000000010001011001000001100110000000000
000000100001000011000011110001000000110011000010000000

.logic_tile 9 13
000000000110010000000110100011001000001100111000000000
000000000110000000000110010000001011110011000000010100
000000000000000000000111000011101000001100111000000000
000000000000000000000000000000001110110011000001000000
000000100000000000000011110101001001001100111000000000
000001000110100000000011110000101011110011000010000000
000000100000001000000110100011001001001100111010000000
000001000000001011000100000000101010110011000000000000
000011000000000011100111000011001000001100111000000000
000010000110000000000011110000101001110011000010000000
000000000000001000010011000111101001001100111000000000
000000000001000111000100000000001001110011000000000000
000000001100001000000000000011101001001100111000000000
000000000000000011000010000000101111110011000001000000
000000000000000111100011100000001000001100110000000000
000000000000000000000100001001001111110011000010000000

.logic_tile 10 13
000000000001001111100000000001101110100010000000000000
000010000001110111000010010111111100001000100000000000
101000000000000000000111001001011001100000010000000000
000000100100001111000010010111001100100000100000000000
110010000001011011100011111111011110000000000000000000
010000000010000111100011111111011011100001000000000100
000000000000000001100000000000000000000000100111000001
000000000000000101100000000000001111000000000010000000
000000000010010001000010011011001010000110100000000100
000000000000001111000011101001011010001111110000000000
000010100000000001000110000000011101110001110000000010
000000000000000001000000000001001101110010110000100001
000001000001011001000000001101101100111111110000000100
000000000000100001000011110101011001110110100001000000
000000000000000011000110101111111000100001010000000000
000000000000000001000011110111001010100000000000000000

.logic_tile 11 13
000000000000101000000111001001001011101111000000000000
000000000001000111000000001111101001010110100000000000
101000000000101011100110011101101010000000000000000000
000000000001010001000011010111000000000011110000000000
000000001010001111100111100011101110100011110000000000
000000000000000111000000001111111000101001010000000000
000010100000001011100000011011001011111111110100000000
000000001010000111000011100101101001010110110000000000
000000000001011001100010111111111000100011110000000000
000000000001010001000110001111001000010110100000000000
000000001100000000000110100101011000101011110100000000
000000000000000000000100000011100000111111110000000000
000100000000000000000010000011011010111111000100000000
000010100000010000000111110101111100111111010000000010
000000000000011000000110100111000000000000000000000000
000000000000001011000100001111100000111111110000000000

.logic_tile 12 13
000101000000000111100000010011101000001100111000000000
000010000000000000100010010000100000110011000000010000
101001001000000101000000000111101000001100111000000000
000010100000000000100000000000100000110011000000000000
010000100000000111000000010011101000001100111000000000
010000000000000000000010110000000000110011000000000000
000000001010000001100000000000001000001100111000000000
000000000000001001000000000000001111110011000000000000
000100000001000000000000000000001001001100111000000000
000001001000000000000000000000001110110011000000000000
000000000000001101100011001101001000000101110000000000
000000000000000111100110010101001011101100100000000000
000010100000100000000000001001100000101001010000000000
000000000000010000000011001011001010100110010000000010
000000000110000011000111000011111011111000000100000000
000000000000000001000100000001001110111110000000000000

.logic_tile 13 13
000000000000100101100000001001101110110000010100000000
000000000000010111000010100001011011110001110000000000
101010000001100111100000010001101101110100010100000000
000000000000100111000011111111001010110000110000000000
010000100000001111100110111101001100101101010100000000
010000001000000101000010100001011010101000010000000000
000000100000111000000110101001011111010111100000000100
000000000001010101000011110011001011001011100000000000
000010000000000000000011111111001011111000100100000000
000001100100001011000010000001111111111100000000000000
000010101111000111000000010011011100000010100000000000
000000000000100000000010000000110000000010100000000010
000000000000001001100000001001001111101001010100000000
000010100000000001000010011001011000101010010000000000
000000100000001001000111100111011011000010000010000000
000000000110000001100000000111011110000000000000000000

.logic_tile 14 13
000100000000001111100111011000000000000000000100000000
000000000001011001000111010111000000000010000000000000
101000101100000101000110000111001011110010110010000001
000001000000000000000100000111101011010001100000000001
010000000001001101000111001111011000001001000000000000
110000000000100001000010000101011001011101000000000000
000001001110000001100011100111000000000000000100000000
000000100000000000100110100000000000000001000000000000
000000100000001000000111100011001000101000000000000000
000000000000000101000110000000110000101000000000000000
000000000000100000010000001001001100000010110000000000
000000001001000000010000000001011000000010100000000000
000000000000001011000110011111001010100111010000000000
000000000000000101000010001111101100100001010010000001
000010100000100001000110000001011011010110100000000000
000000000001000000000000001101011000100000000000000000

.logic_tile 15 13
000000000000001000000010101101111110000000000010000100
000000000100000001000100000101010000101000000011100010
101110100001000101000000000000001110000100000100000000
000000000000101101000000000000000000000000000000000000
110001000000000000000000001001101110000010110000000000
010000100000000000000000000011001111000011110000000000
000000000001011011100010101001011010010110100000000000
000000000000000111100000000001011101010010100000000000
000000000000001000000110110000000000000000000100000000
000000000000000011000011010011000000000010000000000000
000000000000000000000000001101111000001001110000000000
000000000010000001000000000001101110000000110000000000
000000000100101101000010000111000000000000000100000000
000000000001010001100011100000100000000001000000000000
110000000000000000000000000000000000100000010000000000
100000000000000000000011100111001001010000100000100000

.logic_tile 16 13
000001000000001111100000001101011101000110100000000000
000000100000000101000000000001001111010110100000000000
101000001100001000000011100111111110010110100000000000
000000000000001001000000000101101011100001010010000000
110000000000001000000000010000011000000100000100000000
010000000000000101000010000000010000000000000000000000
000000000000001001000000010000000001000000100100000000
000000100000001011000011000000001111000000000000000000
000001000001110000000000010011111010001111000000000000
000000001001010001000011000011001000000111000000000000
000001001101100001100000000111111011000011100000000000
000000100001110000100000000000101100000011100000000000
000010000000000000000000001001000001010110100000000000
000000000000100000000000000111001111000110000000000000
000000001110000001100110000111111111000111000000000000
000000000100000000100111110000011011000111000000000000

.logic_tile 17 13
000000000011011111100111101011001101010100100000000000
000000000110100111100100000011101010101001010000000000
101000000000000000000000001101000000101001010000000000
000000001000000000000000001111000000000000000000000000
010000000110100111100110100111111111010000100000000000
110000000110010000000100000001011010010100100000000000
000000001110000111100010000000011010110000000000000000
000000000000000000000000000000011000110000000000000000
000000001000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000100100000001
000000000110001101000000000000001001000000000001000010
000000000000100001000000000000000000000000100100000000
000000000000010000100000000000001110000000000001000010
110010001110000000000000000000000000000000000000000000
100000000000001101000010000000000000000000000000000000

.logic_tile 18 13
000000000000000000000011110101100000000000000100000000
000000000001000000000011000000000000000001000000100000
101000001110000000000111101011011010001101000000000001
000000000000000000000100000111111001001111000000000000
010000000001000000000000000001111110101000000000000000
010000000001000000000000000000110000101000000000000000
000000100110000111000010100101111111010110100000000000
000001001000000101000000000111011100010000000000000000
000000000000100000000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000001100000000000000010111011111101111000001000001
000000100000000111000011010000111110101111000000000000
000000000000000011100011100000000000000000000000000000
000000000010000001100010000000000000000000000000000000

.ramb_tile 19 13
000000000000100000000000000000000000000000
000000001001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000010100000000000000011110000011010101000000000000000
000000100000001111000110001101010000010100000000000000
101000000000000000000111110000000000000000100100000000
000000000000100000000011000000001001000000000000000000
110000001010000111100010100000011000000100000100000000
010000000000000101000000000000010000000000000000000000
000001000100000111100111011111000001010110100000000000
000010100001001111100111110011101010000110000000000000
000000000000000000000000000011111011000111000000000000
000000000000000000000010000000001001000111000000000000
000000001000000011100000001001011011000011110000000000
000000000000000000100000000011101010000011010000000000
000000000000001000000110100111001011001101000000000000
000000000000000001000100000001001011001111000000000000
000001000000100000000000000000001010000100000100000000
000010000000010000000000000000000000000000000000100000

.logic_tile 21 13
000000000000000000000011100011101101010110100000000000
000000000010000111000000000111101100100000000010000000
101010000000001000000000000001000000100000010010000000
000001000000000111000000000000001010100000010000000001
110000000110010111000000000000000000000000100100000000
110000000000100101000000000000001101000000000001000000
000000000000000000000111101001111100001110000000000000
000000100010000111000100001011001001001001000000000000
000001000000000001100111101011101111010110100000000010
000010000000000000100010001101111100100000000000000000
000000000000010000000011110000011110000100000100000000
000000001001001001000110010000010000000000000000000000
000000000000000101100110110011011110100011110010000000
000000000000000000100110010000111010100011110000000001
110000100110000000000111101011111101001110000000000000
100010100000000000000110011011011010001001000000000000

.logic_tile 22 13
000000000000000111100010000001100000000000000100100001
000000000000000000100000000000100000000001000001100000
101001000000000000000111000000000000000000100110100001
000010000000100000000100000000001000000000000000100100
010010100000000000000111100111000000000000000100100001
110011000000100000000100000000100000000001000001100000
000000000000001000000000000000000000000000100100100001
000000000000101011000000000000001001000000000001000000
000000000000000000000000000000011010000100000100000000
000000000100000000000000000000000000000000000001100010
000000000000001000000010000000000000000000000000000000
000000000000100011000100000000000000000000000000000000
000000000000000000000011100000011100000100000100000000
000001000100000000000011100000010000000000000011000010
110000000000000000000000000011101111100011110000000000
100000000000000001000000000000011110100011110010000010

.logic_tile 23 13
000010100000000000000000000000000001000000100110000000
000001000000010000000011110000001101000000000001000100
101000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001110000100000110100000
010000000000000000000000000000010000000000000001000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000101100000000000000100000100
000000000000000000000000000000100000000001000001100100
000000000000000001000000000000011111001100000000000000
000000000000000000000011000000001100001100000000100110
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000100000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000100001010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000010000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010110011000000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000010000000000000000000000001100001001100111000000000
000000001000000000000000000000101100110011000000000010
000000000000000000000111100111001001001100111000100000
000000000000000000000111110000001111110011000000000000
000001000000000000000000000011001000001100111000000000
000000000100000111000000000000001100110011000000000010
000000001110000111100000000011001000001100111000000000
000000000000000000100000000000101101110011000000000010
000010110110000111000011100111101001001100111000000000
000010010100000111000011100000001111110011000000000010
000000010000000111100011100011101001001100111000000000
000000010000001001100011100000101101110011000000000010
000001110001010011000000000101001001001100111000000000
000010110110000000000000000000001001110011000000000010
000000010000000000000011010101101001001100111000000000
000000010000000111000011010000001100110011000000000010

.logic_tile 2 14
000011100000001001100111010101101110010111100000000000
000000000000011011000011010111101010000111010000000000
101000000000000001000000000011101111010111100000000000
000000000000000000100000000111011100001011100000000000
110000000000100111100011101001101100101000010000000001
000000000000001001000000000101011011000000010000000000
000010000000001101000010110101111101100000010000000000
000001000000000011000011011001111000100000100000000000
000111110100000000000011100101111001101000000000000000
000000010000000000000000000001001101100100000010000000
000000010000101011100000000101000000001001000010000000
000000010001010011100011100001001010010110100000000000
000000010100000001000110101111111000111000000000000000
000010010000011001000100001111101001010000000000000010
000000010000000111000010000111100000000000000100000000
000000010000000000000011100000000000000001000000000000

.logic_tile 3 14
000010100000000000000000000111111010000001010000000000
000000000110000000000000000000110000000001010000000010
101000100000001000000110001000000001001001000000000000
000001001010000001000000001111001001000110000000000000
110010000000001000000011100000011111001100000000100000
000010000000000101000100000000011011001100000000000000
000000000000000000000110110111111100010000110000000000
000000000000000000000010000000001010010000110000000000
000100010000000000000000000000000000000000100100000000
000000010000000000000000000000001111000000000000000000
000010010000000000000000000000011001000000110000000010
000000010100000001000000000000001111000000110000000000
000100010001000000000011100000001110000100000100000000
000000010000100001000100000000000000000000000000000000
000000110000000111000000010101000000000000000100000000
000001010000000000000011010000100000000001000000000000

.logic_tile 4 14
000001100011011000000111000101111010000000000000000000
000001000001001001000011101101011111000110100000000000
101000000000000000000011111001001101001001000010000000
000000000000000000000010000111001001101001000000000000
110100000100000000000110000000000001000000100100000000
000000000000100000000011110000001100000000000000000000
000000000000001000000000000011111111010111100000000000
000000100001000011000011101011111111000111010000000000
000111010100001000000110110111001110000001010000000000
000000011010000001000011100000010000000001010000100000
000000010000000000000000000001100000000000000000000000
000000010000000111000011010111100000010110100000100000
000101010100000000000010010000000001000000100100000000
000000010000001111000110000000001110000000000000000000
000000010000001011100011100001001100110110100000000100
000000010000001111000111111101111001101000000000000000

.logic_tile 5 14
000010000000100101000011110111011110010000110000000000
000000000000010001100010000000011010010000110000000000
101000001000010101100000001101011000010100000000000001
000000001010001111100011110101111110000100000000000000
000000000100010101000010101011111101000001000000000000
000010000000000111000010000101011110000110000000000000
000100001010000001100011100111001110101101010100000100
000100000000001001000010110001101100001000000000000000
000000110000001111000010000101011000000000110010000000
000000011100100001000100001001101100010000110000000000
000000010000000001000111011001011100000110100000000000
000000011010000001000111111101011001001111110000000000
000010010001000101100011101101001101010111100000000000
000000010000100111100000001101011111001011100000000000
110000010000100111100111000011111000110000000100000000
100000010001000000100010010011001000111001000000100000

.ramt_tile 6 14
000000100000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010110001010000000000000000000000000000
000001010000100000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000111100000001000011110101111000000000000
000000001010000000100000000101011011011111000000100000
101000100001010111000000001111001100010111100000000000
000001001010001111000011100111011000001011100000000000
110000000000000001100110100011000000000000000110100000
110010100000000000000100000000000000000001001000000100
000000000000001001000000000111100000000000000100100100
000000000000000111000000000000100000000001001000000000
000000010000001011000110101011111000010000100000000000
000000011011010101110111110001001010000000010000000000
000010110001010111100111001011011011111110110000000100
000000010000100000000000000101001101111001110000000000
000000010000101111100111100011000000000000000101000011
000000010001001011100100000000100000000001001000000000
110000010000001000000011011111011000010111100010000000
100000010000001111000010100001011110001011100000000000

.logic_tile 8 14
000101000110010000000000000111000000001100111000000000
000010001100000000000010010000001110110011000000000000
000000000000000000000000000111001001001100111010000000
000000000000000000000000000000101100110011000000000000
000000100000101000000000000101001000001100111010000000
000011100000001101000011110000000000110011000000000000
000001100000100000000000000000001000001100111000000000
000011100101000000000000000000001011110011000010000000
000010010100100001000010000011001000001100111000000000
000000010010000000000000000000000000110011000001000000
000000010000001011000000000011101000001100111000000000
000000010000000101000000000000000000110011000010000000
000011010000001101100110100000001000001100111000000000
000000010000010111000000000000001001110011000000000000
000000010001000000000000000000001000001100111000000000
000000010100100000000000000000001101110011000001000000

.logic_tile 9 14
000101001110000111100011100101101100000010000000000000
000000100010010111100000001011011000000000000000000010
101010001010000111100000000000000001000000100100100000
000000000000000000000011100000001011000000000000000000
010000000011111111100010000111111100010111100000000000
100000101010100011100011110101101101001011100001000000
000000000000001101000111100101000000010110100000000000
000000000000000111000111000000100000010110100000000000
000110010010000000000111110000000001000000100100000000
000000010000000000000010110000001101000000000000100000
000000010000100111000000000101111110101011110010000000
000000010101000000100011001101111010110111110000000000
000001010000000000000111101001011001010111100000000000
000010110000000000000100001001101010000111010000000010
110000010000000000000110010001001111010111100000000000
100000010010000000000011010001011111001011100000000000

.logic_tile 10 14
000000001010000101000011110101111100000110000001000000
000000000000000000000011010101011110000001000000000000
101000000001100111100111100000011110010111110000100000
000000000000000000000100001101000000101011110000000100
010000000000100111100010011101111001010111100000000000
100010000101000000000010001011001100001011100000000000
000000100010000000000000000000001011001100110000000000
000001000000001001000000000000011100001100110000000000
000000010001010000000000010101111110010111100000000000
000000010100000111000011111111011100001011100000000000
000001010001001011010111101000000000000000000110000000
000000110000111101100111111001000000000010000000000010
000010010000000101100010000000001000000100000101000000
000000010000010000100000000000010000000000000000100000
110000010000000101100000000011001001101011110000000001
100000010000000000100010000001111000110111110000000001

.logic_tile 11 14
000010000000001001100010000001011110000011111000000000
000000000100100001000100000000101000000011110000001001
000000000000000111000000010111001100000011111000000000
000000000000000000000011000000011000000011110000000001
000010100001001001000010000111011110000011111000000000
000000000100011011000010000000111011000011110000000001
000010101010101001100000010101011110000011111000000000
000000000001000001000011100000001101000011110000000001
000000010010001000000110010101111101000011111000000000
000000010000001111000011110000001001000011110000000001
000000010000001011100000010101101100000011111000000001
000000010000101111000010000000001011000011110000000000
000000010100000111100000010001111011000011111000000000
000000010001010000000010000000011101000011110000000001
000000010110000111000110010111111100000011111000000001
000001010000001111100011110000101010000011110000000000

.logic_tile 12 14
000000001010101011000000010011100001101001010000000100
000000000001000111100011111001101000100110010000000000
101000000000001000000000000111111101011111110100000000
000000000000000011000000000001011011011111100000000000
000000001010011000000000010101011010101000010000000000
000000001011111111000011011011001110000000010000000100
000000000010001000000000010001011000101001010000000100
000000000000001011000011000111000000010101010000000000
000001010000100001100010000000001101101100010000000000
000010011100000000000111100111011000011100100000100000
000000010000000000000010101000000000101111010100000000
000000010110000000000010000111001011011111100000000000
000000110110000001000111101111000000111001110000000010
000000010000000101100011110001101111100000010000000000
110100010000000001000000011001100000100000010000000000
100000010000000001000011011111001100110110110001000000

.logic_tile 13 14
000000000000000000000000000101000000000000001000000000
000010100000000000000010100000100000000000000000001000
000000000000000001100000000111001000000011111000100001
000000001000000101000000000000010000000011110000000000
000001000001000101000000000111011010000011111000100001
000000100000000101000010000000110000000011110000000000
000100000000000000000000000000011000000011111000100000
000000001010000000000010100000001101000011110000100000
000000010000000000000110000111101010000011111010000000
000000011100000000000000000000000000000011110000100000
000000010000100000000110000000001011000011111010000000
000000010001010000000100000000001000000011110000100000
000010110000010001100000010111111100000011111000000000
000001010000100000000010000000110000000011110000000010
000010111100001000000000010000001000111100001010000000
000001010000000001000010000000000000111100000000000000

.logic_tile 14 14
000000000000000000000010001011011101010110100110000000
000000000100000111000011100001111101011110100000000001
101000000000100111100110100011111001101001110110000100
000000000001011011100000001111101000010100100010000000
010000000001000111100000001011111010101001110110000000
010000000000000000000000001011011110101000010010000000
000010100000000001100000010000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000010010000000111100110001101100001100000010010000000
000000010000000000000100000111001010000000000010000000
000100010000000111000111100001001111000001000000000000
000000011010000000100111111001011001000000000000000000
001010110000000001000010110000000000000000000000000000
000011110000000000100011100000000000000000000000000000
000001010001011011100000001000001010100011110000000000
000000110010000001100000000111001100010011110000100000

.logic_tile 15 14
000010100000000101000000000001000000000000000110000000
000001000000000101000011100000000000000001000000000000
101010100000000101000000000011001011010110100000000011
000000001010000000000010101101101110000100000000000000
010000000000000011100000000111100000101001010000000000
010000000000000000000010100001100000000000000000000000
000010100000000000000000000001100000000000000100000000
000000000010000000000000000000100000000001000000000000
000000010000000000000000010000000001000000100100000000
000000010000000000000010000000001101000000000000000000
000010010000100001100000010000000000000000000000000000
000000010111010001100010110000000000000000000000000000
000000010000100000000010100000000000000000000100000000
000000010001010000000100001111000000000010000000000000
000000010000001000000000011001011101100110110000000100
000000010000001101000010000011001000100000110010000000

.logic_tile 16 14
000010000000001000000000000101001101111101010000000011
000000100000001001000011101011001010111101000000100000
101000000000010111000111110000000001100000010000000000
000000001000100000000110000111001001010000100000000000
000000000000000000000110100111000000100000010000000000
000000000000000101000100000000001011100000010000000000
000000000001000101000000000001011001111101010000000001
000000001110100000000010101011011011111110000000000110
000100011100000001100110000000000000000000100110000000
000000010000000111000110000000001110000000000010100010
000000010001010000000000011011011101001001000000000000
000000010010100000000011101111011000001111010000000000
000001110000001101100000000111000000100000010000000000
000011110000001001000000000000001001100000010000000000
000001010000010111000000010000011110110000000000000000
000010110000000000100011000000001110110000000000100000

.logic_tile 17 14
000000001010000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101010100000000001100000011000000000100000010000100000
000001000110000000000010000011001110010000100000000000
110000000000000000000000010001101100000010000000000001
110000000001011001000010100011011110000000000010100000
000000000000000101100000001111101000111000110010000000
000000000000000000000000000111111011110110110010000001
000000111000000011100010100000000000000000000000000000
000001010000011101000100000000000000000000000000000000
000000010000100001000010101001111101000001010100000000
000000010111011001000100001011101000000001110010000000
000000010000000101000010000000001101001100000000000000
000000010000000001100100000000001010001100000000000000
000010110000001111100110000111101110101111000010000000
000001011010001001100100000000001010101111000000100100

.logic_tile 18 14
000000000000000000000010100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
101000000000000000000010100011111110111000000000000000
000000000110000000000100001001111101111010100001100001
110001001100000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110110000000000011100000000000000000000000000000
000001010000000000000100000000000000000000000000000000
000010110001000011000011110000000001000000100100000000
000001010000000000000111110000001100000000000000000000
000000010000100111100111100000000000000000000000000000
000000010000010000000100000000000000000000000000000000
110000010000000000000110001011101111111001010000000000
100000011100000000000000001001101101010000000000000000

.ramt_tile 19 14
000001000000100000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010110000000000000000000000000000000

.logic_tile 20 14
000001000001010111100010110000000001000000100100000000
000010100000100000000111100000001111000000000000000000
101000000000000101000110000101111001101001110010000010
000001000001000101000110101001001000110110110011000000
110000000000000101000010100000000001000000100100000000
110000000000000111000000000000001110000000000000000000
000001000000000111100111111101011011110001010010000001
000000000000000000000010001001011011110010010001100001
000100010000000000000011101011101010000001010010000000
000000010000000001000100001011001100000001000000000000
000000010000000001100111000101111100000010000000000000
000000010000001111000111110000101101000010000000000000
000000010110000000000110101001011110101000000000000000
000000110000000000000100001101001001110100010000000000
110000010000001111100011111001101011111001110000000110
100000010000100101100110101011111111110010110000000011

.logic_tile 21 14
000000001010100000000010011101011110111110100010000100
000010100001010000000010101001110000101001010000100100
101000000000001001100000000001000000000000000100000000
000000000100000111000010010000100000000001000001000000
110000000000010101000010111000000000000000000101000000
110010101110000000100011101101000000000010000000000000
000000000000001101000011100000000000000000000000000000
000000001010001111000100000000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000011111000000000011110000001010000000000000000000
000000010000000000000000000001101101101000010000000000
000000010000000000000000001001011010101000100000000000
000000011000000000000011100111101110101000000000000000
000010110000000000000011110000010000101000000000000000
000000010000000000000000010101001011110000010000000010
000000010000001001000011111111101000111001100000100100

.logic_tile 22 14
000000000000010001100011100101111101101011010000000100
000000001110100000000010010101101111111111110000100011
101000000000000011100111110111101011111111100100000000
000000000000000000100010000111111001111111111000000000
010000000000000101000010001000001100110100110000000000
010000000000000000100000000101001010111000110001000000
000000000000000111100000011000011001101000110100000000
000000000010000111000010000001011101010100111000000000
000000010000000001000010001000011010111000100100000000
000000010000001111000100001001001111110100011000000000
000001010000000011100110001000011000110001010100000000
000010110000000000000000000111011101110010101000000000
000000010000000000000110001111001000101000000000000000
000000010000000001000000001111010000000000000000000001
110000010000001101100010000001101100111000100100000000
110000010000000001100100000000101000111000101000000000

.logic_tile 23 14
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
010000000000000000000011100000001110000100000100000000
110000000000000000000000000000010000000000000001000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111001000000000000000000100000000
110000000000000000000100000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000001000000000000000000000000000000100000000
000000010000001111000000001111000000000010000001000000
000000010001010000000000010000000000000000000000000000
000000010000100000000011000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000110100100111100000000011101100110000110000001000
000011000000001111000011110000110000110000110000000010
000000000000000000000000000101011100110000110000001000
000000010000000000000000000000010000110000110000000010
000110000000011101100000000111001010110000110000001001
000000000110001101100000000000100000110000110000000000
000000000000000000000011100001001100110000110000001000
000000000000000000000000000000010000110000110000000010
000000010001010111000111010011011110110000110000001000
000000010000010000000011000000000000110000110000000010
000000010000000000000011000111101110110000110000001000
000000010000000000000111010000100000110000110000000010
000100110000010011100000000001001110110000110010001000
000011010000000011000011100000000000110000110000000000
000000010000001000000111000001011010110000110000001000
000000010000000011000100000000110000110000110000000100

.logic_tile 1 15
000000000000100111100111100001001001001100111000100000
000000000000000000000011110000001111110011000000010000
000000000000001000000000000111001000001100111000100000
000000000000000111000000000000001001110011000000000000
000000000010011000000011100011001000001100111000100000
000010000000000111000100000000101100110011000000000000
000000000000000000000000000101001001001100111000100000
000000000000001111000011110000101010110011000000000000
000000010001010000000011000111101001001100111000000000
000010010000010111000000000000001110110011000000000010
000000010000000000000000000011101001001100111000000000
000000010000000000000011100000101111110011000000100000
000000010000000011000000000101101001001100111000000000
000010010000010000000000000000101000110011000000100000
000000010000000111000111100001001000001100110000000000
000000010000000111000110010000101010110011000000000010

.logic_tile 2 15
000000000000000000000000011011100000000000000000000000
000000001010010111000010000001000000101001010000000010
101000000000001000000000000011100000000000000100000000
000000000000000001000000000000000000000001000000000000
110000000010010001100111000000001100000100000100000000
000010001010010000000100000000000000000000000000000000
000000000000000000000111000001000001010000100000000000
000000000000000111000000000000101100010000100000000010
000000010000010011100111000000011110000100000100000000
000000010000000000100100000000000000000000000000000000
000000010000001011100000011000001010000001010000000000
000000010000000011100011000011000000000010100000000010
000001010000000000000000001111001100100001010000000000
000000011110000001000000001101011000100000000000000000
000000011110001000000000001011101010110000010000000000
000000010000001011000000000101111110010000000000000000

.logic_tile 3 15
000000000000000000000110010000011110000100000100000000
000010000000000000000010000000010000000000000000000000
101000000000001111000000010111111001010111100000000000
000000000000001111000011100101101000000111010000000000
110010100000000000000010101000000000000000000100000000
000000000000001111000000000111000000000010000000000000
000010000001000000000011100011100001000110000010100100
000001000000100001000100000111101100000000000000000010
000001010000101001100110010011001101000001000000000000
000010110001000001000111011011011011000001010000000000
000000010001000011100000010001101011100011110000000000
000000010000100000000011011001111010000001010000000000
000010110000001000000111000000000000010000100000000000
000000010000011011000000001001001111100000010000100000
000000010000000111100110100111001100000001010000000000
000000010000000000100111100000100000000001010000100000

.logic_tile 4 15
000000000001101000000011100011101010101000000100000000
000000000000110011000011010000100000101000000001000110
101000000000001111100000011111001100010111100000000000
000000000000000101000011100001011001001011100000000000
010110000011001111000110011111001100000100000000000000
010000000000000001000011011001001010001100000000000000
000000000000000111100010001001111011000000100000000000
000000000110001111100000000011101110000000110000000000
000000110100100001110111010001111101010111100000000000
000011010000000000000011100111011011001011100000000000
000000010000000001000111111011111100010111100000000000
000000010000000111100111010101011101000111010000000000
000010010100000111100000000101000000100000010000000000
000000011010001001000000001101101000101001010000000000
110000010000101001100000010111111001001000000010000000
100000010001000001000010111101001111101001010000000000

.logic_tile 5 15
000010100000000000000000010111101101010111100000000000
000010000000010001000011110011011011000111010000000000
101000000000010000000110000001001100101000000000000100
000000000000000000000000000000100000101000000001000010
010100000001111000000011110101011100000001000000000000
110000000100000001000010100111011111000001010010000000
000010000000000000000010100001000000000000000100000000
000001000000000000000010100000000000000001001000000010
000000010001000000000011101000000000000000000100000001
000000010000101111000011011111000000000010001000000011
000000010000000011100111000011101001000000110010000000
000000010000000000010011111101111001010000110000000000
000010110100010111000011110000001110000100000100000001
000000010010000000000111000000010000000000001000000000
110000011100001000000010001011000001001001000000000000
100000010000001111000100001101101100010110100000000000

.ramb_tile 6 15
000011101010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010101010000000000000000000000000000
000000010001100000000000000000000000000000
000000010001010000000000000000000000000000
000000010000100000000000000000000000000000
000001010000110000000000000000000000000000
000010010001110000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000110000000000000000011110000011010000100000100000000
000001000000000111000011110000010000000000000010000000
101010000000001111100011111101111111001111000000000000
000001000110001011100011010011111101000111000010000000
000010100000100000000010100111111111000001010000000100
000000000100010000000000001001011000000010010000100010
000000000000001001000011101001101100010000100000100100
000010100000000111100011101111001110101000000000000000
000000010001001000000000000000000001000000100100000010
000000011000100001000000000000001110000000000000000000
000000011000000011100110000101011011101011010000000000
000100010000000000000000001111101000001011100010000000
000000010000010000000110110001000000101111010000000000
000000011100100111000011101111101000001111000000000100
000010110000011111000010011111111001000001010000000000
000000010000100001000011111001111010001111110000000000

.logic_tile 8 15
000111100000000000000000000011001000001100111000000000
000001000100000000000000000000000000110011000000010100
000001000000000000000000000000001001001100111000100000
000010100000000000000000000000001011110011000000000000
000000000000100000000000000000001000001100111010000000
000010101110010000000000000000001101110011000000000000
000000000001010111000000010000001001001100111000000000
000000001100000000000011100000001111110011000000000000
000001110010011001000000010111001000001100111000000000
000000011101100101000011100000100000110011000000000001
000000010000000000000000000011001000001100111000000000
000000010000000000000000000000000000110011000010000000
000001010001010000000000010000001001001100111000000000
000010111110010000000010100000001111110011000010000000
000000010000100000000110100101101000001100111000000010
000000010001000000000010000000000000110011000000000000

.logic_tile 9 15
000010000000000000000011100000001000000100000100000000
000001001010000011000100000000010000000000000000000100
101000000000011111000111111101101111101111000000000000
000000000000001011000011111111111000101001010000000000
010110101000001001100110000001100000000000000100000100
100100001010001011000100000000100000000001000000000000
000010000001010101100111001011111001100010000000000000
000011000000100001100100000101111101000100010000000000
000000010000000011100110001011001100001100000000000000
000000010010000000100000000011011011000000000000000000
000000010000000000000111000111111000010111100000000000
000000010000001111000110000111101010000111010000000000
000000111011011000000010000111111000101000010000000000
000001010000101111000000000101101000010010100000000000
110000010000000000000111000101100000000000000100000000
100000010000000000000011100000000000000001000000000100

.logic_tile 10 15
000001000001001111100111110001111010010111100000000000
000000100000100001100011111101011110000111010000000000
101000000000001011100111101001011000111110110000000000
000000000001001101100111000111011101111110100010100100
000000000000000111000010100001001001001111010100000001
000000000001010111000100001111011011011111100000000000
000110000000000101100110001011101110010111100010000000
000000000000000101000010001011101100001011100000000000
000000110001010101100010010011011010101011110000000100
000000011011010001100111101001101101110111110000000100
000000010000001000000011010011011110010101010000000000
000000011110100111000111110000010000010101010000000100
000010010001011001000011101101001101111110110010000000
000000010001100111000100000011011000110110110000000100
110000010010000000000011100101101011000001000000000000
100000010000001001000000000111001001000001010000000000

.logic_tile 11 15
000000001010001000000110010001111000000011111000000000
000000000000000001000010000000101000000011110000010001
000000000001010011100011110111001100000011111000000000
000000001110000000100011010000011011000011110000000001
000000000000110011100111000011001110000011111000000000
000000001110010000000010000000011001000011110000000001
000010001110001000000110010101001110000011111000000000
000011000000001011000010000000111001000011110000000001
000000010000100001000111110111111010000011111000000000
000000010101010001000111110000001010000011110000000001
000000011010001001100000000011111111000011111000000000
000000010000001111000000000000001100000011110000000001
000010010000000001100010000101101100000011111000000001
000001010000000001000011100000111100000011110000000000
000000010000001111100000000101111000000011111000000000
000000010000010001000000000000111110000011110000000001

.logic_tile 12 15
000000100000000101000000000001111011101001000001000000
000000000010000000000000000011011010010000000000000000
101000001000001101000000000111011110101001010011000000
000000000001010001000000001111000000010111110000000100
000000100000011101000000001101111001110000010000000000
000000000001111111000000000101101100100000000000000000
000000000000000111100000010111111000111100000000000000
000000000000000000000010001011000000111110100001000100
000100110000000111100111000011111111101000000000000000
000011010000000111000000000101001010100100000000000000
000000010000001001000000000101101101100000000000000000
000000010100001011000000000001001100110100000001000000
000000010000000011000110110011001010101011110100000000
000000010000100000100010000000000000101011110000000000
000010010000001001000000001111101110111100000000000000
000001010000001011100010001111010000111110100010000001

.logic_tile 13 15
000000000100000001000011000111111010101111000100000010
000000000000000111100111100011011001111111000000000000
101000000000001001000000000001000001101001010000100000
000011000001001011100011111111001100011001100000000000
000000100000000111000000000000001111111101000010000000
000000000100000011100010010001001110111110000001000000
000000000000010001100000000111011101110000010000000000
000000000000000000000011110001001100100000000000000000
000001110000000000000010001111101100101011110100000000
000001010000000101000000001001111100010011110000000001
000000010000001001000010100101011100000110100000000000
000000010000000011100011111101011001001111110000000000
000000110000001111100000001000011101111111100110000000
000000010110000101000011100101011000111111010000000000
110000010000000111000000001001100000001111000100000000
100000010000000001000010000001101010101111010000000000

.logic_tile 14 15
000000000000000000000010000011111111101000000000000000
000000000000000000000000001011001111100000010000000000
101000000000011000000000001001100001111001110000000000
000000000000000101000000000011001101100000010001000000
010001000000001000000111000000000000000000000100000100
110010000000001111000000001111000000000010000000000000
000000000000000000000110100000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000000010000000000000000010000000000000000000000000000
000000011010000000000011010000000000000000000000000000
000010110000000011110011000000000000000000000000000000
000000011010100000100000000000000000000000000000000000
000000010000000000000010000001001111111000000000000100
000000010000001001000000001011101011100000000000000000
110011110000000000000010000111101101100001010000100000
100011110010001001000100000111111110010000000000000000

.logic_tile 15 15
000000000001000000000111010111011110010100100000000000
000000000110100000000111000000001111010100100000000001
101001000000000111100000001111000000001001000000000000
000000101000000000000000000101101110001111000001000000
010000000001000000000000000111011110101001010000100000
010000000000101101000000000011011111000010000000000000
000000000000001000000000000011100000000000000100000000
000000000000000001000000000000000000000001000000100000
000000010001011000000010101001101001011110100000000000
000000010010001011000000001111011110011101000000000000
000001010000001101110000000011001110101001010000000000
000000010000101001000000000111011101000001000001000000
000000010000000000000011000101001110110000100010000000
000000010010001101000100001111001100110000000000000000
000001110000101101000010010011001111101001010000000000
000010110001010101000110100111011100000001000001000000

.logic_tile 16 15
000000000000001000000110010011001011010100000100000000
000000000000000001000111010001011011010100100011000000
101000101010001101000110001111001010010000100100000100
000001000110000011100000001001001101010100100001000000
110000000000000001100111100000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000001000110001111001111010000100110000001
000000000110001101000000001001011010010100100000000110
000001010000000111100010001011111000001111110000000000
000010110010000001000110010001101100000110100000000000
000010010000100000000011101101001001011110100000000000
000000010001000001000000001011111000011101000000000000
000000010001010111100110001001011001010110110000000000
000000010000000000000000001111101010010001110000000000
000000010001000101000011100111111100000010100000000000
000000010010100000000000000000000000000010100000000010

.logic_tile 17 15
000001000000000001100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
101000000000100000000000000011000000000000000100000000
000000000001000000000000000000100000000001000000000000
000000001110000000000000000011000001100000010000000000
000000000000010000000000000000001110100000010000000010
000000000001001111000110000000000000000000000000000000
000000000000110001100000000000000000000000000000000000
000000010001000101010000010000000001000000100100000000
000000010000010000000010000000001011000000000000000000
000010010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000110000000101100000001000011010101100010000000100
100001010000100000000000000101001000011100100000000000

.logic_tile 18 15
000000001111010000000000000101100000101001010000000000
000000000000100000000000001011000000000000000000000001
101000100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
010000001010000000000111100101101011101000000000000000
110000000010000000000011111011111111110100010000000000
000000000000001101000000010000000000000000000000000000
000000001010000001000011010000000000000000000000000000
000001010000000000000011110000000001000000100100000000
000000110000000000000011010000001010000000000000000000
000000010000000001000000000000000001001001000000000000
000000010000000000000000001011001100000110000000000000
000000010000000000000000000000000000000000000000000000
000000011100100000000000000000000000000000000000000000
000001010000001000000010000000000001000000100100000000
000000111010000011000000000000001110000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000100100000000000000001000001010101111000010000101
000001000000000101000000000111001010011111000000000000
101000000000000000000000000000000000000000100100000000
000000000001001001000000000000001111000000000010000000
110000001110001111000000000000000000000000000000000000
110010000000000111100000000000000000000000000000000000
000000000000100000000000001000011000101000000000000000
000000000001000000000000001111000000010100000000000000
000000010001010000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000001000000000000000110000000
000001010110000000000000000000000000000001000000000000
000000010000000000000111100111100000000000000100000000
000000010000000000000010100000000000000001000000000000
000000010000100011100000010000000000000000000000000000
000000010000000101100010000000000000000000000000000000

.logic_tile 21 15
000000000000001000000000000000000000000000000100000000
000000000000001111000011100001000000000010000000000000
101000000000000000000111111000000000000000000100000000
000001001010000000000111101001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000001000000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100001000000000101100000000000000100000000
000000010001010000100000000000100000000001000000000001
000000110000000000000000000111011000101000000010000001
000000010000000000000000000000010000101000000001000110

.logic_tile 22 15
000000000000000000000000010101100001101001010100000000
000000000000000000000011001011001001011001101000000000
101000000000001101000110000101100000010110100010000100
000000001000000111000010100011100000111111110000000000
010000000000001000000111100000000000000000000000000000
110000001100000001000000000000000000000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000100010000000111000000011000011000110100010100000000
000000010000000000100011001001001001111000101000000000
000000010000000000000000001000011000000001010100000000
000001010000000000000000001001010000000010101001000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
010000010000000000000000001001100000111001110100000000
010000010000001111000000000111101010010000101000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000001000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000100100000000
100000010000000000000000000000001100000000000000000000

.logic_tile 24 15
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010110000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000100100010000000000001011011100110000110000001000
000001001010000111000000001001100000110000110000000100
000000000000000011100111000001001100110000110000001000
000000000000000111100010010000010000110000110000000010
000001100000010000000011100101101110110000110000001000
000001000100000000000100000000110000110000110000000010
000000000000000000000011100001101010110000110000001000
000000010000000000000011100000010000110000110000000010
000000000000010011100111000011011110110000110000001000
000001000110000000000110010000010000110000110000000010
000000000000000111000000010101101110110000110000001000
000000000000000001100011000000110000110000110000000010
000000000000000000000011000001111000110000110000001000
000001001010000000000110010000010000110000110000000010
000000000000000000000000010011111100110000110000001000
000000000000000000000011010000010000110000110000000010

.logic_tile 1 16
000010000000011000000010000000000000000000100100000000
000010000000000001000000000000001010000000000000000000
101000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
110000000000000111100011100000011110010100000000000000
000000001010000000100100000111010000101000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000100000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000111000110001000000001001001000000000000
000000000000000000000000001111001101000110000000000000
000000000000000001100000000000011110001100000000000000
000000001010000000000000000000011000001100000000000000
000000000000000000000000010000001010000100000100000000
000000000000000000000011110000010000000000000000000000

.logic_tile 2 16
000000000000000000000111011000011010000001010000100000
000010000110000000000011011011010000000010100000000000
101000000000000000000000000111000000000000000100000000
000000000000000000000011100000100000000001000000000000
110000000000000000000110001001011110111000000010000000
000000000000000000000000001001111001100000000000000000
000000000000001000000000010000000000000000100100000000
000000000111000101000010000000001100000000000000000000
000110001100000111000111100101100001010000100000000000
000000000000000000100000000000001101010000100000000010
000000000000000000000000000111011100010100000000000000
000000000000000000000010000000010000010100000000000010
000000000000010001100011000000001100000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000100000000000010101011100010100000000000000
000000001011000000000011100000110000010100000000000010

.logic_tile 3 16
000000000100010000000011101001111100000000100000000000
000000000000001101000100000001011111000000110000000000
101000000000000001000110011101000000000000000000000110
000000000000001111100010001101100000101001010000000000
110100000001010111000010101101111101000001010000000000
010000000000011111100000000101001001100001010000000001
000001000000001101000000000111101011010111100000000000
000010100000000001000011100111101110001011100000000000
000100000000000000000000000000001110001001010000000000
000010000110000000000010000111011000000110100000000000
000000000001011011000110010111111100101000000100000001
000000001010101101100110010000000000101000000000000000
000000000000000101100110000001111111000001000000000000
000010000100011001000010100101111101001001000000000000
110000000000000001100111000001111110010111100000000000
100000000000001111000111100101011001001011100000000000

.logic_tile 4 16
000010100000000011100000011001011101010111100000000000
000000000000000111000011010101011000000111010000000000
101000000001011001100000010111111110000110100000000000
000000000000100111000010000111011111001111110000000000
010000000101001111100110001111100000101001010100000000
010000000000010001100110110101000000000000000001000000
000100001100001101000000000101011101000001000000000000
000000000000000001100010010101001100000010100000000000
000110000000000000000000000101011111010111100000000000
000000000110000000000011100001101101000111010000000000
000000000000001001000111001000000001100000010100000000
000000100000001111100111100001001011010000100001000000
000100000011000000000110010000000001100000010110000000
000001000000101001000011001101001001010000100000000000
110000000000001001000011011111001101001001010001000000
100000100101000111000010110101111111000010100000000000

.logic_tile 5 16
000000000001110101000010100000011011000000110000000000
000000001010000000000011110000011010000000110010000000
101000000000000101100000011001000001010110100000000000
000000000000000000000010101111101110001001000001000000
000000100101010111000000000000011000010100000000000000
000001100000000000000000000111000000101000000000000010
000001100101010101000000000011011100000000010000000001
000011100000000000100010101111011110000010110000000010
000010101000001000000011100001001100101000000110000000
000001000111000111000110001011011010101110000000000010
000000000000000000000110101111001010100001010110000010
000000001110000000000110011011101000100010010000100000
000000000100000101000111000000000000000000000000000000
000010000000000011100010100000000000000000000000000000
110000000000000000000000010000011000010100000000000001
100000000000000111000010011001010000101000000000000001

.ramt_tile 6 16
000011000000000000000000000000000000000000
000011100100000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000010100001000000000000000000000000000000
000001000001100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010100001000000000000000000000000000000
000001101110100000000000000000000000000000

.logic_tile 7 16
000110100001011000000000000101000000000000000100000010
000001000010000111000000000000100000000001000000000000
101000000000000000000000000000011000000100000100000010
000000000000000000000010100000010000000000000000000000
000010100000000001100000010011001110000001010000100000
000011000001001111000011110101011000000001100000000000
000001001000000000000000010001011100001000000000000000
000010100000000000000011101011011111001110000000100010
000000001010000011100111000111001110010000100000000000
000010100010000000100100000001101111010100000000000010
000000000000010000000110011001011110001101000000000000
000000000001100000000010001011011111000100000000000010
000000000000001000000010110000011010000100000100000010
000000000100000001000111110000010000000000000000000000
000000000000010000000111000000000000000000000100000000
000000000000000000000000000101000000000010000000000001

.logic_tile 8 16
000001100001010000000000000101101000001100111000000010
000001001010000000000000000000000000110011000000010000
000001000000000000000000000000001001001100111000000000
000000100110000000000000000000001100110011000001000000
000000001000000000000000000111101000001100111000000000
000010001111000001000000000000000000110011000000000001
000000000000000000000000000000001000001100111000000010
000000000000000001000000000000001010110011000000000000
000000100010001000000000000000001001001100111000000000
000001000000100111000011110000001110110011000000000001
000001001010000001010000000011001000001100111000000001
000010100000010000000000000000100000110011000000000000
000000000010000000000000000000001000001100111000000100
000010000000000000000000000000001100110011000000000000
000000000000101001000010000111101000001100111000000000
000000100001010111100100000000100000110011000001000000

.logic_tile 9 16
000001100011111001000111010001111010110011000000000000
000011001110100111000011100001001010000000000000000000
101000001110000011100011101000000000001100110000000000
000000000000000101000010101101001010110011000000000000
000000001000001111000110110111001110001000000000000000
000000101010001011000110000111011001000001000000000000
000000000001000001100111011001111100100000000000000000
000000000000001111100011100111001011000000000000000001
000010100000001001100010001011111001001000000000000000
000010100000011011000100001111111010000001000000000000
000010100000000011100110000111011001110011110101000000
000000000000000111000000000001111111110111110000000000
000001000000001111100010011011001100100000000000000000
000010100000000001000111100111011011111000000000000000
000000000000001111000011110011011011100010000000000000
000000000000100001100110001001011100001000100000000000

.logic_tile 10 16
000000000001010001100000000001011001010110110110000100
000000000001011101000010110000011101010110110000000000
101000000000101000000111101101001110001111110000000000
000000000001000001000011111101111110000110100000000000
010001100000000111000010101101001100101011110000000000
100011000010010000100110001101101101110111110010000100
000000101000000001100011100000011011001011110110000000
000010001011010000000111111111001001000111110000000000
000010000001000001000000010111011101010110110000000000
000011000000100000000010110001001001010001110000000000
000000000100100001000000000001001111010110110000000000
000000000111000000100010010111101011100010110000000000
000001000000000001000010000111111001001111010100000001
000000000000000001100111100000111000001111010000000001
110001000000000000000000000000001010000011110000000000
100000000000100000000010010000000000000011110000000000

.logic_tile 11 16
000100100000001000000000000101111010000011111000000000
000001000101010001000000000000101000000011110000010001
000000000001010000000111010101001110000011111000000000
000010000001010111000110000000001101000011110000000001
000010000000011001100110010101011001000011111000000000
000001100000001111000010000000111000000011110000000001
000000001000001000000110010101001100000011111000000000
000000000110001111000011100000111100000011110000000001
000000000000000111100011110111001011000011111000000000
000000000000000000100111110000001100000011110000000001
000000000000001011000011100111111111000011111000000000
000000000001010001000000000000011101000011110000000001
000000000001001111000010000111111101000011111000000000
000000000000101111100000000000101001000011110000000001
000101000100001001100111100101101111000011111000000000
000000100110000011000111110000111110000011110000000001

.logic_tile 12 16
000100000001001011100111000001011100001100111001000000
000000001110101011100000000000001000110011000000001000
000000000000000011100111000101001001001100111010000000
000000000110000000100100000000101010110011000000000000
000000000000001111000111000001101001001100111000000000
000000000110001111000100000000001110110011000000000000
000000100001010111000111000011101001001100111010000000
000001000000101001000000000000001001110011000000000000
000011100000000001000000000011101000001100111010000000
000011000000000000000000000000101010110011000000000000
000000000000101011000010000011101000001100111000000001
000000000001001111100010000000101001110011000000000000
000000000000000000000000000011001001001100111000000000
000000101010000000000000000000001010110011000000000000
000100000000100001000000000101101000001100111000000000
000100000000010000000000000000101010110011000000000000

.logic_tile 13 16
000010000011000011100000011011111011101001000000000000
000000000000100111100010101011011010010000000000000000
101000000000001001000111110001011110010101010000000000
000000000000001111100110000000000000010101010010000000
000010100001010001000000001011011101110111110100000001
000010000000100111000011001101011001111001110000000000
000000000001010001000110011011011100111011110110000000
000000000000001011100010101011001111101011110000000000
000010100010111001100000001001011011110110100000000000
000001000000000001000010000001001111111100000000000000
000000000000001001000011010011001011101000010000000000
000000000000000001100111001101101001000000010001000000
000000000001010000000000001001101110100000010000000000
000000000000100011000010001011001001010100000000000000
000000001010000011100111101111111110101011010000000000
000100000000000000000000000101101010000111100000000000

.logic_tile 14 16
000001000001010101000010011000000000001001000000000000
000010000100001111100111111001001100000110000000000000
101000001000000111100000010111111010100000010000000000
000001000000000000100011100001111110010000010000000001
010010000000000111000111101101100001010110100100000100
110000000001000000000100000101101101110110110010000010
000000000000000011000011110101011011101001010100000001
000000000000000001100010001001001000010101100000000010
000000000000000000000000001101111000010110100101000000
000000000110000101000000000101101001010110110010000000
000000000001000000010010111001011011110000010111000000
000000001010000000000011100001001111110001110010000000
000000000000001001000000001111111001000110100000000000
000001000000100011100000000101001101001111110000000000
000000100000000001000110001111101111100000000000000000
000001000001010001000111111011001010101001010000000000

.logic_tile 15 16
000000000000001111100010101111101001010010100000000000
000000000000001011000110110111111001110011110000000000
101001000000000111000010100001000000010000100000000000
000000100000100000000111100000001001010000100000000000
110000000000000001100011101001001110000001110010000000
010001000000000001000010000111001010000000110000000000
000000001111000111000010100101011110001001000010000000
000000000010110000000111010011101110001110000000000000
000000000000001101100000010111111010101001110100000000
000010000000001111000011110111011100101000010010000010
000001000000000000000110101101111110100000000000000000
000000101000000000000000000001111010010110100000000100
000000000000000111000111101101011100010110110000000000
000000000000001011100000000101111001111001110000100000
000000000000001101100011001111101111110000100000000000
000000000000001111000110001001111000100000010010000000

.logic_tile 16 16
000000000000000000000111110111111001101000000000000000
000000000000000111000111000001111100000110000000000000
101010100000000111100111110111100000000000000000000000
000001000000000000000111001011100000010110100000000000
110010100001110000000000000001011011101001110100000001
110000000100010000000000000001111110101000010010000010
000010100000100001100000011011111010000111010000000000
000000000001000000000011001001001101101011010000000000
000010000010100001000010100001100001001001000000000000
000000000001000000100100000000001101001001000000000000
000000001110101000000000010111011000101000000000000000
000000000001000101000010000000010000101000000000000000
000000000000110111000011000000001100000001110000000100
000000000010000000000100001001011110000010110000000000
000000000110000111000110101001001110100000000000000000
000000000110000001100111100111001100100001010000000000

.logic_tile 17 16
000010000000101000000000000000000000000000000000000000
000000001001011001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001110000011100000000101011111111101110000000000
000000000000000001100010000000101010111101110000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000110000000000000
000000000000000000000000000101001000001001000000000000
000011000000000000000000000111100000000000000000000000
000011101110000000000000000101000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010101100000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000

.logic_tile 18 16
000011000110100000000011111101001101111001110000000001
000000000100001111000111111101101001101000000000100001
101000001100000101100111111111001101000010010100000000
000000000000001111000011000001111101010010110000100011
010000000000001000000010101000001110000001010000000000
010010001100010111000110100111000000000010100000000000
000000000000000101000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010011100000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000010000101011111010110000010000000
000000000000000000000010000000101011010110000000000000
000000000000001000000010001011111000000110000000000100
000000000000001111000000001011111111000100000000100000
010000000000000101000000000001011010001001010000000000
010000000000000000100000000101001001010110100010000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100001000000000000000000000000000000
000010001100100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 16
000000000000001000000000001011111111011100000000000000
000000000000000111000000001111001000111100000001000000
101000000000000000000000011000000001111001110010000000
000000000000101101000011110101001011110110110000000001
110000000000000000000000001011111101000000000010000000
010000000000000000000000001111101001000000010001000000
000000000000011000000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000110010000000000000000000000100000010000000000
000000000000000000000010000111001000010000100000000000
000001000000000101000011100000000000000000100100000000
000010000000000000000000000000001111000000000000100010
000000000000010001000000000000000001001111000010000000
000000000000100000000011110000001000001111000010100000
110000000000000000000010100000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 21 16
000000000000101000000000010000000000000000000000000000
000000000001010011000011100000000000000000000000000000
101000000000000011100000010101011100101000010000000000
000000000000000000100010001011101110011000100000000000
010000000000000000000010010000000000000000000100000000
010000000000000101000011110011000000000010000000000000
000010000000001000000000001000000000000000000100000000
000000000000000111000000000111000000000010000000000000
000001000110001000000110100101000000000000000100000000
000000000000000111000000000000100000000001000000000000
000001001010000111100000001001000001110110110000000100
000000000000001111000000000011001010101001010000100000
000000101110000000000000001111101110101000010000000000
000001000001010001000000000011101011101000100000000000
110000100000001001000000010001111111101001110010000100
100001000000010111000010100101101000101000100010000000

.logic_tile 22 16
000000000000000000000110110000000000000000100100000000
000000000000000000000011000000001111000000000001000000
101000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000001
010000000000000000000010110011100000000000000100000000
010000000000000000000111110000000000000001000000100000
000000000000000000000110000000011010000100000100000000
000000000000000000000100000000010000000000000000000000
000010100000000000000000001101000000100000010000000000
000001001110000000000000000111101011101001010000000100
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110100000011110000100000100000000
000000000000100000000000000000000000000000000000000000
000000000000001101000000000101011110010111110000000000
000000000000000101000000000000100000010111110000000000

.logic_tile 23 16
000000000001010111100000001001011001011001110000100000
000000000000100000000010010101011101010110110000000100
101000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000011000000000001000110000000000000
010000000000000000000100001001001101001001000001000101
000000000000000001000000001000000000000000000100000000
000000000000000000000011101111000000000010000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000011110000010000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000010010000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000010100000011000000010000101001110110000110000001000
000000001010000111000110011111000000110000110000100000
101000010000000111000000000001011100110000110000001000
000000010000000000100011110000010000110000110000000010
000000100001010111000011100101011010110000110000001000
000001000110001111100111110000100000110000110000000010
000000000000001111100011100101001010110000110000001000
000000000000000111100000000000010000110000110000000010
000000000000000000000000000011111000110000110000001000
000000000000000000000000000000000000110000110000000010
000000000000000111100000000001101000110000110000001000
000000000000000000000010010000110000110000110000000010
000010100001010000000010000111101000110000110000001001
000000001000001111000000000000110000110000110000000000
000000000000000000000000010101111010110000110000001000
000000000000000000000011100000010000110000110000100000

.logic_tile 1 17
000000000000000000000000000111100000001100111000000000
000000000110000000000010100000101100110011000000000010
000001000000000000000000000101101000001100111000000100
000010100000000000000000000000000000110011000000000000
000000000000000000000000000011101000001100111000100000
000000000000000000000000000000000000110011000000000000
000001000000000101000000000000001001001100111000100000
000010100000000000000010100000001011110011000000000000
000000000001011000000110100011001000001100111000000010
000010000000000101000000000000100000110011000000000000
000000000000000101100010100000001000001100111000000000
000000000000000000000000000000001110110011000000100000
000000000000000000000000000000001000001100111000000000
000000000000000111000000000000001001110011000000100000
000000000000000000000000000000001001001100111000000000
000000000000000000000010010000001101110011000000000010

.logic_tile 2 17
000010100001010000000111100000011111001100000000000000
000000000000000111000100000000011101001100000000000000
101000000000000000000111001000000000000000000100000000
000010000000000000000000000111000000000010000000000000
110000000000010001100010000001000000000000000100000000
000000000110000000000000000000100000000001000000000000
000000000000000000000000001111100000000000000000000000
000000000000000000000000001111100000010110100000000000
000000100001010000000000000111000000010000100000000001
000001000000000000000000000000101011010000100000000000
000000000000000000000000011101000000000000000000000000
000000000000000000000010001111000000010110100000000000
000010000101110000000000010000011000000100000100000000
000000001010000000000010000000010000000000000000000000
000000000000001000000110000001000000000000000100000000
000000000000000111000011100000000000000001000000000000

.logic_tile 3 17
000010100000000011100000000000001010101000000100000000
000000000000001101000011101101000000010100000000000000
101000001110000000000010000000001110101000000100000000
000000000000000000000100001101000000010100000000000000
010000100001011000000010101101011101000110100000000000
010001000000000001000110110011101111001111110000000000
000000000000001101000110010101000000010000100001000000
000000000000000011000011110000101010010000100000000100
000010000001000000000000011000000000001001000000000100
000000000110100000000010000101001000000110000000000100
000000000000101111000111110011111011001001000001000000
000000000001011011000010000001111001101001000000000000
000110100001010001100111011111011100010111100000000000
000000000100000000000010100111111110001011100000000000
110000000000000001000111001011001111000000000000000000
100000000000000000100000000101111011001001010000000000

.logic_tile 4 17
000000000000011000000111000011011110000011100000000000
000010000000000101000110010000111111000011100000000000
101001001110100000000000000111000000000000000100000001
000000100001010000000000000000000000000001001000000000
010000000000001101100011100111001101000010000011000110
110000001010011011000010101001111111000000000001100010
000001100000100101000000000011011110000001010010000000
000011101011000000000000001001011110100001010000000000
000011000010101000000111010101000001001001000010000100
000000000100000001000111100000101110001001000000000000
000001000000100001100000000000001100000100000100000000
000000100001010111100000000000010000000000001000000000
000000000000001001000011100101011111000010000000000000
000001000100001001000111010101101010000000000000000000
110000001000001001100111011001011100000010000000000000
100000000000001011000011010011001010000000000000000000

.logic_tile 5 17
000000001000010000000000001111011110000010000000000000
000001000000001001000011100111111000000000000000000000
101000000000000011000110111001111010100000000000000000
000000000100000000100010101001111010000000000010000000
010010100000001001000010000111000000100000010100000001
010000000000000001000100000000101010100000010010000000
000000000000000001000110011000000000100000010110000000
000000000000000000000010000001001101010000100000100000
000010000000001000000110000011101110001101000000000010
000000000000001011000000000111001011001000000000000010
000000000000000111010000000111111010101000000100000000
000000000000000000000011110000000000101000000000000010
000000000000000001000011110101100001100000010101000000
000000000000000101100110000000101101100000010001000001
110010000000010001100000010111001101000010000000000000
100000000100000000000010011011101011000000000000000000

.ramb_tile 6 17
000010100000000000000111110101101110000000
000000010000000000000111110000000000000000
101000000000000011100000000101001100000000
000001000000000000100011100000000000000000
110000000000000001000011100011001110000000
110000000001010000100100000000000000000000
000001000000100000000010010101001100000000
000000000000111111000011111001100000000000
000000101110110001000011001001101110000000
000001001100001001000000000111000000000000
000010101110000000000000001001101100000010
000001001010000001000000001111100000000000
000001000000000000000010000101101110000000
000000000000001001000000001001100000000000
110000000000000011100000010101101100000000
010000000110000000000011001011100000000000

.logic_tile 7 17
000000000001010101100010001111101100001000000000100000
000000000000000000000100000111101111001101000001000000
101000000000001000000110100111000000000000000100000000
000000000000000101000000000000000000000001000000000000
000000000001101001100000000101001101000001010000000000
000000000000100101000000001011011110000001100001000000
000010000000000000000000010101011110001001000000100000
000011001110000000000010100001001101001010000000000000
000000000000000111100011111001101110001000000010000000
000000000000000000100111000111111111001101000000100000
000000000000000000000010101111011111000000100000000001
000110001010000000000100000111101011010100100000000000
000000000000000011100011111111001101000001110000000000
000000100001001011000111010111011000000000010000000110
000000000001011111000000000111011111000000100000000000
000000001010001011000010111001101101010100100000000010

.logic_tile 8 17
000111000001011111100111100000001000001100111000000000
000000001101111011100100000000001100110011000000010010
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000001
000001000101010111000000000000001000001100111000000000
000010000000100000100000000000001010110011000000000001
000000001110000001000111100000001001001100111000000010
000000000000000000100000000000001111110011000000000000
000000100000101000000000000000001000001100111000000000
000011000100010111000000000000001110110011000000000001
000000000000000001000111100000001000001100111000000100
000000000000000000000100000000001000110011000000000000
000000100111110111000000001000001000001100110000000010
000001000000010000100000001101000000110011000000000000
000001001111010000000000001001011010111011110000000100
000110100000000000000011110011001001110011110011000000

.logic_tile 9 17
000010000011010000000010100011011100001011110101000000
000010100000101111000110110000101110001011110001000000
101000000000000101000011101111000000010110100100000001
000000000100000011100100000001001001111001110000000000
010000000100111001000110010011000000010110100110000000
100000000110011111000011111001001111111001110000000010
000000000000000111000000001011111110001111110000000000
000000100000000000100010001001011010001001010000000000
000000000000000011000010000101100000011111100110000000
000000001110000000100000001101101110101001010000000010
000010001010000001100010001111111100011110100000000000
000011100000001001000000000111101011011101000000000000
000010000001010011000111010011101111101110000000000000
000010000110000000100011110001111000101101010000000010
110000001101011000000111100101101010101000000000000010
100000000000000101000100000000000000101000000001000000

.logic_tile 10 17
000000001010000000000010000001100000001100111000000000
000100000000001001000000000000101000110011000000000000
000001001110100000000011100101101000001100111010000000
000000000001010000000100000000101111110011000000000000
000000000000000000000010000000001001001100111000000000
000011000000001111000000000000001111110011000000000000
000000000100000000000010100000001000001100111000000000
000010000000000000000000000000001001110011000000000000
000100000000010000000000000101001000001100111000000000
000000000100000000000010100000000000110011000000000000
000001000000000000000000000111001000001100111000000000
000010100000000000010000000000100000110011000000000000
000000000001000000000010110000001000001100111000000000
000000100000010000000110110000001101110011000000000000
000000001110000000000111000101001000001100111000000000
000000000000100000000000000000100000110011000000000000

.logic_tile 11 17
000011000001100011000011100011111000000011111000000000
000011000000110000100000000000011100000011110001010000
000000000000101001100011110101011111000011111000000000
000000000001011111000010000000001101000011110000000001
000000000000010001100000010101001101000011111000000000
000000000000001101000010000000101101000011110000000001
000010001100000000000000010111011101000011111000000000
000000000000000000000011110000101111000011110000000001
000000000001111111000111100111111011000011111000000000
000001001010010001100111110000011000000011110000000001
000001000000000111100111110111101111000011111000000000
000010001010001111100111110000101000000011110000000001
000010100000100111100110000001001101000011111000000001
000000000000010000100000000000111001000011110000000000
000100000100001111100111110011001000110000111010000000
000000000000000001000011100101101000001111000000000000

.logic_tile 12 17
000000000000000011100011110001001000001100111000000000
000000000000000001100011110000001000110011000001010000
000000001110000011100111000101001001001100111000000000
000000000000000000100100000000101101110011000001000000
000010100000001111000111000001101000001100111000000000
000001000000001111000100000000001001110011000000000000
000000000000100011100011100011001001001100111000000000
000001000001010000000010000000101001110011000000000000
000010000000000000000000000101001000001100111000000000
000000000010000000000010000000001010110011000000000000
000000001110000000000111000011101000001100111010000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101010110011000010000000
000000000000001000000000000101101001001100111000000000
000000000100001011000000000000101110110011000000000000

.logic_tile 13 17
000001000000000011100110110111001001101000000000000000
000000001010001111100010101101011111010000100000000010
101000000000100001000110100101001001101000000000000000
000000000011001111100011010111111000100000010000000010
000000000000001111100011111101001010010011110100100000
000000000001010011000011100001101010110011110000000000
000000000000011011000010100111011000101011110100000000
000000100000000101100100001111011000110111110000100000
000000000000000011100110100011101111101000010000000000
000000000110000000000010011101101011000000100000000000
000000000000000000000110010101011101100000010000000001
000000000000000000000111010111111001101000000000000000
000000000001000011100000010011001101111111110100000000
000010000000100001100010101011101010111001010000000100
110000001010000000000010001001001010101000000010000000
100000000001000000000100000101011110011000000000000000

.logic_tile 14 17
000000000000011001000000001101101011101000010000000000
000000000000000111100000000111101100000000010000000000
101001000000000011100011101001000000111111110100000000
000000100010001001100000000101000000010110100000000010
000000000000000000000011011011101010110000100000000000
000000000100100111000111110001111100010000100000000000
000100000001011000000011100011011001101001000000000000
000000000000000101000010011011001101001001000000000000
000000000000000101000111101001111101001111000000000000
000000000000000001000000001011101111000111000010000000
000001100110000111100110100000000000101111010110000001
000010100010001101100010010111001100011111100000000000
000000000001001011100000000001011000101001010000000000
000000000000100001000000001101000000101010100000100000
000010100000000011100110001101101111010001100000000000
000001001000001001100000000111101100101001110000000000

.logic_tile 15 17
000000000000000000000110001000011001011100000010000000
000000000000000101000010000011001111101100000000000000
000000000000000001100111111001011110001111110000000000
000001000000100000000110011011111010001001010001000000
000000001010101000000111001011011100110100010000000000
000000000011001001000100001001101001110110100000000000
000011100001000001000000010111011011001011100000000001
000010100010011001000010010000101010001011100000000000
000000000000010000000011001101111110101000000000000000
000001000000000001000010000101011011000110000000000000
000000100010001011000010001011001001111000100000000000
000000000000000001000000001001111011111001010000000000
000000100000101000000010001101101000110001110010000000
000000000000001001000100001111011100110011110000000000
000000000000000000000010001001000000001111000000000110
000000000000000001000111110111001110001001000010000000

.logic_tile 16 17
000000100001101001100110100001001011101101010001000000
000001000101111111000000000111011010101001010000000000
101000000000000000000000000011100000101001010000000000
000000000000000000000000000101100000111111110000000010
000000001111000001000000011000000000000000000100000000
000000000100100001100011101011000000000010000000000000
000010000000001001100000000000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000010100000000101100000010101101100000110100000000000
000000001010000000000010000000101101000110100000000000
000010100000000011100000010011100000100000010000000000
000001000000001001000010001001001111110000110000000010
000000000000000011000000000011111011111111110000000000
000000000000100000100010010001001111110111110000000000
000000000000000000000111000101001110000010100000000000
000000000001000000000000000000000000000010100010000001

.logic_tile 17 17
000011000000010111100111100011101001101110010010000000
000000000000000000100010101001011010101101010000000000
101000000000100111100000000000001000000100000100000000
000000000101011111100011100000010000000000000000000000
010000001010011000000011001000000000100000010000100000
110000000000101001000000001001001101010000100000000000
000011100000000101010111111101101101001010000000000000
000010100000000000000010101011111111001001000000000000
000000000000000000000000001001101011100110110000000010
000000000000000001000010100011001111010000110000000001
000000001000001001100111001111000001001001000000000000
000010100000010101000100001111001011000000000000000000
000001000000000001100000000001011110000011010000000000
000000100010010000000000001011011100000001000000000000
010000000000101000000110001011001100110100000000000000
010000000001000101000010110111011000111010100000000000

.logic_tile 18 17
000000000000000111000000000001101110101000000000000000
000000000000000000000010110000010000101000000000000000
101000000000011101100000000011001110101011110000000001
000000100000001111000011100000100000101011110000000000
110000000000000000000000011101111110110001110000000000
110000000000000101000010100001001001010001100000000000
000000001100001001000010111000011000000000100000000000
000000000000000001000110100101011011000000010000000000
000010100001001000000000010000000001000000100110000100
000001000000000111000011100000001110000000000010000001
000000000000000001100000000011001000010000100000000000
000000001110001001000000000101011000100000100000000000
000001000000000111000010001101111101101111010000000101
000010100000000000100011101101101010011101000010000010
110000000010000001100000000001011001000110000000000000
010000000000001001100000000001101110101000000000000001

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000011001100000000000000000000000000000000
000011100000100000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000001100000001100000010000000000000000100110000000
000000000000000000000011100000001010000000000000000000
101000000010000000000000010011111111001000000000000000
000001000000001001000010000000101101001000000010000000
010001000000000111100111101001011111100001010000000000
010010001010000000100011100101001111010110100000000000
000000000000000001100000011011101110000110000000000000
000000000000000101000011100101101011000111010000000000
000000000000000011100000000011101110010100000010000000
000000000000000000000000000000010000010100000001100000
000000000000101111100110101011111000000001000000000000
000000000001000101000010000011011100000001010000000000
000010100010000111100000011111111101000000000000000000
000000000000000111000011010001011110100000000000000000
000000001010101101100111001101011100000110100000000000
000000000010000001000100001101111110001010100000000000

.logic_tile 21 17
000000000000000101000000010101111000111000100010000000
000000000000000000000010100000111011111000100000000010
101000100000001001100110100101111110110000010000000000
000001001000000111000000000111001000110110010001000100
010000000000000000000110100000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000010100000001001000010110101111110010000100000000000
000000000000000101000011100011111111010000010010000000
000000000000000001000000000101101010010111110000000000
000000000000000000100000000000010000010111110000000000
000010000010000000000110001111001111010110000110000000
000001000000000000000000001011011000100000000000000001
000000000000001001000111101011011011000001010000000000
000000000000001101100010001101011111000001100000000000
010000000101000001000010001111001111001000000110000100
010000000000100000000000000001011101001101000000000001

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000100000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000010100000011010000100000100000000
000000100000000000000000000000010000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000001000000001000000000
000000000000000111000011100000001111000000000000001000
101000000000001000000000000001111111001100111000000000
000000000000000001000000000000011010110011000000000000
010000000000001000000110000111101000001100111000000000
010000000000001011000000000000101000110011000000000000
000000000000001000000000001101001000111110110100000000
000000000000001011000000001011101010111011110000000000
000000000000000000000110010101011100111011110100000000
000000000000000000000010000000011110111011110000000000
000000000000000000000110000001111111000010000000000000
000000000000000000000100001011011111000000000000100000
000000000000010001100000000011101010010110110100000000
000000000000000000000000000000101101010110110000000000
110000000000000000000110011000011110010111100100000000
100000000000000000000010001011011010101011010000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000001010000000000000000000000110000110000001001
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000010
000000000000010000000000000000000000110000110000001001
000000000000100000000000000000000000110000110000000000
000110100000000000000000000000000000110000110000001000
000100001010000000000000000000000000110000110000000010
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000010
000000100000000000000000000000000000110000110000001000
000000000010100000000000000000000000110000110000100000
000110000000000000000000000000000000110000110000001000
000101000000000000000000000000000000110000110000000010

.logic_tile 1 18
000010100001010000000000000000001000001100111000000001
000000000000000000000000000000001100110011000000010000
000000000000000000000010100000001001001100111000000100
000000000000001101000100000000001001110011000000000000
000000000000000101000000000000001001001100111000000100
000001000110000000100000000000001100110011000000000000
000010000000000000000000000111001000001100111000000000
000001000000000000000000000000100000110011000000100000
000010000000000000000010000000001000001100111000000000
000000000100000101000110100000001010110011000000100000
000000000000000000000000000001101000001100111000000000
000000000000000101000000000000000000110011000000000010
000000000000000000000110100000001000001100111000000000
000000000100000000000000000000001101110011000000100000
000000000001010101100000000111101000101100100000000000
000000000000100000000000000000001101101100100000100000

.logic_tile 2 18
000010100000001000000000011000000000000000000100000000
000000001010001111000011101011000000000010000000000000
101010000000000000000010001001001110110101010001000000
000001000000000000000110011001011111111000000000000000
110000000001000111100000000101100000010000100000000000
000000001010000000000000000000101010010000100000000010
000000000000000000000000000011000000000000000000000000
000000000000000000000010111011000000010110100000000000
000000100000001000000111000000000000000000000000000000
000001000110000001000100000000000000000000000000000000
000000000000000000000000010001100000000000000100000000
000000000000000000000011110000100000000001000000000000
000000100000000000000010000000000000000000100100000000
000011001010000000000110010000001001000000000000000000
000000000000000000000000010000000001001001000000000000
000000000000000000000010001011001111000110000000000000

.logic_tile 3 18
000000000000101000000000011000000000000000000100000100
000000000000000011000011111111000000000010001000000000
101000000000000111000111101111011010111001100010000000
000000000000001001000100000001101101110000010000000000
110000100000000101100011100000001100000100000100000000
010001000110000000000100000000000000000000001000000000
000000000000000011000000010000001010000100000100000000
000000001010000000100010000000010000000000001000100000
000000000001000111100011110001111000000001000000000000
000010000000100000000011010101101000000011010000000000
000010100000000000000000001101111101000100000000000000
000001000000000101000010101101001000001110000000000000
000001000001010001000010001001101101110101010000000000
000000101010000000000000001011011000110100000000000000
110000100000100000000011101111001001000101000000000000
100001000001000000000010101111011000000110000000000000

.logic_tile 4 18
000100000000010011100010100001111000011001110100100001
000000001010000000000111000101011111111001100010000001
101000100000000001100110101011001110011101010110000000
000001000000001101000011001011011101110101010011000001
110000000101010101100011110101001100010100000001000000
010000001010000000000110100000100000010100000000000001
000000001010101101100000010001101110100001010000000000
000000000000010101000010100001001001111010100000000000
000000100000001001100110000111111011001000010110000100
000001000110000101100011111001011010111111110001100100
000010100001010000000110011011101011100100110000000000
000001000000100011000010001111011110101101110000000000
000000000000000111000011001111111011001000010101000100
000000001010000000000011101111001001111111110000000100
000000000000100000000110110111011100010000100000000000
000010100000010001000010101011011111000010100000000000

.logic_tile 5 18
000010000010000111100111111001011011101100100000000000
000000000000000011000011110101001001101101110000000000
101000000010001011100010010001011001101001010101000100
000000000000001111000111010111101001010101100001000010
010010000000110001000011110101101000100010000000000000
110000001011010000000011100101111000001000100000000000
000000000000000001100111110111111001111111000000000000
000000101010000111000110101101101111010111000000000000
000000000010100000000000000000011100001001010010000011
000000000000010111000000000111001100000110100000100010
000000100000000111000000001011111000110110100000000000
000100000000000001000000000001001011110101010000000000
000111000000100011100110001101011111101111010000000000
000100000000001001000000000001101011001011100000000000
000001000000000011100111010111011111100100110000000000
000010100110000001000011010001101010011110110000000000

.ramt_tile 6 18
000000001110100111100000010101011000000000
000001000001010000100011000000100000000000
101010000000001001000000000011011110000000
000001000000011101100000000000000000000100
010001000000000000000010010011011000000000
110010000000000001000011100000100000000001
000000000001000111100000000111011110000000
000000000100000000000000000001000000000001
000000000000100000000010011111011000000000
000000000001000001000111010101100000000001
000010000000001000000000001001011110000000
000001000000001111000000001111100000000001
000000000001000001000000001101011000000000
000000000110000000100010010001000000000000
110000100000001001000000001011011110000000
010001000000000111000011110111100000000000

.logic_tile 7 18
000000000110000000000000010000011011010000000000000000
000000000000000000000011001001011110100000000000000010
101010001101011000000000011111101100001001000000000000
000000000000001101000011011011111111001010000000000000
010010000000100101000011101111101011110100010101000000
110000000100011101000010110011001000110000110011000010
000101000000001011100000000011001110001101000000000000
000010100000001111100011101011111111000100000000000000
000000000000001101000110101101111111101001110101100100
000000100000001011100111000011001101101000010000000110
000010000000000111000111010011011011010000100000000000
000000000000000001000010001111101100101000000001000000
000000000110000000000111000011001110000001010000000000
000010001010000000000011110101011101000001100000000000
000000000001000111000010000001101101001001000000000000
000000000000101001100010001101101111000101000000000100

.logic_tile 8 18
000000000000101101100111000001000001011111100000000100
000010100000011111000011100001001001000110000000000000
101000000000001000000000010011011001100010110000000000
000000000000001111000011100011001101101011110000000000
010000000000000001100110100111011110101001110100000110
010000000000000001000000000011101111101000010010000010
000000000000000111100000000011011111111000000111100000
000010000000000001000000000001011110111110000001000000
000100000001000001000111101101011010101111010010000100
000000000111111011100010000111001110111111100000000000
000000000000101000000111100101011100110101100000100000
000010101011011111000100001001001110110110010000000000
000000000000101101100010100111111110111000000111000000
000000000001001011000110011101011100111110000000000100
000011101110100111000011110101101100111111110010000000
000010100001000111100111001011011010111001010000000000

.logic_tile 9 18
000000000001011101000111111111001111110100010101000100
000000000100101111000111111001101010010100100000000000
101010000000100001100011001001001011000110100000000000
000000100001010000100111111011111111001111110000000000
110000000000000001000010010101111100001011100000000000
100000000000000101100011100101101110010111100000000000
000000000110001111000000010001011110101001110000000101
000000000000000111100011100000011000101001110000000000
000010000011000101100000001111111000000010000000000000
000000000001100000100011110111011011000000000000000010
000000000000000101100010000101001111000111010000000000
000000001000000000000111101001001000101011010000000000
000000100001010001000000001101011010101101010100000000
000010100001010001100011111001101101001100000001100000
110000001011011011100011100011101000010111100000000000
000000001010000111000111100101111100001011100001000000

.logic_tile 10 18
000000000000100000000000000000001001001100111000000000
000000000111010000000000000000001001110011000010010000
000000000000000000000000000101001000001100111000000000
000000000000000000000010010000100000110011000000000100
000000000000100000000010010111001000001100111000000000
000000101010010000000011110000100000110011000000000100
000000000000000000000000010000001001001100111000000000
000000000001010000000011100000001101110011000000000100
000000000100000000000000000101001000001100111000000100
000000001010000000000000000000100000110011000000000000
000010100110000000000111000111001000001100111000000000
000001000000100001000000000000000000110011000000000000
000000000000000111100000000000001001001100111000000100
000000001110000000000010010000001100110011000000000000
000000000011000000000000000000001001001100111000000000
000000000110100000000000000000001011110011000000000001

.logic_tile 11 18
000000100110101011100000000000001000111100001000000000
000111100100010011000000000000000000111100000000010000
101001000000100000000010100000011010001011110100100000
000010000001011111000110111111011011000111110000000000
010000000000100001000000011001000000111001110000000100
100000001111000000000011110001001110010110100000000000
000000000000000001000110011000011110001011110100000100
000010100000000111100011111111001011000111110000000000
000010000000100000000111001101111010100000010000000000
000001001111000111000100000101101010010000010001000000
000000001110000000000000011111101100010110110000000000
000000000000000000000010011001101101100010110000000000
000000000000000001100000011101111010110000010010000000
000000001010000111000010000101011000010000000000000000
110000000000000001100110010011111000001111110000000000
100000000000000000000111011011111110000110100000000000

.logic_tile 12 18
000100000000001011100111000001001001001100111000000000
000010100110000111100100000000001001110011000000010001
000000001000010011100111000001001000001100111000000000
000000000010101011100111000000001001110011000000000100
000001000001110111000011100001101000001100111000000001
000010000000010000000000000000001110110011000000000000
000001000000001111000011100001101001001100111000000001
000000100010000111000000000000001001110011000000000000
000100000001010000000011100011001000001100111000000001
000000000001000000000100000000101010110011000000000000
000001000100000000000000000101001001001100111000000000
000000100000000000000000000000101110110011000000000001
000001000000000111000000000111001001001100111000000100
000010100000000000000010000000101010110011000000000000
000000001001011000000000000101101001001100111010000000
000000101010001111000000000000101010110011000000000000

.logic_tile 13 18
000000000001000011100000010001000001000000001000000000
000000000000100000100011110000001001000000000000000000
000000001000001000000011000001101000001100111000000000
000010100011010011000011100000001010110011000000000000
000001000001011000000010000111001000001100111000000100
000000100000101111000000000000101100110011000000000000
000001000000000111100000000101101000001100111010000000
000010100001010011000000000000001101110011000000000000
000000100001000000000010000111101000001100111000000000
000101000010110111000000000000101011110011000000000000
000000000000000000000000000001001000001100111000000000
000010100110000000000000000000101110110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000001111000011110000101110110011000000000010
000000000110000011100111110111101001001100111000000000
000000000000000000000011000000101010110011000000000000

.logic_tile 14 18
000010101110101001100010000001111011101000000000000000
000000000000000001000011111001011010100000010000000000
101010100000001111100000000011001010100011110000000000
000000000000001011100011110011011001010110100000000000
000000000001000101100111000101111000111000000000000000
000000000000100000000111111001001111100000000000000000
000000001110000101100010010101011000110000110000000000
000000000000101001000111100111101000110000000010000000
000010100001000001000011010000000001101111010100000000
000000000000001111100110001011001001011111100000000010
000000000000000101000000010001011100101011110100000000
000000000000001001000011100000000000101011110000000000
000000000000000000000111101011101101100001010000000000
000010000000001111000000001011011110010000000001000000
000001000001000001100000000101101011110000010000000100
000010100001010000000000001101101000100000000000000000

.logic_tile 15 18
000000000000001111000111000011001110010100100000000000
000000000000000011000011101011001000011100110000000000
101000000000001000000010100001001110010110100000000000
000001000000000111000000000101011110101001000000000000
000001000001011011100000001001101100100000000000000000
000010000001000001000011110111111001010110100000000000
000011100011011000000010110101111110110100000000000000
000010100100100001000010000001101011010100000000000000
000001000001010011100111100000011110000010100000000000
000000100000100000100011100101000000000001010000000000
000000001110001000000000001111111100101111010110000000
000000000000100101000000000101001001001111010000100000
000000000000001000000111010111111110000010100000000000
000000000000001011000010100000010000000010100000000000
110000000000000111000000010001111111110110100100000000
100000000000000001000010111111001011111110100010000000

.logic_tile 16 18
000000100000001111000000001101101100000001010000000000
000001000000011111000011110011110000000011110000000000
101110101000101001100111011001101111101101010101000000
000000000101000011000111100011101111101000010000000010
010000000000000001000111100001111001001111110000000000
010000000000000001000100001011101011001001010000000000
000000000000010011100010000111011111110000100000000000
000000000000001101000010000001111100010000000000000000
000001100000001111100011101011111001011110100000000000
000001000000000001000010000101111011011101000000000000
000000000100010111000110001001101010100001010000000000
000000000100000001000000000011011000000010000000000000
001010100000100001000110100101101100100000010010000001
000001000001000000100100000001001100100000100010000010
000000001100000111000010010111101010100000010000000000
000000000000000000000011000001001010000001010000000000

.logic_tile 17 18
000000000001011011100010101101101111001010000000000000
000000000000001111000000000111111001001001000000000000
000000001100001000000000010000011000110001010010000000
000000000000001001000010101011001001110010100010000000
000000000000001000000011111111001011010000110000000000
000000000000000011000111010101101001000000010000000000
000000001110000111000000010101001100000110110000000000
000000000000000000000011110000111111000110110000000000
000000000010001000000110000000011101101100010000000100
000000000000000001000010000011001000011100100000000000
000001001001010001100000000000011100001011100000000000
000010100000100000000010011111011011000111010000000000
000000000000000000000000010001001111001010000000000000
000000000000000000000010100001011001001001000000000000
000011001000000001000000000011111000011100000000000000
000011000001000000000000001111111011000100000000000000

.logic_tile 18 18
000000000000000000000000001101011111100010010000000000
000000000000000101000011100101111000101011010011000100
000010000000000001100011110101111000001000000000000000
000001000000000101000011101111101010101100000011000000
000000000000001001000000000011011010111001110010000011
000000001100001011000010101011111000110001110010000101
000000000000001001000111010001011001000000010000000000
000000001100000111000011001111101001000001110010000000
000000000110000000000010001111001011000110000000000000
000000000100000000000010000011101011101000000010000000
000000000000001001100000001001101010000000010000000000
000000000000000111100000000111101111000110100000000000
000000000001010000000110010101111001001001100010000111
000000000000000000000110001111001111001001010000100010
000000000000001000000110000001100001000110000000000001
000000000000000111000010000000001100000110000000100101

.ramt_tile 19 18
000000001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 18
000000000000101111100000000011001111000000010010000000
000000000001011001100011110001001001000000000000000000
101000100110000000000000011111011100001010000000000000
000000000000000101000010000101101000000110000000000000
010000000000001101000000000000001110000100000100000000
010000000000001001000010110000010000000000000001000000
000000000000000000000111101000011100000010100000000000
000000000001010001000000000011010000000001010000000001
000000000000000101100111000011100001000000000000000100
000000100100000000000011110101101000010000100001100110
000000000000000001100011100101111111011000000000000000
000000000000101111000011111011101110010100000000000000
000000000000000000000111100101011101000010000000000000
000000000000001111000011001011101101000000000000000000
000000100000010011100000000001100000100000010000000000
000000001000001111100000000011101010000000000010000000

.logic_tile 21 18
000000001010000011100111001011101100000000010000000000
000000000000000000000110000011001001010100100000000000
101000000001000000000110001001101101000010000000000000
000000000000000000000010101001101010000000000000000000
010011100001000101000011100000011100110100010000000000
110011100000000000000100000111011111111000100000000001
000001000000001001000000000000000000000000100100000010
000000100000000001000000000000001001000000000000000000
000000000000001111100000001001001101000000010000000000
000000001010000001100000000011001010010100100000000000
000001000000000011100110001000000001000110000000000000
000000101110001001100100001001001010001001000000000001
000000000000000111000110000111001100010000100000000000
000000000000000000100110000101101110100000100000000000
000000001100100000000000000011101010010000000000000000
000000000000000000000000001111001100010110000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000111000000000000000000000000000000000000000
000000000001010101000010000000000000000000000000000000
000000000000000000000000000000000000100000010000000000
000000100000000000000000001011001011010000100000000000
000001000000000000000010000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000100000000000010000000001000110000000000000
000000000001010000000010010101001111001001000000000001

.logic_tile 23 18
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001001000000000000001000
101000000000001000000000010101111000001100111000000000
000000000000001011000010000000010000110011000000000000
010000000000001000000111111101001000000001011100000000
110000000000001011000110000001100000010100000000000000
000000000000001001100000010111001001010000010100000000
000000000000000001000011110000101100010000010000000000
000000000000000000000000000111101011000000000010000000
000100000000000000000000001111111010000000100000000010
000000000000000001000000001111101111101101010100000000
000000000000000000000000001111101010000100000000000000
000000000000000001100110001111101010010110100100000000
000000000000000000000000000101111111010110000000000100
110000000001000101100110110001011111011111110000000000
100000000000000000000010000101001011010110100010000000

.logic_tile 24 18
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000001001001000000000000
000000000000000000000000001001001011000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000001011010000010100000000000
000010100000000000000000001001100000000000000000100000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000110100001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010010001000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100001000000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000010100000000111100111110000000001010000100000000000
000000000000000000000010001001001010100000010000100000
101000000000010000000011110111011010010100000000000000
000000000000100000000110000000100000010100000000000000
110000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000001010101000000000000000001000000100100000000
000000000000100000100000000000001111000000000000000000
000000000001000000000000001000000001001001000000000000
000010000100000000000000000101001110000110000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000110000001100000000000000100000000
000001000000000000000000000000100000000001000000000000
000000000001010001100000010101111000000001010000000000
000000000000100000000011000000010000000001010000000000

.logic_tile 2 19
000010100000001000000010001011100000000000000000000000
000000000100000111000100000101000000101001010000000000
101010000000000000000000010001000000000000000100000000
000001000000000011000011100000000000000001000000000000
110000000001010001100000000000011101001100000000000000
000000000000000011000000000000001011001100000000000000
000010000000000001100110001001111110101001000000000000
000001000000000000000010011101101010110110010001000000
000000000000010000000000000011100000000000000000000000
000000000000000000000000000101000000101001010000000000
000000000000000101000000000001100000000000000100000000
000000000000001001100000000000000000000001000000000000
000000100000010000000000000001000000000000000100000000
000001000100000000000000000000100000000001000000000000
000000000000000011100000000011100000000000000100000000
000000000000000000100000000000000000000001000000000000

.logic_tile 3 19
000000000001001001100110110001011100010100000000000000
000000000000101001100011011101101000001001000000000000
101000000000000001100000000101011100111001100000000000
000000000000001111000000000001111111110000100000000000
010000000100000001100011000111011100111001010000000000
010000100000000000100000000101101011011001000000000000
000000000000010000000000001101001100010100100000000000
000000000000100000000010001101101100000100000000000000
000000100000001001100000000011101111000001000000000000
000000000110000101000000001101111000010110000000000000
000000000001011101100010010101011100101000000000000000
000000000000000101000110101111101110110110110000000000
000000000000101000000000001111111000000101000000000000
000010001011010101000011011111101011000110000010000000
110000000000000000000110111000000000000000000100000000
100000000000001001000010100111000000000010001001000000

.logic_tile 4 19
000001000100011101100000000101101110011101010110000001
000000101010000101000011101011101001111010100001000100
101000000000000101100111111111111000000001100000000000
000000000000000011000011100011101011000001010000000000
110010000001010001000110110101011111110101100000000000
110000000000111101100010100101001010110110010000000000
000000000000001111000000000101101011011001110100000001
000000000000000101100010110001011001111001100001000001
000010100000001001100010110101001101011001110101100100
000000000100000101000010000011101010110110010001100100
000000000000000011100110101101101111001000010100000000
000000000000000000000010111111001000111111110001100100
000000100001000111000010001011101110011101010110000000
000000000000100011100100001001101000110101010011000011
000000000000000000000111001000011100011111000101000000
000000000000001001000110100101011101101111000001000110

.logic_tile 5 19
000010000100101111000110000001011011100000110000000000
000000000111001111100010101011011100101111110000000000
101000000000101001100000010001111110100010000000000000
000000000000000001000011010111111010001000100000000000
110000000001010101000011100011001010100000000001000000
110000000001001111100110110101011001000000000000000000
000000000000000000000111110011011011101110000000000000
000000000000001001000010001111011010011111100000000000
000010000010001001100010101000011100101000000101000000
000001001010000111000110010001010000010100000010100000
000000000000000000000011001000000000100000010100000010
000000001000000111000000000001001101010000100000000010
000111100110010000000111101111011110101011110000000000
000100000101010001000011101101101011001011100000000000
110000000000001000000011100001011101111101100000000000
100000000000001011000110001001001111101001100000000000

.ramb_tile 6 19
000010000000001000000010010011001100000000
000000011000001011000011000000010000000000
101000000000000000000000000101011110000000
000000100000000000000000000000000000000000
010010101011000001000000000101101100000000
010000001010100000000000000000110000000000
000000000000000011100000011001011110000000
000000100000000000100011011011000000000000
000010000110000111100111100011101100000010
000000000000000000000110010111010000000000
000000000000001011100010000111011110000000
000000000000001011100000001111100000000000
000000000000001001000011111001001100000000
000001000000000111000011100011110000000000
010000000000000111100000000011011110000000
110000000100000000000000000111100000000000

.logic_tile 7 19
000000001010100000000110100001101011010000000000000000
000000000000000000000000000011011011101001000000000000
101001000000100101100110011000000000000000000100100000
000000100000010000000110000101000000000010000000000000
000000000110010000000000010001100000000000000100000000
000000000001010000000010000000100000000001000000000000
000000000000000000000111110111001100000001110000000000
000000000000000001000010101011001001000000100000000000
000010000101110000000011000011111111000100000000000000
000000001010000111000000000011001011101000010000000000
000001001100000011000000000000000000000000100100000000
000010100001010000000000000000001111000000000000100000
000100000100000011000000010111100000000000000100000000
000100000000000111000011010000100000000001000000100000
000010000000000000000000001101111000001000000000000000
000000000000001101000010001101111110001110000000000000

.logic_tile 8 19
000010100001000000000111110011111010000001010000000000
000000000100100000000010000000000000000001010000000100
101000000000101011100111100011000000000000000100000000
000000000000010001000100000000100000000001000000000100
000100000100000111000110101001011111111111000000000000
000100000000000000100000001111111011101011000000000000
000000001101011111100111111001011101101100100010000000
000000000000001011100011011101101000011110110000000000
000010100000000001100000001000000000000000000100000000
000000001111010000000011101011000000000010000000100000
000000000000101111100011100111111001010000100000000000
000000000000010111100011111111001001010100000000000000
000000000001000000000000000000011100001110100000000001
000000000000000000000011111101011010001101010000000000
000000000110000001000110110101111110000001010000000000
000010000000000000100011010011001111000001100000000000

.logic_tile 9 19
000001001000100000000000001101011100100000000000000010
000000000000010000000000000001111110000000000000000000
101001000001000000000000000000000001000000100100000100
000010100000101011000000000000001110000000000000100000
010000000000000000000000000000000001000000100100000101
100010100001000000000010000000001010000000000001000000
000000000001001111100111100011000000000000000100100000
000010000100101111000100000000000000000001000000000000
000000001010001000000011101000000000000000000110000010
000000000110001111000100000011000000000010000000100000
000000000001010000000010000000000000000000100100000000
000000000010000011000100000000001101000000000000100000
000010101000000001000000000101100000000000000100000000
000000100000010000000000000000000000000001000001100000
110000000000000000000000000000011010000100000100000010
100000000000000111000000000000010000000000000000000010

.logic_tile 10 19
000010000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000010001
000001000000000000000000000000001000001100111000000010
000110000001010000000000000000001101110011000000000000
000000001111000000000111100111001000001100111000000000
000010100100000000000000000000000000110011000000000001
000011000000100000000000000101001000001100111000000000
000010000000010000000000000000100000110011000000000001
000110000110000111100011110011101000001100111000000010
000000000000001111000111100000000000110011000000000000
000000000000010001000000000011001000001100111010000000
000010000000000000000000000000100000110011000000000000
000010100000010000000000000000001000001100111000000000
000000000000001001000000000000001100110011000001000000
000000000000000000000000010000001001001100111000000010
000000000000000000000011100000001111110011000000000000

.logic_tile 11 19
000000001010101000000111100001000001001100111000100000
000000000001011111000000000000101101110011000000000000
000000000001001111100111010001101001001100111000000000
000000000000000111100111010000001001110011000000000001
000000000001010111100111000011001001001100111000100000
000000000000000000100010100000001100110011000000000000
000101000001000111000000000101001001001100111000100000
000000100000100000100000000000101000110011000000000000
000000001000000001000111000111001001001100111000000001
000000000100000000000000000000001010110011000000000000
000000000000000000000000010101001001001100111000000000
000000000000001111000011010000001110110011000000000001
000010100000001000000000000101001001001100111000000000
000010101110100111000000000000101001110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000001000000000000001101110011000000000000

.logic_tile 12 19
000000000000000001000011100001001000001100111000000001
000010100100001011000000000000001000110011000000010000
000001000110001011100010100101001001001100111000000000
000010100000101111100111010000101101110011000001000000
000000100000000111000111000001101001001100111000000000
000001000000000000000100000000001000110011000000000001
000001000000001011100111000101101000001100111000000000
000000101101010111000100000000101101110011000000000001
000100000000000000000111000011101000001100111000000000
000000000000000000000000000000001010110011000000000001
000000001001010101100111110001101000001100111000000001
000000100000100000100110110000101001110011000000000000
000000000000100000000000000101101001001100111000000000
000000000000010000000000000000001010110011000000000001
000001001100100000000000000011101001001100111000000000
000000100000010000000000000000101001110011000000000001

.logic_tile 13 19
000000000011011000000000000101001000001100111000000000
000000001100000111000000000000001000110011000000010000
000010100000000111100000010011101001001100111000000000
000000001010100000000011100000101110110011000000000000
000010000000001011000000000101101000001100111000000000
000000100000000011100010000000101010110011000000000010
000000001001010011100010000101101001001100111000000001
000000000110100000000010000000001101110011000000000000
000001000000000000000000000101001000001100111000000000
000011001101010000000000000000101110110011000000000100
000000000000100000000010000001101001001100111000000001
000000001100010000000010000000101000110011000000000000
000010000000010001000000000111001001001100111000000000
000001000000100001000010000000001011110011000000000000
000010000000000000000011100111101000001100111000000000
000001000010000001000100000000101111110011000000100000

.logic_tile 14 19
000000000000001011100110001011101110100000010000000000
000000000100001011100100000101001110010000010000000000
101001001010100001000000000101000000110110110110000000
000010000001001001100011000000001001110110110000000000
000000000000001001000011011101111110101111010110000000
000010101000000001000110010011111000001111010000000000
000010100000100101000000011101011000111011110110000000
000000000000010000000011100001111111110011110000000001
000000000000001000000011100011001011111100100000000000
000000000000000101000010100000101000111100100001000100
000001000001001101100010000000001110110011110110000100
000000100001010101000000000000011011110011110000000000
000000000000000111000111110001011100111111110110000000
000000000000001011000010100011010000010111110000000000
110011100000100000000111100111101100111100000000000010
100011001001010000000010001011110000111101010001000000

.logic_tile 15 19
000000100001010001100110001111011101100000000000000000
000001000000000111000000001001001000101001010000000000
101000000000000000000000001001001110111000100000000000
000000000000001111000011101101001100111001010000000000
000000000101000001000010001101101111101100000000000000
000000000100100000000100000001101001001100000000000000
000000000001010000000011000001101010101000000000000000
000000000000000000000011110000010000101000000000000000
000010000000001001000111001000000000100000010000000000
000001001010000101000000000001001010010000100000000000
000001000000000001000000000101101100010111110100000000
000010100000000101000011110000100000010111110000100000
000000000001001101100000001001001111111110100100000001
000000000000101011000000000111101001101101010000000000
110000000001000111000000000011111100111110100100000000
100000000000100000000000001011011000101101010000000010

.logic_tile 16 19
000000000000000001000010110001101100001111010000000000
000000000000000000000010001001111111011111100000000000
101000000001001011100011101101001101001111100000100000
000000000000100011100010111001111010011111100000000000
000010000000011011100011100011111110111100110000000000
000000000000000011100000000111101010010100100000000000
000000000000001001100000010011011001100000000000000000
000010000000000011000011010001001000100001010000000000
000001000000011011000110010000011011001111110100000000
000000101010001011000011000000011111001111110000000000
000011101110100000000110100111001010101101010000000000
000010100000010000000100000101001100101110000000000000
000000000000000001100111101111000000000000000010000110
000000000000000000000110001001100000101001010000100110
110001001100001000000110000111011011011110100000000000
100000100000001101000000001001101001111110100000000000

.logic_tile 17 19
000001001111000111000111110000011110001011100000000000
000010101100100000000110011001011010000111010000000000
000000000001000011100111000011101000000010000000000000
000000001110100000000000001011111000010110000000000000
000010100110000011100000010101011011001110000000000000
000000000000000001100010010011111101001000000000000000
000000001100110000000000000001011100000011010000000000
000000000000110001000011100101111111000010000000000000
000001000000010111100111001001111110000001000000000000
000010100000001011000000001011001001010010100000000000
000000000000000000000111011011101000000001000000000000
000000000000000000000010011001111100101001000000000000
000000000000100000000011110001011101001011000000000000
000000001001010001000111011001111101000001000000000000
000000000000000000000000001111001000101100100000000000
000000000000001001000010010101111110011100100000000000

.logic_tile 18 19
000000000000000000000111101111011000010100110010000010
000000000000001111000110101111011000000000110001000001
000001000000101000000010100101011100101100010000000010
000000100001000111000011110000111010101100010000000000
000000000000000001000110101111111000111010100010000001
000000000000000111100010101001111101111001010000000101
000000000000100111100010011001001010000000100000000000
000000000001010000000111110011101001100000110000000000
000000000001000000000000010101011100000111010000000000
000000001000100000000010010000101010000111010000000000
000001000001010001000000011000011000000110110000000000
000010000000100111000010000111001011001001110000000000
000001000000001000000000001101101010010110100000000000
000010100000001001000000000011110000010101010000000000
000010100000001000000110010101111010000000010000000000
000010100000001111000110011001101011000110100000000000

.ramb_tile 19 19
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 19
000000100000000000000000001101101101010100000000000000
000001001010010000000000001101011010100100000000000000
101000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000100000
010000000001010000000011100111111101010000000000000000
110000000000000001000000000011001010101001000000000000
000000000000100111100111010000011100000100000100000000
000000000000010111100011000000000000000000000000100000
000000000000001001000111100000001100000100000110000000
000000000000000011000100000000000000000000000000000000
000000000000001101100000000000000001000000100110000000
000000000000100111100011100000001011000000000000000000
000010000000000000000000000111100000000000000100000000
000000000100000000000000000000100000000001000000000010
000000000000001000000000010011100000000000000110000000
000000000000000011000011110000100000000001000000000000

.logic_tile 21 19
000000000000000011100111010000001000000100000100000000
000000000000000000000111010000010000000000000000000100
101000000001100011100000001111111000111110110010100010
000000000000010000000010100111111100010100100001100101
110000000000000001000000000000000001000000100100000000
010000001100000000000000000000001110000000000000000100
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000001100110100000011000000100000100000000
000000000000000000100011100000000000000000000000000001
000000000010000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000100000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000100
000000000100001101100110000000001000000100000100000000
000001000010001111100000000000010000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010101000001111001110000000000
000010100000000000000011000000101011111001110001000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000001111101011000110000000000000
000000000000000000100000001101011100000111010000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000010000000000000000000000000000000110000110000001000
000000000010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000001000100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000100000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000000000000000000000000000001110000100000110000010
000000000000000000000000000000010000000000000000000010
000000000000000000000010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110010100000010111100000000000000000000000000000000000
110001001100100000100000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000100
000000000000000000000000000000010000000000000010000110
110010000000000011100000000000000000000000000000000000
110011000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000100000010000000011101111000000101001010100000000
000001001010110000000000000111000000000000000010000010
101000000000000001100010101000000001100000010000000000
000000000000000000100000000011001011010000100000000010
110000000000000011100010100001001101101001000000000000
010000000110000000000100001101101100100000000000000100
000000000000001001100111000101101011100000010000000000
000000000000000001100010111001111000111110100000000010
000010000000001001100000000001111010101000000101000000
000000000000010111000010000000100000101000000000000010
000000000000001001000000000011001010110110100010000101
000000000100000011100000000000001111110110100000100000
000011100010111001000000001001011100101100000000000000
000010100001010001100010010101101110001100000000000000
110000000000000101100000001000000001010000100010000001
100000000000000000000000001001001010100000010000000000

.logic_tile 4 20
000000000100101111100010111001011011101111010000000000
000000000001010101000011001101011111001011100000000000
101000000000100000000000000001000001001001000010000100
000000000000010000000000000000001100001001000000000000
110000001100000111000110101111101100111101100000000000
110000000001011001000011010111001001010110010000000000
000001000000000000000010000000000000000000100100100000
000010000000000000000111100000001110000000001000000000
000000000101000001000010101001001011100110110000000000
000000000000100000100000000011011011101001110000000000
000000001010000001100000000000000000000000000100000010
000000000001000101000000001011000000000010001000000000
000000000000010000000111000001011110010100100000000000
000000000000000101000000000101111011001000000000000000
110001000000101011100010100000000000000000000100000000
100000100000010001100010110101000000000010001000000001

.logic_tile 5 20
000000000000000001000010100000001010000100000100000100
000000000100000000100100000000010000000000000010000000
101000000000001101000011101111101010100010000000000000
000000000000001111000000000111101000001000100000000000
000000001110000111000110100011011100110011000000000000
000000000000000000000010000011111110000000000000000000
000000000110001101000110000011111011101111010000000000
000010100000000111100000000011001001011101000000000000
000000100000001011100011100000000000000000000101000000
000000100000000111100100001111000000000010000000100000
000000001000001000000010001101000000000000000000000000
000000000000001011000000000001100000010110100010000000
000001000000100101000010001111001101101100000000000000
000000100001000000100010000011101011011111110000000000
000000001010001001000110000001111111100110110000000000
000000000001011001000100001001001010101001110000000000

.ramt_tile 6 20
000000000000100001000011110001011100000000
000000000001011001000011010000100000010000
101000000000000111100000000001001100000000
000010100000000000100000000000000000000001
010000000000000011100010000011011100000010
110000001011001001100100000000100000000000
000000001010000111000000001111001100000000
000000000000000000100000001011000000000001
000010100000001000000010000111011100000000
000000000110001111000010011011100000000000
000000000000000001000111001101001100000000
000000000000000000100000000001000000000000
000000000000000001000000001101011100000001
000010000000000000000010000111000000000000
010001000000000111000000000001001100000001
110010000000000000100000000001100000000000

.logic_tile 7 20
000001000000001101000000000001011111001001000000000000
000010000000100001000000000011011110001010000000000000
101000100000001101000000001001111111000001110000000000
000000000000001101000000001111001100000000010000000000
110001000000010000000010001001111111000000100000000000
110010001000001011000100000111011111101000010000100000
000001000000101101100000000000000000000000000000000000
000010100001000111000000000000000000000000000000000000
000000001010001000000000011111111111001000000000000000
000010100000001001000010010101101110001110000000000000
000100000001010111000000000001001011110000010110000100
000100000000000000100000001111011010110001110000100000
000010101010000001100011111111011110000000100000000000
000000000000001111000011110111011101101000010000000000
000000000000001011100110000111001010101001010101000000
000000000000001101000111100101011111010101100011000001

.logic_tile 8 20
000000000001111000000000011101001111101001010100100000
000000000000001111000011111001101000101010010001000000
101001000000000101000111011011101100010110100000000100
000010100000000111000110100101110000010101010000000000
010100100000010000000111111111001101111000000111000000
110001000000000101000111101101011000111110000001000001
000010100000001111100010101001011000101001010110000100
000000000000000101000000000101001110101010010001000000
000000000111010000000110111011101010000010000010000000
000001000000100000000111010101101001000000000000000000
000000000000100000000111100111011001101001110100100001
000000001011010000000110011111101000010100100001100001
000110000000001000000111001111111110111000000111000001
000000000000010011000011100001011111111101000010000000
000000000000001000000110011001111110101101010110000100
000000100000001001000111011001011110010100100000100000

.logic_tile 9 20
000000000000011000000000011111011000010111110100000000
000000000000001101000011100001010000101001010001000000
101000000000001000000010011001001111010110110000000000
000000000110000001000111000111001101010001110010000000
010010001000000000000110011001100001010110100100000000
100001000001011001000011001111101001111001110000000011
000000000000001111100010011011101111010110110000000000
000000000100000111000011101101101101100010110000000000
000001000011000001000000000101011100010110000000000000
000010000000100000100010001001011101111111000000000000
000000000001010000000111100101011010011110100100000000
000001000001010001000110000000111011011110100000100000
000000000000000001000000001000001101010111000000000010
000001000001000111000000000101001110101011000000000000
110000000000010001100110001011101111001111110000000000
100000001000000001100000001011001010000110100000000000

.logic_tile 10 20
000011000000000000000000000101101000001100111000000000
000000001010000000000000000000000000110011000001010000
101000001000000111100110100111101000001100111000000000
000000001110100000100100000000000000110011000010000000
110000001000000000000000000101101000001100111000000000
100000000001010000000000000000100000110011000000000001
000000000000000000000000010011001000001100111000000000
000000001110001001000011100000100000110011000000000010
000011100000000000000000000111001000001100111000000000
000001000001001001000010010000100000110011000000000001
000000000001010000000111000111001000001100111000000000
000000000110100000000100000000100000110011000010000000
000001100000000000000010000001101000001100110000000100
000011000001010000000011100000000000110011000000000000
110000001101010111000011101111101101100001010110000100
000000000000000000100000001001101101010001110000000000

.logic_tile 11 20
000000100110100000000000000101001001001100111000000000
000001001100011001000011100000101011110011000000010000
000100000000100000000000000111001000001100111000000000
000000000000010000000000000000001010110011000001000000
000000100001011000000000010111101000001100111000000000
000000100001110111000011110000101001110011000001000000
000010101000000000000111010011101001001100111000000000
000000000001010000000111100000101101110011000001000000
000000001010010111000111000111101001001100111000000000
000101000000100000100100000000001100110011000000000000
000010100000000000000010010001001000001100111000000001
000000001010001001000010110000001101110011000000000000
000010000000010011000000000101101001001100111001000000
000001000000000000100000000000101111110011000000000000
000000000000000001000010010111101000001100111000000100
000000000000000011000011000000001100110011000000000000

.logic_tile 12 20
000000000000000000000010000000001000010111000000000000
000000000000010011000000000011001000101011000000110000
101000000000001011100011101000000000000000000101000000
000000100010000111100000001011000000000010000000100001
010000000000100000000000011101101001101000000000000000
100010100000010000000011011011011000100100000000000000
000010000000100000000000001111101100010111110100000101
000000001111000111000000001001110000010110100000000010
000000001010000001000000010011000000000000000100000000
000000000110000111100011110000000000000001000000100000
000000000000000000000011010001101110100000010000000100
000000000000000000000010101001001011010100000000000000
000000001011001101100000000000001110000100000100000000
000001000001101011000000000000000000000000001001000000
110001001100000000000111101000000000010110100000000000
100010000000000000000000000001000000101001010000000010

.logic_tile 13 20
000000101011010111000000000011001000001100111000000010
000000000000000000100011000000101100110011000000010000
000001000110000000000000010011101000001100111000000000
000010000000001111000011110000101000110011000000000000
000000001000001000000111100011101000001100111000000000
000010000000001111000011100000101001110011000000000001
000001000001010000000000010001101001001100111000000100
000000100000000111000011100000101011110011000000000000
000010000001110000000111100011101000001100111000000010
000001000000000001000100000000001110110011000000000000
001000000000100111100010010111101001001100111000000010
000000001011010000000011000000001010110011000000000000
000000000000010011100000000101001001001100111000000000
000000000101000000000000000000001000110011000000000000
000010100000000001000000000101001000001100111000000100
000000000000000000100000000000101011110011000000000000

.logic_tile 14 20
000000001011010000000000000111000001110110110100000000
000110100110100111000000000000101001110110110000000000
101000000111001001100010001000011000111110100110000000
000000000000000001000111101001000000111101010000000000
000010100001010000000010010111011111001001000000000000
000001001100100000000010000001001010001111110000000000
000000000000001111100011100000011101110011110100000100
000000100110001011100000000000011000110011110000000000
000010100000001001100000010011111110101000010000000000
000000000000011001100011001111011101001000000000000000
000000001100000001000000011011001101100000010000000000
000000000000000000100010000011101010010100000000000000
000000000101011000000010000111001010000011110000000000
000000000000101111000010011101011000000011100000000000
000010000000001000000000011101101100101000010000000000
000000000000101011000010010011111100000000100000000001

.logic_tile 15 20
000010100000001000000011100011101001010111100000000000
000000001110000001000110011101111111000111010000000000
101000000000001111100010000011011001010001110000000000
000000000000001001000111111101011001001001110000000000
010000100000101001100011001101011110100000010000000000
010011100000000101000111100001001101100000100000000000
000000001110000111100011100001111100100001010000100000
000101000000000000100010000011001010010000000000000000
000000000001011011100111010000001100000000110000000010
000010000000100011100111010000011111000000110000000000
000001000000000000000010001001000001011111100100100000
000000100001010111000000000001001101010110100000000010
000010100010001000000011101111011000001111000000000000
000000001010000011000100000101011010000111000000100000
000001001010100000000111101001011011010110100111000000
000000100001000111000000001011011011011110100000000000

.logic_tile 16 20
000000000000001000000000010000011100000000110000000000
000000000000000001000011010000011001000000110000000010
101001000000000000000111010001000001100000010000000000
000000100010001001000111000000101101100000010000000000
000000000000010001100011100101101100110100000000000000
000000000100100000000000001101001100111010100000000000
000000000000001001100010001001011001001101010000000000
000001000000000111000010001001111101001110000000000000
000010100001000001000000000101111001111000000000000000
000000000110100011100000000101111010110000000000000000
000000000000000000000111000001000000001001000000000000
000000101000000000000100000000001110001001000000000000
000000100000000000000110001000000000000000000110000000
000001000000000011000000000001000000000010000000000010
110000000000000000000000000101101110000001010000000000
100010100000000000000000000000110000000001010000000010

.logic_tile 17 20
000000000000010101000000011000000000000000000100000001
000000000000000101000010101111000000000010000000000010
101000000000001000000011101101111011101011100000000001
000000000000000001000100000011101101101001000000000000
010010100000101000000111111000001011000111010100000001
110000001011001001000010011111011000001011100000000001
000000000000000001000010111111100000000110000100000001
000000000000000000000011001001101111101111010000000001
000000000000000001000000000111011011100111010000000000
000000100000000001000000001001011010010010100010000000
000000000001000111000010000111011110110010100110000000
000000000000100000000000000000011010110010100000000100
000000001100001001100000000011000001010110100100100000
000000000000010111000010000011001111011001100010000000
000001001100000000000010100001011010101001010000000010
000010100000100000000000000001000000010101010000000000

.logic_tile 18 20
000010100001000111100010101001011111010000100000000000
000000000000000000100000001001111110100010110011000101
000010000000010111100111010111011011001001100000000000
000001001100100101000011000111011011000110100011000100
000001000000000000000111101111011101001001100010000011
000010100000000000000000000011101001000110100000000101
000001000001010101000010111000011001110100010000000000
000000100000000001000011000101001111111000100000000100
000001000000100000000000001001011101110100010000000000
000100101110000000000000001011011111111001010000000000
000000000000000001100010001111011001000101010010000010
000000001010001111100010000001111110000110100010000101
000001000000000001100110010001011000101000000000000000
000000001110001111100110011101010000000000000000000000
000000000000001111000111110101100001101001010000000000
000000000000001001000110011111001010011001100000000101

.ramt_tile 19 20
000000001110100000000000000000000000000000
000010000001000000000000000000000000000000
000001000110000000000000000000000000000000
000000100110000000000000000000000000000000
000000001110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000001100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000110000000000000000000000000000
000000100001010000000000000000000000000000
000001000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 20
000100000000001111000011100101111000010000110000000000
000000000000001111000110001001111100000000100000000000
000000000000001001100111100001011100000110000000000000
000010000000100111100000000111111001101000000000000000
000000000000000111100010000101011001100011010010000000
000001000000000101100010100101001000110011110010100101
000000100010000000000000010000000000000110000000000000
000000001100000000000011111111001011001001000000100000
000001000001011001000010010111101100000010000000000000
000011100001001111000110110011111001100001010000000000
000001000000000000000000001101001000001010000000000000
000010100000100000000010000111111110001001000000000000
000000000000001000000000010011001110010100000000000000
000001000000001111000011010001001001011000000000000000
000000000000000000000000000011001000000001000000000000
000000000000000001000010000111111000010110000000000000

.logic_tile 21 20
000000001010000000000010101001000000000000000000000000
000000000000000000000000001111100000101001010011100100
101011000000001011100110010101011001000010100000000000
000001000000000001100111111111011000010000100000000000
010000000000000111000111110011111001000001000000000011
110000000000000000100011100101111010001001000011000001
000000000010000101100000000011111011111000100000000000
000000001100000000000010000000001001111000100000000000
000010000000000000000011101000001011000100000000000000
000001000000000000000110001011011110001000000000000000
000000000100000111100011100000000000000000000000000000
000000000000100001000111110000000000000000000000000000
000000001000000000000010010111011011010100100000000000
000000000001000000000011001011111000000010110000000100
000000000000000111100011101111000000100110010100000100
000001000000000000100100000011101101010110100000000100

.logic_tile 22 20
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000

.logic_tile 23 20
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000010000001010000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001100100000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000

.logic_tile 1 21
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
101000000000000000000000000111111111110000010100000100
000000000000000000000000000000011100110000010000000010
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000100000000000000000001000011111101111110000000000
000000000000000000000000000111011111011111110000000001
000000000000000101100110110000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 2 21
000000100000000000000000001000011101101111100000000000
000000000000001101000000000101011110011111010000100000
101000000000000111000000001101101111000001000100000100
000000000000000000000000000011111000000000000000100110
110000000001000000000000000011111000000001000100100000
100000000000100000000000000001001111000000000000000010
000000000000000001100010110000000000000000000000000000
000000001110000000000111110000000000000000000000000000
000000100001010000000000000001111110000000000100000100
000001000010000000000000000001011111000100000000000010
000000000000000101000110000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000010000000000000000111001001111110000000000100100000
000000000010100000000011101101011111000100000000100010
000000000000100011100000001000000000000000000100000000
000000000001010000100010101101000000000010000000000000

.logic_tile 3 21
000000000001000001100000011011011010100001010000000000
000000001010100000000010011011001111111010100000000000
101000000000000000000110001011011111111100010000000000
000000000000001101000011110101011001101000100000000000
010000000010000000000011101101111011001001000000000000
110000000100001001000010111011011001000001010000000000
000000000000000001100010100001011010001000010100000000
000000000000000001000110000101101000111111110011100110
000010000001000001000000011101111011010100000000000000
000000001000110001000010001101101101011000000000000000
000000000000000000000110101101111110000000100000000000
000000000000000000000011000101101000001001010000000000
000000000000010000000010011111111100000011110111000000
000000001000000000000010100001010000010111110010100100
000000000000001001000010000000001100001111010111000000
000000000000000001000000001101011111001111100011000010

.logic_tile 4 21
000001000000001111100110001101111101101110000000000000
000110100110000101000011000001101110011110100000000000
101000000010001111100000010001011000001000010110000100
000000000000010001000010000111111010111111110011000100
110000000000001001000111000011011100111010100000000000
110010000000000101100000000101101101110110100000000000
000000000000001111000000010011111010101111010000000000
000000000000000011100011110001001111000111010000000000
000000000000101001000010011001011000101111010000000000
000000000001010011000010100011001110001011100000000000
000000000010001011100010001000000000001001000010000000
000000000000001011100000000011001110000110000000100000
000000000000011101100010000101111100010100100000000000
000000000000010011000010101101011000000100000000000000
000001001000000001100110100111101100101111010000000000
000010000000000000000100001001101100101110000000000000

.logic_tile 5 21
000001000000000111100010000111001001001000000000000000
000000100000100000100111100111011011001110000000100000
000001001000001000000010000101101100010100000000000100
000010000000000111000100000111101011010000100001000000
000000100001000000000000010101111111101111010000000000
000000000110100000000011111001001000001011100000000000
000000000000001011100010010011111010000000010000100000
000000000001001111100110110001011100000010110000000000
000000000001001111000000001111001110010100000000000010
000000000100110101100010101101011111100000010001000100
000000000000000111000000011101101001110110100000000000
000000000000001001100011001101011010111010100000000000
000000000000000101100011111011111111000100000000000000
000000000000001001000010101101011100101000010000100000
000000000000001000000000000011101101001101000000000000
000000000001011111000010100111111001001000000001100000

.ramb_tile 6 21
000001001001000000000111110011001010000000
000000111100100000000111100000000000000000
101000000000000000000000000101111110000000
000000000000000000000011100000010000000000
110010000000000111100000000011001010000000
110001100010001001100000000000100000000000
000000000000010111000000010001111110000000
000000001110100000000011011001110000000000
000000000000000011100011110011101010000000
000010100000100000100011001011000000000000
000000000110001011100000001011111110000000
000000000000000011000000001111010000000000
000010100000000000000010000111001010000000
000001000000000000000011100101100000010000
110000000000000001000111111001011110000000
110000100000000000000011001101110000000000

.logic_tile 7 21
000000000001010011100000001011011001010000100000000101
000000000001110000000010011011011011010100000000000000
101011101100101101100010100011001011000100000000000100
000001100001010001000100000011111111101000010001000000
000001001000000000000110101011001101010000100000000000
000010100000000111000010011011011100010100000001100100
000010100000100001000110100011011101000000100010100100
000001000001000000000000000011011000101000010000000000
000000001000000001000011101000000000000000000100000010
000000000000001001100011100101000000000010000000000000
000010100000000000000111011001001111010100000010000000
000001000000001101000111011111101101010000100000000100
000100000100100101000111001101001101000001010000000010
000100000001010000100100001111101101000010010000000100
000000000000100000000010110001101110001001000000000000
000000000000000000000111010001011010001010000000000000

.logic_tile 8 21
000111000000001011100011100101111000010110100000000000
000110100110100001100000001101000000000010100000000000
101000000001001111100110011001011011111110110000000000
000000000000100111100011101011001100111110100001000000
110001000000001111000111001011101111101111010010000000
010010001010001011100100001111011100111111100000000100
000000000000000111000110110001111001101101010100100000
000000000001010111000011010001011011101000010000100000
000001000010001000000010000101001100010111100000000000
000000000011000101000010011101011010000111010000000000
000001001101001001000110100111011111101100000000100000
000010100000000001000110010111101001011111110000000000
000010101010001011100110111001001000111000000111000000
000001000001000011000110111101011110111110000001100100
000001001110000011100011101011011101110110100000000000
000000100000000000100110111111011011111001100000000000

.logic_tile 9 21
000000000001001111000111000000000000000000000100100000
000000000000111111000111100001000000000010000000000000
101000001111000011100010010000001111010011100000000100
000001000100100000100110000001011110100011010000000000
010010001010000111100000010000011100001100110001000000
100000000100000000000011110000001001001100110000000000
000000001010100111100011101000000000000000000101000000
000000100001010000100011101001000000000010000000000010
000000000101000111100111101001111010111110110010000000
000000001100100000100000001001011010111001110001000000
000010001010001101000000000111111011100010000000000000
000000100000001011100010001011101111001000100000000000
000010000010000000000011111101001001000110100000000000
000000000100000000000110001011111100001111110000000000
110000000000000001100111100101111110000100000000000000
100000000000000001000010001111101100100000000000000010

.logic_tile 10 21
000000100001001000000011100111001101010010100000000000
000001000001111001000000000011001111110011110000000000
101000000000101111100000000001111111010110000000000000
000001001001010011000000001011011101111111000000000000
110000000000001111000011100111001001010010100000000000
100000000100001111100110000001011111110011110000000000
000010000000011011100000000111111011001011100000000000
000001000000101001000000000111101010101011010000000000
000011100000101001000110111001101011111000100100000010
000010000000000101000010100011001110101000010000100000
000000001010100001000010000101011100100001010110000000
000000000111011001000000001101101010010001110000100000
000000000000001000000000001101011110110100010101000000
000000000000001111000000000011001010101000010000100000
110001000000000001000011101001101101000111010000000000
000000100000001111100010011111011100010111100000000000

.logic_tile 11 21
000000100101000000000010000111001000001100111000000000
000001001111000000000000000000101010110011000000010000
000000000110001000000000000001101000001100111000000000
000000000000001111000000000000001001110011000000000100
000000000100011111100110100011101001001100111000000000
000000000110000111100100000000101011110011000000000000
000000000000100000000111100111101000001100111000000000
000000000001000000000110010000001010110011000000000000
000010100111010000000000000101001001001100111000000100
000010100000000000000000000000001100110011000000000000
000011100000100000000010000111001000001100111000000000
000010100001010111000000000000001010110011000000000001
000000000001110101100111000101101000001100111000000010
000000000000010000000010100000101011110011000000000000
000000000000000001000000000111001000001100111000000000
000000000000000000000000000000101010110011000000000100

.logic_tile 12 21
000010100001110111000111101011101010101011010000000000
000000100000010111000110100111011110000111100000000000
101000001110000001000110000000001101111100100000000000
000000000110000111100000000111011101111100010000000100
000000001010001000000011001001101100100000010000000000
000000001110000001000110010101111000100000100000000000
000010001010100111000000010001011011111000100000000100
000001000001010000100011110000001101111000100000000000
000011000001000000000111010001011010101100010000000010
000111000000100000000110000000011000101100010000000000
000000000001000011100010101001011110111101010000000000
000000000000000000100100000001010000010100000000000010
000000000000000111000000001001101101100000010000000000
000010000001000001000000000101111000100000100001000000
000001000000000001000111000001001010111111110100000000
000000100000000000100100000101111001101101010000000000

.logic_tile 13 21
000000000110000111000000000111001001001100111000000010
000100000000000000100010010000101100110011000000010000
000000000000001000000000000101001001001100111000000000
000000101110001111000000000000001100110011000000000001
000000000100000111100111100001001000001100111000000010
000010001100000000100100000000001001110011000000000000
000010000000000000000000000011001001001100111000000010
000100100001001111000000000000101010110011000000000000
000000000001001111000011100011001000001100111000000000
000000001100101101100111110000001111110011000000000000
000010000000000111100011100101001000001100111000000010
000000100001000001100100000000101101110011000000000000
000010001010000000000111110111101000001100111000000000
000000000000000000000111010000001100110011000000000001
000000000000110000000000000001101001001100110000000001
000000000001111111000000000000001101110011000000000000

.logic_tile 14 21
000001000000010111000111001001101000110000010000000000
000010100000100001000011111101111000100000000000000000
101000000110000011100111001101001001100000000000000000
000000000000000000100010110011011111010110100000000000
000000000000000011100011100111001101111110110100000000
000000000110001111100010000111011101111101010000100000
000000001010000111000111000111101100111111010110000000
000000100001000000000111000111011011111111000000000001
000000000001011000000110111001111111101000000000000000
000000000000001111000010101001001100011000000000000010
000000000000000111100110001101101010101001010000000100
000000000010000011000010011011010000010111110000000101
000000000000001001000000000101011011111011110100000000
000000000000001111000000000011011111110011110000000100
110001001111100001000110111011111000100000000000000000
100010000001010001100010100001011000110000100000000000

.logic_tile 15 21
000001000000000000000111101011101011000110100000000000
000000000000011111000000000011101111001111110000000000
101001000000000000000000001111101101000011110110000001
000010100000100000000011100101101101000111110000000000
110000001000000111100111100101111101101001000000000000
010000000000000111000000000001101101000110000000000000
000001000000010000000000011101011100100000110000000000
000010100000011111000010001101011001000000110000000000
000000000001011000000000011000011110001111010100000000
000000000100000001000011110011011100001111100000000011
000000000000100001000010011011111110110000100000000000
000000000000011001000110111101101001010000100000000000
000000000001000001000000000111111101000010000000000010
000000000100110001000000000111111001000000000000000100
000000001111010001000111110011101011110100000000000000
000010100000100000000011110111111011010100000000000000

.logic_tile 16 21
000000000000110000000000010000000000000000000000000000
000000000100110000000011100000000000000000000000000000
101000000000000111000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
010000001100100000010000000000000000000000000000000000
010010000000010000000011110000000000000000000000000000
000001000001101000000111100000000000000000000000000000
000010000000001011000000000000000000000000000000000000
000000000001010000000000001101111001010111100000000000
000000000000100000000000001111001000000111010000000000
000000000110001000000000000001111100001011110100000010
000000001111000001000000000000001011001011110000100000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011101101111110010111100101000001
000000000000000001000000000111111011101001010010000000

.logic_tile 17 21
000000000000000000000011110000011101000011000000000000
000000000000000000000110010000011011000011000000000000
101001000000000011100010101000011110110010100100000000
000010000110000101000000000001011100110001010000000001
110000000000000000000000001011100000010110100000000000
110000001110000000000000000001100000000000000000000000
000000000000100111000110001000000000100000010000000000
000000000001000000000100001011001001010000100000000000
000010000001011001000110100011011101001000000100000000
000000001010001101000000000000101111001000000001000100
000001000110100001000110101000000001000110000000000000
000010101101000000000000001001001101001001000000000000
000010000001100000000111000011100000101111010100000000
000000000101110000000000001001101100000110000010000100
000000000000000000000110101101100000010110100000000000
000000000000000000000000001011000000000000000000000000

.logic_tile 18 21
000001000000000111000000010101011011101000010000000000
000010100000000101100011110111001001010000100000000000
101000000000100000000111100101111010100000000000000000
000000000100001101000010100001101100110000000000000000
110010100000000101000000000011111000000010100110000000
010000000000000001000000001001110000101011110000000001
000000000000000101000111110011111000001000000000000000
000010100110000101000111100000101100001000000000000000
000000000000000001100000010101111100101010100110100000
000000000000000000100011011111110000101001010001000000
000001000000100000000110000001001010010100000000000000
000010100001010000000010000000000000010100000000000000
000001000110100111000111100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100100000000000000000101111010010111110010000100
000000001110000000000000000001100000000011110000100011

.ramb_tile 19 21
000000000000100000000000000000000000000000
000000000111010000000000000000000000000000
000000101010000000000000000000000000000000
000001000000000000000000000000000000000000
000001001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100100000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000010000000100000000000000000000000000000

.logic_tile 20 21
000000000000000111100110010101011011010111000110000000
000000000110000111100110010000111011010111000000000000
101000100000000111000000000111111101100011010010000000
000001000000000000000010100000011101100011010000000000
010001000000001001000111100011111000111110100010000000
110010101000001001000010100001100000101000000000000000
000000000000000000000111100011001010100000000000000000
000000000000000101000111111101101100000000000000000001
000000000000010001000000000111011110000100000000000010
000000100000000000100010000000101110000100000000000000
000000000000000000000010000001111101101011110010000101
000000000001010001000011100001101010010001110001000000
000000000000000101100111110011101000101110000000000100
000000000001010000000010100000111111101110000000000000
000000000001101001000111000001011110001000000000000000
000000000000000101100100000101111001001100000000100000

.logic_tile 21 21
000000000000001101000000010001111110101011110000000000
000000000000000001000011001001110000000010100000000000
000000000001110101100111010011101101101111010010000001
000000000000100000000111000011001010101110000010000000
000000000000001001100000011001001011100011010010000000
000000000000001011000010001001001100110011110000100100
000001000110001000000010000000011101100011010000000000
000010100010000011000110001011011001010011100000000000
000000000000001001100110011011111110101011000010000100
000000000000001001100111000111101110111111000010000001
000000000001010000000110011000011011100010110000000001
000000000000101111000110101001011011010001110000000000
000000100000000001000000010111001110000100000000000000
000001000000001001000010011011101000111110100000000000
000000000010000001000000001101000000010000100000000000
000000000000001111000010100001001011000000000000000000

.logic_tile 22 21
000000000000001001100011110101100000101111010000000000
000000000000000111000110000001001100000110000000000001
101000000010000101000000000011000001100110010000000000
000000000000101111100000001101101010101001010000000000
000001100100000101100000000111001110101001000000000000
000001000000000000000010110000011010101001000000000000
000000000010000000000000010001001111000110000000000000
000000000000000111000010100001111111000110100000000000
000000000000000000000000001111000000010110100000000000
000000000001011001000010000011100000000000000000000000
000000001111010001100000000001101000101000010000000000
000000000000001101000000001001011110010100000000000000
000000000000000000000011100001111100111101010110000010
000000001100000111000110110000000000111101010010000110
000000000000000001000000001001011111000110100000000000
000001000000000111100010101101101110000110000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000000100000100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000010000000000001000011001100010110000000000
000000000000100000000000001001001010010001110000000000
000000000101000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000011000000010110100000100000
000000000000000000000000000000100000010110100000000100
000000000000010000000000010000000000000000000000000000
000000000100000000000010100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000001011100000000000000000000000
000000000000000000000000001011100000010110100000000000
101000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000000010111001101000001000000000100
000000000000000000000010000000011000000001000000000000
000000000110000000000000000000011000000100000100000001
000000000000000000000000000000000000000000000010000000
000010000000000000000110000000001010000100000100000000
000000000000100000000000000000010000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110010111000000000000000000000000000000000000
110000000000000000000000000011100001000110000000000000
100000000000000000000000000000101101000110000000000000

.logic_tile 3 22
000001000001000101100000010011111001000110100000000001
000010000000100111100011111111111110000010100000000000
101000000000000011100110001111101110001001000010000000
000000000000000000100011111101011111000110100000000000
010000000001111000000000001111001100110000100000000000
010001000001011001000000000101011100010000100000000000
000000000000001001000000010000000000000000000000000000
000000000000001011000011000000000000000000000000000000
000000000000000000000011100011001110100001010000000000
000000001000100101000000000011101000000010100000000000
000000000000000000000111001001100000000000000000000000
000000000000000000000000000001100000101001010000000000
000000000000001000000010011001011000000000000000000000
000000000000000001000010101001000000010100000000000000
000001000000000111000000000000000001110110110111000110
000000000000000000000000000101001010111001110000000100

.logic_tile 4 22
000000000000000000000010011001000001101001010000000000
000000000110001101000011101111101001100000010000000000
101000001000001101100000000101100000000000000000000000
000000000000000001100011101011000000101001010000000000
000000000000001000000000000111011010100000110000000000
000000000100000001000000000000101000100000110000000000
000000000000000101000000001000000000101111010000000000
000000000001000001000010110001001001011111100000000100
000001000000100000000010101011101110010110100000000000
000010100001010000000110000011001101001011100000000000
000000001010000111000000001001001111111000000100000000
000000000000000011000000001101111000111100000011000000
000000000000010000000111101101000001101001010000000000
000001000100001011000011110111001000011111100010000000
000000000000000101100010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000

.logic_tile 5 22
000000000000000101100111101101011000111111100100000000
000001000001010001000110010011101111011111100001100100
101000000010101111100111100101101101000000000000000000
000000000000001011000000000001001111000000100000000000
000000000000000001000000000111001110000001010010000100
000000000000001101100010110001011010000001100000000000
000000000000001101100000010000011011000001000000000100
000000000001010011000010110001001110000010000000100000
000000000000001001000000000101111000010110000000000000
000000001000000001000000000111111001010100000000000000
000000000000001000000111000111011110101000000000000000
000000000000000001000100000101100000000000000000000000
000010000110001111000011100101101101000000010000000000
000000000000100101000010000000001000000000010000000000
000000000000000001000000000101101101000000000000000100
000000000001001101100010001001001101000010000000000000

.ramt_tile 6 22
000100000001000000000000000111111100000000
000100001000000000000011110000000000000000
101000000111010111000111010111001100000000
000000001110110000100011100000100000000000
010000001100101000000010000101111100000000
110001000000001111000000000000100000000000
000000000000000000000011111101101100000000
000000000000000000000111011001100000000000
000000000000000111100000000101011100000000
000010101010100101100010001011000000000000
000000000000000001000000001001101100000000
000001001111010000000010010001100000000000
000000000000000000000010010111011100000000
000000001000100000000111001001100000000000
110000000010000111100000000011101100000000
110000000000001111000000000011100000000000

.logic_tile 7 22
000000000000000000000010101011111000001000000000000000
000000001010011111000100001001111000001101000001000000
101010000000100000000110000101101100000001010001000001
000001000000110000000011100000100000000001010000000000
000000001011000001100110100111111011010000100010100000
000001000001000000100000001011011010010100000000000000
000011001111000101100111001001011001000000100000000000
000011100000101001000010110011011010010100100000000000
000000000000100000000010111011011110000001010010000000
000000001111111011000011010011101101000010010000000000
000010001110011001100010100111000000000000000100000000
000011100000101001000100000000100000000001000000000100
000000000000000000000011100111101000010000000000000010
000000001010000000000000001101011101010110000000000000
000000000000000000000000000101000000000000000100000000
000000000000000001000000000000000000000001000000000000

.logic_tile 8 22
000010001100000001000110101111101010111111110000000000
000000000000000111100011110001101000111001010001000000
101001001100101000000000000111101100101101010110100000
000010000001010001000000001011001110010100100001000100
110000100000010011000011110101101010000110100000000000
110001000000000001000110001101101101001111110000000000
000000001110101000000011100000000000011111100010000000
000000000001010111000111001101001111101111010001000000
000010000000001000000110100001011100010111100000000000
000000000000101011000011001001011011000111010000000000
000000000000001111100010001011111110101001110100100000
000000000000000111100100000101001001010100100000000100
000000000000100000000111011111011101110100010100000001
000000000110010011000110100111001011110000110001000000
000010000000100111000000011111101010111000000100000000
000001000000001101000011010111001110111110000001000100

.logic_tile 9 22
000001000001001101000000000001101101000110100000000000
000010000100000011100010000001001011001111110000000000
101000001100001111000011111011001001001111000000000000
000000000000000011000111111011111010001011000000000000
110000000000101001100110100101111100010110100000000000
100000000010011111000111100011111110010010100000000000
000000100000100111100111101111011010101011110100100000
000001000001000111000111110011101010010011110000000000
000000000000000101100000000111100001000000000010000000
000000000000000001000010001101101000001001000000100100
000000001111010111100111000001111110100010000000000000
000000000000001001000100000001111011001000100000000000
000000101000001111100111001111011001000000010000000000
000000000000000001100011110111111100000010000000100000
110000000000000001100010000000001010010111110010000000
000000000000000000000110100111000000101011110001000000

.logic_tile 10 22
000100100110001101000010101101111110110000010000000000
000001000000001101000010100011101100100000000001000000
101000000110101111000000001101101110010111110100000000
000010100001011111100000000001110000010110100010000000
010000000000010000000000000000011110000100000100100000
100001000000000101000000000000010000000000000000000001
000000000000001000000010110000001111010110110100000000
000010100000000111000010110101011010101001110010000001
000000000000000011100000000000001100011111000100100010
000000000110001011000010001111001001101111000010000000
000000001100000000000000000001001110010111110101100000
000000000000000001000000000001010000101001011000000000
000001100000000000000011100000000000000000000100000100
000011000000000000000000001011000000000010000000100000
110000000000000000000000000111011000010110100110000100
100000000000001111000010011001100000111101010000000000

.logic_tile 11 22
000000000000000000000000000101101001001100111000000010
000000000100010000000000000000001101110011000000010000
101000001010000001000010000011101001001100111000000000
000000000000000000100100000000101000110011000000000100
010000000011000001100010110111001001001100111000000000
100001000110000000100111010000101101110011000000000001
000001000000001000000000000011101000001100111000000000
000000101000000011000000000000101011110011000000000001
000000100011100000010000000011101001001100111000000000
000110001100110000000000000000001101110011000000000000
000000000000000101000011100011101001001100111000000100
000000000000000000000010010000101101110011000000000000
000011000000000000000000000111101001001100110000000000
000000001010100000000011110000101101110011000000000100
110000001000000000000000001101001010010110100100000000
100000000000000000000011101001100000111110100010000000

.logic_tile 12 22
000010101000001011100111110101111010100001010000000000
000001000000000011000111110101011110010000000000000000
101000000000100000000111001101111010110011110101000000
000010101011010000000011111001011011111011110000000000
000000000001001111100000000101001001101001110000000000
000000000000100001100011100000011101101001110001100000
000000000100101001100110001000001010110001010000000100
000010000000010011000011101111001111110010100000000000
000000000000001000000000000001011101110100110000000100
000100001010100101000000000000111001110100110000000010
000000001000000000000010100111100000000000000000000000
000000000000000000000111110001000000111111110001000000
000000100000001001100000000000001000110001110000000000
000001000000000011000010000001011100110010110001100000
000000000100000111100000000001011110100011110000000000
000000101100000000000010110001101110101001010000000000

.logic_tile 13 22
000000001100000001100000001111101100101000000000000000
000000100000000000100000000101001111100000010000000000
101010000000110000000000000111011010100000010000000000
000000000001010101000011100011101111010000010000000010
000010100010010000000000001011001011100000010000000000
000000000000000000000010001001111011100000100000000000
000010101010001001000011111101111000101000010000000000
000000000110000011100110010101101011001000000000000001
000010100100001101100010000011101111111101000010000000
000001000000000111000000000000101101111101000011000001
000010100000000011100111101111111010101000000000000010
000000100000001111100011111111111011100100000000000000
000000001000000000000110100001011101101111010100000000
000000000000000101000111110011001110111111010000000100
110000000000000011000010001011100001100000010000000000
100000000011001111000010001011001011110110110000100000

.logic_tile 14 22
000000000001000111100111100001000000110000110001000000
000100001100100101100011001001001100110110110001100000
101000100000001011100000010001000000111111110100000000
000001001110000111000011011001000000101001010000000000
000000000000000101000000001001101111010111100000000000
000000000100001001100010000001001101000111010000000000
000000001010011001100000010111011011000011110000000000
000000000000101011000011010101101011000011100000000010
000010000000011011100000001101011100100000000000000100
000000000000100101000000000111111010111000000000000000
000000000110000000000111101111011001010101000000000000
000000000000000000000010001111111010101101010000000000
000000000000000111100111000011000001110110110100000000
000000000110001001100100000000001111110110110000000000
000000001010000011100010011111001010101000000010000000
000001001010000001000011000111001011100000010000000000

.logic_tile 15 22
000000000000000000000010010001111011100001010000000000
000000000100000000000110001001101110100000000000000000
101000001011000011000011111001101100101000010000000000
000000000000000000000110001011111110101001000000100000
000000000000000011100000011101011010111111110100000000
000000000000000000100010100101110000010111110000000000
000011000000100101000011101011101111101000010010000000
000010001111000111000111100011011110010010100000000000
000000000110001011100000001001101110101000000000000010
000000000000000011000011101101010000111101010000000000
000100000000001001100010000111011100100011110000000000
000100000000000111000000000011101001010110100000000000
000010000001000011100010010011101110110010110000000000
000001001110101001000010000011101110010010110000000000
110010101100001101000000001111101010111000000010000000
100001000001011011100000000101001111100000000000000000

.logic_tile 16 22
000000000000000000000000000000011000111101010110000000
000000000000000000000011101101010000111110100000000001
101000000000000000000110000101011010111101010100100000
000000000001010000000100000000100000111101010000000000
010000100000001101000110000101111001101000010000000000
010001000000001001100100000101011110111101110000100000
000000001100001001100110000000000000000000000100000001
000000000000000001100000000111000000000010000000000000
000000000000000101000000000000011001111100110100100000
000000000000000000000000000000011110111100110000000100
000100001100000000000110101101011010111101010010000000
000000000000000111000000001011011010110100010000000000
000000000000001000000000000000001101111000100010100000
000000000100000101000000000101001100110100010000000000
000010101000000101000000000000000001111001110100000000
000011100000000000000000000101001101110110110001000000

.logic_tile 17 22
000000100000000111100000000101001100111001110000000001
000001000100000111100010100001101001110100110000000000
101000000000000111100000001000001010111101010100000000
000000000000000000100000000001010000111110100001000100
110000000000001000000010111000000000111001110100000000
110000001110001001000011111011001011110110110000000001
000010000000010000000110000111001010111101010100000000
000001001100100001000110000000010000111101010000000001
000010100000001101000000000000011011100011010110000000
000001000000001011000010001011011011010011100001000000
000010100000000000000000010000001010111101010100000001
000001000000000000000010101111010000111110100001000000
000000000000000101100010010101101011110100000000000000
000000001010000000000010100011001011101000000010000101
000000000000000101000000000011011110101001010000000000
000000001110000000000000000001101100101000010000000000

.logic_tile 18 22
000000001100100000000111100011001011100000000000000001
000000000000000000000000000101111010000000000000000000
101000000000001000000000010101111110000010100000000000
000000000000001111000011010000100000000010100000000001
010001001110000101000011100000000001000110000000000000
110000100000010000000010111111001011001001000000000000
000000000001000101000010100101111100111110100100000000
000000000000100000000000001001110000101000000001000000
000000000000000000000010001000001010101000000000000000
000000001010000000000000000101010000010100000000000000
000000000000010001100000011000000000001001000000000000
000000000001000000100011000011001110000110000000000000
000000100000011000000010001000000001000110000000000000
000001000000000001000100001101001001001001000000000000
000010100000000011000000000000011000010100000000000000
000000000100000000000000000111000000101000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 20 22
000000000000001001100000010001000000101001010000000001
000000000000000011100010011001000000000000000000100000
101000000000001101000110001111100000101001010101000000
000000000000001001000100000011000000111111110000000111
000000000000000101000010100001100000100000010010000000
000000000000100000000010000000001011100000010010000001
000000001111010000000010100001101000010100000000000000
000010101100000000000000000000010000010100000001100000
000000000000000000000010100111011110101111000000000000
000000001000000000000010100101101101111111100000000000
000001001100000001100000000001001110000100000000000000
000000100000010000000000001101001101001110000000000000
000000000000001001100000010111011001000110000000000000
000000000000000101000010101011011011001011000001000000
000000000110000101000000000001101000010100000010000000
000000000000000001000000000001010000000000000000100001

.logic_tile 21 22
000000000000000000000000000000011010100000000000000000
000000000000000000000010100101001001010000000001100000
000001000000001000000000001111000001000000000000000000
000000100000001001000000000011101110100000010000000001
000000000000001101000000000000011010101000000000000000
000000000000001001000010111001000000010100000010000100
000000000110000000000000000000000000010000100000000000
000000001101010101000000001111001011100000010000000100
000000000000001000000000000000000000010000100010000100
000000000000000001000000000101001001100000010000000000
000000000000000001100000001001101100100010110000000000
000000000000000000100000000011001010010110110000000000
000000000001010111100110010111101011010010100000000000
000000000110000000100110000111111110110011110000000000
000010000001001001100000001000001111100000110000000100
000000000110101001000010010011011110010000110000000100

.logic_tile 22 22
000000000000000000000011100111111101110000110000000000
000000000001000000000111111001011001100000110000000000
101000000000000000000010111001011101000011100000000000
000000000000000101000010100101101100000011110000000000
000001000000010101000110101001001100101110000110000000
000000000000000000000000001111101010101001000000100100
000000000000001000000000000011001110010100000000000000
000000001000000101000000000000100000010100000000000000
000000000000000101100110011011101111011000000000000000
000000000000000000000110010111011000101000000000000000
000000100001101011100110010011111111000010100000000000
000000000011010001000111011011111111100001010000000000
000000000001011001100000001111011001010110110100000001
000010100000101001100010111111011101000000110010100000
000010000001001001100010111101000000000000000000000000
000000000000011001100010100101100000101001010000000000

.logic_tile 23 22
000000000000100000000000000001111101110110100000000000
000000000000000000000011111011101001110100010000000000
101000000000001000000110100011101100001100000000000000
000000000000001111000010101011011100101101010000000000
000000000000001000000110101111101011101011110000000000
000000000000000001000000000011101011000111110000000000
000000100001000000000110000101011100000010100000000000
000001000000010000000010100000110000000010100000000000
000000000000000011100110001011001110101001110000000000
000000000000000000100110111011001011000010110000000000
000000000001001001000000010001101001101110000100000010
000001000000000011000010001111111110010110000001000101
000000000000001101000010110000000001001001000000000000
000000000000001001100110000111001000000110000000000000
000000000000010000000000000111011101000001010000000000
000000000000000101000010110011111011100001010000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000010000000000000000000000000000110000110000101000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000101000
000000010000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000101000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000101000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000100000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000001
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000010

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 2 23
000000000000001000000000010001111100000010000000000000
000000001000000011000010110000001000000010000000000000
101000000000001111000111000000011001001000000000000000
000000000000001111100000000101001101000100000000000000
110000000000000001100000000111100000100000010000000000
100000001010000101000000000000101100100000010000000101
000000000000001000000010101011001111000000010100100101
000000000000000001000000000101001001000000000000100100
000000000001011000000000000111111101000000000000000000
000000001010000001000000001001011000000000100000000000
000000000000000001000010000101001111000000010110000110
000000000000000000000000000111001001000000000000000110
000000000010001011100000001011100001010000100000000000
000000000000100001000000000001101011000000000000000000
000000000000000000000000011001000001000000000000000100
000000000000001111000010001111001000000110000001000000

.logic_tile 3 23
000000100100000111100110001000000000100000010000000001
000000000000100000100100001101001111010000100011100011
101000000000011101100000001111001100010100100000000000
000000000001110001000000001111101111111101110000000000
000000001110000101000110111101011100000000000010000000
000001000000000000100010011011111101000000010000000000
000000000000010000000111110101000000010110100110000100
000000000000000000000110001001000000000000000000100011
000000000000101011100110000001011000000010000010000000
000000000001000101100111000000001011000010000000000000
000000000000000101100011111111001110001001000000000000
000000000000000000100011011101011011000001000000000000
000000001010000001100110011000011100101000000000000101
000000000000000000000011100001000000010100000010100000
000000000000000111100000000111100000000110000000000001
000000000000100000100011101011001100000000000000000000

.logic_tile 4 23
000000000010011000000010100101000000000110000110100100
000000000000101001000110111101101001101001010010100011
101000000000001101100000010001011111100000110000000000
000000000000001111000010101001111000000000010000000000
000010000001011111100010101111000001010110100000000000
000000000000000111100010101111101110110110110000000100
000000001000001011100000000001111111101000000000000000
000000000000000111000011110101011010100000000000100000
000110000000000000000000000101100001000000000110000101
000100000000000000000000001111101010010000100000100011
000000000000000000000000000001011000000111010000000000
000000000001000000000010111001011110101011010000000000
000001000000010000000010111101101011010000000000000000
000000000000000011000011100001001111100000010000000000
000000000000000001100110000101011100010100000000000000
000000000000000000000000000000010000010100000000000000

.logic_tile 5 23
000000000001000101100110101001111100001011000100000101
000000000000101101000010000001101000001111001010000001
101000100000001001100011100011101001000000000000000000
000001000111010111000010100011111011000001000000000000
110001001010100101000111101101101010110110110000000000
010010000110010101000110110111001011110010110000000000
000000000000011111000010001101101010000000000000000000
000000000000000001100110101011100000010100000010000000
000000100000001001100110011001101000111110110000000000
000000000000000011100011100001011111111110100000000000
000000001000001001000111111011011001000010000000000000
000000000000001111100111000111011111000010100000000000
000100001100000001100010001111001010000000100000000000
000100000000001101000100000011011110100000010000100000
010000000010001001000000010001000000111001110010000000
110000101010000111000011110001001101111111110000000000

.ramb_tile 6 23
000010000000000000000011110101101110000001
000001011000100000000010110000000000000000
101000000000000111000111100111101100100000
000000000000000000100000000000100000000000
010000000000000000000111100001001110000000
010001000010100000000011100000100000000000
000000000110000000000000000111001100000000
000000000001011111000000001011100000000000
000000000000001000000111100001101110000001
000001001000100101000011100111000000000000
000000000000001111000000001101001100000000
000000001110000011100000001001100000010000
000000101101011001000010000101001110000000
000000000000000101000100001011100000000000
110010100000000001000111001011101100000000
110001000000100000100100000011000000000000

.logic_tile 7 23
000000001010000000000110000000001100000011110000100000
000000000000000000000100000000010000000011110000100100
101010100001010000000011100111000000000000000100000000
000001000001000000000100000000100000000001000000100000
000001000000010101100110101011101010010000000000000001
000010000000101101100000001011001010010110000000000000
000001000000000000000000011000000000000000000100000000
000010000000000000000010001001000000000010000000000000
000110100000000001100010000011101100010000000000000000
000101000000000000000100001101001010010110000000000000
000000000110000011100000001101011111001101000000000000
000000000000000000100010111101001100000100000010000000
000001000001100000000011100001000000000000000100000000
000000000000010000000000000000100000000001000000000000
000001000000000101000000010000000001000000100100000101
000000000010000000100010100000001111000000000000000000

.logic_tile 8 23
000010000000001000000011100101000000000000000100000000
000001000110001111000100000000000000000001000001000000
101000000000001000000000001000000000000000000100100000
000001000000101001000000000101000000000010000000000000
000000100000000001100000010011000000000000000100000000
000000000000000101000010110000100000000001000001000000
000000100110101000000110010000011100000100000100000000
000000000000011011000011110000000000000000000000000100
000000000000000000000110100011100000000000000100000000
000000000100001111000000000000100000000001000000100000
000001000000001000000110100001101011010000100000000000
000000000001010101000000001101001110010100000000000000
000000100000001000000000011001001111111111110010000000
000000100000001101000011001101101110111001010000000000
000000000000000001000000001001001100000110100000000000
000000000001000001100000001101001111001111110000000000

.logic_tile 9 23
000000000000001000000000010011111011001110000000000000
000000000000001111000010000011011101001111000000000000
101000000000110101100000001001001111101001110101000001
000000001110111101000011000111001000101000010000000000
110000100000001111000111111011101110000110100000000000
110000000000000001000111000111101101001111110000000000
000000000000011001100000001011111000101011110000000000
000001000000100011000011111111001011111011110001000000
000100000000000000000000010000001011001111110000000000
000110100001010001000010100000001010001111110001000000
000010101100000111000111101001101010010111100000000000
000001000000001001100110001111101110001011100000000000
000000100000011111100011110111101111110100010101100000
000000001110000111000111100111011111110000110000000010
000010000000001111000111011101001001101011110000000000
000001100000001011100111011111111010111011110001000000

.logic_tile 10 23
000000000001000000000111000001101111001111110000000000
000000000000100000000000000011001100001001010000000000
101001000110000101000110001011111101001011100000000000
000010101101010000100011100001011011010111100000000000
010000000000001000000110100011101010000011110100000000
100000000100000001000100000111000000101011110000100001
000000000001011001000111101011101100000111010000000000
000000000000000111000110000001011111010111100000000000
000000100000001101100110001001011001000110100000000000
000001000010001101000010000101111110001111110000000000
000001000110001001000011111001101111111110110000000100
000010001100000011000110110111111010111001110001000000
000000000000000101000010001011100000000110000000000000
000000000010000001100011001101101011000000000000000000
110010000000001111100000000111000000001111000100000000
100001100000000001100000000011001101011111100010000000

.logic_tile 11 23
000000000000001000000000010111011101011110100000000000
000000001000000001000011001001001110011101000000000000
101010000000001000000111101011111010111101010000000000
000010100111000011000000000111110000101001010000000011
010010000000100000000111001111111100011110100000000000
100000000000000000000110000111101011101110000000000000
000000001010100001000110100111101111010110110000000000
000000000000000101100000001101011100010001110000000000
000001000000000000000110111011111011001111110000000000
000000000110000000000010000001001110001001010000000000
000001000000111101000000011011100000011111100100100000
000010000000100001100010101001001111010110100000000000
000010000000000000000010000111001100010110100100000000
000010100000000011000010000001110000111101010000000001
110000000000001011100000010101101100001011110100000001
100000001110001011000011000000011111001011110000000010

.logic_tile 12 23
000110000000000000000000010011111011101000010000000000
000100000000000000000011110011101011000000010000000000
000000001000001000000111110101101101101001000000000000
000000100001000011000110101011101010010000000000000100
000000000010011000000000000011011000100000010000000000
000000000001010001000010111001111111101000000001000000
000001001010001101100010000001100000110000110000100000
000000100111010111000000000111101010111001110000000000
000000000000001000000011100001111101101000110001000000
000000000000000101000000000000111101101000110000000000
000001001000000000000111010000011010110100110010000000
000000101010000000000111100111001011111000110000000000
000000000001000000000110100001111100100000000000000000
000000000000101001000000001001111111111000000000000000
000000001100000000000000000101111001111001000000000010
000000000001010000000000000000001101111001000000000000

.logic_tile 13 23
000000000000000000000010000000011100101011110100000000
000000000000000111000110101001000000010111110000000000
101000100000001001100010000101001101101000000000000000
000001101011000011000100000011011111100100000000000000
000000001010000011100000000111111011100000000000000000
000000000000000001000000001111101100110000100000000000
000000000110000111000000001000000001110110110100000000
000000000001000111000000000111001000111001110000000000
000000100000010101100011001001011001010110100000000000
000001000000100011100011101111111101100001010000000000
000100001011011001000000000011011001101001000000000000
000100000000001011000010000101101111100000000000000000
000000000000000000000110101011011110100001010000000000
000000000000000000000100000011111000010000000000000000
000010001000101000000110000101101101010001100000000000
000000100000010001000010011001001001010110110000000000

.logic_tile 14 23
000000000000000101000011111101001010100000000000000000
000000001010000111100010100001011110110000100000000000
101000000110001000000011010001100001101111010100000000
000000000000000011000010100000101010101111010000000000
000000000000000101100011110000011100110011110100000000
000010000000000111000110000000001010110011110000000000
000011101010000000000011010111101100100000100111100000
000010000001001101000011010000001000100000100001000000
000000000000001000000000000001101001010001110000000000
000000000000000101000000001101111100001001110000000000
000000001000010101100010000111101000111110100100000000
000000100000000111000100000000110000111110100000000000
000000000000000111000000000011101011101000000000000000
000000000000000000000000000001111000100000010010000000
000000000110011111000110001101111101001111000000000000
000000100000100001000000001101101110000111000000000000

.logic_tile 15 23
000010100000001111100000010011001010111101010000000000
000001000000000111100010011111010000010100000001000010
101000001100000001100110010000001010000100000110100000
000000000001000000100011100000000000000000000000100010
110010100000000111100110010000000000000000100101000000
010001000000000000000110000000001111000000000000000100
000000001000011011100011100000001010110100010000000000
000000000000101011100100000011011000111000100001100000
000010000101110101110111000000001101000110100010000000
000000000000010000000110010001011011001001010000000001
000000001110100000000010001101111100000110100000000000
000000000000010000000110001001011111101001010000000000
000010100000000000000010100011111001110011000000000000
000000000000000000000010001001101110000000000000000000
000000000010000001000000000011111001001001000000000000
000000000000000000100000001111111010001111110000000000

.logic_tile 16 23
000000000000000101000111110000001011000000100000100000
000000000000000000000010001011011000000000010011100001
101001001000001001000000001000000000100000010000000001
000000100000010111100010111101001100010000100011000110
110000000000010000000110001011000001101001010000000000
100000001100100000000110111101101110100000010000000000
000000000000000111100011110001011011111101010101000010
000000000000000000100110010001101000111101110000100000
000000000000010111100010011111100000101001010010000000
000000000010000000100110101011101110100110010000000000
000000001100000000000110110101011011111101010100000100
000000000001010000000010101001101000111110110000000010
000000000000000001100000001000011101000010000000000000
000000001010010000000010101011011001000001000010000000
110001000000000001000000000111011000111101010010000000
000000100000000000100010101111010000010100000000000000

.logic_tile 17 23
000000000000000000000000010101111100111001110000000000
000000000000000000000010010101011101100010110000000100
101010000001010101000110001001000000111001110000000000
000001000101100000100010110001101010111111110000000000
010000000000001101100111000011111010111110100100000000
110000000000001001000000000000100000111110100000000000
000000000001010001100000010000000001010000100000000000
000000000000111101100010010101001011100000010000000000
000000000000000101100000011111011000101100010000000000
000000000000100000000010000101111010111100110000000100
000000100001000001000110101111111110101001010000000000
000001000000100000000000000011101100010100100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010101001000000000010000000000000
000011100100000101100010000000011010111100110100000000
000011000110000000000000000000001111111100110000000000

.logic_tile 18 23
000000000000000101000011110000011110010100000000000000
000000000000000101100111110001010000101000000000000000
101000100000001101000010101001111011110000000000000000
000001000100001111100000000101001110111000000000000000
000000000000010111000110000011001010000010000000000000
000000000000000001100000000000101100000010000000000100
000000100100101101000111100011011100000100000000000000
000000000000010111100100000011101001001110000000000000
000000001110000011100110100111000000111001110100000000
000011100000000011100110000000101011111001110001000010
000000100000001000000000000101001110101000000000000000
000001000000000001000010000000010000101000000010000000
000000000000000000000011111101111001011111100000000000
000000001100000000000111101101001101101011010000000000
000000000000100000000000000101101001010000100000000000
000000101110001111000010000001011001100000000000000000

.ramb_tile 19 23
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 23
000000001100001000000000010101101010001111010000000000
000000000000001011000010010000001110001111010000100000
000000001010001000000110000011001000000010100000000000
000000000000001001000100000000010000000010100010000000
000000000000001000000010000001100000101001010000000000
000000000000001001000010101011100000000000000000000000
000001000010010000000010100011001010000000100000000000
000000000110001101000000000000111010000000100000000000
000000000000000000000110000000000000100000010000000000
000000000000000101000010101001001000010000100000000000
000000001110000000000000010101111000010010100000000000
000000000010000000000010001011101011000000000001000000
000010100000000101000000010111000001100000010010000000
000000000100000000000010100000101000100000010000000000
000000000110000000000000001111011100000011100000000000
000000000000000000000000000101011010000010100001000000

.logic_tile 21 23
000000000000000101000010111001001011000001000000000000
000000000000000000100111010011011000010110100000000000
000001001100101011100110000101111110111000000010000000
000000000000010101100010111101111111010100000000000000
000000000000000101000110010001101010000010100000000000
000000000000000001000110100011000000000000000001000100
000001000001010000000111110001101111000000000000000000
000000000000001101000010000111111011000000100001000000
000000000000000000000000000001001110000110100000000000
000000000000001111000000001001111010001111110000000000
000010100001011001000000000101111111111000000000000000
000010100001011001000010111101111100010100000000000000
000000000000001000000111000001011000111110100000000000
000000000000000111000010000000010000111110100000000000
000000000010000000000010101101011100000110000000000000
000010000000000000000000000101111001000100000000000000

.logic_tile 22 23
000000000000000000000000011101101101111100000000000000
000000000000000000000010100001001001110100000000000000
000000000000001000000000011000001100101000000000000000
000000000001011001000010000111010000010100000000000000
000001000000000000000000000111000000101001010000000000
000000100000000001000000001001000000000000000001000000
000000100000001000000010110011001110000110100000000000
000000000000000101000110011011101010001111110000000000
000000000000000101000010100111100000010110100000000000
000000001000001101100110111011101100000110000000000000
000000000000000000000000000001011011001111110000000000
000000001000000000000000000111111011000110100000000000
000000000000001001100010111111000000100000010000000000
000000000000001001100110011111101101110000110000000000
000010000000000000000110010111001110000010100000000000
000011000000001101000110000000010000000010100000000000

.logic_tile 23 23
000000000000001000000010101001101101000010110000000000
000010000000000101000000001001101111000010100000000000
101000000000001001100110000011111011000011000110000100
000000000000000101000010100101101011010111100001000000
000000000000000011100010110000001110110000000010000000
000000000000001111100110000000011111110000000000000000
000010001010000101000110110111111011111000100000000000
000000000000000000100011101001011011110110100000000000
000000000000000011100110010000011001111110000110000000
000000000110000000100011010101001010111101000011100001
000000000000100000000110010001000000110000110000000000
000000000001010000000110000111001010100000010000000000
000000000000001001100110000111001101100000000000000000
000000000000001001100110000111111000010110100000000000
000000000000000001000010100101001101000100000000000000
000000000001010000000100001101111101000000000000000000

.logic_tile 24 23
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001010000100000000000
000000000000000000000000001001001110100000010000000000
000000100000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001001000000101001010110100100
000000000000000000100000001011000000111111110011100000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000010000000011100010001101101100110000110000101000
000000010000000000000000001011000000110000110000000000
000000010000000000000011100111011110110000110000101000
000000000000000000000111110000010000110000110000000000
000000010000000111100000000011101000110000110000101000
000000010000000000100000000000010000110000110000000000
000000010000000000000000000011111000110000110000101000
000000010000000001000000000000010000110000110000000000
000000000000000001000010000111101100110000110000001000
000000000110000000000010000000110000110000110000100000
000000000000000011000000000111011110110000110000001000
000000000000001111000010000000100000110000110000100000
000000000000000111100010000001011000110000110000001000
000000000000000000000000000000010000110000110000000001
000000000000000011100111000011001010110000110000001001
000000000000000000000011110000100000110000110000000000

.logic_tile 1 24
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110011000000001000000000000000000001000000100100000000
100000000000000001000011110000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001111101010000100000000000000
000000000000000000000000001111001101000000000000000000
000000000000001000000110001000000000000000000100000000
000000000000000101000000000101000000000010000000000000

.logic_tile 2 24
000000000000100111100000001101101110000000000000100000
000000000000000000100000001101101011100000000000100000
101000000000000000000000010000000000000000000100000000
000000000000000000000010110001000000000010000000000000
110000000000000000000110011000000000000000000100000000
100000000000000000000010001001000000000010000000000000
000000000100000001100010110011111010100000000000000000
000000000000000000000110101101101100000000000000000000
000000000000000001100000000011100000000000000100000000
000000001000000000000011100000100000000001000000000000
000001000000000000000010010000000000000000000100000000
000000000000000000000110001111000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000110000011000010001011000000000010000000000000
000011100000000000000011100111100000000000000100000100
000000000000000000000000000000100000000001000000000000

.logic_tile 3 24
000000000101000000000010100011000001100000010100000000
000001000000001101000000001011001100000000000000000000
101100000000000000000000001111000000010110100000000000
000100000000000000000010010111001110001001000000000000
110000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000100001010000000000010101011111001111100010110000001
000100000000001111000010000011011011111101010000000111
000000000001010001000000011101000000100000010000000000
000000000000000000100010011101001000000000000000000000
000000000000000001000000000111111101100000000100000000
000000000000000111000000000011101010000000000000000001
000000100000101001000000000001000000100000010000000000
000001000001000111000000000000101000100000010000000001
000000000000001000000110000000000000000000000000000000
000000001100000001000100000000000000000000000000000000

.logic_tile 4 24
000000000000000000000111100000001010000011000000100101
000000000010000000000000000000011010000011000010000001
101000000000001101000000000111001101000010000000000000
000000001100000111100000000111101010000000000000000000
110001000000001101000110101011101100000111110000000000
010000000001010111100010110001011100001111110000000000
000000000000001000000000000000000000001001000000000000
000000000000000111000000001011001110000110000000000000
000000100000001000000110000011101010111101010000000000
000000000000001011000110011101001110111110110000000000
000000001000000001100000010101011101000100000000000000
000000101110000000000010010101111000000000000000000000
000000100000000001100010000011101100000000000000000000
000000000000001101000100000011011111100000000000000000
110010000000000101100000000000000000000000000110000100
110011000000000000000000001001000000000010001010000010

.logic_tile 5 24
000000000100101000000010101000001010111110100000000000
000000000001011011000100001111000000111101010010000000
101000000000101101000011100000011110111101010000000000
000000000000010101100111100111000000111110100000000100
010010000001001000000010000111101010000001010000000000
110001000000000111000000000000000000000001010000000000
000000001000000011100000000111011001111000100000000000
000000000000000000000000000101101001101000010000000000
000000000000000000000000000111011100000010100101000010
000001000000000000000011110000110000000010100001000110
000000000000100000000111000001100000101001010000000000
000000000000000000000000001001100000000000000000000000
000000000000001101000111100000001110111100010000000000
000000000010000001100010010001001101111100100001000000
010000000000001001100111100000001111110000000000000000
110000000000000001000000000000001000110000000000000010

.ramt_tile 6 24
000010000000000001000000000101101010000010
000001000010100111100010000000100000000000
101001000000000000000000000001011110100000
000010000000000000000000000000000000000000
010010100001001000000010000111101010000000
110001000001001001000111110000000000100000
000000000000001001000010010111011110000000
000000000000001111100110110011000000000000
000000100001000011100000001101101010000000
000000101000000000100000001101000000000000
000000001010000011100000001001011110000000
000000000000001111000010000011100000000000
000000001010010011100000001101001010000000
000000001010100000000000000011100000000000
010000000000010001000000000011111110000000
110000000000100111000000000001100000100000

.logic_tile 7 24
000000000000000000000010100000000001000000100100000000
000000000000000000000000000000001110000000000000100000
101000000000000000000000010011011011010000000000000000
000000100001000000000010000111111100101001000000100000
000000100000000000000110110000000000000000000110000000
000000001000000000000011110111000000000010000000000000
000000001010001000000110000000000001000000100100100000
000000000000000111000000000000001111000000000000000000
000001001010001000000000010011101000010000100000000000
000010100000000011000010010011011011101000000000000000
000000000000100011100000010011111001010000000000000000
000000000000000000100010010111111100101001000000000000
000010000000001101100000000000001010000100000100000000
000000001001010011000000000000010000000000000000100000
000000001110000101100000011000000000000000000110000000
000010100000000000000010100101000000000010000000000000

.logic_tile 8 24
000010000000000111100111001101011110010100000000000000
000001000000000101000010100011011000010000100000000000
000000001000001101100011110011011100101011110001000000
000000000000001111100011100001011001110111110000000100
000000001110010000000011111101101011000001110000000000
000000001110000001000111110011001111000000010000000000
000000001010000000000000001101011000010111100000000000
000000000000000101000000001011101111000111010000000000
000101000000000011000010000011101010000010000000000000
000010000000001001000010101101011101000010100001000000
000001000100100011100010011011011000101011110010000000
000010100001001001100010100001011101110111110000000000
000010100001010000000110000001101100101111010000000001
000000000000100000000011000011101111111111010001000000
000000000001010000000111011001011100001001000000000000
000010100001101111000111010111101010001010000000000000

.logic_tile 9 24
000000000000001111100111110111001101101011110110000100
000000000000000111000011101001011100100011110000000000
101000000000001011100010111001001111000000010010100101
000000000000101011100111001001001100100000110000000001
110000100110001000000000000001001011101111010000000000
100000000000001011000000001111001111111111010001000000
000000000110000000000111011001001101111111110000000000
000000000000000000000111101001011100111111100001000000
000001000000100011100011101101111001010111100000000000
000000000000000000100010101101101110001011100000000000
000000001110101001000000001001101110111110110000000000
000000001100010011100010001111011001111001110001000000
000010100000001101100111001101111111010111100000000000
000001000000000111100000001001101011000111010000000000
110000000000000101000110110011111100101111000100000000
000000000001010101000010100011011101111111000000100000

.logic_tile 10 24
000000000110000101100000001101011010000111010000000000
000000000001010000000000000101101100010111100000000000
101000000000001011100111000011011010011110100000000000
000000100000000011100010110101101011011101000000000000
010000100000001101000000001111001011000111010000000000
100000000000001011000010110101111000010111100000000000
000000000000000001100000001111011101010111100000000000
000000000000000001000000001001001110001011100001000000
000001000010100101000111100001000000001111000100000000
000000100000010111100110001111001010011111100000000000
000000000000000101000000000000011000000010100000000000
000000000001011001000000000011010000000001010000100010
000001000000000001000110100111001101000110100000000000
000000100000000101100010000111011100001111110000000000
110000000000001000000000001011101111010111100000000000
100000000001000001000000000011001000001011100000000000

.logic_tile 11 24
000000100000001000000000000001111100001111110000000000
000001000100001111000010011101011101001001010000000000
101000001010101101100010000111011010101000010001000000
000010100001010001000100001101011010001000000000000000
110000000000001001000111010001101111110110110100000000
100000000000001111000011101001111111111001010000100000
000000000110001000000111000000011001111100100000000000
000000000000000101000000000011001010111100010000000100
000001000000000011100111000011001011101000000000000000
000000000000100000000110110001111011100000010000000000
000100000000000001000010000000011011111000100000000000
000100000001000000000000001011011010110100010000000010
000010000000000011100000010001111101000111010000000000
000010000001000000100011101011001110101011010000000000
110001000110000011100011101011001011010010100000000000
000010100000000011100000000111101000110011110000000000

.logic_tile 12 24
000010100000000000000111100001011100110001010000000100
000001000001010000000100000000111011110001010000000000
101000001000001111100000001111101101110000010000000000
000000000000001111000011110001011111100000000001000000
110000001000010000000010000011111001100001010000000000
100000000000000000000100001011101110100000000000000000
000011000000000000000111101111000000100000010000000100
000001000000000001000000001011101100111001110000000000
000000000110000111000111000011111011111001000000000000
000000001100000000000011100000001111111001000000100000
000000000000000101000011100011111000100011110100000000
000000001111010001100100001011011110101011110000100010
000001100000000111100010101111100000111001110000000010
000011000000001001000100001111001110100000010000000000
110001000000000101000011110001111011111001000000000010
000000100001001001000111000000011101111001000000000000

.logic_tile 13 24
000000100000011111100000011011001011001111000000000000
000001000000001011100011111101011101000111000000000010
101000001010001000000111010001111110111110100100000000
000000000000000001000011010000000000111110100001000000
000000100000001000000000001011011101100000010000000000
000001000000001011000010001111101001010100000000000000
000000000000000000000111100111101101100000010000000000
000000100101010000000000001011101110101000000000000000
000010000000010001000010001011101110101000010000000000
000001000000000001000100000011111001101001000000000000
000000000110001101100110010111101111100000010000000000
000000001010001011100010001011111001101000000000000000
000000000000000001000011000011001010010101000000000000
000000001110000000100010010001011110101101010000000000
000001000110101001100111000101111100101011010000000000
000010100001000011000000000101101000000111100000000000

.logic_tile 14 24
000000100010000111000110001111001100101011110100000101
000000000001011001100111110111110000000011110000000000
101001000000001111100111111001001011100000000000000000
000010000000000011000011011101011100000100000000000000
110010100110110000000110010001011101010001100000000000
100000000000011001000010001001011000010110110000000000
000000000000101111100010010000011000100100000000000000
000000000001001001100110010111011001011000000000000000
000010100000000111100110100011001011000011110000000000
000000000001000000000000001001011000000011010000000000
000000000000000101100011110111011100111101110100000000
000000000000000111000010101111011010111100110000100001
000000000000001011100011101001111011101011110100000001
000000000000000111000010010101001011100011110010000000
110000000000000011100000000011101111010111100010000000
000000000001010000000000001111011001000111010000000000

.logic_tile 15 24
000011000000000001000011100000000000000000000000000000
000000000110001111100100000000000000000000000000000000
101101000110101000000010100101111010101000010010000000
000110000000001001000100001011101011100001010000000000
000001000001010001100000001001001110110000000110100000
000000000000100000100011100001001110000000000010000000
000000001010000111000110001000001101001011000000000000
000000000001000000000000001111001001000111000000000000
000000000000000101000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000110000101100111011101000000100000010000000000
000000000001000000000011000011001100110110110010100000
001010000000001101100000001000011101101000010000000000
000010000000000101000000001011011110010100100000000000
000000000000000001000000000001011010110010110000000000
000000000000000000000011101011001001100001110000000000

.logic_tile 16 24
000000000000010001100000010001001110111010000000000000
000000000000000000100010000101011001100011100000000000
101001001000001000000111001011011010100000000000000000
000000100000000111000111100111011010000100000000000000
110000000000001101000000000001000000000000000100000000
110000000000001001000000000000000000000001000000100000
000000000000001000000110010001111100111000110000000000
000000100000001001000010001011001110111001110000000000
000010000001011000000110111101100000100000010000000000
000000000000101011000010101001001110000110000000000000
000000000000100000000000001000000000000000000100000100
000000000001000101000000001001000000000010000000000000
000000000000001001000111110000000000000000100100000000
000000000110000101100111000000001101000000000000000000
000000000001111000000000011011001011111110010000000000
000000001110110001000011001111101011000001100000000000

.logic_tile 17 24
000000000001001101000010100101101100000010100000000000
000100000100101001100111100000010000000010100000000000
000000000000000001100111110000000000010000100000000000
000000100000010000100111010101001110100000010000000000
000010000000000000000010100001011011101111010000000000
000000000000001101000000001101011100011111110000000000
000000001000101001000010001000000001000110000000000000
000000100001001011000010110001001101001001000000000000
000000000000000001100010000001101010001110000000000000
000000001110000111000000000000101001001110000000000000
000001001010100000000011100011011010000011110000000000
000000000000010101000100000101001001000010110000000000
000000000000000000000000000001001101101011010000000000
000000000000000111000000000001101111011111100000000000
000000000000100000000010000001111011000100000000000000
000010000000000000000000001011111000000110000000000000

.logic_tile 18 24
000000000000101011100010010001001101000000010000000000
000000000000010011000111000000101111000000010000000000
101000000001000000000010101001101011101001000000000010
000000000000101111000110101011001011000000000000000000
000000000000000111000000001101111001010110100000000000
000000001100001101100010101001011100000100000000000000
000001000000000000000111100111000001110110110100000001
000010000000000001000010110101001100010000100000100010
000000101100110001000000000101011110010110100000000000
000000000000110001000000000101110000000001010000000000
000000000000001001000011110000001100000000100010000000
000000001110000001000110000001001111000000010000000101
000010100000100111100000010000000000000110000000000100
000000001001001111000010110001001001001001000000000000
000010000001010000000011110101111100100000000010000000
000001000110100000000110001101111110000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001010000000000000000000000000000000
000000101100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 24
000010100000000101000110010101011011111000000000000000
000000000000000000000110010000111110111000000000000000
000000001000000101000000010001111100000000000010000000
000010000000000101100010000011101111000100000001000100
000000000000101111100110010001001100010100000010000000
000000000000010001100110000000000000010100000000000000
000010000110101000000000011111001100000101000000000000
000010000000010011000011110001011001000110000000000000
000000000000000101100000000111011111000010100000000000
000000100000000000000010011111101001001001010000000000
000000001000011011100011101011001011000000100000000000
000000000001010101100100001011111100000001110000000000
000000001011010001000110110000011010001100000000000000
000000000000100000000010100000001010001100000000100000
000001000011001101000000000001011000010110100000000000
000000000000000101000000000101100000000001010000000000

.logic_tile 21 24
000001000000000011100000011000000001100000010000000001
000010100000001101000010010011001001010000100000000000
000001000000101101000111110001101100000001010010000000
000010100110000011100110100101010000000011110011000000
000000000000001011100000011101101110010100000000000000
000000000000000011100010100111110000111101010011100111
000001000010100111000110000101100001000110000000000000
000000100001000001000110000000001010000110000000000000
000000000000000001100000001001011010000001010000000000
000000000000000000000010000101000000000000000001000110
000000000000001000000000001101001000101001010000000000
000000000000000001000010110001011011101000010000000000
000000000000000000000000001111111000101100000000000000
000000000000000000000011001011011000010100000000000000
000000000000101001000000010101101011110000000000000000
000000000001010001000010010011101111110100000000000000

.logic_tile 22 24
000000000001001000000111010011101010101001010000000000
000000000000000011000010000101001011111101110000000000
101001000000001111100010111001011011000010000000000000
000010000000100101000110100011011110000011000000000000
000000000000001101100111001111011111000110100000000000
000000000000000101000110101001111110010110100000000000
000000100010000101000110101011011100011111110000000000
000001000010000111100000001001011110101001010000000000
000000000000011000000110010101001000000001010000000000
000000000000101001000011101011111111000001110000000000
000000000000000101000000000000001000111110100110000000
000000000100000000100010001011010000111101010000000110
000000000000001000000111001001111011101000010000000000
000000000000000001000110000101001000111000100000000000
000000000000001101000000010101000001100000010000000000
000010001010000001000010010000001001100000010000100000

.logic_tile 23 24
000000000000000101100011100001101001010000000000000000
000000000000000000000010110101111100010010100000000000
101000000000101101000010101000011000101011000000000000
000000000000001001100011101011011011010111000000000000
000000000000000101000110011011101100001111100110000000
000000001110000000100010000001001001001111110001000110
000000000000101000000110110111001101101100000000000000
000000000000000001000010101011001101001100000000000000
000000000001001001100111101001111011110110100100100100
000000000000101111000111111011111011110000000000000111
000001000000000001100010011101000000000000000000000000
000100100000001111100010000001100000010110100000000000
000000000000000001100000000111011011100011010000000000
000000001010000000100010000000101001100011010000000000
000000000000001000000010101011011110001100000000000000
000000000000001001000100000111111000101100000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000100000000000011100111010001101010110000110000101000
000100010000000000000111001101110000110000110000000000
101000010000001000000010000101111000110000110000001100
000000010000001011000111100000110000110000110000000000
000000000001000011100010000001001100110000110000001100
000000001000000000100010010000000000110000110000000000
000000000000000001000111000101001000110000110000101000
000000000000000001100000000000010000110000110000000000
000000000000000111100000000001011110110000110000001000
000000000000000000000000000000110000110000110000100000
000000000000000000000010000101111100110000110000001000
000000000000000001000000000000000000110000110000100000
000000000000000000000010000101111100110000110000001010
000000000000000000000000000000010000110000110000000000
000000000000000000000000000111011000110000110000001100
000000000000000000000010000000100000110000110000000000

.logic_tile 1 25
000000100000000000000000010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000000001100000000111011101001100111100000000
000000000000000000000000000000011110110011001000000000
110000000000000000000000000111101000001100111100000000
010000000000000000000000000000001001110011001000000000
000000000000000011000000010111001001001100110100000000
000000000000000000100010000000101110110011001000000000
000001000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010111001111000010000000000000
000000000000000000000010001111101011000000000000000000
000000000000000001100110010101100000010110100100000000
000000000000010000000010000000100000010110101000000000
010000000000000000000110100000011111111111000000000000
110000000000001001000000000000011000111111000001000000

.logic_tile 2 25
000100000000000000000110000000000000000000000000000000
000101000010000000000000000000000000000000000000000000
101000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101100111100101101100000000000000000000
000000000000000000000100001011111111000010000000000000
000000000100000000000111010000000001000000100100000001
000000000000000000000011000000001010000000000000000010
000000001010010000000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000010001011000101000000000000000
000000000001000000000011010101100000000000000000000100
110000000000000000000111000000011111001111110000100000
100010000000000000000100000000011101001111110000000000

.logic_tile 3 25
000000000000000000000000000011111010100000000000000000
000000000000000101010011101001011010000000000000000000
101000000000000101000010101001101100000010000000000000
000000000000001101100110100001001011000000000000000000
110010100101000001100000001000001110101011110000000000
010000000100001101000010111001000000010111110000000000
000000000000000101000010000001011011000010000000100101
000000000000001101000010111101001010000000000000000000
000000000001001000000000010001111110000100000000000000
000000000010101011000010000000111000000100000000000000
000000000000000001100010001101111100000000000000000000
000000000000000000000010000111011010000100000000000000
000000000000001000000000001011100000101001010000000000
000010001010000011000000000111100000000000000000000000
110000000000001101100000010000011010000100000100000000
100000000000000001000011010000010000000000000000000000

.logic_tile 4 25
000000100000001000000111000101011100000000000000000000
000000000001000101000000000111101111000000100010000000
101001000000000000000010101111011010001001000110000100
000010000000010000000010101101011001000111000000000011
000000000000000101000010111001001111010100100100000000
000000001000001101100110011101111001010000100000000010
000000000110000101000111110101011101111001010100100100
000000000000000000100110100101101111111111110000100010
000000000000000111000000011011011110111111100100000000
000000000000000000100010000101011010101111010000100000
000000000000011101100000000001011100010100000000000000
000000000000100011000010000000010000010100000000000000
000000001100000001100111010001101010000000000000000000
000000000000100000000010001011111111000000100000000001
000000000000000000000000010011001111000000000000000000
000000000000000000000010001101111001001000000000000000

.logic_tile 5 25
000000001100000000000000010101011100000010100000000000
000001000000000101000010100000100000000010100000000000
101010100000000000000010101101111111001111000000000000
000001000000000000000010111111101011001101000000000000
010000000000001011100111100101001111101000000000000000
110000000000001111100110101011101100010000100000000000
000000000000000111100111110011000000000000000000000000
000000000000000101000111011101100000101001010000000000
000010001010000000000010010001100001010110100000000000
000001000000100000000111111001101111000110000000000000
000000001010001001100000000000000000000000000101000000
000000000000000001000000000101000000000010001010100100
000001000000001001100000000011011010000111110000000000
000000100000001001000000000111101010000110100000000010
010000001010000001000110010001011000111101010000000000
110000000000000000000111000000010000111101010010000000

.ramb_tile 6 25
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000001000111000110000011011100110000010100000000
000000000000000000000010100011011111110001110011000010
101000000000011011100111000011111010000001010000000000
000000100001110011100000000001101110000010010000000000
110000000000000011100010110111101001101101010100000000
010000000001010000100011000011111111101000010011100010
000000000000000011100000000001101001001000000000000000
000000000000000000100011100111011000001101000000000000
000000000000000001100111010000001100000000110010000000
000000000000000101000011000000011110000000110000000000
000000000000000000000111101101101010010000000000000000
000000001000000000000110000111011110010110000000000000
000000000110001111000011100101011001101101010110000100
000000001110000011100100000011111111101000010011100000
000000000110001000000111100101101011010100000000000000
000000000000001001000110010111001011010000100000000000

.logic_tile 8 25
000100000000000000000000001111001011110000010100100000
000000000001000101000011110111001101110010110001100000
101000000000000101100110100111000001010000100010000000
000000000000001001100000000000101010010000100000100000
010000000000000000000000000101001111101001110101100000
010001000000001101000010100111001011010100100000000011
000000001000100101100010100001011001110000010110100000
000000000001010111000000000111001000110001110000100010
000001000000000000000010001101001110110000010101100100
000010000000000011000111100001101101110001110000000010
000100001000001000000000010011011001101001110110000000
000100100001011001000011000111001001101000010010000011
000000000000001001000010011011001111101001010110000000
000001000010101011100011100101101000101010010010100000
000000000000100001100000000001111100110100010110000011
000000000000010000100000000111001111110000110011000000

.logic_tile 9 25
000101000000000000000010001000000000000000000100000000
000110000000000001000100001101000000000010000000000000
101000000000001000000110010101011010000001010000000000
000000000001000001000011000000110000000001010000100000
000000001000000101000110000111001010010100100000000000
000000001100001101100000000111101100000000000000000000
000001000000001001000010010001000001100000010000000000
000000000000000111000010000000001001100000010000000000
000000001000001000000000000011101000010111110000000000
000000000000000001000010111101110000111111110000000000
000000000000000000000111011011101011010000110010000001
000000100000000000000111010111101011000000100001000000
000001001000101001100000011111011010011100000000000000
000000100011001011000010101001001101000100000000000000
010000000000001000000000000011011010111000000000000000
010000000000001101000000000000001010111000000000000000

.logic_tile 10 25
000000001000000000000110000101000000000000000111000000
000000000001010101000000000000000000000001000001000000
101000000000000000000110100011100000000000000100100000
000010100000000000000000000000000000000001000000000000
010000000000100101000000000111001000100000000000100000
100000000000011111000010100000011111100000000000100011
000001000000000000000000001000000001010000100000000000
000000100000000000000000001001001110100000010000000000
000001000000010000000010000000001010010011110100000000
000000100000100000000010000111011101100011110010000001
000000000000000000000000000111001010010011110100000000
000000000000000101000000000000001010010011110010000001
000000000000100001100111000111001000001000000010000000
000000101110011101100100000000011111001000000000000001
110000000110001000000000000001001110010111110100100000
100000000000001101000000001011000000010110100010000100

.logic_tile 11 25
000000001010100001100110101101100000011111100100000000
000000101100010000000100001101001011101001010000000000
101000000000000011100000000011001110110100110000000000
000000000000000000100000000000011001110100110000100000
010011000110000111000111110111101101101110000000000000
100011001100000101000110000111111010101101010000000000
000000000000000101000010100101000000010110100100000000
000000000000001101100010100101101000111001110000000100
000000000000000101100010010111000000000000000100000000
000110100000001101000110100000000000000001000000100010
000000000000000000000011101101001100010110100100000000
000010100000000000000100001101110000111101010000000000
000000000000001011000110000011011000111101010001000100
000010000010100101000000000011000000101001010000000000
110001000000000000000000001000001010100000000000000000
100000000000000000000010001011001011010000000011100000

.logic_tile 12 25
000000000000000000000011100000001111110001110010000000
000000000000000001000010010011001110110010110000000000
000000000100000101100111000001001111100000000000000000
000000100000000000000110110011011001110000010000000000
000000000000000000000010101001101110101001010000000101
000000001110000000000100001111000000010111110000000001
000000000000100000000000000011101010111100000010000000
000010000000010000000000000111110000111101010000000001
000000100000101011100010011111001110101001010010000100
000000000001000111000010101001100000010111110000000000
000000000110000000000000011111001100101000000000000000
000000001110000000000011101001011101010000100000000000
000000000000000011100110110001001100101000010000000100
000000000001000001000011101011111110001000000000000000
000001000000000001100010100111001000110000010000000000
000010000000000000000000000011111001100000000000000100

.logic_tile 13 25
000010000000001001000011001101111110101000010000000000
000001000000000001100010111001011110000000010000000000
101000000000001000000111010011011101001110000000000000
000000000001001011000111001001001011001111000000000000
000000000001000001100010100000000000110110110100000000
000000001100000000000010101001001011111001110000000000
000000000000001011100000010001001010101011110100000000
000000000000001011100010000000000000101011110000000000
000000000000000101100000001111111111100000010000000100
000010100000001001000000000001101010010100000000000000
000000000000000000000000000000000000101111010100000000
000010100000001001000011001101001100011111100000000000
000010000000000101100000000001001001011101000000000000
000001001000000000100000000011011110001110100000000000
000000000000000111000000001001111101100000010000000000
000000000000100011000010001111011001101000000000000000

.logic_tile 14 25
000001100000000001000000010001011000110000010001000000
000110000000000000000010001001011010010000000000000000
101000000000010000000011101011101101100000110000000000
000000001000100000000000000011001111110000010000000000
000010000000000111000111010101001100101011110100000000
000001000000000000000111000000110000101011110000000000
000000000110000000000000001101001100101000010000000000
000000000010000000000000001011111100010110000000000000
000000000001011111100110010000000000000000000000000000
000000000000100111100011010000000000000000000000000000
000100001000001111100110001001001111101000010010000000
000100000000000011000010010111101001000000100000000000
000000000000000001000000001011101110101111000000000000
000000000000000000100011101011011100010110100000000000
000000000000001000000000010101011100110110100000000000
000000000010001111000010000011111111111100000000000000

.logic_tile 15 25
000010100000001111100110011011101110111101010100000100
000001001100000111000010000101101010111110110000000011
101000000000000111100110100011011011111101010110000000
000000000000000000100100000101101101111101110000000010
110000000000001111000010100101111111001011100000000000
100000000000001111000111101101011111010111100000000000
000000000001001011100010011101011011000111010000000000
000000000000101111100011111011111001101011010000000000
000010000001010000000000010001011000110110110110000000
000001001110100001000010101111101000110110100000000000
000000000001010000000111000111001101110110110100100000
000000000000100000000000001101001001110110100000000001
000010100000001001000111000001011000111110110100000100
000001001110000101000000001001001111101001010000000010
110000001010000000000111001000001111110000010000000000
000000000000000000000010010001011011110000100000000000

.logic_tile 16 25
000000000000000111100011111001000001100000010000000000
000000000000000000100111010111101011110000110000000000
101001000110001111100110000011011101101111010000100000
000010000000000111000100000001101001011111000000000000
010000000000000000000000001001000001101001010000000000
010000000000000000000010000001101110010000100000000000
000000001010001000000111111101100001000000000000000000
000000000000000001000111100101101000000110000000000000
000000000001000000000000010000011011000010000000000000
000100000000000000000011101111011000000001000000000000
000001000000001000000000000000000000000000000100000000
000010001100000101000000001101000000000010000010000000
000000000000010000000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000010000000000001000000000111011110101001010000000000
000001000000000000000000001001100000101000000000000100

.logic_tile 17 25
000000000000000000000000001000011011000001000000000000
000000000000100000000000001111001011000010000000000000
101000000000100001100110000101100000001001000000000000
000000000001010000100100000000001010001001000000000000
110000000001001001000011100000000001000000100110100000
110001000000001111000000000000001110000000000001000000
000000000000001001100110010111011010101000000010000000
000000000000001001100111010000000000101000000000000000
000010000000001000000110101001111010101000000000000000
000001000000000101000000001011011110101000010000000000
000000000000000101100000010000000000000000000110100000
000000000000000000100010100111000000000010000000100000
000000000000000101100111100001111010010110000000000000
000000000000100001000100000111101011101001010000000000
000000001000000001000110101101001100000000100000000000
000000000000000000000000000011001101000001110000000000

.logic_tile 18 25
000000000000000111100011110001001000101000000000000000
000000100000000101100110000000010000101000000000000000
101000000000001111000111100000011111001100000000000000
000000000001001011100010100000001001001100000000000000
000000000000000011100000001011100000101001010100000000
000000000000000000100000001111000000111111110001000010
000001000000001101000110100101111110111101010110000000
000000100000010111000000000000110000111101010001100010
000000000000100000000000010001111010000010000000000000
000000000011000000000011011011001000000000000000000000
000000000000100001100000001001001010000101000000000000
000010000001000000000011101111101110001001000000000000
000000000000001000000000001000000001100000010010000000
000000000000000001000000000001001001010000100000000010
000010001000000001000010010101111100101000000000000000
000010001101000000000011000000010000101000000000100000

.ramb_tile 19 25
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 25
000000000000000001100010110101100000000000000000000000
000000000000000000100010011001000000101001010000000000
101000000001001101000000000101111000001000000000000000
000000000000101001000011110001001011000000000001100000
000000001001010001000000010001011011100000000000000001
000000000000000001000010011001011000100000010001000000
000001000000000001000010100001111100000000000000000000
000010100000011111100010101101011000100000000001100000
000000001110001101000000000111011001111101110100100000
000000000000000001000000000111101001111110100000100100
000000001010000000000000010001111010111001110110000100
000000000001000000000010101001111100110111110000000001
000000000000001101000000011101011010100001010000000000
000000000000001101000010100001001001000010100000000000
000000000000000000000000000011001010101000000000000000
000000000000100000000000000001001110010100100000100000

.logic_tile 21 25
000000000000001000000010110001100000101001010000000000
000000000000000001000011001001000000000000000000100000
101001000000000011100110000101001010101000000000000000
000010100000010000000011100000010000101000000010000000
110000001110001101000111000101011011001111000000000000
010000000000000001000100000011001010000111000000000000
000000000010001101000000000000000001000000100111100000
000000000000001011000000000000001001000000000000000100
000000000000001000000011000001000000100000010000000000
000000000000001011000011110000101010100000010001000100
000000000000000000000000000001000000100000010000000000
000000000000000000000000000000001111100000010000000010
000000000000001000000010000111000000000110000000000000
000000000000001011000010000000001111000110000000000000
000000001000000000000000000000011000111101010000000000
000000000000000000000000001011010000111110100000000000

.logic_tile 22 25
000000000000000111100111100111001011111100010100100001
000000000000000000100000001111101011111100000000000100
101000000000001000000110110001101100000001010000000000
000000000000000001000010100000110000000001010000000000
000001000000000001100011100001011000110100010000000000
000010000000001101000110000111011111111001010000000000
000001000001000000000010111101011000011101000000000000
000000000000100111000010010011001011111101010000000000
000000000000000101100010110011011011010000100000000000
000000000000000000000110011011001001100000100000000000
000000000000001111100011100011011001011111110000000000
000000000000001001000100001011111011001011110000000000
000000000000100001100110011011111100101000010000000000
000000000000010000100110010011011010010100000000000000
000000000000100000000111000111101010110000010010000001
000000000001000000000100000000111001110000010000100010

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
101000000000000111000110110001001111101111110100000000
000000000000000000000010100101011111101111010001100110
000000000000001000000110100001111101001111110000000000
000000000000000011000010000111111001000110100000000000
000000000000100000000010001111101100010110110000000000
000000000001010000000000001011101010011111110000000000
000000000000001000000010000000000000000000000000000000
000000000000000011000011110000000000000000000000000000
000000000000000000000110001000000000100000010000000000
000000000000000000000100001001001101010000100000100100
000000000000000101000110000001111000001011110000000000
000000000000000000100000001111011101010111110000000000
000001000000000000000110010101011010110010000000000000
000010100000000000000010000101111011010001000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001100
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001100
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000101000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000100000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000100000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000100000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000100000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000010110100000000000
000000010000000000000000001101000000101001010000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000111000010110001011011000000000000100000
000000000000000000100110001111111001000010000000000000
101000000000001101000000000000001011100000000100000000
000000000000000111100010111111001110010000000000000010
110000000000101011100111011001001110001111100000000000
100000000001010111000111110001011011011111100000000000
000000000000000000000010101101111111000010000000000000
000000000000000000000111100001111111000000000000000000
000010110000000000000000000101000000000000000100000001
000000010000000000000000001001000000101001010000000000
000000010000000000000000001000001000000001010110000000
000000010000000000000000000111010000000010100010000010
000000010000000000000110000000001010000100000100000000
000000010000000000000010000000010000000000000000000000
000000010000000000000110010000011000000100000100000000
000000010000000001000010000000000000000000000000000000

.logic_tile 3 26
000001000000001000000000010101111010101000000100000000
000000100000001111000010110000100000101000000000000000
101000000000001111100000000111111101100000000110000000
000000000000000111100011100000011010100000000000000000
010001000000000011100010100000011011110000000100000000
010000000000000000000111100000011000110000000000000000
000000000000000111100000000101001100010000000000000000
000000000000000011100011110000111110010000000000000000
000000010000100111000110011001101100100000000100000100
000000011000000101100011000001001000000000000000000000
000000010000000101000000010000000001100000010100000000
000000010000000000000010011101001011010000100000100000
000000010000001000000000000011011100100000000000000000
000000010000000011000000000011101010000000000000000000
110000010000000001000000001101111000100000000100000000
100000010000000000100000000101011100000000000010000100

.logic_tile 4 26
000100000010000101000010111111100000101001010000000000
000000000001001101000010011001101011100000010000000000
101000000000000001000010101001011101001111000000000000
000000000000000111100010110111111010101111000000000000
110000100000000000000010100001000000101001010110100000
110000000000000101000100000111000000000000000000000000
000000000000000101000000000001011101100001010000000000
000000000000000101100000001001111110010110100000000000
000000011111110000000000000001000000100000010101000001
000001010001110000000000000000001011100000010000000000
000000010000000000000000011001111100010111100000000000
000000010000000101000010001111001110001011100000000000
000000010000000101000111100101011001000110100000000000
000001010000000001000000000001011010001111110000000000
110010110001011000000000011011101001110000110000000001
100001010000100101000010100111111000010000110000000000

.logic_tile 5 26
001000000000000000000010100000001000110011110000000000
000000000000000101000000000000011010110011110010000000
101000001000001111100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000101101000011100000000011101100000001010010000001
000000000000001101100000001111010000000000000001000000
000000000000000011100111000000000001000000100101000000
000000000000000000000100000000001000000000000000000000
000001010000000001100010000000001010000000110000000000
000010110010000000100100000000001010000000110000000000
000000011010000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000001010000000000000111101011001000000000000000000000
000000110000000001000000001101010000101000000000000000
010000010000000000000000000001011000111111010000000000
110000010000000000000000000011001110101111000001000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011000000000000000000000000000000000
000010110000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000110000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000111100000000000000000000000000000
000000100000001111000000000000000000000000000000000000
101000000000000111000000000101111111000010000000000000
000000000000000000000000001111101010000000000000000000
110000000000001111000000000000000000000000000000000000
010000100001011101100000000000000000000000000000000000
000000000000000000000011100001000000101001010000000000
000000000000000101000000000101000000000000000011000100
000000010000000000000000010000000000000000000000000000
000000010011000000000011110000000000000000000000000000
000000011000000000000011100000000000000000000000000000
000000110000000000000100000000000000000000000000000000
000001010000000001100000000001011000000010100001100000
000000111000000000000011100101100000000000000000100100
110000010000000111100111001111011111011111110100000000
100000010001001111100100001011011110010110111001000000

.logic_tile 8 26
000000000000010000000000000000011110000100000100100101
000000000000100000000000000000000000000000000001100110
101000000000000000000000010101111110000010000010000000
000010000000000111000011100111011100000000000000000000
000000000110001000000000000011111111111101110100000000
000000000000000111000000000000111001111101110000000000
000010000001010111000000000000011100000111000000000001
000001000000101101100000001011001010001011000000000000
000000111010000101000010010011100000101001010000000001
000000010001000000000010100111000000000000000000100000
000000010000001001000010101011101101001000000000000000
000000110000001001000110000101111110000000000010000000
000000010000000111100000001011000001111001110100000010
000010110000000001100000000001001110111111110000000000
000000011000001101000011100000000000000000000000000000
000000010000000101100110100000000000000000000000000000

.logic_tile 9 26
000001000001010000000111111011101100001101000100000001
000010000000101111000010000011101000011110100000000100
101000000110001101000000010001101000010100000000000000
000000000001010101000010101101110000000000000000000000
000000001000000111100000011101101010000010100000000000
000000000010001101000010101101000000000000000000000000
000000000000000001100010100111111010111110100011000001
000000000000001101000111010000000000111110100001000000
000010010000001001100000000001011110111101110000000000
000001010000000001100000000000111010111101110000000000
000000010100100000000110000000001101001100000001000000
000000010001000001000000000000001011001100000000000000
000000010001000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000011010100001000000000001100001001001000000000000
000000010000010000000010000000001000001001000000000010

.logic_tile 10 26
000000000000001000010010100011100001100000010010000010
000000000010000101000011100111001111110110110010000010
101001000000000000000000000111101111001000000010000101
000010000000000000000000000011011011000000000000000000
110000000001010111100000000111011010001011100000000000
010000000000000000100000000101001001001001000000000000
000000001000100111000000001111100000000000000100000100
000000000000010001000010110011101101010000100000000100
000010010001000111100110010000011101000000110010100010
000001010000000000000011010000001111000000110000000011
000000010001000101000000001000011110101000000010000010
000000010000000000000000000011010000010100000010000110
000000010000001001000111000011111011101111000000000000
000000010001000111000000000111001010111111000000000100
110000010000000011100011100001011011100011110000000000
100000010000000000000100001001001010000011110010000000

.logic_tile 11 26
000100000001011111100111101101100000000000000000000000
000100000000100101000011101001100000101001010010100000
101000001000000000000111100101011010111000000000000000
000000000001000000000010110000111101111000000000000000
110001001101010111110110110011011010111001010100000000
100010000001010101100111100011001001111111110001100000
000000000000001101100010000001001101111101110100000001
000000000000000111100111111111101100111100110000100000
000000010000101001100111100101000001110000110000000000
000000010000010001000000000001001100111001110000100000
000000010000001011100110000101101011000010000000000000
000000010000000101000000001101001001000000000000000000
000000010000000000000111100001011100111101010100000010
000000010000000000000010010011011001111110110000000010
110000011000000000000000000101001110101001010000000000
000000010001000000000000001001110000010100000000000000

.logic_tile 12 26
000000000000010000000000000011001011101000000000000000
000000100000101111000000001101001000100100000001000000
000000000000001000000010001001001111101000000000000000
000000000000001011000100000101001100100000010000000001
000000000000000000000010000011101110111101010000000100
000001001101011111000000001011000000101000000000000000
000010000000001000000000000111011111101000010000000000
000011000001011011000000001111101010000100000000000000
000010111110000101000010110101111100110000010000000000
000001010010000000000011100111001101010000000000000000
000000010000000111000000000001111111101000000000000001
000000110000000000100000000101011001010000100000000000
000000110000001101100010110101101100100000000000000000
000000010000101001000011101101001101110000100000000000
000000010000000001000011100111111000100001010000000000
000000010000000000000100000101001101010000000000100000

.logic_tile 13 26
000000000000001011100000001001011111100001010000000000
000000001110001111000000001011011001100000000000000000
101000000000000000000011111011001110111111110100000000
000100000001000000000011001101110000111101010000000000
000000001000011000000010001101111100010110100000000000
000000000000101111000100001111001011010010100000000000
000000000000001001100010110111000001010000100000000000
000001000000000001000010000101001001001001000000000000
000000010000000000000000011011101110000001010000000000
000000011100000101000010111111011000001111110000000000
000011110000101111000111100011111010111110100100000000
000010010000010101100110000000010000111110100001000000
000000010001010001000110010111011000100011110000000000
000000010000100000100011010111111011101001010000000000
000000011000001000000011011011011011100000000000000000
000000110001000011000011110111001101110000100000000000

.logic_tile 14 26
000000000000000111000011100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
101000001000000000000000000000011000101111000100100000
000000000001001111000011101111011011011111000000000000
110000000000000111100110011011100000010110100000000000
100000001110000000100010001101101111100000010000000000
000001001010001000000110000011101100000001010000000000
000010000000011011000000000111011000001111110000000000
000010110001010000000111011011001110001111000000000000
000001010000100000000011010011101011001011000000000000
000000010000001001000111000101001111111111010000000000
000000010000001011000100001001001100011111000010000000
000000010000010111100110100000000000000000000000000000
000000010000101001100010000000000000000000000000000000
110000010000000000000000001001100000101001010000000000
000000110000000000000000000101001001100000010000000000

.logic_tile 15 26
000010000000000111100110011001000000000110000000000000
000001000000001111100111111001001001000000000000000000
101000000110100000000011111011011000100000000000000000
000000000000011101000010110101101001000000000000000000
110000000000000011000011101011001011000010000000000000
100000100000000111000110111111101010000000000000000000
000000000000000001000110000111000001000110000000000000
000000000000001011100010111111101001000000000001100000
000000110000010001100010010111000000000000000000000000
000000010010100000000110000001001010001001000000000000
000000010000001000000110100101111000101000000000000000
000000111110000001000000001001100000000000000000100000
000001010000001000000011100011001011110000010100000000
000010110000100001000111111101011100110000000000000010
000001010110100000000010001101111111000000000000000000
000000010000010000000000001101011101000000100000000000

.logic_tile 16 26
000000000000000111100000001000011110001000000100000001
000100000000000000100000000001001110000100000001000110
101000000000001000000011101001101110000010110110100000
000000000001001111000100001001001010000000010000000000
110000000000000011100000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
000000000100000001000000000111011000010000000111100000
000000000000000001000000000000001101010000000000000010
000000011000000101100110111011111000001011000110000010
000000010000000000000011100001111110000001001010100100
000000010000000000000110101001101110000001010110000001
000010110000000000000000001001001100000010110000100000
000000010000000111100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
110000010000101000000000001101101010000000000000000000
100010110000010101000000000101001000000000100000000000

.logic_tile 17 26
000000000000001111100111101111101111010110110000000000
000000000000000001100111111101111001010001110000000000
101000000000101000000010010111111001100010110100000000
000000000000011011000110011001001100010010100000000000
010000000000001000000011100001101010101011000101000000
110000000000000111000010010000111001101011000001000000
000000000000100011100110000111011010111011110100000000
000010100000000111100100001001001010110110110000000000
000000010001000001000000000011000000010110100100000000
000000010000000000000010000111000000000000000000000000
000000010000000001000000000000001110010100000000000000
000000010000000000000000000101000000101000000000000000
000000010000000101100000000001000000101111010100100000
000001010000000000000010100000001000101111010001000000
000000010100000001100000000011011111101011010100000000
000000110001010000000010101001101010000011000000000000

.logic_tile 18 26
000010100000100101000110001101101010000011000000000000
000000000001000101100010010101101010000001000000000000
101000000000001000000111100111001101000000000000000000
000000000000001011000110111101101101010110000000000000
000000000000001101000011101001000000100110010100100000
000000000000001111000110000001001000010110100001000001
000000000110001111100010101000000001111001110100100000
000000000000000001000010100101001001110110110000000100
000000010000001001000110000001011101000000100000000000
000000010000000001000100000001101100001001010000000000
000000011010001101100010000111111011100100000000000000
000000010000001101100000000111111011101000000010000000
000001010000000000000011100011001110011100000000000000
000010110000000001000110001101011010111100000000000000
000000010000000000000111001001101000000010000000000000
000000010000000000000010001111111101000011000000000000

.ramt_tile 19 26
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000010110000000000000000000000000000000000
000001010000100000000000000000000000000000
000010010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000111100010000101011000000010100000000000
000000000000000101100111100000110000000010100000000000
101000000110000001100010101000000001000110000000000000
000000000001010000100000000001001111001001000000000000
010000000000000001100010100001001101010110100000000000
010000000000001101100110100011001011000110100000000000
000001000010001111100111100101000000101001010110100000
000000000000000011000000000101100000000000000011100000
000000010000001001100000010111001110110011110100100000
000100010000000001000010001111101101111011110000000000
000001010000000000000000010111011011101001010100000000
000010010000000000000010101001001010011110100011000000
000000010000100111100111010101011110101001000100100111
000000010001010101000111100101001000101110000001100100
000000011000000000000000001000011101001011110100000000
000000010000000001000011100001011010000111110001100000

.logic_tile 21 26
000000000001000101000011100011011000000001010000000001
000000000000100000000000000000110000000001010000000000
101001000000001001100010110101100001100000010000000000
000000000000010011000011110001101100000000000011000000
000000000000000011100000001000011000110001110100000000
000001000000000101000000001101001101110010110001000010
000000000000100000000110000000000000000110000000000000
000000000000000101000100001111001001001001000001000000
000000010000000000000010011101101001010111100000000000
000000010000000001000010101011011001001011100000000000
000000010000100001000000001111111110101001000000000000
000000010000000000000010000111101101010110100000000000
000000010000000000000000000111101010010110110000000000
000000010000000000000010000101101100100010110000000000
000000011010001101100111100101011000101000000000000000
000000010000000001100011110000000000101000000010000000

.logic_tile 22 26
000000000000000101000000000011011100000000100000000000
000000000000000101000000000101101000000010110000000000
101000000000001001100010100101111111011110100000000000
000000000000000001100000000011011010101110000000000000
000000000000001011100110110001111111001110000000000000
000000000000000101100010100000011000001110000000000000
000000000000001001000000001101011100000110000000000000
000000000000000011000000000111001010000001000000000000
000000010000000001100010010000001011100010110000000000
000000010000000111100011010101011101010001110000000000
000000010000001101100110001101001101000001000000000000
000000010000000011000010001011001100000111000000000000
000001010000000000000000000001000000101001010000000001
000000110000000000000000001101000000000000000000000000
000000010000001001100110011011011111111100010100100101
000000010001001001000110100111101001111100000010000000

.logic_tile 23 26
000000000000000000000110100001111011000000100000000000
000000000000000000000000001101011000000110100000000000
101000000000001101000110010011111000010110100000000000
000000000000001111000011000101101101101001000000000000
000000000000001000000110001001111000010100000000000000
000000000000000001000000000001011111000110000000000000
000001000000000000000000010001111110010110100110000000
000000000000010000000011000011111001101101010000100110
000000010000000001100110011001111110001111000000000000
000000010000000000000010000001111101000111000000000000
000000010100001000000110011000000000100000010000000000
000000010000000001000110000001001111010000100000000000
000000010000000000000010011111000000000000000000000000
000000010000000000000010011111100000010110100000000000
000000010000000000000110011011101110010111100100100100
000010010000000000000110001011011001010110100000000100

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000001100000000101100000001100111100000000
000000000000000000000000000000101100110011000000000000
101000000000000001100000010000001000001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000010100000100000110011000000000000
000000010000001000000000010101101000001100111100000000
000000010000000001000010000000000000110011000000000000
000000010000000000000000001000001000001100110100000000
000000010000000000000000000001000000110011000000000000
000000010001000000000000000001111010100000000000000000
000000010000000000000000001101001101000000000000000000
000000010000000000000000000001100000100000010011000001
000000010000000000000000000001101010000000000011100111

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000001000100011000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
100001000000101111000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010110000001010000000000000000000
000000010000001000000000000000000000000000000000000000
000000010010001011000000000000000000000000000000000000
000000010000000000000000000001000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000100100000000
000000010011000000000000000000001100000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000000

.logic_tile 3 27
000010100000000101100000001000000001100000010100000000
000001000000001111100000001101001000010000100000000000
101000000000000000000000000000011010110000000100000000
000000000000001111000000000000011000110000000000000000
010001000000001000000111100000000000000000000000000000
110000100000000111000100000000000000000000000000000000
000000000000001111000011100001011010000000000100000000
000000000000000001100000000001001111000100000000000100
000000010000000001100000000111101111000000000100000000
000000110010000000100000000001011010000000010000100000
000010110000000000000000000001011010000000000100000000
000001011100000000000000000101001111000100000000000000
000000110000101001100000000101100001000110000001100000
000000010001010001000010000000001110000110000010000101
110000010000000001100000000111101110000010000000000000
100000010000001001000000000011001110000000000000100000

.logic_tile 4 27
000000000000000001100110011111100000000000000000000000
000000000000000000000010010011000000010110100000000000
101000000000001111100110010000011011110000000100000000
000000000000000111000010010000011011110000000000000000
110010000000000111000000001000011000101000010000000000
100001100010000000100011101001011110010100100000000000
000000000000000111000111100101111000101000000100000000
000000000000000000100010000000000000101000000000000000
000000010000100000000000000001101001000010000000000000
000000010001010000000000000111111101000000000000000000
000000010000001000000000010111101110000010100000000000
000000010000000001000010000001110000000000000000000000
000010110000000101100110101101011000000000000100000000
000001010000000000000000000101101010000000100000000000
000000010000001000000110100101101000101000000100000000
000000010000000101000000000000010000101000000000000000

.logic_tile 5 27
000001000000001000000000001001100000111111110000000000
000100100000001101000000001001000000101001010000000001
101000000000000011100000010101000000101001010100000000
000000000000000000000011100101000000000000000000000000
110000001110001101100000000000000000000000000000000000
100000000000001111100000000000000000000000000000000000
000000000000000111000000000000011010101000000110000000
000000000000000000100000000011000000010100000000000000
000000110001000111000000000000001010101000000100000000
000000010000000000100000000001000000010100000000000000
000000010001010000000000000000000000000000000000000000
000010110000100000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000001011010101000000100000001
000000010000000000000000000000000000101000000000000000

.ramb_tile 6 27
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000100001010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000100000000010100000000000000000000000000000
000000000000011111000000000000000000000000000000000000
101001000100100111000000000000000000000000000000000000
000010000000011111100000000000000000000000000000000000
010000100000000111100111100000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000001000001000000000000000000000000000000000000000
000000000001001101000000000000000000000000000000000000
000000010001000000000000000001101000000000000100000000
000000110000000000000000000101011000010000000000000010
000000010110000000000000001001101010000000000100000000
000000010001000000000000000001001010100000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
110000010000000000000000001000000000100000010100000000
100000010000000000000000000101001001010000100000000000

.logic_tile 8 27
000000000000000111110000010101101010111110100100000101
000000000000000000000011101001111010110110100000000000
101000001000001000000110101101001001110110110100000010
000000000000000101000000001101011010111001010000100000
110000000000000111100000000001011010101011110100000110
100000000000000000000010000111011001010011110000000000
000000000000101101100000001101001000110110110100100100
000000000000010111000010001101011100111001010001000000
000001010000010001000000001001111111000010000000000000
000010011000100000000000000001111010000000000010000000
000000010000000000000000011011101000111110110100000000
000000010000000000000011011101111000101001010000000010
000000010000000111100000000111011010101011110100000000
000000010000000000000010000101111001100011110000100001
110000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000

.logic_tile 9 27
000000100000000000000011101111001110100000000110000000
000000000000000000000100000001101110000000000000000000
101000001010001000000000000111011000000000000100000000
000000000001010111000000001111001110010000000000000000
010000001000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000010000000000000000000111011100101000000100000000
000000010001010000000000000000100000101000000000100000
000000010000000111100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000011100000111100000010000011011110000000100000000
000000010001001111000011100000011010110000000000000000
110000011010000000000000000000000000100000010100000000
100000010000000000000000001001001111010000100000100000

.logic_tile 10 27
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101100000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000011111100010100000000000001
000010000001010000000011110000010000010100000000000000
000000010001111000000000000000000000000000000000000000
000000010001110111000000000000000000000000000000000000
000000010000001000000000010000000001011111100000000001
000010110000001001000010101101001111101111010000000000
000000011100000000000000000000011010111111000100000100
000100010000100000000000000000011100111111000000000000
110001011010000111000000000000000000000000000000000000
110000010001010000000011110000000000000000000000000000

.logic_tile 11 27
000000000000000111000000001001000000101001010000000000
000000000000000000100000001111001110100000010000100000
101000000010000011100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000001001010000111100000000000000000000000000000000000
000010000001010000100000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000110010000111000000000000000000000000000000000000
000100010000000111000000000101101101111111110100000000
000100010001000000100010011111001000101001110000000010
000000011010000001000111010011100001010000100000000100
000000010000000000000011101101001101000000000000100000
110000010110000000000111100000000000000000000000000000
100010110001000000000100000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
101001000110101000000000011001111111101001000100100000
000010000000010111000011010101111111011101000000000010
110000000000010000000000010000000000000000000000000000
100000000000100000000011100000000000000000000000000000
000000000000000111100000000001111010000000000011000000
000000000000001111000000001101000000000001010011000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000011110000000000000000000000000000
000010110001010000000111010000000000000000000000000000

.logic_tile 13 27
000000000000000001000011111001001110101111000000000000
000100000000000101100010001111111101010110100000000000
101000000000000001100000000011000001111111110100000000
000000000001000000000000000101001000110110110000000000
000000000000000000000000000001011111001001000000000000
000000000000100111000000001111001111001111110000000000
000000000000000000000000000001000001101111010100000000
000000000001000000000000000000001111101111010000000000
000000010000001000000111010000000000000000000000000000
000000010001000001000111100000000000000000000000000000
000000010110000000000000001011000000010000100000000000
000010110000000000000000000111101001001001000000000000
000000010000000000000011100111001100001111000000000000
000000011111000000000010001111111001001011000000000000
000000010000001000000010010000000000000000000000000000
000000010000000111000010000000000000000000000000000000

.logic_tile 14 27
000000000000000111000011110000011000000100000100000101
000000000010000000100111100000000000000000000001100010
101001000000000111100000010000000000000000000000000000
000010000001010000100011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000000001001011000011111000000000000
000000100000000000000000000001111111111111100000000000
000000010000000000000000000000000000000000000000000000
000001011110000001000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000110000000000000011110000000000000000000000000000
000000110000000000000110001001001000000000000000000000
000000011110000000000011111011011100000010000000000000
110000010000000000000000000000000000000000000000000000
100010110001000000000000000000000000000000000000000000

.logic_tile 15 27
000010100000000001100000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000110001000000010010011000001001001000000000000
000010100001001111000111100111101001000000000000000000
000000000000001111000000010001011011000000000000000000
000001000000000111100011101001011000001000000000000000
000000000000001000000110010000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000010000000000000000001101011011100000000000000000
000000010010100000000011101001001011000000000000000000
000100011000100000000000000000000000000000000000000000
000100010000010000000000000000000000000000000000000000
000000010000001000000000000101000001010000100000100000
000000010010001011000000000101101111000000000001000000
000000010000000000000010000001011001000000000000000000
000010110000000000000000000111101001000000100000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 17 27
000000000000001000000000000000000000000000100100000100
000000000000001011000010010000001010000000000001100100
101000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000100100000000
010000000000000001000000000000001000000000000001000010
000000001010000000000000000000000000000000100100000000
000000000001000000000000000000001010000000000001100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001111000000000010000001100000
000000010100000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000001011100000000101111110110000110110000000
000000000000000011100000000011011010111000110011000100
101000000000000000000010100111011000111110100000000000
000000000000000111000010101101100000101000000000000000
010000000000000111100111000011100000001001000010000000
110000000000000000000010100001101100000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000010000001000000000001111011001111011110110000000
000000010000001101000000000111111001111111110001000000
000000010000000000000110100000000000000000000000000000
000010110001010001000100000000000000000000000000000000
000000010000000000000110110001000001001001000000000000
000000010000000000000111010000001100001001000010000000
000000011000000011000000010000000000000000000000000000
000000010001000000000010000000000000000000000000000000

.ramb_tile 19 27
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000001010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010101010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000101111100110000011100001001001000000000000
000000000001010001100111110000101001001001000000000000
101000000100000011100111010000011101111001010111000000
000000000000000000000011010101001100110110100001000010
010000000000000001000000000001111100000000000000000001
010000000000000001000000000101001000100000000000000000
000001000000001111000111100000000000100000010010000000
000000000000010011000011110001001001010000100000000000
000000011100000000000000000001111010101011110000000000
000010110000000000000000000000110000101011110000100000
000000010110001001100110010011100001100000010000000000
000000010000000111000010000000101010100000010000000000
000000010000000000000000010001000001010000100010000000
000000011100000000000011000000001011010000100000000000
110000010000100000000000000000011010010100000000000000
100000010000000000000000001111000000101000000000000000

.logic_tile 21 27
000000000000000000000000011011011001010111100000000000
000000000000000000000011111011011000001011100000000000
101000000000001000000010100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000010000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000010000000000000000000000000000000
000000010000000000000000000101111010111000110110000100
000000010000000000000000001111101100110000110001000100

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 23 27
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000111111100000010100011100100
000000000000000000000000000000010000000010100011000100
101000000000001000000000001101100000010110100010100000
000000000000001011000000001111000000000000000010100010
110000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011101011001100000000000100000000
000000000000001011000010010001101100010000000000000000
000000000000000000000110000101001100100000000100000000
000000000000000000000000001111001101000000000000000000
000000000000000000000000001011001100100000000100000000
000000000000000000000011100001011100000000000000000000
110000000000001000000000010011001010000000000100000000
100000000000000001000010001011001111100000000000000000

.logic_tile 4 28
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001011111101110100000110
000000000000000000000010100011011011111100110011000010
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110010000000000000000000000000000000000000000
000011100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000010000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000

.io_tile 5 31
000010000000000010
000110110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000001111000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010110
000000000000110000
000000000000000100
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
011100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000000110000000001
000010000000000010
000001010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk$SB_IO_IN_$glb_clk
.sym 5 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O_$glb_sr
.sym 6 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 7 clk$SB_IO_IN_$glb_clk
.sym 8 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 9 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 10 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 11 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 13 iomem_wdata[2]
.sym 14 iomem_wdata[10]
.sym 15 iomem_wdata[1]
.sym 16 iomem_wdata[6]
.sym 17 iomem_wdata[6]
.sym 18 iomem_wdata[0]
.sym 21 iomem_wdata[2]
.sym 23 iomem_wdata[1]
.sym 24 iomem_wdata[13]
.sym 25 iomem_wdata[4]
.sym 26 iomem_wdata[0]
.sym 27 iomem_wdata[14]
.sym 28 iomem_wdata[4]
.sym 29 iomem_wdata[5]
.sym 30 iomem_wdata[12]
.sym 33 iomem_wdata[11]
.sym 34 iomem_wdata[3]
.sym 36 iomem_wdata[7]
.sym 37 iomem_wdata[5]
.sym 38 iomem_wdata[9]
.sym 40 iomem_wdata[15]
.sym 42 iomem_wdata[3]
.sym 43 iomem_wdata[8]
.sym 44 iomem_wdata[7]
.sym 45 iomem_wdata[0]
.sym 46 iomem_wdata[8]
.sym 47 iomem_wdata[0]
.sym 48 iomem_wdata[1]
.sym 49 iomem_wdata[9]
.sym 50 iomem_wdata[1]
.sym 51 iomem_wdata[2]
.sym 52 iomem_wdata[10]
.sym 53 iomem_wdata[2]
.sym 54 iomem_wdata[3]
.sym 55 iomem_wdata[11]
.sym 56 iomem_wdata[3]
.sym 57 iomem_wdata[4]
.sym 58 iomem_wdata[12]
.sym 59 iomem_wdata[4]
.sym 60 iomem_wdata[5]
.sym 61 iomem_wdata[13]
.sym 62 iomem_wdata[5]
.sym 63 iomem_wdata[6]
.sym 64 iomem_wdata[14]
.sym 65 iomem_wdata[6]
.sym 66 iomem_wdata[7]
.sym 67 iomem_wdata[15]
.sym 68 iomem_wdata[7]
.sym 102 flash_clk_SB_LUT4_I0_O[2]
.sym 103 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 104 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[2]
.sym 106 soc.memory.ram00_WREN
.sym 108 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 116 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[7]
.sym 117 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[1]
.sym 118 soc.cpu.genblk1.pcpi_mul.rs1[7]
.sym 119 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[11]
.sym 120 soc.cpu.genblk1.pcpi_mul.rs1[1]
.sym 121 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[8]
.sym 122 soc.cpu.genblk1.pcpi_mul.rs1[8]
.sym 123 soc.cpu.genblk1.pcpi_mul.rs1[11]
.sym 131 soc.memory.rdata_1[0]
.sym 132 soc.memory.rdata_1[1]
.sym 133 soc.memory.rdata_1[2]
.sym 134 soc.memory.rdata_1[3]
.sym 135 soc.memory.rdata_1[4]
.sym 136 soc.memory.rdata_1[5]
.sym 137 soc.memory.rdata_1[6]
.sym 138 soc.memory.rdata_1[7]
.sym 151 iomem_wdata[1]
.sym 159 soc.memory.rdata_1[6]
.sym 161 soc.memory.rdata_1[7]
.sym 181 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[16]
.sym 189 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[17]
.sym 190 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 203 soc.memory.rdata_1[0]
.sym 205 soc.memory.rdata_1[5]
.sym 206 iomem_wdata[13]
.sym 207 iomem_wdata[4]
.sym 214 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 215 soc.memory.rdata_1[1]
.sym 218 soc.memory.rdata_1[3]
.sym 219 iomem_wdata[4]
.sym 220 soc.memory.rdata_1[4]
.sym 221 iomem_wdata[9]
.sym 226 soc.memory.rdata_0[1]
.sym 228 iomem_wdata[7]
.sym 237 soc.memory.rdata_1[2]
.sym 246 iomem_wdata[0]
.sym 247 iomem_wdata[14]
.sym 248 flash_clk_SB_LUT4_I0_O[2]
.sym 249 iomem_wdata[2]
.sym 250 iomem_wdata[10]
.sym 259 soc.memory.wen[1]
.sym 262 iomem_wdata[15]
.sym 264 soc.memory.rdata_1[12]
.sym 266 iomem_wdata[8]
.sym 270 soc.memory.ram00_WREN
.sym 272 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 273 soc.memory.rdata_0[2]
.sym 276 soc.memory.rdata_0[3]
.sym 278 soc.memory.rdata_0[4]
.sym 280 iomem_addr[11]
.sym 281 iomem_wdata[11]
.sym 283 iomem_wdata[10]
.sym 284 iomem_addr[14]
.sym 286 soc.cpu.pcpi_rs1[6]
.sym 287 iomem_addr[15]
.sym 289 iomem_addr[14]
.sym 290 soc.memory.rdata_0[12]
.sym 291 iomem_addr[15]
.sym 292 iomem_addr[6]
.sym 293 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[1]
.sym 303 iomem_wdata[6]
.sym 310 iomem_wdata[6]
.sym 315 iomem_addr[10]
.sym 316 iomem_wdata[5]
.sym 327 iomem_addr[4]
.sym 329 soc.memory.rdata_0[6]
.sym 330 soc.memory.rdata_0[8]
.sym 331 iomem_addr[4]
.sym 335 iomem_wdata[12]
.sym 336 iomem_addr[7]
.sym 339 iomem_wdata[3]
.sym 340 iomem_wdata[12]
.sym 348 iomem_addr[5]
.sym 353 iomem_wdata[13]
.sym 355 iomem_addr[2]
.sym 356 iomem_wdata[14]
.sym 358 soc.memory.rdata_0[1]
.sym 359 clk$SB_IO_IN_$glb_clk
.sym 364 iomem_addr[3]
.sym 365 iomem_addr[13]
.sym 366 iomem_addr[10]
.sym 367 iomem_wdata[10]
.sym 368 iomem_wdata[15]
.sym 369 iomem_addr[3]
.sym 370 iomem_addr[14]
.sym 371 iomem_addr[4]
.sym 373 iomem_wdata[11]
.sym 376 iomem_addr[15]
.sym 380 iomem_wdata[9]
.sym 381 iomem_addr[6]
.sym 382 iomem_wdata[13]
.sym 383 iomem_wdata[12]
.sym 384 iomem_addr[2]
.sym 385 iomem_wdata[14]
.sym 386 iomem_addr[12]
.sym 387 iomem_wdata[8]
.sym 389 iomem_addr[9]
.sym 390 iomem_addr[8]
.sym 392 iomem_addr[2]
.sym 393 iomem_addr[5]
.sym 394 iomem_addr[11]
.sym 395 iomem_addr[7]
.sym 396 iomem_addr[10]
.sym 397 iomem_addr[2]
.sym 398 iomem_wdata[8]
.sym 399 iomem_addr[11]
.sym 400 iomem_addr[3]
.sym 401 iomem_wdata[9]
.sym 402 iomem_addr[12]
.sym 403 iomem_addr[4]
.sym 404 iomem_wdata[10]
.sym 405 iomem_addr[13]
.sym 406 iomem_addr[5]
.sym 407 iomem_wdata[11]
.sym 408 iomem_addr[14]
.sym 409 iomem_addr[6]
.sym 410 iomem_wdata[12]
.sym 411 iomem_addr[15]
.sym 412 iomem_addr[7]
.sym 413 iomem_wdata[13]
.sym 414 iomem_addr[2]
.sym 415 iomem_addr[8]
.sym 416 iomem_wdata[14]
.sym 417 iomem_addr[3]
.sym 418 iomem_addr[9]
.sym 419 iomem_wdata[15]
.sym 451 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[4]
.sym 452 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[0]
.sym 453 soc.cpu.genblk1.pcpi_mul.rs1[12]
.sym 454 soc.cpu.genblk1.pcpi_mul.rs1[4]
.sym 455 soc.cpu.genblk1.pcpi_mul.rs1[0]
.sym 456 soc.cpu.genblk1.pcpi_mul.rs1[6]
.sym 457 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[6]
.sym 458 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[12]
.sym 466 soc.memory.rdata_1[8]
.sym 467 soc.memory.rdata_1[9]
.sym 468 soc.memory.rdata_1[10]
.sym 469 soc.memory.rdata_1[11]
.sym 470 soc.memory.rdata_1[12]
.sym 471 soc.memory.rdata_1[13]
.sym 472 soc.memory.rdata_1[14]
.sym 473 soc.memory.rdata_1[15]
.sym 477 $PACKER_VCC_NET
.sym 500 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[25]
.sym 501 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[18]
.sym 514 iomem_addr[3]
.sym 515 iomem_wdata[6]
.sym 516 soc.memory.rdata_1[13]
.sym 518 soc.memory.rdata_1[14]
.sym 522 soc.memory.rdata_1[8]
.sym 526 soc.memory.rdata_1[9]
.sym 527 iomem_wdata[15]
.sym 536 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 540 iomem_wdata[9]
.sym 541 iomem_addr[6]
.sym 547 iomem_wdata[8]
.sym 548 soc.memory.rdata_1[10]
.sym 557 iomem_addr[3]
.sym 558 soc.memory.rdata_1[11]
.sym 561 iomem_addr[13]
.sym 562 soc.memory.wen[0]
.sym 563 soc.memory.rdata_0[14]
.sym 564 iomem_addr[12]
.sym 565 soc.memory.rdata_0[15]
.sym 567 iomem_addr[9]
.sym 568 iomem_addr[8]
.sym 569 soc.memory.rdata_0[9]
.sym 570 soc.memory.rdata_0[0]
.sym 571 soc.memory.rdata_0[10]
.sym 572 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[5]
.sym 573 soc.memory.rdata_1[15]
.sym 575 iomem_addr[10]
.sym 577 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[31]
.sym 579 iomem_addr[13]
.sym 580 iomem_addr[10]
.sym 582 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[30]
.sym 585 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[22]
.sym 592 soc.memory.wen[0]
.sym 593 iomem_addr[7]
.sym 594 iomem_addr[12]
.sym 595 iomem_addr[9]
.sym 598 iomem_addr[8]
.sym 600 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 601 soc.memory.ram00_WREN
.sym 605 iomem_addr[4]
.sym 607 iomem_addr[5]
.sym 608 iomem_addr[16]
.sym 609 soc.memory.ram00_WREN
.sym 610 soc.memory.wen[1]
.sym 612 iomem_addr[10]
.sym 613 iomem_addr[11]
.sym 614 iomem_addr[14]
.sym 616 iomem_addr[13]
.sym 618 soc.memory.wen[1]
.sym 620 iomem_addr[15]
.sym 621 iomem_addr[6]
.sym 622 soc.memory.wen[0]
.sym 623 soc.memory.wen[0]
.sym 624 iomem_addr[12]
.sym 625 iomem_addr[4]
.sym 626 soc.memory.wen[0]
.sym 627 iomem_addr[13]
.sym 628 iomem_addr[5]
.sym 629 soc.memory.wen[1]
.sym 630 iomem_addr[14]
.sym 631 iomem_addr[6]
.sym 632 soc.memory.wen[1]
.sym 633 iomem_addr[15]
.sym 634 iomem_addr[7]
.sym 635 soc.memory.wen[0]
.sym 636 soc.memory.ram00_WREN
.sym 637 iomem_addr[8]
.sym 638 soc.memory.wen[0]
.sym 639 soc.memory.ram00_WREN
.sym 640 iomem_addr[9]
.sym 641 soc.memory.wen[1]
.sym 642 iomem_addr[16]
.sym 643 iomem_addr[10]
.sym 644 soc.memory.wen[1]
.sym 645 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 646 iomem_addr[11]
.sym 679 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[16]
.sym 680 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[17]
.sym 681 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[18]
.sym 682 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[19]
.sym 683 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[20]
.sym 684 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[21]
.sym 685 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[22]
.sym 693 soc.memory.rdata_0[0]
.sym 694 soc.memory.rdata_0[1]
.sym 695 soc.memory.rdata_0[2]
.sym 696 soc.memory.rdata_0[3]
.sym 697 soc.memory.rdata_0[4]
.sym 698 soc.memory.rdata_0[5]
.sym 699 soc.memory.rdata_0[6]
.sym 700 soc.memory.rdata_0[7]
.sym 703 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 727 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[19]
.sym 728 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 743 soc.memory.rdata_0[5]
.sym 747 soc.memory.rdata_0[7]
.sym 750 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 764 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 766 soc.memory.wen[0]
.sym 773 iomem_addr[11]
.sym 777 iomem_addr[16]
.sym 778 soc.memory.ram00_WREN
.sym 779 soc.memory.wen[1]
.sym 787 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 788 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 789 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[8]
.sym 790 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[19]
.sym 791 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[30]
.sym 792 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[20]
.sym 793 soc.cpu.pcpi_rs2[17]
.sym 795 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[4]
.sym 796 iomem_wdata[15]
.sym 797 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 798 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[14]
.sym 799 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[12]
.sym 803 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 804 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 806 iomem_wdata[5]
.sym 809 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 812 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[28]
.sym 822 $PACKER_GND_NET
.sym 830 $PACKER_GND_NET
.sym 841 $PACKER_VCC_NET
.sym 849 $PACKER_VCC_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 905 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[23]
.sym 906 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[24]
.sym 907 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[25]
.sym 908 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[26]
.sym 909 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[27]
.sym 910 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[28]
.sym 911 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[29]
.sym 912 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[30]
.sym 920 soc.memory.rdata_0[8]
.sym 921 soc.memory.rdata_0[9]
.sym 922 soc.memory.rdata_0[10]
.sym 923 soc.memory.rdata_0[11]
.sym 924 soc.memory.rdata_0[12]
.sym 925 soc.memory.rdata_0[13]
.sym 926 soc.memory.rdata_0[14]
.sym 927 soc.memory.rdata_0[15]
.sym 930 soc.cpu.pcpi_rs1[6]
.sym 954 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[27]
.sym 955 soc.cpu.pcpi_rs1[6]
.sym 968 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[1]
.sym 969 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[6]
.sym 970 soc.memory.rdata_0[13]
.sym 971 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 972 soc.cpu.count_instr[18]
.sym 973 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[3]
.sym 976 soc.cpu.count_instr[20]
.sym 978 soc.cpu.count_instr[21]
.sym 980 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 983 soc.memory.rdata_0[11]
.sym 991 iomem_addr[4]
.sym 993 $PACKER_VCC_NET
.sym 1002 $PACKER_GND_NET
.sym 1011 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[5]
.sym 1014 iomem_wdata[3]
.sym 1015 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 1016 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[0]
.sym 1017 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[27]
.sym 1018 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[5]
.sym 1019 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[28]
.sym 1021 soc.cpu.pcpi_rs1[10]
.sym 1022 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[3]
.sym 1023 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[9]
.sym 1024 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[0]
.sym 1025 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[23]
.sym 1026 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[1]
.sym 1027 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[24]
.sym 1028 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[6]
.sym 1030 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 1031 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 1032 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 1033 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[20]
.sym 1034 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[1]
.sym 1035 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[21]
.sym 1037 iomem_wdata[12]
.sym 1039 soc.cpu.pcpi_rs2[22]
.sym 1049 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[26]
.sym 1051 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[22]
.sym 1052 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[24]
.sym 1053 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[29]
.sym 1055 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[23]
.sym 1056 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[30]
.sym 1059 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[31]
.sym 1061 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[20]
.sym 1062 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[25]
.sym 1063 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[18]
.sym 1066 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[27]
.sym 1067 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[16]
.sym 1069 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[17]
.sym 1070 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[28]
.sym 1071 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[21]
.sym 1073 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[19]
.sym 1077 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[24]
.sym 1078 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[16]
.sym 1080 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[25]
.sym 1081 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[17]
.sym 1083 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[26]
.sym 1084 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[18]
.sym 1086 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[27]
.sym 1087 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[19]
.sym 1089 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[28]
.sym 1090 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[20]
.sym 1091 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[29]
.sym 1092 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[21]
.sym 1093 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[30]
.sym 1094 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[22]
.sym 1095 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[31]
.sym 1096 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[23]
.sym 1098 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[0]
.sym 1099 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[1]
.sym 1100 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[2]
.sym 1101 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[3]
.sym 1102 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[4]
.sym 1103 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[5]
.sym 1104 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[6]
.sym 1105 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[7]
.sym 1130 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[31]
.sym 1131 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 1132 soc.cpu.genblk1.pcpi_mul.rs1[10]
.sym 1133 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[13]
.sym 1134 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[9]
.sym 1135 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[10]
.sym 1136 soc.cpu.genblk1.pcpi_mul.rs1[13]
.sym 1137 soc.cpu.genblk1.pcpi_mul.rs1[9]
.sym 1165 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[28]
.sym 1178 iomem_addr[5]
.sym 1179 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[29]
.sym 1181 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[23]
.sym 1182 soc.cpu.count_instr[26]
.sym 1199 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[6]
.sym 1201 iomem_wdata[14]
.sym 1212 iomem_addr[2]
.sym 1221 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[26]
.sym 1222 soc.cpu.count_instr[31]
.sym 1223 iomem_wdata[13]
.sym 1224 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[24]
.sym 1225 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[10]
.sym 1226 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[8]
.sym 1227 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[2]
.sym 1228 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[9]
.sym 1229 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[3]
.sym 1230 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[7]
.sym 1231 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[4]
.sym 1232 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[11]
.sym 1233 iomem_addr[14]
.sym 1234 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[12]
.sym 1235 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[2]
.sym 1236 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[13]
.sym 1237 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[7]
.sym 1238 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[29]
.sym 1239 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[26]
.sym 1241 soc.cpu.pcpi_rs2[26]
.sym 1242 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 1243 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 1244 soc.cpu.pcpi_rs2[25]
.sym 1245 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 1246 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[10]
.sym 1247 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[24]
.sym 1248 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[23]
.sym 1255 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 1256 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 1257 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 1262 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 1266 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 1267 soc.cpu.pcpi_rs2[17]
.sym 1270 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 1271 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 1272 soc.cpu.pcpi_rs2[25]
.sym 1274 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 1276 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 1277 soc.cpu.pcpi_rs2[26]
.sym 1280 soc.cpu.pcpi_rs2[22]
.sym 1281 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 1283 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 1284 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 1285 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 1286 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 1287 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 1288 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 1289 soc.cpu.pcpi_rs2[25]
.sym 1290 soc.cpu.pcpi_rs2[17]
.sym 1291 soc.cpu.pcpi_rs2[26]
.sym 1292 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 1293 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 1294 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 1295 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 1296 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 1297 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 1298 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 1299 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 1300 soc.cpu.pcpi_rs2[22]
.sym 1301 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 1302 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 1304 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[10]
.sym 1305 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[11]
.sym 1306 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[12]
.sym 1307 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[13]
.sym 1308 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[14]
.sym 1309 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[15]
.sym 1310 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[8]
.sym 1311 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[9]
.sym 1336 soc.cpu.genblk1.pcpi_mul.rd[16]
.sym 1337 soc.cpu.genblk1.pcpi_mul.rd[17]
.sym 1338 soc.cpu.genblk1.pcpi_mul.rd[18]
.sym 1339 soc.cpu.genblk1.pcpi_mul.rd[19]
.sym 1340 soc.cpu.genblk1.pcpi_mul.rd[20]
.sym 1341 soc.cpu.genblk1.pcpi_mul.rd[21]
.sym 1342 soc.cpu.genblk1.pcpi_mul.rd[22]
.sym 1343 soc.cpu.genblk1.pcpi_mul.rd[23]
.sym 1370 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 1385 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 1386 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 1387 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 1396 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 1415 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 1416 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 1418 iomem_addr[13]
.sym 1427 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[16]
.sym 1428 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[15]
.sym 1429 iomem_addr[10]
.sym 1430 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 1431 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 1432 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 1433 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[10]
.sym 1434 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[5]
.sym 1435 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[11]
.sym 1436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 1437 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[12]
.sym 1438 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[7]
.sym 1439 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[13]
.sym 1440 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[15]
.sym 1441 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[14]
.sym 1442 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 1443 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[15]
.sym 1444 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[30]
.sym 1447 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 1448 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[16]
.sym 1450 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[22]
.sym 1451 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[15]
.sym 1452 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 1453 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 1454 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[31]
.sym 1455 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 1460 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 1462 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 1464 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 1465 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 1468 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 1469 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 1471 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 1472 soc.cpu.pcpi_rs1[10]
.sym 1474 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 1475 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 1476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 1479 soc.cpu.pcpi_rs1[12]
.sym 1482 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 1484 soc.cpu.pcpi_rs1[6]
.sym 1486 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 1487 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 1488 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 1492 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 1493 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 1494 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 1495 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 1496 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 1497 soc.cpu.pcpi_rs1[10]
.sym 1498 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 1499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 1500 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 1501 soc.cpu.pcpi_rs1[12]
.sym 1502 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 1503 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 1504 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 1505 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 1506 soc.cpu.pcpi_rs1[6]
.sym 1507 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 1508 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 1510 clk$SB_IO_IN_$glb_clk
.sym 1512 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[0]
.sym 1513 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[1]
.sym 1514 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[2]
.sym 1515 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[3]
.sym 1516 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[4]
.sym 1517 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[5]
.sym 1518 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[6]
.sym 1519 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[7]
.sym 1544 soc.cpu.genblk1.pcpi_mul.rd[24]
.sym 1545 soc.cpu.genblk1.pcpi_mul.rd[25]
.sym 1546 soc.cpu.genblk1.pcpi_mul.rd[26]
.sym 1547 soc.cpu.genblk1.pcpi_mul.rd[27]
.sym 1548 soc.cpu.genblk1.pcpi_mul.rd[28]
.sym 1549 soc.cpu.genblk1.pcpi_mul.rd[29]
.sym 1550 soc.cpu.genblk1.pcpi_mul.rd[30]
.sym 1551 soc.cpu.genblk1.pcpi_mul.rd[31]
.sym 1577 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 1579 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[22]
.sym 1592 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[5]
.sym 1593 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[2]
.sym 1595 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[4]
.sym 1596 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 1597 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 1609 soc.cpu.pcpi_rs1[6]
.sym 1613 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 1615 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[3]
.sym 1616 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 1618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 1620 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 1621 soc.cpu.pcpi_rs1[12]
.sym 1635 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[1]
.sym 1637 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[0]
.sym 1638 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 1639 soc.cpu.genblk1.pcpi_mul.rd[18]
.sym 1640 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[8]
.sym 1641 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[31]
.sym 1642 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 1643 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[20]
.sym 1644 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[14]
.sym 1645 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[4]
.sym 1646 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[6]
.sym 1647 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 1648 soc.cpu.pcpi_rs2[17]
.sym 1649 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[19]
.sym 1650 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[30]
.sym 1651 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[15]
.sym 1653 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[5]
.sym 1654 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[3]
.sym 1656 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[1]
.sym 1657 iomem_wdata[5]
.sym 1658 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[0]
.sym 1659 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 1660 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 1661 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[2]
.sym 1662 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[4]
.sym 1721 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[8]
.sym 1722 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[9]
.sym 1723 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[10]
.sym 1724 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[11]
.sym 1725 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[12]
.sym 1726 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[13]
.sym 1727 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[14]
.sym 1728 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[15]
.sym 1753 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[16]
.sym 1754 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[17]
.sym 1755 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[18]
.sym 1756 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[19]
.sym 1757 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[20]
.sym 1758 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[21]
.sym 1759 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[22]
.sym 1760 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[23]
.sym 1802 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[13]
.sym 1824 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[11]
.sym 1835 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[12]
.sym 1844 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[9]
.sym 1845 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[8]
.sym 1847 iomem_wdata[12]
.sym 1848 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[10]
.sym 1849 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[16]
.sym 1850 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[20]
.sym 1851 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[27]
.sym 1852 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[9]
.sym 1853 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[28]
.sym 1854 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[23]
.sym 1855 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[19]
.sym 1856 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[17]
.sym 1858 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[14]
.sym 1859 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[21]
.sym 1860 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[24]
.sym 1861 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[13]
.sym 1862 soc.cpu.mem_la_wdata[6]
.sym 1863 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[11]
.sym 1864 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 1865 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[9]
.sym 1866 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[10]
.sym 1867 soc.cpu.pcpi_rs2[22]
.sym 1868 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[8]
.sym 1869 soc.cpu.pcpi_rs2[11]
.sym 1870 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[20]
.sym 1871 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[12]
.sym 1872 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[21]
.sym 1965 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[24]
.sym 1966 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[25]
.sym 1967 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[26]
.sym 1968 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[27]
.sym 1969 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[28]
.sym 1970 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[29]
.sym 1971 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[30]
.sym 1972 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[31]
.sym 1980 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[16]
.sym 2029 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 2040 soc.cpu.pcpi_rs2[25]
.sym 2075 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[23]
.sym 2076 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 2077 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 2078 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 2079 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 2080 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[7]
.sym 2081 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[18]
.sym 2082 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[29]
.sym 2083 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 2084 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[28]
.sym 2085 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[26]
.sym 2086 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[25]
.sym 2087 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[27]
.sym 2088 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 2089 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[24]
.sym 2090 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[23]
.sym 2091 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 2092 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 2093 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[26]
.sym 2094 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 2095 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 2096 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[23]
.sym 2097 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 2098 soc.cpu.pcpi_rs2[26]
.sym 2099 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[29]
.sym 2158 soc.cpu.genblk1.pcpi_mul.rd[0]
.sym 2159 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 2160 soc.cpu.genblk1.pcpi_mul.rd[2]
.sym 2161 soc.cpu.genblk1.pcpi_mul.rd[3]
.sym 2162 soc.cpu.genblk1.pcpi_mul.rd[4]
.sym 2163 soc.cpu.genblk1.pcpi_mul.rd[5]
.sym 2164 soc.cpu.genblk1.pcpi_mul.rd[6]
.sym 2165 soc.cpu.genblk1.pcpi_mul.rd[7]
.sym 2190 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[32]
.sym 2191 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[33]
.sym 2192 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[34]
.sym 2193 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[35]
.sym 2194 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[36]
.sym 2195 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[37]
.sym 2196 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[38]
.sym 2197 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[39]
.sym 2238 soc.cpu.genblk1.pcpi_mul.rd[0]
.sym 2241 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[24]
.sym 2244 soc.cpu.genblk1.pcpi_mul.rd[35]
.sym 2250 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 2251 soc.cpu.genblk1.pcpi_mul.rd[2]
.sym 2257 soc.cpu.genblk1.pcpi_mul.rd[5]
.sym 2270 soc.cpu.genblk1.pcpi_mul.rd[3]
.sym 2277 soc.cpu.genblk1.pcpi_mul.rd[6]
.sym 2279 soc.cpu.genblk1.pcpi_mul.rd[7]
.sym 2283 soc.cpu.genblk1.pcpi_mul.rd[13]
.sym 2286 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 2288 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[30]
.sym 2291 soc.cpu.genblk1.pcpi_mul.rd[4]
.sym 2292 soc.cpu.genblk1.pcpi_mul.rd[15]
.sym 2293 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[15]
.sym 2295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 2296 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 2297 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[31]
.sym 2298 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[30]
.sym 2299 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 2300 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[31]
.sym 2301 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 2302 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 2303 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[22]
.sym 2304 soc.cpu.genblk1.pcpi_mul.rd[13]
.sym 2306 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 2307 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 2308 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[24]
.sym 2309 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 2315 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 2318 soc.cpu.pcpi_rs2[11]
.sym 2319 soc.cpu.mem_la_wdata[6]
.sym 2321 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 2325 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 2326 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 2330 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 2332 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 2334 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 2335 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 2337 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 2339 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 2341 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 2342 soc.cpu.pcpi_rs2[12]
.sym 2343 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 2344 soc.cpu.mem_la_wdata[2]
.sym 2345 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 2346 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 2347 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 2348 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 2349 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 2350 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 2351 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 2352 soc.cpu.mem_la_wdata[2]
.sym 2353 soc.cpu.pcpi_rs2[11]
.sym 2354 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 2355 soc.cpu.pcpi_rs2[12]
.sym 2356 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 2357 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 2358 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 2359 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 2360 soc.cpu.mem_la_wdata[6]
.sym 2361 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 2362 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 2364 soc.cpu.genblk1.pcpi_mul.rd[10]
.sym 2365 soc.cpu.genblk1.pcpi_mul.rd[11]
.sym 2366 soc.cpu.genblk1.pcpi_mul.rd[12]
.sym 2367 soc.cpu.genblk1.pcpi_mul.rd[13]
.sym 2368 soc.cpu.genblk1.pcpi_mul.rd[14]
.sym 2369 soc.cpu.genblk1.pcpi_mul.rd[15]
.sym 2370 soc.cpu.genblk1.pcpi_mul.rd[8]
.sym 2371 soc.cpu.genblk1.pcpi_mul.rd[9]
.sym 2396 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[40]
.sym 2397 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[41]
.sym 2398 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[42]
.sym 2399 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[43]
.sym 2400 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[44]
.sym 2401 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[45]
.sym 2402 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[46]
.sym 2403 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[47]
.sym 2429 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 2444 soc.cpu.genblk1.pcpi_mul.rd[8]
.sym 2446 soc.cpu.genblk1.pcpi_mul.rd[41]
.sym 2447 iomem_wdata[5]
.sym 2456 soc.cpu.genblk1.pcpi_mul.rd[9]
.sym 2461 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[38]
.sym 2467 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 2470 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[39]
.sym 2474 soc.cpu.genblk1.pcpi_mul.rd[10]
.sym 2476 soc.cpu.genblk1.pcpi_mul.rd[11]
.sym 2478 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 2490 soc.cpu.genblk1.pcpi_mul.rd[12]
.sym 2492 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 2493 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 2494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[0]
.sym 2495 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[33]
.sym 2496 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 2497 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[6]
.sym 2498 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[15]
.sym 2499 soc.cpu.pcpi_rs2[17]
.sym 2500 soc.cpu.pcpi_rs2[12]
.sym 2501 soc.cpu.genblk1.pcpi_mul.rd[14]
.sym 2502 soc.cpu.mem_la_wdata[2]
.sym 2503 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 2505 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[3]
.sym 2506 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 2508 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[1]
.sym 2509 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[0]
.sym 2512 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[5]
.sym 2513 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[2]
.sym 2514 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[4]
.sym 2522 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 2524 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 2525 soc.cpu.pcpi_rs1[10]
.sym 2527 soc.cpu.pcpi_rs1[12]
.sym 2528 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 2529 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 2530 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 2531 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 2533 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 2534 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 2536 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 2538 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 2544 soc.cpu.pcpi_rs1[6]
.sym 2546 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 2549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 2550 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 2551 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 2552 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 2553 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 2554 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 2555 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 2556 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 2557 soc.cpu.pcpi_rs1[10]
.sym 2558 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 2559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 2560 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 2561 soc.cpu.pcpi_rs1[12]
.sym 2562 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 2563 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 2564 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 2565 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 2566 soc.cpu.pcpi_rs1[6]
.sym 2567 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 2568 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 2570 clk$SB_IO_IN_$glb_clk
.sym 2572 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[16]
.sym 2573 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[17]
.sym 2574 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[18]
.sym 2575 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[19]
.sym 2576 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[20]
.sym 2577 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[21]
.sym 2578 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[22]
.sym 2579 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[23]
.sym 2604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 2605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 2606 soc.cpu.genblk1.pcpi_mul.rs1[15]
.sym 2607 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[15]
.sym 2608 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[19]
.sym 2609 soc.cpu.genblk1.pcpi_mul.rs2[19]
.sym 2610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 2611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[0]
.sym 2616 soc.cpu.cpuregs_rs1[21]
.sym 2632 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 2633 soc.cpu.pcpi_rs1[10]
.sym 2636 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 2654 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 2664 soc.cpu.genblk1.pcpi_mul.rd[53]
.sym 2668 soc.cpu.pcpi_rs1[12]
.sym 2669 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 2676 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 2696 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 2699 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 2700 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[16]
.sym 2701 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[40]
.sym 2702 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[17]
.sym 2703 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[41]
.sym 2704 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[6]
.sym 2705 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[42]
.sym 2706 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[19]
.sym 2707 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[43]
.sym 2708 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[20]
.sym 2709 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[14]
.sym 2710 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[21]
.sym 2711 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[45]
.sym 2712 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[13]
.sym 2713 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[11]
.sym 2714 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[8]
.sym 2715 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 2716 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[9]
.sym 2717 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[10]
.sym 2718 soc.cpu.pcpi_rs2[22]
.sym 2719 soc.cpu.pcpi_rs2[11]
.sym 2720 soc.cpu.mem_la_wdata[6]
.sym 2721 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[12]
.sym 2723 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[23]
.sym 2781 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[24]
.sym 2782 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[25]
.sym 2783 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[26]
.sym 2784 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[27]
.sym 2785 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[28]
.sym 2786 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[29]
.sym 2787 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[30]
.sym 2788 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_O[31]
.sym 2813 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[32]
.sym 2814 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[33]
.sym 2815 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[34]
.sym 2816 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[35]
.sym 2817 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[36]
.sym 2818 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[37]
.sym 2819 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[38]
.sym 2820 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[39]
.sym 2848 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 2862 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 2866 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[19]
.sym 2867 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 2870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 2878 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 2883 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 2890 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 2904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 2907 soc.cpu.pcpi_rs1[25]
.sym 2908 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 2909 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[46]
.sym 2910 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 2911 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[25]
.sym 2912 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[7]
.sym 2913 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[26]
.sym 2914 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 2915 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[27]
.sym 2916 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 2917 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[28]
.sym 2918 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[18]
.sym 2919 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[29]
.sym 2920 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 2921 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[21]
.sym 2922 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 2923 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[16]
.sym 2924 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[19]
.sym 2925 soc.cpu.pcpi_rs2[25]
.sym 2926 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[20]
.sym 2928 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[23]
.sym 2929 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 2931 soc.cpu.pcpi_rs2[26]
.sym 2932 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 3025 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[40]
.sym 3026 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[41]
.sym 3027 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[42]
.sym 3028 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[43]
.sym 3029 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[44]
.sym 3030 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[45]
.sym 3031 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[46]
.sym 3032 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[47]
.sym 3074 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[17]
.sym 3075 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[24]
.sym 3090 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[0]
.sym 3100 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 3111 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 3114 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[7]
.sym 3124 soc.cpu.pcpi_rs2[17]
.sym 3131 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 3134 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[7]
.sym 3136 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 3137 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[30]
.sym 3138 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[1]
.sym 3139 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[31]
.sym 3140 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[2]
.sym 3141 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[2]
.sym 3142 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[3]
.sym 3143 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[3]
.sym 3144 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[4]
.sym 3145 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 3146 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[5]
.sym 3147 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[5]
.sym 3148 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 3150 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[7]
.sym 3151 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[29]
.sym 3152 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[0]
.sym 3153 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[28]
.sym 3154 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[26]
.sym 3155 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 3156 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 3157 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[24]
.sym 3158 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 3159 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 3164 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[27]
.sym 3165 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[30]
.sym 3166 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[31]
.sym 3172 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[18]
.sym 3173 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[25]
.sym 3179 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[23]
.sym 3181 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[28]
.sym 3182 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[19]
.sym 3183 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[16]
.sym 3186 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[17]
.sym 3187 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[24]
.sym 3188 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[22]
.sym 3189 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[21]
.sym 3190 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[26]
.sym 3192 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[20]
.sym 3195 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[29]
.sym 3197 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[24]
.sym 3198 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[16]
.sym 3200 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[25]
.sym 3201 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[17]
.sym 3203 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[26]
.sym 3204 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[18]
.sym 3206 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[27]
.sym 3207 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[19]
.sym 3209 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[28]
.sym 3210 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[20]
.sym 3211 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[29]
.sym 3212 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[21]
.sym 3213 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[30]
.sym 3214 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[22]
.sym 3215 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[31]
.sym 3216 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[23]
.sym 3218 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[16]
.sym 3219 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[17]
.sym 3220 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[18]
.sym 3221 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[19]
.sym 3222 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[20]
.sym 3223 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[21]
.sym 3224 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[22]
.sym 3225 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[23]
.sym 3250 soc.cpu.genblk1.pcpi_mul.rs1[19]
.sym 3251 soc.cpu.genblk1.pcpi_mul.rs1[22]
.sym 3252 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 3254 soc.cpu.genblk1.pcpi_mul.rs2[10]
.sym 3255 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3256 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 3257 soc.cpu.genblk1.pcpi_mul.rs1[17]
.sym 3260 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[18]
.sym 3261 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[25]
.sym 3262 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 3284 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[25]
.sym 3285 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[18]
.sym 3298 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[27]
.sym 3299 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[14]
.sym 3301 soc.cpu.cpu_state[3]
.sym 3310 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[31]
.sym 3319 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[22]
.sym 3326 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[8]
.sym 3344 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 3345 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[30]
.sym 3346 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[6]
.sym 3347 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 3348 soc.cpu.mem_la_wdata[2]
.sym 3349 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 3350 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[10]
.sym 3351 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[6]
.sym 3352 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[15]
.sym 3353 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 3354 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[12]
.sym 3355 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[12]
.sym 3356 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[13]
.sym 3357 soc.cpu.pcpi_rs2[17]
.sym 3358 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[14]
.sym 3359 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[2]
.sym 3360 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 3361 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[31]
.sym 3362 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[1]
.sym 3363 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[30]
.sym 3364 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[27]
.sym 3365 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[5]
.sym 3366 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[3]
.sym 3367 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[0]
.sym 3368 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[4]
.sym 3374 soc.cpu.pcpi_rs2[25]
.sym 3378 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 3379 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 3380 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 3381 soc.cpu.pcpi_rs2[22]
.sym 3385 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 3388 soc.cpu.pcpi_rs2[26]
.sym 3389 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 3391 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 3392 soc.cpu.pcpi_rs2[17]
.sym 3393 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 3394 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 3395 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 3396 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 3400 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 3401 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 3404 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 3406 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 3407 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 3408 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 3409 soc.cpu.pcpi_rs2[25]
.sym 3410 soc.cpu.pcpi_rs2[17]
.sym 3411 soc.cpu.pcpi_rs2[26]
.sym 3412 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 3413 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 3414 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 3415 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 3416 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 3417 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 3418 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 3419 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 3420 soc.cpu.pcpi_rs2[22]
.sym 3421 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 3422 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 3424 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[26]
.sym 3425 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[27]
.sym 3426 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[28]
.sym 3427 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[29]
.sym 3428 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[30]
.sym 3429 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[31]
.sym 3430 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[24]
.sym 3431 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[25]
.sym 3456 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[0]
.sym 3457 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[1]
.sym 3458 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[2]
.sym 3459 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[3]
.sym 3460 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[4]
.sym 3461 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[5]
.sym 3462 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[6]
.sym 3463 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[7]
.sym 3505 soc.cpu.pcpi_rs2[22]
.sym 3507 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 3510 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 3526 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 3527 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 3533 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 3538 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 3548 soc.cpu.pcpi_rs2[11]
.sym 3551 soc.cpu.mem_la_wdata[6]
.sym 3552 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[14]
.sym 3553 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[14]
.sym 3554 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[15]
.sym 3555 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[15]
.sym 3556 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[6]
.sym 3557 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[8]
.sym 3558 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 3559 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[9]
.sym 3560 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 3561 soc.cpu.pcpi_rs1[22]
.sym 3562 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[11]
.sym 3563 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[11]
.sym 3564 soc.cpu.pcpi_rs2[22]
.sym 3565 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[8]
.sym 3566 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 3567 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 3568 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[9]
.sym 3569 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[10]
.sym 3570 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[23]
.sym 3572 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[11]
.sym 3573 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[12]
.sym 3574 soc.cpu.pcpi_rs2[22]
.sym 3575 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[13]
.sym 3580 soc.cpu.pcpi_rs1[25]
.sym 3582 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 3583 soc.cpu.pcpi_rs1[22]
.sym 3585 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 3586 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 3588 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 3589 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 3590 soc.cpu.pcpi_rs1[26]
.sym 3591 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 3592 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 3593 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 3595 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 3601 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 3602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 3604 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 3607 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 3610 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 3612 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 3613 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 3614 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 3615 soc.cpu.pcpi_rs1[25]
.sym 3616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 3617 soc.cpu.pcpi_rs1[26]
.sym 3618 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 3619 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 3620 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 3621 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 3622 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 3623 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 3624 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 3625 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 3626 soc.cpu.pcpi_rs1[22]
.sym 3627 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 3628 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 3630 clk$SB_IO_IN_$glb_clk
.sym 3632 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[0]
.sym 3633 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[1]
.sym 3634 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[2]
.sym 3635 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[3]
.sym 3636 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[4]
.sym 3637 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[5]
.sym 3638 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[6]
.sym 3639 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[7]
.sym 3664 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[8]
.sym 3665 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[9]
.sym 3666 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[10]
.sym 3667 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[11]
.sym 3668 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[12]
.sym 3669 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[13]
.sym 3670 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[14]
.sym 3671 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[15]
.sym 3676 soc.cpu.irq_mask[17]
.sym 3692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 3697 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 3712 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 3713 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 3714 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 3716 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 3724 soc.cpu.pcpi_rs1[26]
.sym 3726 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 3729 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 3735 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 3743 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 3744 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 3755 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 3756 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 3758 soc.cpu.pcpi_rs1[25]
.sym 3760 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 3761 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 3762 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 3763 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[7]
.sym 3764 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 3766 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 3769 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 3771 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 3772 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 3773 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[16]
.sym 3774 soc.cpu.pcpi_rs2[26]
.sym 3775 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[19]
.sym 3777 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 3780 soc.cpu.pcpi_rs2[25]
.sym 3781 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[20]
.sym 3783 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[21]
.sym 3841 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[8]
.sym 3842 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[9]
.sym 3843 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[10]
.sym 3844 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[11]
.sym 3845 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[12]
.sym 3846 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[13]
.sym 3847 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[14]
.sym 3848 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[15]
.sym 3873 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 3874 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[12]
.sym 3875 soc.cpu.genblk1.pcpi_mul.rs1[21]
.sym 3876 soc.cpu.genblk1.pcpi_mul.rs1[28]
.sym 3877 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[13]
.sym 3878 soc.cpu.genblk1.pcpi_mul.rs1[29]
.sym 3879 soc.cpu.genblk1.pcpi_mul.rs1[25]
.sym 3880 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 3884 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 3889 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 3895 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[3]
.sym 3900 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 3901 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 3903 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 3907 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 3924 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 3936 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 3955 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 3964 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 3968 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 3969 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 3970 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 3973 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 3976 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 3977 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 3981 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 3985 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 3986 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[26]
.sym 3988 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[29]
.sym 3989 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 3990 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[28]
.sym 3992 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 4090 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 4127 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 4128 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 4132 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 4135 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[22]
.sym 4151 soc.cpu.irq_mask[30]
.sym 4154 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 4198 soc.cpu.mem_la_wdata[2]
.sym 4201 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 4202 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[15]
.sym 4203 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 4205 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[6]
.sym 4206 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 4207 soc.cpu.pcpi_rs2[17]
.sym 4208 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[30]
.sym 4209 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[0]
.sym 4210 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 4211 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[1]
.sym 4213 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[2]
.sym 4214 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[27]
.sym 4215 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[3]
.sym 4217 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[4]
.sym 4218 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[31]
.sym 4219 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[5]
.sym 4313 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 4318 soc.cpu.genblk1.pcpi_mul.rs2_SB_DFFESR_Q_R
.sym 4339 soc.cpu.reg_pc[27]
.sym 4349 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 4354 soc.cpu.decoded_imm[14]
.sym 4378 soc.cpu.pcpi_rs2[22]
.sym 4382 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 4387 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 4398 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 4401 soc.cpu.genblk1.pcpi_mul.rs2_SB_DFFESR_Q_R
.sym 4402 $PACKER_VCC_NET
.sym 4420 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 4421 soc.cpu.pcpi_rs2[22]
.sym 4422 soc.cpu.cpuregs_waddr[1]
.sym 4423 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 4426 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 4427 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 4428 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[14]
.sym 4429 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 4433 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 4435 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 4436 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[8]
.sym 4438 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[9]
.sym 4440 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[10]
.sym 4441 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[23]
.sym 4442 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[11]
.sym 4444 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[12]
.sym 4446 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[13]
.sym 4542 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 4565 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 4572 soc.cpu.instr_rdinstr
.sym 4576 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[3]
.sym 4603 soc.cpu.pcpi_rs1[26]
.sym 4604 soc.cpu.pcpi_rs2[26]
.sym 4605 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 4614 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 4625 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 4631 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 4647 soc.cpu.pcpi_rs1[25]
.sym 4649 soc.cpu.pcpi_rs2[25]
.sym 4652 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 4653 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[7]
.sym 4655 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 4658 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 4659 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 4660 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 4661 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 4662 soc.cpu.pcpi_rs1[26]
.sym 4663 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[16]
.sym 4665 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 4666 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 4667 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 4668 soc.cpu.pcpi_rs1[25]
.sym 4669 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[19]
.sym 4670 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 4671 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[20]
.sym 4672 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 4673 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[21]
.sym 4792 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 4803 soc.cpu.pcpi_rs2[22]
.sym 4830 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 4832 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 4842 $PACKER_VCC_NET
.sym 4850 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 4872 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 4874 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 4878 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 4879 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 4882 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 4884 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 4889 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 4893 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 4894 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[26]
.sym 4895 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 4898 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[28]
.sym 4899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 4900 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[29]
.sym 4959 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[0]
.sym 4960 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[1]
.sym 4961 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[2]
.sym 4962 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[3]
.sym 4963 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[4]
.sym 4964 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[5]
.sym 4965 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[6]
.sym 4966 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[7]
.sym 4991 soc.cpu.pcpi_insn[0]
.sym 4993 soc.cpu.pcpi_insn[27]
.sym 4997 soc.cpu.pcpi_valid_SB_LUT4_I3_O[2]
.sym 4998 soc.cpu.pcpi_insn[14]
.sym 5018 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 5046 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 5051 soc.cpu.instr_timer
.sym 5054 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 5062 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 5073 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 5085 soc.cpu.instr_ecall_ebreak
.sym 5087 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 5089 soc.cpu.mem_la_wdata[2]
.sym 5090 soc.cpu.pcpi_rs1[22]
.sym 5093 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[15]
.sym 5094 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 5096 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[6]
.sym 5097 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 5099 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[30]
.sym 5101 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[31]
.sym 5109 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[27]
.sym 5116 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 5118 soc.cpu.mem_la_wdata[2]
.sym 5121 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 5122 soc.cpu.mem_la_wdata[6]
.sym 5124 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 5127 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 5132 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 5133 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 5134 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 5135 soc.cpu.pcpi_rs2[11]
.sym 5136 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 5137 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 5140 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 5142 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 5144 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 5145 soc.cpu.pcpi_rs2[12]
.sym 5146 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 5147 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 5148 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 5149 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 5150 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 5151 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 5152 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 5153 soc.cpu.mem_la_wdata[2]
.sym 5154 soc.cpu.pcpi_rs2[11]
.sym 5155 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 5156 soc.cpu.pcpi_rs2[12]
.sym 5157 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 5158 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 5159 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 5160 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 5161 soc.cpu.mem_la_wdata[6]
.sym 5162 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 5163 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 5165 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[10]
.sym 5166 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[11]
.sym 5167 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[12]
.sym 5168 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[13]
.sym 5169 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[14]
.sym 5170 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[15]
.sym 5171 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[8]
.sym 5172 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[9]
.sym 5198 soc.cpu.pcpi_timeout_counter[1]
.sym 5199 soc.cpu.pcpi_timeout_counter[2]
.sym 5200 soc.cpu.pcpi_timeout_counter[3]
.sym 5202 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[1]
.sym 5203 soc.cpu.pcpi_timeout_counter[0]
.sym 5204 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 5218 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 5219 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 5254 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 5266 soc.cpu.pcpi_rs2[11]
.sym 5269 soc.cpu.pcpi_rs2[12]
.sym 5272 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 5289 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 5290 soc.cpu.mem_la_wdata[6]
.sym 5292 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 5296 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 5297 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 5299 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 5302 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[14]
.sym 5303 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 5315 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[23]
.sym 5322 soc.cpu.pcpi_rs1[26]
.sym 5323 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 5324 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 5325 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 5327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 5328 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 5330 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 5331 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 5332 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 5333 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 5334 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 5336 soc.cpu.pcpi_rs1[25]
.sym 5338 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 5341 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 5344 soc.cpu.pcpi_rs1[22]
.sym 5348 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 5351 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 5353 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD
.sym 5354 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 5355 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 5356 soc.cpu.pcpi_rs1[25]
.sym 5357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 5358 soc.cpu.pcpi_rs1[26]
.sym 5359 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 5360 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 5361 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 5362 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 5363 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 5364 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 5365 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 5366 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 5367 soc.cpu.pcpi_rs1[22]
.sym 5368 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 5369 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 5371 clk$SB_IO_IN_$glb_clk
.sym 5373 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[16]
.sym 5374 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[17]
.sym 5375 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[18]
.sym 5376 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[19]
.sym 5377 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[20]
.sym 5378 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[21]
.sym 5379 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[22]
.sym 5380 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[23]
.sym 5411 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 5415 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 5425 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[0]
.sym 5427 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 5438 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 5453 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 5465 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 5478 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 5480 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 5482 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 5487 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 5503 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5510 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 5582 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[24]
.sym 5583 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[25]
.sym 5584 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[26]
.sym 5585 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[27]
.sym 5586 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[28]
.sym 5587 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[29]
.sym 5588 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[30]
.sym 5589 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[31]
.sym 5614 reset_cnt[0]
.sym 5615 reset_cnt[1]
.sym 5616 reset_cnt[2]
.sym 5617 reset_cnt[3]
.sym 5618 reset_cnt[4]
.sym 5619 reset_cnt[5]
.sym 5620 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_O_I1[0]
.sym 5621 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5643 soc.cpu.decoder_pseudo_trigger
.sym 5645 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5674 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 5717 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5858 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 5863 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 5869 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 5870 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5900 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5912 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5918 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6095 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 6673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 6692 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[21]
.sym 6694 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 6695 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[22]
.sym 6715 soc.memory.wen[1]
.sym 6719 soc.memory.rdata_1[12]
.sym 6723 iomem_addr[16]
.sym 6724 soc.memory.rdata_1[2]
.sym 6727 soc.memory.wen[0]
.sym 6732 soc.memory.rdata_0[4]
.sym 6736 soc.memory.rdata_0[2]
.sym 6742 soc.memory.rdata_1[3]
.sym 6743 soc.memory.rdata_0[12]
.sym 6744 soc.memory.rdata_1[4]
.sym 6746 soc.memory.rdata_0[3]
.sym 6754 iomem_addr[16]
.sym 6756 soc.memory.rdata_0[4]
.sym 6757 soc.memory.rdata_1[4]
.sym 6760 soc.memory.rdata_1[12]
.sym 6761 soc.memory.rdata_0[12]
.sym 6763 iomem_addr[16]
.sym 6766 iomem_addr[16]
.sym 6767 soc.memory.rdata_1[2]
.sym 6768 soc.memory.rdata_0[2]
.sym 6778 soc.memory.wen[0]
.sym 6779 soc.memory.wen[1]
.sym 6791 soc.memory.rdata_1[3]
.sym 6792 iomem_addr[16]
.sym 6793 soc.memory.rdata_0[3]
.sym 6826 soc.cpu.count_instr[1]
.sym 6827 soc.cpu.count_instr[2]
.sym 6828 soc.cpu.count_instr[3]
.sym 6829 soc.cpu.count_instr[4]
.sym 6830 soc.cpu.count_instr[5]
.sym 6831 soc.cpu.count_instr[6]
.sym 6832 soc.cpu.count_instr[7]
.sym 6833 iomem_addr[16]
.sym 6835 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 6837 soc.memory.rdata_0[14]
.sym 6838 soc.memory.rdata_0[10]
.sym 6841 soc.memory.rdata_0[0]
.sym 6842 soc.memory.rdata_1[15]
.sym 6843 soc.memory.wen[0]
.sym 6845 soc.memory.rdata_0[9]
.sym 6846 soc.memory.rdata_0[15]
.sym 6868 soc.cpu.count_instr[35]
.sym 6870 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[7]
.sym 6877 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 6879 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 6880 iomem_addr[7]
.sym 6882 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[2]
.sym 6903 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 6909 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 6912 soc.cpu.genblk1.pcpi_mul.rs1[7]
.sym 6916 soc.cpu.genblk1.pcpi_mul.rs1[8]
.sym 6924 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 6925 soc.cpu.genblk1.pcpi_mul.rs1[11]
.sym 6926 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 6930 soc.cpu.genblk1.pcpi_mul.rs1[1]
.sym 6933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 6935 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 6936 soc.cpu.genblk1.pcpi_mul.rs1[7]
.sym 6943 soc.cpu.genblk1.pcpi_mul.rs1[1]
.sym 6944 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 6950 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 6953 soc.cpu.genblk1.pcpi_mul.rs1[11]
.sym 6956 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 6960 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 6967 soc.cpu.genblk1.pcpi_mul.rs1[8]
.sym 6968 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 6972 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 6978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 6981 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 6982 clk$SB_IO_IN_$glb_clk
.sym 7008 soc.cpu.count_instr[8]
.sym 7009 soc.cpu.count_instr[9]
.sym 7010 soc.cpu.count_instr[10]
.sym 7011 soc.cpu.count_instr[11]
.sym 7012 soc.cpu.count_instr[12]
.sym 7013 soc.cpu.count_instr[13]
.sym 7014 soc.cpu.count_instr[14]
.sym 7015 soc.cpu.count_instr[15]
.sym 7023 iomem_wdata[8]
.sym 7024 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7027 soc.memory.wen[1]
.sym 7029 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 7035 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[11]
.sym 7038 iomem_wdata[9]
.sym 7039 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[8]
.sym 7041 soc.cpu.pcpi_rs1[12]
.sym 7043 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[18]
.sym 7057 soc.cpu.pcpi_rs1[6]
.sym 7059 soc.cpu.genblk1.pcpi_mul.rs1[12]
.sym 7061 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7062 soc.cpu.genblk1.pcpi_mul.rs1[6]
.sym 7065 soc.cpu.pcpi_rs1[12]
.sym 7068 soc.cpu.genblk1.pcpi_mul.rs1[4]
.sym 7069 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 7070 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7077 soc.cpu.genblk1.pcpi_mul.rs1[0]
.sym 7083 soc.cpu.genblk1.pcpi_mul.rs1[4]
.sym 7085 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7088 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7090 soc.cpu.genblk1.pcpi_mul.rs1[0]
.sym 7094 soc.cpu.pcpi_rs1[12]
.sym 7100 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7108 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 7114 soc.cpu.pcpi_rs1[6]
.sym 7120 soc.cpu.genblk1.pcpi_mul.rs1[6]
.sym 7121 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7124 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7126 soc.cpu.genblk1.pcpi_mul.rs1[12]
.sym 7128 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 7129 clk$SB_IO_IN_$glb_clk
.sym 7155 soc.cpu.count_instr[16]
.sym 7156 soc.cpu.count_instr[17]
.sym 7157 soc.cpu.count_instr[18]
.sym 7158 soc.cpu.count_instr[19]
.sym 7159 soc.cpu.count_instr[20]
.sym 7160 soc.cpu.count_instr[21]
.sym 7161 soc.cpu.count_instr[22]
.sym 7162 soc.cpu.count_instr[23]
.sym 7165 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 7167 iomem_addr[11]
.sym 7169 soc.cpu.pcpi_rs1[10]
.sym 7170 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 7172 soc.memory.wen[1]
.sym 7173 iomem_addr[16]
.sym 7175 iomem_addr[11]
.sym 7177 soc.cpu.count_cycle[47]
.sym 7178 soc.cpu.count_cycle[22]
.sym 7180 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 7181 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[2]
.sym 7182 iomem_wdata[9]
.sym 7186 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 7187 soc.cpu.count_instr[14]
.sym 7188 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[25]
.sym 7189 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[16]
.sym 7196 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[4]
.sym 7197 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[0]
.sym 7198 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[1]
.sym 7199 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[2]
.sym 7200 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[6]
.sym 7201 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[1]
.sym 7202 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[5]
.sym 7204 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[5]
.sym 7205 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[2]
.sym 7210 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[6]
.sym 7212 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[3]
.sym 7214 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7216 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[0]
.sym 7219 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[4]
.sym 7222 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[3]
.sym 7228 $nextpnr_ICESTORM_LC_7$O
.sym 7231 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[0]
.sym 7234 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[1]
.sym 7236 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7237 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[0]
.sym 7238 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[0]
.sym 7240 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[2]
.sym 7242 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[1]
.sym 7243 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[1]
.sym 7244 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[1]
.sym 7246 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[3]
.sym 7248 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[2]
.sym 7249 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[2]
.sym 7250 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[2]
.sym 7252 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[4]
.sym 7254 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[3]
.sym 7255 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[3]
.sym 7256 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[3]
.sym 7258 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[5]
.sym 7260 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[4]
.sym 7261 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[4]
.sym 7262 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[4]
.sym 7264 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[6]
.sym 7266 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[5]
.sym 7267 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[5]
.sym 7268 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[5]
.sym 7270 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[7]
.sym 7272 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[6]
.sym 7273 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[6]
.sym 7274 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[6]
.sym 7302 soc.cpu.count_instr[24]
.sym 7303 soc.cpu.count_instr[25]
.sym 7304 soc.cpu.count_instr[26]
.sym 7305 soc.cpu.count_instr[27]
.sym 7306 soc.cpu.count_instr[28]
.sym 7307 soc.cpu.count_instr[29]
.sym 7308 soc.cpu.count_instr[30]
.sym 7309 soc.cpu.count_instr[31]
.sym 7312 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[26]
.sym 7313 soc.cpu.genblk1.pcpi_mul.rd[24]
.sym 7315 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[2]
.sym 7316 iomem_wdata[10]
.sym 7317 iomem_addr[15]
.sym 7319 iomem_addr[15]
.sym 7321 soc.cpu.pcpi_rs1[6]
.sym 7322 iomem_addr[6]
.sym 7323 soc.cpu.count_instr[17]
.sym 7324 iomem_wdata[11]
.sym 7327 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[17]
.sym 7328 soc.cpu.count_instr[19]
.sym 7329 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 7330 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[29]
.sym 7331 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 7332 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[7]
.sym 7333 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 7335 soc.cpu.count_instr[44]
.sym 7336 soc.cpu.count_instr[35]
.sym 7337 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 7338 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[7]
.sym 7343 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[7]
.sym 7347 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[10]
.sym 7348 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[10]
.sym 7349 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[12]
.sym 7350 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[7]
.sym 7351 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[14]
.sym 7353 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[11]
.sym 7354 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[13]
.sym 7355 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[9]
.sym 7356 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[14]
.sym 7357 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[8]
.sym 7361 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[11]
.sym 7363 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[8]
.sym 7365 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[9]
.sym 7371 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[12]
.sym 7373 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[13]
.sym 7375 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[8]
.sym 7377 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[7]
.sym 7378 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[7]
.sym 7379 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[7]
.sym 7381 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[9]
.sym 7383 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[8]
.sym 7384 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[8]
.sym 7385 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[8]
.sym 7387 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[10]
.sym 7389 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[9]
.sym 7390 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[9]
.sym 7391 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[9]
.sym 7393 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[11]
.sym 7395 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[10]
.sym 7396 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[10]
.sym 7397 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[10]
.sym 7399 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[12]
.sym 7401 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[11]
.sym 7402 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[11]
.sym 7403 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[11]
.sym 7405 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[13]
.sym 7407 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[12]
.sym 7408 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[12]
.sym 7409 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[12]
.sym 7411 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[14]
.sym 7413 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[13]
.sym 7414 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[13]
.sym 7415 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[13]
.sym 7417 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[15]
.sym 7419 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[14]
.sym 7420 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[14]
.sym 7421 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[14]
.sym 7449 soc.cpu.count_instr[32]
.sym 7450 soc.cpu.count_instr[33]
.sym 7451 soc.cpu.count_instr[34]
.sym 7452 soc.cpu.count_instr[35]
.sym 7453 soc.cpu.count_instr[36]
.sym 7454 soc.cpu.count_instr[37]
.sym 7455 soc.cpu.count_instr[38]
.sym 7456 soc.cpu.count_instr[39]
.sym 7459 soc.cpu.genblk1.pcpi_mul.rd[25]
.sym 7461 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[7]
.sym 7462 soc.memory.wen[0]
.sym 7463 iomem_addr[12]
.sym 7464 iomem_addr[9]
.sym 7468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 7470 iomem_addr[8]
.sym 7471 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[14]
.sym 7472 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 7476 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[2]
.sym 7477 $PACKER_VCC_NET
.sym 7478 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 7479 soc.cpu.genblk1.pcpi_mul.rd[27]
.sym 7483 $PACKER_VCC_NET
.sym 7484 soc.cpu.genblk1.pcpi_mul.rd[19]
.sym 7485 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[15]
.sym 7493 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[15]
.sym 7496 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 7498 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[16]
.sym 7499 soc.cpu.pcpi_rs1[10]
.sym 7504 soc.cpu.genblk1.pcpi_mul.rs1[13]
.sym 7510 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[15]
.sym 7516 soc.cpu.genblk1.pcpi_mul.rs1[10]
.sym 7517 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 7520 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7521 soc.cpu.genblk1.pcpi_mul.rs1[9]
.sym 7522 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[16]
.sym 7524 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[15]
.sym 7525 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[15]
.sym 7526 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[15]
.sym 7529 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7531 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[16]
.sym 7532 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[16]
.sym 7537 soc.cpu.pcpi_rs1[10]
.sym 7541 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7543 soc.cpu.genblk1.pcpi_mul.rs1[13]
.sym 7547 soc.cpu.genblk1.pcpi_mul.rs1[9]
.sym 7550 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7553 soc.cpu.genblk1.pcpi_mul.rs1[10]
.sym 7555 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 7561 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 7568 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 7569 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 7570 clk$SB_IO_IN_$glb_clk
.sym 7596 soc.cpu.count_instr[40]
.sym 7597 soc.cpu.count_instr[41]
.sym 7598 soc.cpu.count_instr[42]
.sym 7599 soc.cpu.count_instr[43]
.sym 7600 soc.cpu.count_instr[44]
.sym 7601 soc.cpu.count_instr[45]
.sym 7602 soc.cpu.count_instr[46]
.sym 7603 soc.cpu.count_instr[47]
.sym 7606 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[1]
.sym 7607 soc.cpu.genblk1.pcpi_mul.rd[26]
.sym 7608 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[31]
.sym 7609 iomem_wdata[15]
.sym 7616 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 7620 soc.cpu.genblk1.pcpi_mul.rd[20]
.sym 7622 soc.cpu.genblk1.pcpi_mul.rd[21]
.sym 7625 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 7626 soc.cpu.instr_maskirq
.sym 7627 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 7628 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[6]
.sym 7629 soc.cpu.instr_timer
.sym 7630 soc.cpu.genblk1.pcpi_mul.rd[17]
.sym 7631 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[18]
.sym 7637 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[1]
.sym 7638 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[0]
.sym 7639 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[0]
.sym 7640 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[1]
.sym 7642 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[5]
.sym 7643 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[3]
.sym 7644 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[3]
.sym 7645 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[7]
.sym 7646 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[4]
.sym 7648 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[5]
.sym 7649 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[2]
.sym 7650 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[2]
.sym 7651 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[4]
.sym 7652 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[7]
.sym 7654 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[6]
.sym 7655 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[6]
.sym 7669 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[1]
.sym 7671 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[0]
.sym 7672 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[0]
.sym 7675 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[2]
.sym 7677 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[1]
.sym 7678 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[1]
.sym 7679 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[1]
.sym 7681 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[3]
.sym 7683 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[2]
.sym 7684 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[2]
.sym 7685 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[2]
.sym 7687 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[4]
.sym 7689 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[3]
.sym 7690 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[3]
.sym 7691 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[3]
.sym 7693 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[5]
.sym 7695 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[4]
.sym 7696 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[4]
.sym 7697 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[4]
.sym 7699 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[6]
.sym 7701 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[5]
.sym 7702 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[5]
.sym 7703 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[5]
.sym 7705 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[7]
.sym 7707 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[6]
.sym 7708 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[6]
.sym 7709 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[6]
.sym 7711 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[8]
.sym 7713 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[7]
.sym 7714 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[7]
.sym 7715 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[7]
.sym 7717 clk$SB_IO_IN_$glb_clk
.sym 7743 soc.cpu.count_instr[48]
.sym 7744 soc.cpu.count_instr[49]
.sym 7745 soc.cpu.count_instr[50]
.sym 7746 soc.cpu.count_instr[51]
.sym 7747 soc.cpu.count_instr[52]
.sym 7748 soc.cpu.count_instr[53]
.sym 7749 soc.cpu.count_instr[54]
.sym 7750 soc.cpu.count_instr[55]
.sym 7753 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[9]
.sym 7755 soc.cpu.genblk1.pcpi_mul.rd[16]
.sym 7770 iomem_wdata[9]
.sym 7772 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[25]
.sym 7773 soc.cpu.genblk1.pcpi_mul.rd[31]
.sym 7774 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 7775 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 7776 soc.cpu.genblk1.pcpi_mul.rd[22]
.sym 7777 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[16]
.sym 7778 soc.cpu.genblk1.pcpi_mul.rd[23]
.sym 7779 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[8]
.sym 7785 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[12]
.sym 7787 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[8]
.sym 7788 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[10]
.sym 7789 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[10]
.sym 7791 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[15]
.sym 7792 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[9]
.sym 7793 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[12]
.sym 7795 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[13]
.sym 7796 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[13]
.sym 7797 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[14]
.sym 7798 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[11]
.sym 7799 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[11]
.sym 7802 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[15]
.sym 7805 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[14]
.sym 7809 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[8]
.sym 7815 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[9]
.sym 7816 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[9]
.sym 7818 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[8]
.sym 7819 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[8]
.sym 7820 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[8]
.sym 7822 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[10]
.sym 7824 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[9]
.sym 7825 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[9]
.sym 7826 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[9]
.sym 7828 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[11]
.sym 7830 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[10]
.sym 7831 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[10]
.sym 7832 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[10]
.sym 7834 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[12]
.sym 7836 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[11]
.sym 7837 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[11]
.sym 7838 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[11]
.sym 7840 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[13]
.sym 7842 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[12]
.sym 7843 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[12]
.sym 7844 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[12]
.sym 7846 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[14]
.sym 7848 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[13]
.sym 7849 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[13]
.sym 7850 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[13]
.sym 7852 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[15]
.sym 7854 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[14]
.sym 7855 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[14]
.sym 7856 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[14]
.sym 7858 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[16]
.sym 7860 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[15]
.sym 7861 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[15]
.sym 7862 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[15]
.sym 7864 clk$SB_IO_IN_$glb_clk
.sym 7890 soc.cpu.count_instr[56]
.sym 7891 soc.cpu.count_instr[57]
.sym 7892 soc.cpu.count_instr[58]
.sym 7893 soc.cpu.count_instr[59]
.sym 7894 soc.cpu.count_instr[60]
.sym 7895 soc.cpu.count_instr[61]
.sym 7896 soc.cpu.count_instr[62]
.sym 7897 soc.cpu.count_instr[63]
.sym 7898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 7901 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[10]
.sym 7903 iomem_addr[14]
.sym 7907 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 7910 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 7914 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[29]
.sym 7915 soc.cpu.count_instr[60]
.sym 7916 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[17]
.sym 7919 soc.cpu.genblk1.pcpi_mul.rd[28]
.sym 7921 soc.cpu.genblk1.pcpi_mul.rd[29]
.sym 7922 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 7923 soc.cpu.genblk1.pcpi_mul.rd[30]
.sym 7924 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 7925 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[22]
.sym 7926 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[16]
.sym 7932 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[22]
.sym 7934 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[17]
.sym 7938 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[20]
.sym 7943 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[23]
.sym 7944 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[19]
.sym 7947 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[20]
.sym 7948 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[18]
.sym 7949 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[18]
.sym 7950 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[21]
.sym 7951 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[23]
.sym 7953 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[17]
.sym 7954 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[19]
.sym 7956 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[16]
.sym 7958 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[21]
.sym 7960 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[22]
.sym 7961 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[16]
.sym 7963 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[17]
.sym 7965 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[16]
.sym 7966 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[16]
.sym 7967 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[16]
.sym 7969 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[18]
.sym 7971 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[17]
.sym 7972 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[17]
.sym 7973 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[17]
.sym 7975 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[19]
.sym 7977 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[18]
.sym 7978 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[18]
.sym 7979 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[18]
.sym 7981 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[20]
.sym 7983 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[19]
.sym 7984 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[19]
.sym 7985 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[19]
.sym 7987 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[21]
.sym 7989 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[20]
.sym 7990 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[20]
.sym 7991 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[20]
.sym 7993 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[22]
.sym 7995 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[21]
.sym 7996 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[21]
.sym 7997 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[21]
.sym 7999 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[23]
.sym 8001 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[22]
.sym 8002 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[22]
.sym 8003 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[22]
.sym 8005 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[24]
.sym 8007 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[23]
.sym 8008 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[23]
.sym 8009 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[23]
.sym 8037 soc.cpu.genblk1.pcpi_mul.rd[32]
.sym 8038 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 8039 soc.cpu.genblk1.pcpi_mul.rd[34]
.sym 8040 soc.cpu.genblk1.pcpi_mul.rd[35]
.sym 8041 soc.cpu.genblk1.pcpi_mul.rd[36]
.sym 8042 soc.cpu.genblk1.pcpi_mul.rd[37]
.sym 8043 soc.cpu.genblk1.pcpi_mul.rd[38]
.sym 8044 soc.cpu.genblk1.pcpi_mul.rd[39]
.sym 8048 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[4]
.sym 8052 soc.cpu.count_instr[59]
.sym 8054 soc.cpu.count_instr[63]
.sym 8055 soc.cpu.genblk1.pcpi_mul.rd[4]
.sym 8061 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 8062 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 8064 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[47]
.sym 8066 soc.cpu.count_cycle[62]
.sym 8067 soc.cpu.genblk1.pcpi_mul.rd[27]
.sym 8068 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 8069 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 8070 $PACKER_VCC_NET
.sym 8071 $PACKER_VCC_NET
.sym 8072 soc.cpu.genblk1.pcpi_mul.rd[19]
.sym 8073 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[24]
.sym 8078 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[28]
.sym 8081 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[30]
.sym 8084 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[24]
.sym 8085 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[24]
.sym 8086 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[31]
.sym 8090 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[25]
.sym 8092 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[27]
.sym 8094 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[26]
.sym 8095 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[28]
.sym 8096 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[27]
.sym 8098 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[29]
.sym 8099 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[26]
.sym 8100 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[30]
.sym 8101 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[29]
.sym 8105 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[25]
.sym 8109 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[31]
.sym 8110 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[25]
.sym 8112 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[24]
.sym 8113 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[24]
.sym 8114 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[24]
.sym 8116 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[26]
.sym 8118 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[25]
.sym 8119 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[25]
.sym 8120 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[25]
.sym 8122 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[27]
.sym 8124 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[26]
.sym 8125 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[26]
.sym 8126 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[26]
.sym 8128 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[28]
.sym 8130 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[27]
.sym 8131 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[27]
.sym 8132 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[27]
.sym 8134 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[29]
.sym 8136 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[28]
.sym 8137 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[28]
.sym 8138 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[28]
.sym 8140 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[30]
.sym 8142 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[29]
.sym 8143 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[29]
.sym 8144 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[29]
.sym 8146 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[31]
.sym 8148 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[30]
.sym 8149 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[30]
.sym 8150 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[30]
.sym 8152 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[32]
.sym 8154 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[31]
.sym 8155 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[31]
.sym 8156 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[31]
.sym 8184 soc.cpu.genblk1.pcpi_mul.rd[40]
.sym 8185 soc.cpu.genblk1.pcpi_mul.rd[41]
.sym 8186 soc.cpu.genblk1.pcpi_mul.rd[42]
.sym 8187 soc.cpu.genblk1.pcpi_mul.rd[43]
.sym 8188 soc.cpu.genblk1.pcpi_mul.rd[44]
.sym 8189 soc.cpu.genblk1.pcpi_mul.rd[45]
.sym 8190 soc.cpu.genblk1.pcpi_mul.rd[46]
.sym 8191 soc.cpu.genblk1.pcpi_mul.rd[47]
.sym 8193 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 8194 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 8197 soc.cpu.genblk1.pcpi_mul.rd[38]
.sym 8199 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 8200 soc.cpu.genblk1.pcpi_mul.rd[7]
.sym 8201 soc.cpu.genblk1.pcpi_mul.rd[39]
.sym 8203 soc.cpu.genblk1.pcpi_mul.rd[6]
.sym 8204 soc.cpu.genblk1.pcpi_mul.rd[3]
.sym 8205 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 8206 soc.cpu.genblk1.pcpi_mul.rd[14]
.sym 8209 soc.cpu.instr_rdcycleh
.sym 8210 soc.cpu.genblk1.pcpi_mul.rd[21]
.sym 8211 soc.cpu.genblk1.pcpi_mul.rd[17]
.sym 8212 soc.cpu.instr_timer
.sym 8214 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 8215 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 8216 soc.cpu.genblk1.pcpi_mul.rd[50]
.sym 8217 soc.cpu.instr_rdcycleh
.sym 8218 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 8219 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 8220 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[32]
.sym 8242 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8245 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[32]
.sym 8246 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[38]
.sym 8249 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[34]
.sym 8250 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8251 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[35]
.sym 8253 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[36]
.sym 8254 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[39]
.sym 8255 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[37]
.sym 8256 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[33]
.sym 8257 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[33]
.sym 8259 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8260 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[32]
.sym 8261 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[32]
.sym 8263 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[34]
.sym 8265 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[33]
.sym 8266 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8267 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[33]
.sym 8269 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[35]
.sym 8271 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[34]
.sym 8272 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8273 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[34]
.sym 8275 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[36]
.sym 8277 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8278 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[35]
.sym 8279 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[35]
.sym 8281 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[37]
.sym 8283 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[36]
.sym 8284 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8285 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[36]
.sym 8287 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[38]
.sym 8289 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8290 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[37]
.sym 8291 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[37]
.sym 8293 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[39]
.sym 8295 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[38]
.sym 8296 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8297 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[38]
.sym 8299 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[40]
.sym 8301 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[39]
.sym 8302 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8303 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[39]
.sym 8331 soc.cpu.genblk1.pcpi_mul.rd[48]
.sym 8332 soc.cpu.genblk1.pcpi_mul.rd[49]
.sym 8333 soc.cpu.genblk1.pcpi_mul.rd[50]
.sym 8334 soc.cpu.genblk1.pcpi_mul.rd[51]
.sym 8335 soc.cpu.genblk1.pcpi_mul.rd[52]
.sym 8336 soc.cpu.genblk1.pcpi_mul.rd[53]
.sym 8337 soc.cpu.genblk1.pcpi_mul.rd[54]
.sym 8338 soc.cpu.genblk1.pcpi_mul.rd[55]
.sym 8339 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 8344 soc.cpu.genblk1.pcpi_mul.rd[10]
.sym 8348 soc.cpu.genblk1.pcpi_mul.rd[47]
.sym 8350 soc.cpu.genblk1.pcpi_mul.rd[40]
.sym 8351 soc.cpu.genblk1.pcpi_mul.rd[11]
.sym 8355 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[32]
.sym 8356 soc.cpu.instr_rdinstr
.sym 8357 soc.cpu.genblk1.pcpi_mul.rd[31]
.sym 8359 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[34]
.sym 8360 soc.cpu.genblk1.pcpi_mul.rd[54]
.sym 8361 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[35]
.sym 8362 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 8363 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[36]
.sym 8364 soc.cpu.genblk1.pcpi_mul.rd[22]
.sym 8365 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[37]
.sym 8366 soc.cpu.genblk1.pcpi_mul.rd[23]
.sym 8367 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[40]
.sym 8382 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[47]
.sym 8386 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[46]
.sym 8389 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[42]
.sym 8391 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[43]
.sym 8393 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[40]
.sym 8394 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8395 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[41]
.sym 8400 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[44]
.sym 8402 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8403 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[45]
.sym 8404 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[41]
.sym 8406 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[40]
.sym 8407 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8408 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[40]
.sym 8410 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[42]
.sym 8412 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8413 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[41]
.sym 8414 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[41]
.sym 8416 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[43]
.sym 8418 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[42]
.sym 8419 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8420 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[42]
.sym 8422 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[44]
.sym 8424 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8425 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[43]
.sym 8426 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[43]
.sym 8428 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[45]
.sym 8430 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[44]
.sym 8431 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8432 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[44]
.sym 8434 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[46]
.sym 8436 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[45]
.sym 8437 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8438 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[45]
.sym 8440 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[47]
.sym 8442 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[46]
.sym 8443 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8444 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[46]
.sym 8447 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[47]
.sym 8448 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 8450 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[47]
.sym 8478 soc.cpu.genblk1.pcpi_mul.rd[56]
.sym 8479 soc.cpu.genblk1.pcpi_mul.rd[57]
.sym 8480 soc.cpu.genblk1.pcpi_mul.rd[58]
.sym 8481 soc.cpu.genblk1.pcpi_mul.rd[59]
.sym 8482 soc.cpu.genblk1.pcpi_mul.rd[60]
.sym 8483 soc.cpu.genblk1.pcpi_mul.rd[61]
.sym 8484 soc.cpu.genblk1.pcpi_mul.rd[62]
.sym 8485 soc.cpu.genblk1.pcpi_mul.rd[63]
.sym 8494 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 8497 soc.cpu.genblk1.pcpi_mul.rd[48]
.sym 8498 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[46]
.sym 8501 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 8502 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 8503 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[38]
.sym 8504 soc.cpu.count_instr[60]
.sym 8505 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[39]
.sym 8506 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 8507 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 8508 soc.cpu.genblk1.pcpi_mul.rd[28]
.sym 8509 soc.cpu.genblk1.pcpi_mul.rd[29]
.sym 8510 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[44]
.sym 8511 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 8512 soc.cpu.genblk1.pcpi_mul.rd[30]
.sym 8513 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[22]
.sym 8521 soc.cpu.genblk1.pcpi_mul.rs1[15]
.sym 8524 soc.cpu.genblk1.pcpi_mul.rs2[19]
.sym 8528 soc.cpu.genblk1.pcpi_mul.rd[49]
.sym 8529 soc.cpu.genblk1.pcpi_mul.rd[17]
.sym 8531 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 8532 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 8534 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 8535 soc.cpu.genblk1.pcpi_mul.rd[56]
.sym 8536 soc.cpu.genblk1.pcpi_mul.rd[25]
.sym 8537 soc.cpu.genblk1.pcpi_mul.rd[58]
.sym 8538 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 8541 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 8542 soc.cpu.genblk1.pcpi_mul.rd[24]
.sym 8543 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 8544 soc.cpu.genblk1.pcpi_mul.rd[57]
.sym 8546 soc.cpu.genblk1.pcpi_mul.rd[26]
.sym 8548 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 8549 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 8552 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 8553 soc.cpu.genblk1.pcpi_mul.rd[17]
.sym 8554 soc.cpu.genblk1.pcpi_mul.rd[49]
.sym 8555 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 8558 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 8559 soc.cpu.genblk1.pcpi_mul.rd[56]
.sym 8560 soc.cpu.genblk1.pcpi_mul.rd[24]
.sym 8561 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 8564 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 8571 soc.cpu.genblk1.pcpi_mul.rs1[15]
.sym 8572 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 8577 soc.cpu.genblk1.pcpi_mul.rs2[19]
.sym 8579 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 8583 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 8588 soc.cpu.genblk1.pcpi_mul.rd[26]
.sym 8589 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 8590 soc.cpu.genblk1.pcpi_mul.rd[58]
.sym 8591 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 8594 soc.cpu.genblk1.pcpi_mul.rd[25]
.sym 8595 soc.cpu.genblk1.pcpi_mul.rd[57]
.sym 8596 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 8597 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 8598 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 8599 clk$SB_IO_IN_$glb_clk
.sym 8625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 8626 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 8627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 8628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 8629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 8630 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 8631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 8632 soc.cpu.genblk1.pcpi_mul.rs2[13]
.sym 8635 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 8639 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[2]
.sym 8641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 8646 soc.cpu.genblk1.pcpi_mul.rd[15]
.sym 8647 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 8649 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 8650 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[21]
.sym 8651 soc.cpu.genblk1.pcpi_mul.rd[59]
.sym 8652 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[47]
.sym 8653 soc.cpu.genblk1.pcpi_mul.rd[60]
.sym 8654 soc.cpu.count_cycle[62]
.sym 8655 $PACKER_VCC_NET
.sym 8656 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 8657 soc.cpu.genblk1.pcpi_mul.rd[62]
.sym 8658 $PACKER_VCC_NET
.sym 8659 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 8660 soc.cpu.genblk1.pcpi_mul.rd[27]
.sym 8672 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[6]
.sym 8673 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[0]
.sym 8674 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[6]
.sym 8679 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[7]
.sym 8682 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[2]
.sym 8683 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[2]
.sym 8684 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[3]
.sym 8685 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[3]
.sym 8686 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[0]
.sym 8687 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[7]
.sym 8688 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[5]
.sym 8689 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[5]
.sym 8691 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[1]
.sym 8694 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[4]
.sym 8696 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[1]
.sym 8697 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[4]
.sym 8698 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[1]
.sym 8700 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[0]
.sym 8701 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[0]
.sym 8704 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[2]
.sym 8706 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[1]
.sym 8707 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[1]
.sym 8708 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[1]
.sym 8710 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[3]
.sym 8712 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[2]
.sym 8713 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[2]
.sym 8714 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[2]
.sym 8716 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[4]
.sym 8718 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[3]
.sym 8719 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[3]
.sym 8720 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[3]
.sym 8722 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[5]
.sym 8724 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[4]
.sym 8725 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[4]
.sym 8726 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[4]
.sym 8728 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[6]
.sym 8730 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[5]
.sym 8731 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[5]
.sym 8732 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[5]
.sym 8734 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[7]
.sym 8736 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[6]
.sym 8737 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[6]
.sym 8738 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[6]
.sym 8740 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[8]
.sym 8742 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[7]
.sym 8743 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[7]
.sym 8744 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[7]
.sym 8772 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[24]
.sym 8773 soc.cpu.genblk1.pcpi_mul.rs2[28]
.sym 8774 soc.cpu.genblk1.pcpi_mul.rs2[25]
.sym 8775 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[25]
.sym 8776 soc.cpu.genblk1.pcpi_mul.rs2[24]
.sym 8777 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[28]
.sym 8778 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 8779 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 8785 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 8787 soc.cpu.irq_pending[17]
.sym 8789 soc.cpu.mem_la_wdata[2]
.sym 8790 soc.cpu.pcpi_rs2[12]
.sym 8792 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[6]
.sym 8793 soc.cpu.pcpi_rs2[17]
.sym 8795 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[0]
.sym 8796 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[0]
.sym 8797 soc.cpu.instr_rdcycleh
.sym 8799 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 8800 soc.cpu.instr_timer
.sym 8801 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 8802 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 8803 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 8804 soc.cpu.pcpi_rs2[25]
.sym 8805 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 8806 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 8807 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 8808 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[8]
.sym 8814 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[8]
.sym 8815 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[15]
.sym 8816 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[9]
.sym 8817 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[14]
.sym 8821 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[15]
.sym 8824 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[11]
.sym 8825 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[11]
.sym 8827 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[14]
.sym 8829 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[10]
.sym 8832 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[10]
.sym 8835 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[13]
.sym 8838 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[9]
.sym 8841 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[12]
.sym 8842 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[12]
.sym 8843 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[13]
.sym 8844 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[8]
.sym 8845 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[9]
.sym 8847 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[8]
.sym 8848 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[8]
.sym 8849 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[8]
.sym 8851 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[10]
.sym 8853 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[9]
.sym 8854 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[9]
.sym 8855 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[9]
.sym 8857 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[11]
.sym 8859 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[10]
.sym 8860 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[10]
.sym 8861 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[10]
.sym 8863 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[12]
.sym 8865 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[11]
.sym 8866 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[11]
.sym 8867 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[11]
.sym 8869 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[13]
.sym 8871 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[12]
.sym 8872 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[12]
.sym 8873 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[12]
.sym 8875 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[14]
.sym 8877 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[13]
.sym 8878 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[13]
.sym 8879 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[13]
.sym 8881 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[15]
.sym 8883 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[14]
.sym 8884 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[14]
.sym 8885 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[14]
.sym 8889 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[15]
.sym 8890 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[15]
.sym 8891 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[15]
.sym 8919 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[21]
.sym 8920 soc.cpu.genblk1.pcpi_mul.rs2[26]
.sym 8921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 8922 soc.cpu.genblk1.pcpi_mul.rs2[22]
.sym 8923 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[10]
.sym 8924 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[26]
.sym 8925 soc.cpu.genblk1.pcpi_mul.rs2[21]
.sym 8926 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[22]
.sym 8933 soc.cpu.irq_mask[29]
.sym 8934 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[9]
.sym 8935 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[15]
.sym 8936 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[11]
.sym 8937 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[11]
.sym 8939 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[14]
.sym 8941 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[15]
.sym 8942 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[8]
.sym 8943 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 8944 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 8945 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 8946 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[7]
.sym 8947 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 8948 soc.cpu.instr_rdinstr
.sym 8949 soc.cpu.instr_maskirq
.sym 8950 soc.cpu.instr_timer
.sym 8951 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 8953 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[13]
.sym 8954 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 8960 soc.cpu.genblk1.pcpi_mul.rs1[19]
.sym 8963 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 8969 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 8981 soc.cpu.pcpi_rs1[22]
.sym 8983 soc.cpu.genblk1.pcpi_mul.rs1[17]
.sym 8985 soc.cpu.genblk1.pcpi_mul.rs1[22]
.sym 8990 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 8995 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 9001 soc.cpu.pcpi_rs1[22]
.sym 9005 soc.cpu.genblk1.pcpi_mul.rs1[22]
.sym 9008 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9020 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 9023 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9025 soc.cpu.genblk1.pcpi_mul.rs1[17]
.sym 9031 soc.cpu.genblk1.pcpi_mul.rs1[19]
.sym 9032 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9038 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 9039 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 9040 clk$SB_IO_IN_$glb_clk
.sym 9066 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 9067 soc.cpu.genblk1.pcpi_mul.rs1[18]
.sym 9068 soc.cpu.genblk1.pcpi_mul.rs2[23]
.sym 9069 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 9070 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[23]
.sym 9071 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 9072 soc.cpu.genblk1.pcpi_mul.rs1[16]
.sym 9073 soc.cpu.genblk1.pcpi_mul.rs1[20]
.sym 9075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[3]
.sym 9078 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 9079 soc.cpu.irq_pending[27]
.sym 9083 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 9084 soc.cpu.timer[30]
.sym 9087 soc.cpu.irq_pending[24]
.sym 9088 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 9089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 9090 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 9091 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 9094 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 9095 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[8]
.sym 9098 soc.cpu.instr_maskirq
.sym 9099 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 9100 soc.cpu.cpu_state[2]
.sym 9101 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 9109 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 9120 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 9121 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 9123 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 9126 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 9128 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 9130 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 9131 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 9137 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9139 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 9141 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9142 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 9145 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 9147 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 9149 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 9151 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 9153 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 9155 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 9157 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[4]
.sym 9160 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 9161 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 9163 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[5]
.sym 9165 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 9167 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[4]
.sym 9169 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[6]
.sym 9172 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 9173 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[5]
.sym 9175 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[7]
.sym 9178 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 9179 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[6]
.sym 9181 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[8]
.sym 9184 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 9185 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[7]
.sym 9213 soc.cpu.genblk1.pcpi_mul.rs1[27]
.sym 9214 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 9215 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[29]
.sym 9216 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[11]
.sym 9218 soc.cpu.genblk1.pcpi_mul.rs1[31]
.sym 9219 soc.cpu.genblk1.pcpi_mul.rs1[23]
.sym 9220 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 9226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9233 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 9241 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 9242 $PACKER_VCC_NET
.sym 9243 soc.cpu.instr_maskirq
.sym 9244 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 9247 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9248 $PACKER_VCC_NET
.sym 9249 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[8]
.sym 9258 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[13]
.sym 9261 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 9263 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[12]
.sym 9270 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 9272 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[14]
.sym 9273 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9274 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[10]
.sym 9281 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[11]
.sym 9283 soc.cpu.genblk1.pcpi_mul.rs1[31]
.sym 9286 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[9]
.sym 9289 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 9290 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[8]
.sym 9292 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[10]
.sym 9295 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 9296 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[9]
.sym 9298 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[11]
.sym 9301 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[10]
.sym 9302 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[10]
.sym 9304 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[12]
.sym 9306 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[11]
.sym 9308 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[11]
.sym 9310 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[13]
.sym 9313 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[12]
.sym 9314 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[12]
.sym 9316 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[14]
.sym 9318 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[13]
.sym 9320 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[13]
.sym 9322 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[15]
.sym 9325 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[14]
.sym 9326 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[14]
.sym 9330 soc.cpu.genblk1.pcpi_mul.rs1[31]
.sym 9331 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9332 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[15]
.sym 9360 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 9361 soc.cpu.genblk1.pcpi_mul.rs1[26]
.sym 9362 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[14]
.sym 9363 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 9364 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[10]
.sym 9365 soc.cpu.genblk1.pcpi_mul.rs1[24]
.sym 9366 soc.cpu.genblk1.pcpi_mul.rs2[29]
.sym 9367 soc.cpu.genblk1.pcpi_mul.rs1[30]
.sym 9368 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 9369 soc.cpu.mem_la_wdata[2]
.sym 9373 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 9377 soc.cpu.mem_la_wdata[2]
.sym 9379 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 9383 soc.cpu.cpuregs_rs1[26]
.sym 9385 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 9386 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 9388 soc.cpu.instr_timer
.sym 9389 soc.cpu.instr_rdcycleh
.sym 9390 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 9391 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 9392 soc.cpu.pcpi_rs2[25]
.sym 9393 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 9394 soc.cpu.cpuregs_rs1[26]
.sym 9395 soc.cpu.cpuregs_rs1[27]
.sym 9402 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 9403 soc.cpu.genblk1.pcpi_mul.rs1[21]
.sym 9404 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9407 soc.cpu.genblk1.pcpi_mul.rs1[25]
.sym 9408 soc.cpu.pcpi_rs1[25]
.sym 9414 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9428 soc.cpu.genblk1.pcpi_mul.rs1[28]
.sym 9430 soc.cpu.genblk1.pcpi_mul.rs1[29]
.sym 9431 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 9434 soc.cpu.genblk1.pcpi_mul.rs1[21]
.sym 9436 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9441 soc.cpu.genblk1.pcpi_mul.rs1[28]
.sym 9443 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9447 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 9454 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 9458 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9460 soc.cpu.genblk1.pcpi_mul.rs1[29]
.sym 9464 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9471 soc.cpu.pcpi_rs1[25]
.sym 9477 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 9479 soc.cpu.genblk1.pcpi_mul.rs1[25]
.sym 9480 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 9481 clk$SB_IO_IN_$glb_clk
.sym 9513 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 9516 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9522 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9523 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 9524 soc.cpu.pcpi_rs1[22]
.sym 9526 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 9527 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 9528 soc.cpu.pcpi_rs1[25]
.sym 9530 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 9531 soc.cpu.instr_rdinstr
.sym 9532 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 9533 soc.cpu.instr_timer
.sym 9535 soc.cpu.genblk1.pcpi_mul.rs1_SB_DFFESR_Q_R
.sym 9536 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 9537 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 9538 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 9540 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 9541 soc.cpu.instr_maskirq
.sym 9542 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 9575 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 9577 soc.cpu.genblk1.pcpi_mul.rs2_SB_DFFESR_Q_R
.sym 9614 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 9627 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 9628 clk$SB_IO_IN_$glb_clk
.sym 9629 soc.cpu.genblk1.pcpi_mul.rs2_SB_DFFESR_Q_R
.sym 9654 soc.cpu.genblk1.pcpi_mul.rs1_SB_DFFESR_Q_R
.sym 9655 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 9656 soc.cpu.instr_rdcycleh
.sym 9658 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 9659 soc.cpu.pcpi_insn[13]
.sym 9660 soc.cpu.instr_rdinstr
.sym 9661 soc.cpu.pcpi_insn[12]
.sym 9667 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 9668 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 9669 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 9670 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 9671 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 9672 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 9674 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 9675 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 9676 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 9678 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 9679 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 9680 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 9683 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 9684 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 9685 soc.cpu.instr_maskirq
.sym 9686 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 9687 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 9688 soc.cpu.cpu_state[2]
.sym 9689 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 9716 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 9724 soc.cpu.pcpi_insn[13]
.sym 9725 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 9726 soc.cpu.pcpi_insn[12]
.sym 9735 soc.cpu.pcpi_insn[13]
.sym 9736 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 9737 soc.cpu.pcpi_insn[12]
.sym 9764 soc.cpu.pcpi_insn[13]
.sym 9766 soc.cpu.pcpi_insn[12]
.sym 9767 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 9775 clk$SB_IO_IN_$glb_clk
.sym 9801 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 9803 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 9804 soc.cpu.pcpi_int_ready
.sym 9805 soc.cpu.genblk1.pcpi_mul.active[0]
.sym 9808 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 9809 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 9813 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 9814 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 9816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 9819 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 9820 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 9821 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 9825 $PACKER_VCC_NET
.sym 9826 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 9829 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 9830 soc.cpu.pcpi_rs2[11]
.sym 9831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 9832 soc.cpu.pcpi_rs2[12]
.sym 9833 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 9834 soc.cpu.genblk1.pcpi_mul.rs2_SB_DFFESR_Q_R
.sym 9835 soc.cpu.instr_maskirq
.sym 9836 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 9860 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 9894 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 9948 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9949 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 9950 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 9951 soc.cpu.instr_maskirq
.sym 9952 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 9953 soc.cpu.instr_timer
.sym 9954 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9955 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 9957 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 9961 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 9963 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 9964 soc.cpu.pcpi_rs1[22]
.sym 9967 soc.cpu.pcpi_rs2[17]
.sym 9968 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 9969 soc.cpu.cpu_state[0]
.sym 9972 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 9973 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 9974 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 9975 soc.cpu.instr_timer
.sym 9976 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 9977 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 9980 soc.cpu.pcpi_rs2[25]
.sym 10095 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 10096 soc.cpu.pcpi_insn[5]
.sym 10097 soc.cpu.pcpi_insn[25]
.sym 10098 soc.cpu.pcpi_valid_SB_LUT4_I3_O[3]
.sym 10099 soc.cpu.pcpi_insn[26]
.sym 10100 soc.cpu.pcpi_insn[1]
.sym 10101 soc.cpu.pcpi_insn[4]
.sym 10102 soc.cpu.pcpi_insn[6]
.sym 10104 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 10107 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 10109 soc.cpu.cpu_state[1]
.sym 10111 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 10116 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 10117 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 10118 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 10119 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10120 soc.cpu.pcpi_valid_SB_LUT4_I3_O[1]
.sym 10121 soc.cpu.instr_maskirq
.sym 10125 soc.cpu.instr_timer
.sym 10126 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 10129 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 10144 soc.cpu.pcpi_insn[0]
.sym 10146 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10148 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 10154 soc.cpu.pcpi_insn[27]
.sym 10158 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 10164 soc.cpu.pcpi_insn[26]
.sym 10167 soc.cpu.pcpi_insn[14]
.sym 10172 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10183 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 10205 soc.cpu.pcpi_insn[14]
.sym 10206 soc.cpu.pcpi_insn[26]
.sym 10207 soc.cpu.pcpi_insn[27]
.sym 10208 soc.cpu.pcpi_insn[0]
.sym 10211 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 10215 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 10216 clk$SB_IO_IN_$glb_clk
.sym 10245 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 10246 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 10248 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 10249 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[0]
.sym 10258 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 10259 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 10260 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 10264 soc.cpu.cpu_state[1]
.sym 10266 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 10267 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 10268 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 10269 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 10270 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 10271 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 10272 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 10276 soc.cpu.pcpi_insn[6]
.sym 10277 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 10285 soc.cpu.pcpi_timeout_counter[2]
.sym 10288 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[1]
.sym 10296 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[0]
.sym 10297 soc.cpu.pcpi_timeout_counter[0]
.sym 10301 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 10305 soc.cpu.pcpi_timeout_counter[0]
.sym 10308 soc.cpu.pcpi_timeout_counter[1]
.sym 10309 soc.cpu.pcpi_timeout_counter[2]
.sym 10310 soc.cpu.pcpi_timeout_counter[3]
.sym 10311 $PACKER_VCC_NET
.sym 10314 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[0]
.sym 10315 $nextpnr_ICESTORM_LC_5$O
.sym 10317 soc.cpu.pcpi_timeout_counter[0]
.sym 10321 soc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 10323 soc.cpu.pcpi_timeout_counter[1]
.sym 10324 $PACKER_VCC_NET
.sym 10325 soc.cpu.pcpi_timeout_counter[0]
.sym 10327 soc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 10329 $PACKER_VCC_NET
.sym 10330 soc.cpu.pcpi_timeout_counter[2]
.sym 10331 soc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 10335 soc.cpu.pcpi_timeout_counter[3]
.sym 10336 $PACKER_VCC_NET
.sym 10337 soc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 10346 soc.cpu.pcpi_timeout_counter[2]
.sym 10347 soc.cpu.pcpi_timeout_counter[3]
.sym 10348 soc.cpu.pcpi_timeout_counter[0]
.sym 10349 soc.cpu.pcpi_timeout_counter[1]
.sym 10353 soc.cpu.pcpi_timeout_counter[0]
.sym 10360 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[1]
.sym 10361 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[0]
.sym 10362 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 10363 clk$SB_IO_IN_$glb_clk
.sym 10364 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[0]
.sym 10389 soc.cpu.pcpi_valid_SB_LUT4_I3_O[1]
.sym 10390 soc.cpu.instr_slli
.sym 10391 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10392 soc.cpu.pcpi_valid_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 10393 soc.cpu.is_sll_srl_sra
.sym 10394 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 10395 soc.cpu.pcpi_insn[29]
.sym 10396 soc.cpu.pcpi_insn[30]
.sym 10403 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 10404 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 10409 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 10410 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 10416 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 10421 $PACKER_VCC_NET
.sym 10445 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 10499 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 10539 soc.cpu.pcpi_insn[3]
.sym 10541 soc.cpu.pcpi_insn[31]
.sym 10542 soc.cpu.pcpi_insn[2]
.sym 10543 soc.cpu.pcpi_insn[28]
.sym 10544 led1$SB_IO_OUT
.sym 10549 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 10557 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 10566 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 10569 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 10578 reset_cnt[1]
.sym 10582 reset_cnt[5]
.sym 10583 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_O_I1[0]
.sym 10585 reset_cnt[0]
.sym 10588 reset_cnt[3]
.sym 10589 reset_cnt[4]
.sym 10591 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 10593 reset_cnt[0]
.sym 10595 reset_cnt[2]
.sym 10609 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 10611 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 10612 reset_cnt[0]
.sym 10615 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 10618 reset_cnt[1]
.sym 10619 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 10621 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 10624 reset_cnt[2]
.sym 10625 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 10627 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 10629 reset_cnt[3]
.sym 10631 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 10633 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 10635 reset_cnt[4]
.sym 10637 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 10640 reset_cnt[5]
.sym 10643 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 10646 reset_cnt[3]
.sym 10647 reset_cnt[5]
.sym 10648 reset_cnt[2]
.sym 10649 reset_cnt[4]
.sym 10652 reset_cnt[1]
.sym 10653 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_O_I1[0]
.sym 10654 reset_cnt[0]
.sym 10657 clk$SB_IO_IN_$glb_clk
.sym 10691 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 10703 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 10718 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 10843 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 10852 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 11229 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 11230 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 11231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 11232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11233 soc.cpu.count_instr[0]
.sym 11235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 11236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 11247 iomem_wdata[9]
.sym 11253 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 11274 soc.cpu.count_instr[3]
.sym 11279 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 11289 soc.cpu.count_instr[35]
.sym 11293 soc.cpu.instr_rdinstr
.sym 11304 soc.cpu.instr_rdinstr
.sym 11305 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 11306 soc.cpu.count_instr[35]
.sym 11307 soc.cpu.count_instr[3]
.sym 11357 soc.cpu.genblk1.pcpi_mul.rs1[2]
.sym 11358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 11359 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[2]
.sym 11360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[0]
.sym 11361 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[3]
.sym 11362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 11363 soc.cpu.genblk1.pcpi_mul.rs1[3]
.sym 11364 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[2]
.sym 11372 iomem_wdata[7]
.sym 11376 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 11378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 11381 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 11387 soc.cpu.instr_rdinstr
.sym 11389 soc.cpu.instr_rdinstr
.sym 11394 soc.cpu.count_instr[4]
.sym 11401 soc.cpu.count_instr[9]
.sym 11403 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 11407 soc.cpu.count_instr[38]
.sym 11408 soc.cpu.count_instr[33]
.sym 11409 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 11412 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[3]
.sym 11418 soc.cpu.count_instr[40]
.sym 11438 soc.cpu.count_instr[0]
.sym 11443 soc.cpu.count_instr[1]
.sym 11446 soc.cpu.count_instr[0]
.sym 11447 soc.cpu.count_instr[5]
.sym 11449 soc.cpu.count_instr[7]
.sym 11454 soc.cpu.count_instr[4]
.sym 11456 soc.cpu.count_instr[6]
.sym 11460 soc.cpu.count_instr[2]
.sym 11461 soc.cpu.count_instr[3]
.sym 11466 $nextpnr_ICESTORM_LC_4$O
.sym 11468 soc.cpu.count_instr[0]
.sym 11472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11474 soc.cpu.count_instr[1]
.sym 11476 soc.cpu.count_instr[0]
.sym 11478 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11480 soc.cpu.count_instr[2]
.sym 11482 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11486 soc.cpu.count_instr[3]
.sym 11488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11490 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11493 soc.cpu.count_instr[4]
.sym 11494 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11498 soc.cpu.count_instr[5]
.sym 11500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11502 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11505 soc.cpu.count_instr[6]
.sym 11506 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11508 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11510 soc.cpu.count_instr[7]
.sym 11512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11513 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 11514 clk$SB_IO_IN_$glb_clk
.sym 11515 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 11516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 11517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 11518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11519 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 11520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 11522 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 11526 soc.cpu.instr_maskirq
.sym 11528 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 11529 iomem_addr[6]
.sym 11535 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 11536 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 11538 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 11539 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[2]
.sym 11540 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 11541 soc.cpu.instr_rdcycleh
.sym 11545 soc.cpu.instr_rdcycleh
.sym 11546 soc.cpu.instr_rdcycleh
.sym 11547 soc.cpu.count_instr[5]
.sym 11548 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 11550 soc.cpu.count_instr[29]
.sym 11551 soc.cpu.count_instr[7]
.sym 11552 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11557 soc.cpu.count_instr[8]
.sym 11567 soc.cpu.count_instr[10]
.sym 11571 soc.cpu.count_instr[14]
.sym 11574 soc.cpu.count_instr[9]
.sym 11584 soc.cpu.count_instr[11]
.sym 11585 soc.cpu.count_instr[12]
.sym 11586 soc.cpu.count_instr[13]
.sym 11588 soc.cpu.count_instr[15]
.sym 11589 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 11592 soc.cpu.count_instr[8]
.sym 11593 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11595 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 11598 soc.cpu.count_instr[9]
.sym 11599 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 11601 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 11603 soc.cpu.count_instr[10]
.sym 11605 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 11607 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 11609 soc.cpu.count_instr[11]
.sym 11611 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 11613 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 11615 soc.cpu.count_instr[12]
.sym 11617 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 11619 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 11621 soc.cpu.count_instr[13]
.sym 11623 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 11625 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 11627 soc.cpu.count_instr[14]
.sym 11629 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 11631 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 11633 soc.cpu.count_instr[15]
.sym 11635 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 11636 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 11637 clk$SB_IO_IN_$glb_clk
.sym 11638 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 11639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[1]
.sym 11640 soc.cpu.genblk1.pcpi_mul.rs1[5]
.sym 11641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 11643 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[5]
.sym 11644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 11646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11650 soc.cpu.count_instr[62]
.sym 11652 soc.cpu.count_instr[44]
.sym 11653 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 11654 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 11655 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 11657 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 11658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 11659 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 11660 soc.memory.wen[0]
.sym 11665 iomem_wdata[15]
.sym 11666 soc.cpu.count_instr[11]
.sym 11667 soc.cpu.count_instr[4]
.sym 11669 soc.cpu.instr_rdinstr
.sym 11670 soc.cpu.count_instr[25]
.sym 11671 soc.cpu.instr_rdinstr
.sym 11672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[1]
.sym 11674 $PACKER_VCC_NET
.sym 11675 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 11688 soc.cpu.count_instr[16]
.sym 11691 soc.cpu.count_instr[19]
.sym 11692 soc.cpu.count_instr[20]
.sym 11695 soc.cpu.count_instr[23]
.sym 11698 soc.cpu.count_instr[18]
.sym 11705 soc.cpu.count_instr[17]
.sym 11709 soc.cpu.count_instr[21]
.sym 11710 soc.cpu.count_instr[22]
.sym 11712 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 11714 soc.cpu.count_instr[16]
.sym 11716 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 11718 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 11720 soc.cpu.count_instr[17]
.sym 11722 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 11724 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 11727 soc.cpu.count_instr[18]
.sym 11728 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 11730 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 11732 soc.cpu.count_instr[19]
.sym 11734 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 11736 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 11738 soc.cpu.count_instr[20]
.sym 11740 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 11742 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 11744 soc.cpu.count_instr[21]
.sym 11746 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 11748 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 11750 soc.cpu.count_instr[22]
.sym 11752 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 11754 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 11756 soc.cpu.count_instr[23]
.sym 11758 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 11759 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 11760 clk$SB_IO_IN_$glb_clk
.sym 11761 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 11762 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[14]
.sym 11763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 11766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 11767 soc.cpu.genblk1.pcpi_mul.rs1[14]
.sym 11768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 11769 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 11771 soc.cpu.instr_timer
.sym 11772 soc.cpu.instr_timer
.sym 11776 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 11777 $PACKER_VCC_NET
.sym 11783 iomem_addr[7]
.sym 11784 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 11786 soc.cpu.count_instr[28]
.sym 11787 soc.cpu.count_instr[38]
.sym 11788 soc.cpu.count_instr[9]
.sym 11789 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 11790 soc.cpu.count_instr[42]
.sym 11792 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 11793 soc.cpu.count_instr[33]
.sym 11794 soc.cpu.count_instr[24]
.sym 11795 soc.cpu.count_instr[22]
.sym 11796 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 11797 soc.cpu.count_instr[23]
.sym 11798 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 11806 soc.cpu.count_instr[27]
.sym 11808 soc.cpu.count_instr[29]
.sym 11811 soc.cpu.count_instr[24]
.sym 11812 soc.cpu.count_instr[25]
.sym 11813 soc.cpu.count_instr[26]
.sym 11818 soc.cpu.count_instr[31]
.sym 11823 soc.cpu.count_instr[28]
.sym 11825 soc.cpu.count_instr[30]
.sym 11835 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 11837 soc.cpu.count_instr[24]
.sym 11839 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 11841 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 11843 soc.cpu.count_instr[25]
.sym 11845 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 11847 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 11849 soc.cpu.count_instr[26]
.sym 11851 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 11853 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 11856 soc.cpu.count_instr[27]
.sym 11857 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 11859 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 11862 soc.cpu.count_instr[28]
.sym 11863 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 11865 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 11868 soc.cpu.count_instr[29]
.sym 11869 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 11871 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 11874 soc.cpu.count_instr[30]
.sym 11875 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 11877 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 11879 soc.cpu.count_instr[31]
.sym 11881 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 11882 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 11883 clk$SB_IO_IN_$glb_clk
.sym 11884 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 11885 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 11886 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 11887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 11888 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 11889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 11890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 11891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11897 soc.cpu.instr_maskirq
.sym 11898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 11899 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 11902 soc.cpu.pcpi_rs1[12]
.sym 11904 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11905 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 11907 soc.cpu.instr_timer
.sym 11909 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 11910 soc.cpu.count_instr[21]
.sym 11912 soc.cpu.count_instr[27]
.sym 11913 soc.cpu.count_instr[20]
.sym 11914 soc.cpu.count_instr[40]
.sym 11916 soc.cpu.count_instr[18]
.sym 11917 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 11918 soc.cpu.count_instr[30]
.sym 11919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 11921 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 11930 soc.cpu.count_instr[36]
.sym 11947 soc.cpu.count_instr[37]
.sym 11949 soc.cpu.count_instr[39]
.sym 11950 soc.cpu.count_instr[32]
.sym 11951 soc.cpu.count_instr[33]
.sym 11952 soc.cpu.count_instr[34]
.sym 11953 soc.cpu.count_instr[35]
.sym 11956 soc.cpu.count_instr[38]
.sym 11958 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 11960 soc.cpu.count_instr[32]
.sym 11962 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 11964 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 11966 soc.cpu.count_instr[33]
.sym 11968 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 11970 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 11972 soc.cpu.count_instr[34]
.sym 11974 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 11976 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 11978 soc.cpu.count_instr[35]
.sym 11980 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 11982 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 11985 soc.cpu.count_instr[36]
.sym 11986 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 11988 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 11991 soc.cpu.count_instr[37]
.sym 11992 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 11994 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 11996 soc.cpu.count_instr[38]
.sym 11998 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 12000 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 12003 soc.cpu.count_instr[39]
.sym 12004 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 12005 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 12006 clk$SB_IO_IN_$glb_clk
.sym 12007 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12008 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 12009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 12011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 12012 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 12013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 12016 iomem_wdata[15]
.sym 12021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 12023 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 12025 soc.cpu.count_instr[14]
.sym 12028 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 12032 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 12033 soc.cpu.instr_rdcycleh
.sym 12035 soc.cpu.count_instr[29]
.sym 12036 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 12037 soc.cpu.instr_rdcycleh
.sym 12038 soc.cpu.cpu_state[2]
.sym 12039 soc.cpu.count_instr[26]
.sym 12041 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 12042 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 12043 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 12044 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 12052 soc.cpu.count_instr[43]
.sym 12059 soc.cpu.count_instr[42]
.sym 12069 soc.cpu.count_instr[44]
.sym 12070 soc.cpu.count_instr[45]
.sym 12071 soc.cpu.count_instr[46]
.sym 12072 soc.cpu.count_instr[47]
.sym 12073 soc.cpu.count_instr[40]
.sym 12074 soc.cpu.count_instr[41]
.sym 12081 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 12083 soc.cpu.count_instr[40]
.sym 12085 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 12087 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 12089 soc.cpu.count_instr[41]
.sym 12091 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 12093 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 12095 soc.cpu.count_instr[42]
.sym 12097 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 12099 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 12102 soc.cpu.count_instr[43]
.sym 12103 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 12105 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 12108 soc.cpu.count_instr[44]
.sym 12109 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 12111 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 12114 soc.cpu.count_instr[45]
.sym 12115 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 12117 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 12120 soc.cpu.count_instr[46]
.sym 12121 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 12123 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 12126 soc.cpu.count_instr[47]
.sym 12127 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 12128 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 12129 clk$SB_IO_IN_$glb_clk
.sym 12130 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12131 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 12133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[0]
.sym 12137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 12144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12146 soc.cpu.pcpi_rs1[12]
.sym 12147 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 12148 soc.cpu.count_instr[19]
.sym 12150 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 12152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12154 soc.cpu.pcpi_rs1[6]
.sym 12158 soc.cpu.count_instr[25]
.sym 12160 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 12162 soc.cpu.instr_rdinstr
.sym 12163 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12165 soc.cpu.instr_rdinstr
.sym 12166 $PACKER_VCC_NET
.sym 12167 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 12186 soc.cpu.count_instr[54]
.sym 12188 soc.cpu.count_instr[48]
.sym 12191 soc.cpu.count_instr[51]
.sym 12193 soc.cpu.count_instr[53]
.sym 12195 soc.cpu.count_instr[55]
.sym 12197 soc.cpu.count_instr[49]
.sym 12198 soc.cpu.count_instr[50]
.sym 12200 soc.cpu.count_instr[52]
.sym 12204 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 12207 soc.cpu.count_instr[48]
.sym 12208 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 12210 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 12212 soc.cpu.count_instr[49]
.sym 12214 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 12216 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 12218 soc.cpu.count_instr[50]
.sym 12220 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 12222 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 12225 soc.cpu.count_instr[51]
.sym 12226 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 12228 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 12230 soc.cpu.count_instr[52]
.sym 12232 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 12234 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 12237 soc.cpu.count_instr[53]
.sym 12238 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 12240 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 12242 soc.cpu.count_instr[54]
.sym 12244 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 12246 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 12249 soc.cpu.count_instr[55]
.sym 12250 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 12251 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 12252 clk$SB_IO_IN_$glb_clk
.sym 12253 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 12255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 12258 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 12259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 12261 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 12266 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 12270 soc.cpu.count_instr[49]
.sym 12272 soc.cpu.count_cycle[62]
.sym 12274 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 12276 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[2]
.sym 12277 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 12279 soc.cpu.count_instr[24]
.sym 12281 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 12282 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 12283 soc.cpu.count_instr[28]
.sym 12285 soc.cpu.instr_timer
.sym 12286 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 12288 soc.cpu.genblk1.pcpi_mul.rd[45]
.sym 12290 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 12299 soc.cpu.count_instr[60]
.sym 12300 soc.cpu.count_instr[61]
.sym 12304 soc.cpu.count_instr[57]
.sym 12305 soc.cpu.count_instr[58]
.sym 12310 soc.cpu.count_instr[63]
.sym 12311 soc.cpu.count_instr[56]
.sym 12314 soc.cpu.count_instr[59]
.sym 12325 soc.cpu.count_instr[62]
.sym 12327 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 12330 soc.cpu.count_instr[56]
.sym 12331 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 12333 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 12335 soc.cpu.count_instr[57]
.sym 12337 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 12339 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 12341 soc.cpu.count_instr[58]
.sym 12343 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 12345 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 12348 soc.cpu.count_instr[59]
.sym 12349 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 12351 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 12354 soc.cpu.count_instr[60]
.sym 12355 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 12357 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 12360 soc.cpu.count_instr[61]
.sym 12361 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 12363 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 12365 soc.cpu.count_instr[62]
.sym 12367 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 12371 soc.cpu.count_instr[63]
.sym 12373 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 12374 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 12375 clk$SB_IO_IN_$glb_clk
.sym 12376 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12377 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 12378 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12379 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 12380 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 12381 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 12382 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[5]
.sym 12383 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[6]
.sym 12384 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[7]
.sym 12389 soc.cpu.timer[27]
.sym 12393 soc.cpu.genblk1.pcpi_mul.rd[50]
.sym 12395 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 12396 soc.cpu.instr_rdcycleh
.sym 12397 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 12398 soc.cpu.genblk1.pcpi_mul.rd[20]
.sym 12399 soc.cpu.instr_rdcycleh
.sym 12400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 12401 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 12403 soc.cpu.cpu_state[2]
.sym 12404 soc.cpu.count_instr[27]
.sym 12406 soc.cpu.count_instr[30]
.sym 12408 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 12409 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[10]
.sym 12410 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 12412 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 12434 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 12435 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12436 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 12437 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[19]
.sym 12438 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 12439 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[5]
.sym 12440 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[6]
.sym 12441 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[23]
.sym 12442 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[16]
.sym 12443 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[17]
.sym 12444 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[18]
.sym 12445 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 12446 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[20]
.sym 12447 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[21]
.sym 12448 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[22]
.sym 12449 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[7]
.sym 12450 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 12452 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[16]
.sym 12453 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 12456 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 12458 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[17]
.sym 12459 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12460 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 12462 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 12464 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[18]
.sym 12465 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 12466 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 12468 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 12470 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 12471 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[19]
.sym 12472 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 12474 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 12476 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[20]
.sym 12477 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 12478 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 12480 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 12482 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[21]
.sym 12483 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[5]
.sym 12484 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 12486 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 12488 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[22]
.sym 12489 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[6]
.sym 12490 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 12492 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 12494 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[7]
.sym 12495 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[23]
.sym 12496 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 12498 clk$SB_IO_IN_$glb_clk
.sym 12500 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[8]
.sym 12501 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[9]
.sym 12502 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[10]
.sym 12503 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[11]
.sym 12504 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[12]
.sym 12505 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[13]
.sym 12506 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[14]
.sym 12507 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[15]
.sym 12509 iomem_wdata[9]
.sym 12510 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 12512 soc.cpu.instr_rdinstr
.sym 12513 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[7]
.sym 12514 soc.cpu.genblk1.pcpi_mul.rd[37]
.sym 12515 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 12516 iomem_wdata[9]
.sym 12518 soc.cpu.genblk1.pcpi_mul.rd[34]
.sym 12519 soc.cpu.genblk1.pcpi_mul.rd[5]
.sym 12521 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[4]
.sym 12524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[0]
.sym 12525 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[19]
.sym 12526 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 12527 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 12528 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 12529 soc.cpu.instr_rdcycleh
.sym 12533 soc.cpu.instr_rdcycleh
.sym 12534 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 12535 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[22]
.sym 12536 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 12557 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[24]
.sym 12558 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[9]
.sym 12559 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[10]
.sym 12560 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[11]
.sym 12561 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[12]
.sym 12562 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[13]
.sym 12563 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[30]
.sym 12564 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[31]
.sym 12565 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[8]
.sym 12566 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[25]
.sym 12567 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[26]
.sym 12568 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[27]
.sym 12569 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[28]
.sym 12570 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[29]
.sym 12571 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[14]
.sym 12572 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[15]
.sym 12573 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 12575 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[8]
.sym 12576 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[24]
.sym 12577 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 12579 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 12581 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[25]
.sym 12582 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[9]
.sym 12583 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 12585 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 12587 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[26]
.sym 12588 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[10]
.sym 12589 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 12591 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 12593 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[27]
.sym 12594 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[11]
.sym 12595 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 12597 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 12599 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[28]
.sym 12600 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[12]
.sym 12601 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 12603 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 12605 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[29]
.sym 12606 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[13]
.sym 12607 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 12609 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 12611 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[14]
.sym 12612 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[30]
.sym 12613 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 12615 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 12617 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[15]
.sym 12618 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[31]
.sym 12619 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 12621 clk$SB_IO_IN_$glb_clk
.sym 12623 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[16]
.sym 12624 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[17]
.sym 12625 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[18]
.sym 12626 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[19]
.sym 12627 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[20]
.sym 12628 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[21]
.sym 12629 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[22]
.sym 12630 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[23]
.sym 12637 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 12640 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 12641 soc.cpu.genblk1.pcpi_mul.rd[42]
.sym 12642 soc.cpu.timer[23]
.sym 12645 soc.cpu.genblk1.pcpi_mul.rd[44]
.sym 12646 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 12647 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[29]
.sym 12648 soc.cpu.cpu_state[1]
.sym 12649 soc.cpu.instr_rdinstr
.sym 12650 soc.cpu.genblk1.pcpi_mul.rd[43]
.sym 12652 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[13]
.sym 12653 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 12654 $PACKER_VCC_NET
.sym 12655 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12656 soc.cpu.genblk1.pcpi_mul.rd[46]
.sym 12657 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 12658 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 12659 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 12680 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[16]
.sym 12681 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[33]
.sym 12682 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[34]
.sym 12683 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[19]
.sym 12684 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[20]
.sym 12685 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[37]
.sym 12686 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[22]
.sym 12687 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[39]
.sym 12688 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[32]
.sym 12689 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[17]
.sym 12690 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[18]
.sym 12691 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[35]
.sym 12692 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[36]
.sym 12693 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[21]
.sym 12694 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[38]
.sym 12695 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[23]
.sym 12696 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 12698 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[32]
.sym 12699 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[16]
.sym 12700 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 12702 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 12704 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[17]
.sym 12705 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[33]
.sym 12706 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 12708 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 12710 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[18]
.sym 12711 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[34]
.sym 12712 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 12714 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 12716 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[35]
.sym 12717 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[19]
.sym 12718 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 12720 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[21]
.sym 12722 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[36]
.sym 12723 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[20]
.sym 12724 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 12726 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[22]
.sym 12728 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[21]
.sym 12729 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[37]
.sym 12730 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[21]
.sym 12732 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[23]
.sym 12734 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[38]
.sym 12735 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[22]
.sym 12736 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[22]
.sym 12738 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[24]
.sym 12740 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[23]
.sym 12741 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[39]
.sym 12742 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[23]
.sym 12744 clk$SB_IO_IN_$glb_clk
.sym 12746 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[24]
.sym 12747 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[25]
.sym 12748 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[26]
.sym 12749 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[27]
.sym 12750 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[28]
.sym 12751 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[29]
.sym 12752 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[30]
.sym 12753 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[31]
.sym 12757 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 12760 soc.cpu.genblk1.pcpi_mul.rd[19]
.sym 12761 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 12765 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[21]
.sym 12766 soc.cpu.genblk1.pcpi_mul.rd[51]
.sym 12768 soc.cpu.genblk1.pcpi_mul.rd[52]
.sym 12770 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[24]
.sym 12771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 12772 soc.cpu.instr_timer
.sym 12773 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 12774 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 12775 soc.cpu.count_instr[28]
.sym 12776 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[25]
.sym 12777 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 12778 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[23]
.sym 12779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 12780 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[28]
.sym 12781 soc.cpu.genblk1.pcpi_mul.rd[55]
.sym 12782 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[24]
.sym 12803 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[24]
.sym 12804 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[41]
.sym 12805 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[42]
.sym 12806 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[43]
.sym 12807 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[28]
.sym 12808 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[45]
.sym 12809 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[30]
.sym 12810 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[31]
.sym 12811 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[40]
.sym 12812 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[25]
.sym 12813 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[26]
.sym 12814 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[27]
.sym 12815 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[44]
.sym 12816 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[29]
.sym 12817 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[46]
.sym 12818 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[47]
.sym 12819 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[25]
.sym 12821 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[40]
.sym 12822 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[24]
.sym 12823 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[24]
.sym 12825 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[26]
.sym 12827 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[25]
.sym 12828 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[41]
.sym 12829 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[25]
.sym 12831 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[27]
.sym 12833 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[26]
.sym 12834 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[42]
.sym 12835 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[26]
.sym 12837 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[28]
.sym 12839 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[27]
.sym 12840 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[43]
.sym 12841 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[27]
.sym 12843 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[29]
.sym 12845 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[44]
.sym 12846 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[28]
.sym 12847 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[28]
.sym 12849 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[30]
.sym 12851 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[29]
.sym 12852 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[45]
.sym 12853 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[29]
.sym 12855 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[31]
.sym 12857 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[46]
.sym 12858 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[30]
.sym 12859 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[30]
.sym 12863 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[47]
.sym 12864 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[31]
.sym 12865 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[31]
.sym 12867 clk$SB_IO_IN_$glb_clk
.sym 12869 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[14]
.sym 12870 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[27]
.sym 12871 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[13]
.sym 12872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 12873 soc.cpu.genblk1.pcpi_mul.rs2[2]
.sym 12874 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[2]
.sym 12875 soc.cpu.genblk1.pcpi_mul.rs2[14]
.sym 12876 soc.cpu.genblk1.pcpi_mul.rs2[27]
.sym 12880 soc.cpu.pcpi_rs2[26]
.sym 12883 soc.cpu.instr_timer
.sym 12885 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 12887 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 12889 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 12890 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 12892 soc.cpu.genblk1.pcpi_mul.rd[21]
.sym 12893 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[20]
.sym 12894 soc.cpu.count_instr[30]
.sym 12895 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[30]
.sym 12896 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 12897 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 12898 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 12899 soc.cpu.cpu_state[2]
.sym 12901 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[10]
.sym 12902 soc.cpu.timer[31]
.sym 12903 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[26]
.sym 12904 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 12910 soc.cpu.genblk1.pcpi_mul.rd[22]
.sym 12911 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 12912 soc.cpu.genblk1.pcpi_mul.rd[23]
.sym 12913 soc.cpu.genblk1.pcpi_mul.rd[31]
.sym 12915 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 12918 soc.cpu.count_instr[30]
.sym 12919 soc.cpu.instr_rdinstr
.sym 12921 soc.cpu.genblk1.pcpi_mul.rd[29]
.sym 12922 soc.cpu.genblk1.pcpi_mul.rd[54]
.sym 12923 soc.cpu.genblk1.pcpi_mul.rd[61]
.sym 12924 soc.cpu.count_instr[60]
.sym 12925 soc.cpu.genblk1.pcpi_mul.rd[63]
.sym 12929 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 12930 soc.cpu.count_cycle[62]
.sym 12931 soc.cpu.instr_rdcycleh
.sym 12932 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 12934 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 12935 soc.cpu.count_instr[28]
.sym 12937 soc.cpu.count_instr[62]
.sym 12939 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 12940 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 12941 soc.cpu.genblk1.pcpi_mul.rd[55]
.sym 12943 soc.cpu.count_instr[28]
.sym 12944 soc.cpu.count_instr[60]
.sym 12945 soc.cpu.instr_rdinstr
.sym 12946 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 12949 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 12950 soc.cpu.count_cycle[62]
.sym 12951 soc.cpu.instr_rdcycleh
.sym 12952 soc.cpu.count_instr[62]
.sym 12955 soc.cpu.genblk1.pcpi_mul.rd[61]
.sym 12956 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 12957 soc.cpu.genblk1.pcpi_mul.rd[29]
.sym 12958 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 12961 soc.cpu.genblk1.pcpi_mul.rd[31]
.sym 12962 soc.cpu.genblk1.pcpi_mul.rd[63]
.sym 12963 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 12964 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 12967 soc.cpu.genblk1.pcpi_mul.rd[22]
.sym 12968 soc.cpu.genblk1.pcpi_mul.rd[54]
.sym 12969 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 12970 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 12973 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 12974 soc.cpu.instr_rdinstr
.sym 12975 soc.cpu.count_instr[30]
.sym 12979 soc.cpu.genblk1.pcpi_mul.rd[55]
.sym 12980 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 12981 soc.cpu.genblk1.pcpi_mul.rd[23]
.sym 12982 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 12986 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 12989 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 12990 clk$SB_IO_IN_$glb_clk
.sym 12992 soc.cpu.genblk1.pcpi_mul.rs2[30]
.sym 12993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 12994 soc.cpu.genblk1.pcpi_mul.rs2[20]
.sym 12995 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 12996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[1]
.sym 12997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[0]
.sym 12998 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[20]
.sym 12999 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[30]
.sym 13001 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 13002 soc.cpu.instr_maskirq
.sym 13004 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13006 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 13007 soc.cpu.instr_timer
.sym 13008 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 13009 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 13011 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13012 soc.cpu.instr_timer
.sym 13013 soc.cpu.instr_maskirq
.sym 13014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 13015 soc.cpu.instr_rdinstr
.sym 13016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[0]
.sym 13017 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 13018 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13019 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[22]
.sym 13020 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 13021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 13022 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13023 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13024 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13025 soc.cpu.instr_rdcycleh
.sym 13026 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 13027 soc.cpu.cpuregs_rs1[31]
.sym 13033 soc.cpu.genblk1.pcpi_mul.rd[60]
.sym 13035 soc.cpu.genblk1.pcpi_mul.rs2[25]
.sym 13037 soc.cpu.genblk1.pcpi_mul.rs2[24]
.sym 13042 soc.cpu.genblk1.pcpi_mul.rs2[28]
.sym 13044 soc.cpu.genblk1.pcpi_mul.rd[30]
.sym 13045 soc.cpu.genblk1.pcpi_mul.rd[62]
.sym 13048 soc.cpu.genblk1.pcpi_mul.rd[28]
.sym 13050 soc.cpu.pcpi_rs2[25]
.sym 13052 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13053 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 13054 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13055 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13057 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13061 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 13066 soc.cpu.genblk1.pcpi_mul.rs2[24]
.sym 13067 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13073 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 13081 soc.cpu.pcpi_rs2[25]
.sym 13085 soc.cpu.genblk1.pcpi_mul.rs2[25]
.sym 13086 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13093 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 13096 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13099 soc.cpu.genblk1.pcpi_mul.rs2[28]
.sym 13102 soc.cpu.genblk1.pcpi_mul.rd[28]
.sym 13103 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13104 soc.cpu.genblk1.pcpi_mul.rd[60]
.sym 13105 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13108 soc.cpu.genblk1.pcpi_mul.rd[62]
.sym 13109 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13110 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13111 soc.cpu.genblk1.pcpi_mul.rd[30]
.sym 13112 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 13113 clk$SB_IO_IN_$glb_clk
.sym 13115 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 13116 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 13117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 13118 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 13119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[3]
.sym 13120 soc.cpu.irq_pending[31]
.sym 13121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[1]
.sym 13122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 13129 soc.cpu.timer[23]
.sym 13130 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 13131 soc.cpu.instr_maskirq
.sym 13132 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 13133 soc.cpu.cpu_state[2]
.sym 13134 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 13135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[3]
.sym 13137 soc.cpu.irq_pending[29]
.sym 13138 soc.cpu.instr_maskirq
.sym 13139 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 13140 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 13141 soc.cpu.instr_rdinstr
.sym 13143 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[29]
.sym 13144 soc.cpu.cpu_state[1]
.sym 13145 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13146 $PACKER_VCC_NET
.sym 13147 $PACKER_VCC_NET
.sym 13148 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13149 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 13150 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 13158 soc.cpu.genblk1.pcpi_mul.rd[27]
.sym 13159 soc.cpu.genblk1.pcpi_mul.rd[59]
.sym 13162 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13167 soc.cpu.genblk1.pcpi_mul.rs2[22]
.sym 13168 soc.cpu.genblk1.pcpi_mul.rs2[10]
.sym 13170 soc.cpu.genblk1.pcpi_mul.rs2[21]
.sym 13173 soc.cpu.pcpi_rs2[22]
.sym 13175 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 13178 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13181 soc.cpu.genblk1.pcpi_mul.rs2[26]
.sym 13183 soc.cpu.pcpi_rs2[26]
.sym 13186 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13189 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13192 soc.cpu.genblk1.pcpi_mul.rs2[21]
.sym 13196 soc.cpu.pcpi_rs2[26]
.sym 13201 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13202 soc.cpu.genblk1.pcpi_mul.rd[59]
.sym 13203 soc.cpu.genblk1.pcpi_mul.rd[27]
.sym 13204 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13209 soc.cpu.pcpi_rs2[22]
.sym 13214 soc.cpu.genblk1.pcpi_mul.rs2[10]
.sym 13215 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13220 soc.cpu.genblk1.pcpi_mul.rs2[26]
.sym 13222 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13228 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 13232 soc.cpu.genblk1.pcpi_mul.rs2[22]
.sym 13234 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13235 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 13236 clk$SB_IO_IN_$glb_clk
.sym 13238 soc.cpu.irq_pending[28]
.sym 13239 soc.cpu.irq_pending[26]
.sym 13240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 13241 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 13242 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 13243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[3]
.sym 13244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[3]
.sym 13245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[1]
.sym 13248 soc.cpu.instr_timer
.sym 13250 soc.cpu.instr_maskirq
.sym 13256 soc.cpu.irq_pending[21]
.sym 13257 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 13259 $PACKER_VCC_NET
.sym 13261 soc.cpu.cpuregs_wrdata[11]
.sym 13262 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[23]
.sym 13263 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 13264 soc.cpu.instr_retirq
.sym 13265 soc.cpu.instr_timer
.sym 13266 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13268 soc.cpu.instr_timer
.sym 13269 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13271 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 13272 soc.cpu.irq_mask[28]
.sym 13273 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13279 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13282 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 13286 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 13288 soc.cpu.genblk1.pcpi_mul.rs1[18]
.sym 13290 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13301 soc.cpu.genblk1.pcpi_mul.rs1[16]
.sym 13305 soc.cpu.genblk1.pcpi_mul.rs2[23]
.sym 13307 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13309 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 13310 soc.cpu.genblk1.pcpi_mul.rs1[20]
.sym 13314 soc.cpu.genblk1.pcpi_mul.rs1[16]
.sym 13315 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 13318 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13325 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 13330 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 13331 soc.cpu.genblk1.pcpi_mul.rs1[20]
.sym 13337 soc.cpu.genblk1.pcpi_mul.rs2[23]
.sym 13338 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13342 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 13343 soc.cpu.genblk1.pcpi_mul.rs1[18]
.sym 13351 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 13355 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13358 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 13359 clk$SB_IO_IN_$glb_clk
.sym 13361 soc.cpu.irq_mask[31]
.sym 13362 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 13363 soc.cpu.irq_mask[26]
.sym 13364 soc.cpu.irq_mask[28]
.sym 13365 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[0]
.sym 13366 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[0]
.sym 13367 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 13368 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[0]
.sym 13370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[3]
.sym 13373 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 13375 soc.cpu.cpuregs_rs1[27]
.sym 13376 soc.cpu.cpuregs_rs1[26]
.sym 13378 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0[0]
.sym 13380 soc.cpu.decoded_imm[10]
.sym 13382 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 13384 soc.cpu.irq_pending[19]
.sym 13385 soc.cpu.instr_maskirq
.sym 13386 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 13387 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 13388 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 13389 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 13390 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 13391 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 13392 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13393 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13394 soc.cpu.timer[26]
.sym 13395 soc.cpu.cpu_state[2]
.sym 13396 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13402 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13404 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 13408 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13409 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 13411 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13416 soc.cpu.genblk1.pcpi_mul.rs2[29]
.sym 13418 soc.cpu.genblk1.pcpi_mul.rs1[27]
.sym 13421 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 13424 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 13428 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13429 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13432 soc.cpu.genblk1.pcpi_mul.rs1[23]
.sym 13435 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 13441 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 13442 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13443 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13444 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13448 soc.cpu.genblk1.pcpi_mul.rs2[29]
.sym 13449 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13453 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 13454 soc.cpu.genblk1.pcpi_mul.rs1[27]
.sym 13466 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13473 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 13477 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 13479 soc.cpu.genblk1.pcpi_mul.rs1[23]
.sym 13481 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13484 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[0]
.sym 13485 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 13486 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[1]
.sym 13487 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[0]
.sym 13488 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1[0]
.sym 13489 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 13490 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 13491 soc.cpu.irq_mask[30]
.sym 13492 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13496 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13498 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 13500 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 13505 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 13507 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13508 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13509 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 13510 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 13511 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13512 soc.cpu.instr_rdcycleh
.sym 13513 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 13514 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13515 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13516 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 13517 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13518 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13519 soc.cpu.cpuregs_rs1[31]
.sym 13525 soc.cpu.pcpi_rs1[26]
.sym 13528 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13529 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13531 soc.cpu.pcpi_rs1[22]
.sym 13533 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 13534 soc.cpu.genblk1.pcpi_mul.rs1[26]
.sym 13538 soc.cpu.genblk1.pcpi_mul.rs1[24]
.sym 13539 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13540 soc.cpu.genblk1.pcpi_mul.rs1[30]
.sym 13545 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 13546 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 13554 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13558 soc.cpu.genblk1.pcpi_mul.rs1[24]
.sym 13559 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 13565 soc.cpu.pcpi_rs1[26]
.sym 13572 soc.cpu.genblk1.pcpi_mul.rs1[30]
.sym 13573 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 13576 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13577 soc.cpu.pcpi_rs1[22]
.sym 13578 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 13579 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13582 soc.cpu.genblk1.pcpi_mul.rs1[26]
.sym 13583 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 13589 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13595 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13601 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 13604 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 13605 clk$SB_IO_IN_$glb_clk
.sym 13607 soc.cpu.irq_pending[25]
.sym 13608 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 13609 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O[0]
.sym 13610 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 13611 soc.cpu.irq_pending[30]
.sym 13612 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13613 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1[1]
.sym 13614 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13619 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 13620 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 13624 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 13625 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13629 soc.cpu.pcpi_rs1[26]
.sym 13631 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 13632 soc.cpu.instr_rdinstr
.sym 13633 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 13634 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 13635 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13636 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 13637 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 13638 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 13639 $PACKER_VCC_NET
.sym 13640 soc.cpu.cpu_state[1]
.sym 13641 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 13662 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13677 soc.cpu.genblk1.pcpi_mul.rs1_SB_DFFESR_Q_R
.sym 13720 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13727 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 13728 clk$SB_IO_IN_$glb_clk
.sym 13729 soc.cpu.genblk1.pcpi_mul.rs1_SB_DFFESR_Q_R
.sym 13730 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 13731 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 13732 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1[0]
.sym 13733 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 13734 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1[0]
.sym 13735 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13736 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 13737 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 13738 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 13742 soc.cpu.pcpi_rs2[12]
.sym 13748 soc.cpu.pcpi_rs2[11]
.sym 13749 $PACKER_VCC_NET
.sym 13753 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 13754 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O[0]
.sym 13755 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 13756 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 13757 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 13758 soc.cpu.pcpi_rs1[26]
.sym 13759 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 13760 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13763 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 13764 soc.cpu.instr_timer
.sym 13765 soc.cpu.pcpi_int_ready
.sym 13771 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 13776 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13784 soc.cpu.pcpi_insn[13]
.sym 13785 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13786 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 13792 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 13794 soc.cpu.pcpi_insn[12]
.sym 13797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 13798 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 13800 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 13801 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 13804 soc.cpu.pcpi_insn[13]
.sym 13806 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 13807 soc.cpu.pcpi_insn[12]
.sym 13810 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 13811 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 13812 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13813 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 13816 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 13817 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 13818 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 13819 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13828 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 13829 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13830 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 13831 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 13836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 13840 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 13841 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13842 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 13843 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 13846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13850 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 13851 clk$SB_IO_IN_$glb_clk
.sym 13853 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 13854 soc.cpu.reg_op1_SB_DFFE_Q_31_E
.sym 13855 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1[1]
.sym 13857 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1[1]
.sym 13858 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 13859 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 13860 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13862 soc.cpu.reg_pc[29]
.sym 13866 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 13867 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13868 soc.cpu.cpuregs_rs1[26]
.sym 13869 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 13870 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 13872 soc.cpu.cpuregs_rs1[27]
.sym 13874 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 13876 soc.cpu.reg_pc[28]
.sym 13877 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13878 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 13879 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 13880 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 13881 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 13883 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 13884 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13885 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 13886 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 13887 soc.cpu.cpu_state[2]
.sym 13888 soc.cpu.instr_maskirq
.sym 13898 soc.cpu.genblk1.pcpi_mul.active[0]
.sym 13904 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 13913 soc.cpu.pcpi_int_ready
.sym 13916 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 13917 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 13918 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 13927 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 13928 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 13940 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 13941 soc.cpu.genblk1.pcpi_mul.active[0]
.sym 13942 soc.cpu.pcpi_int_ready
.sym 13948 soc.cpu.genblk1.pcpi_mul.active[0]
.sym 13954 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 13970 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 13971 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 13974 clk$SB_IO_IN_$glb_clk
.sym 13975 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13976 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 13977 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 13978 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 13979 soc.cpu.cpu_state[2]
.sym 13980 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 13981 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 13982 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13983 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[2]
.sym 13984 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 13985 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 13989 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 13990 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 13991 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 13992 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 13996 soc.cpu.pcpi_int_ready
.sym 13997 soc.cpu.reg_op1_SB_DFFE_Q_31_E
.sym 13998 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 14002 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14004 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 14005 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 14006 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 14007 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 14008 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 14009 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 14010 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 14011 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14017 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 14019 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 14021 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 14022 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 14024 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14025 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14026 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14029 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 14032 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14033 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14038 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 14040 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 14041 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14042 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14045 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 14047 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14051 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 14052 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 14053 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 14056 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14058 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 14059 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 14063 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14064 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14068 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 14069 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14070 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14071 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14074 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 14075 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 14076 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 14077 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 14080 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14081 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14082 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14083 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14086 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 14087 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 14088 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14092 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14093 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 14094 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 14096 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 14097 clk$SB_IO_IN_$glb_clk
.sym 14099 soc.cpu.instr_beq_SB_LUT4_I3_O[1]
.sym 14100 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 14102 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 14103 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 14104 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 14105 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 14108 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 14111 soc.cpu.cpu_state[3]
.sym 14112 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 14113 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 14114 soc.cpu.cpu_state[2]
.sym 14117 soc.cpu.instr_retirq
.sym 14118 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 14122 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 14123 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 14124 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 14125 soc.cpu.instr_slli
.sym 14129 soc.cpu.instr_add_SB_LUT4_I0_O[3]
.sym 14131 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 14133 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 14134 soc.cpu.instr_sll
.sym 14141 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 14146 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 14150 soc.cpu.pcpi_insn[25]
.sym 14151 soc.cpu.pcpi_valid_SB_LUT4_I3_O[3]
.sym 14153 soc.cpu.pcpi_insn[1]
.sym 14154 soc.cpu.pcpi_valid_SB_LUT4_I3_O[2]
.sym 14155 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[0]
.sym 14157 soc.cpu.pcpi_insn[5]
.sym 14158 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 14162 soc.cpu.pcpi_insn[4]
.sym 14163 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 14164 soc.cpu.pcpi_valid_SB_LUT4_I3_O[1]
.sym 14166 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 14171 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 14173 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[0]
.sym 14174 soc.cpu.pcpi_valid_SB_LUT4_I3_O[2]
.sym 14175 soc.cpu.pcpi_valid_SB_LUT4_I3_O[3]
.sym 14176 soc.cpu.pcpi_valid_SB_LUT4_I3_O[1]
.sym 14179 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 14185 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 14191 soc.cpu.pcpi_insn[25]
.sym 14192 soc.cpu.pcpi_insn[4]
.sym 14193 soc.cpu.pcpi_insn[5]
.sym 14194 soc.cpu.pcpi_insn[1]
.sym 14198 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 14203 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 14209 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 14216 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 14219 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 14220 clk$SB_IO_IN_$glb_clk
.sym 14222 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 14223 soc.cpu.instr_add_SB_LUT4_I0_O[2]
.sym 14224 soc.cpu.pcpi_valid_SB_DFFESR_Q_E
.sym 14225 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 14226 soc.cpu.instr_srli_SB_LUT4_I2_O[2]
.sym 14227 soc.cpu.instr_add_SB_LUT4_I0_O[1]
.sym 14228 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 14229 soc.cpu.pcpi_valid
.sym 14234 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 14237 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 14238 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 14241 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 14242 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 14243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 14245 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 14246 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 14247 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 14248 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 14249 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 14250 soc.cpu.pcpi_rs1[26]
.sym 14252 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 14254 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 14255 soc.cpu.instr_xor
.sym 14256 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 14266 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 14268 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 14272 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14276 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[1]
.sym 14278 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 14281 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 14282 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14286 soc.cpu.pcpi_valid
.sym 14289 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 14294 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 14314 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14315 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 14316 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 14317 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 14322 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[1]
.sym 14332 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14333 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 14335 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 14340 soc.cpu.pcpi_valid
.sym 14341 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 14343 clk$SB_IO_IN_$glb_clk
.sym 14344 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 14345 soc.cpu.instr_add
.sym 14346 soc.cpu.instr_fence
.sym 14347 soc.cpu.instr_srl
.sym 14348 soc.cpu.instr_blt_SB_LUT4_I1_1_O[2]
.sym 14349 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 14350 soc.cpu.instr_sll
.sym 14351 soc.cpu.instr_add_SB_LUT4_I0_O[0]
.sym 14352 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 14353 soc.cpu.pcpi_rs2[26]
.sym 14354 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 14357 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 14358 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 14359 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 14360 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 14363 soc.cpu.pcpi_rs2[25]
.sym 14366 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 14367 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14369 soc.cpu.is_sll_srl_sra
.sym 14370 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 14371 soc.cpu.instr_beq_SB_LUT4_I3_O[2]
.sym 14372 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14376 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 14380 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 14387 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 14388 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14389 soc.cpu.pcpi_insn[3]
.sym 14390 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 14391 soc.cpu.pcpi_insn[31]
.sym 14392 soc.cpu.pcpi_insn[2]
.sym 14394 soc.cpu.is_alu_reg_reg
.sym 14395 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 14396 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 14397 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 14400 soc.cpu.pcpi_insn[6]
.sym 14401 soc.cpu.pcpi_insn[28]
.sym 14412 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 14413 soc.cpu.pcpi_valid_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 14414 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 14416 soc.cpu.pcpi_insn[29]
.sym 14417 soc.cpu.pcpi_insn[30]
.sym 14419 soc.cpu.pcpi_valid_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 14420 soc.cpu.pcpi_insn[3]
.sym 14421 soc.cpu.pcpi_insn[2]
.sym 14422 soc.cpu.pcpi_insn[6]
.sym 14425 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 14427 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 14428 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 14431 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 14432 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 14433 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 14434 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 14437 soc.cpu.pcpi_insn[31]
.sym 14438 soc.cpu.pcpi_insn[28]
.sym 14439 soc.cpu.pcpi_insn[29]
.sym 14440 soc.cpu.pcpi_insn[30]
.sym 14443 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14444 soc.cpu.is_alu_reg_reg
.sym 14449 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 14452 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14458 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 14464 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 14465 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 14466 clk$SB_IO_IN_$glb_clk
.sym 14468 soc.cpu.instr_addi
.sym 14469 soc.cpu.instr_beq
.sym 14471 soc.cpu.instr_blt
.sym 14472 soc.cpu.instr_xor
.sym 14473 soc.cpu.instr_xori
.sym 14474 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 14475 soc.cpu.instr_beq_SB_LUT4_I3_O[2]
.sym 14476 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 14477 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14481 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 14482 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 14483 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 14485 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 14487 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 14489 soc.cpu.instr_fence
.sym 14490 soc.cpu.is_alu_reg_reg
.sym 14492 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 14496 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 14497 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 14498 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14509 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 14517 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14523 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 14525 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14562 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14573 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 14580 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 14584 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 14588 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 14589 clk$SB_IO_IN_$glb_clk
.sym 14591 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 14592 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14595 soc.cpu.instr_or
.sym 14596 soc.cpu.instr_andi
.sym 14597 soc.cpu.instr_and
.sym 14598 soc.cpu.instr_ori
.sym 14603 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14604 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 14606 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 14607 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 14608 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 14610 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 14611 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14617 soc.cpu.instr_blt
.sym 14624 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 14733 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 14735 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14744 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 14745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15061 soc.cpu.count_cycle[1]
.sym 15062 soc.cpu.count_cycle[2]
.sym 15063 soc.cpu.count_cycle[3]
.sym 15064 soc.cpu.count_cycle[4]
.sym 15065 soc.cpu.count_cycle[5]
.sym 15066 soc.cpu.count_cycle[6]
.sym 15067 soc.cpu.count_cycle[7]
.sym 15072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 15079 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15092 soc.memory.rdata_0[6]
.sym 15093 soc.memory.rdata_0[8]
.sym 15102 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15104 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15107 soc.cpu.instr_rdcycleh
.sym 15108 soc.cpu.instr_rdinstr
.sym 15109 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[2]
.sym 15110 soc.cpu.instr_rdcycleh
.sym 15111 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15114 soc.cpu.count_instr[0]
.sym 15115 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15117 soc.cpu.count_cycle[34]
.sym 15119 soc.cpu.count_instr[33]
.sym 15120 soc.cpu.count_cycle[2]
.sym 15123 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15125 soc.cpu.count_cycle[35]
.sym 15126 soc.cpu.count_instr[38]
.sym 15128 soc.cpu.count_instr[2]
.sym 15132 soc.cpu.count_cycle[6]
.sym 15133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 15136 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[2]
.sym 15137 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15138 soc.cpu.count_instr[33]
.sym 15141 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15142 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 15143 soc.cpu.count_cycle[6]
.sym 15144 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15148 soc.cpu.instr_rdcycleh
.sym 15149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15150 soc.cpu.count_cycle[35]
.sym 15153 soc.cpu.instr_rdcycleh
.sym 15154 soc.cpu.count_cycle[34]
.sym 15155 soc.cpu.count_instr[2]
.sym 15156 soc.cpu.instr_rdinstr
.sym 15162 soc.cpu.count_instr[0]
.sym 15172 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15173 soc.cpu.count_cycle[2]
.sym 15174 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15178 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15179 soc.cpu.count_instr[38]
.sym 15180 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15181 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 15182 clk$SB_IO_IN_$glb_clk
.sym 15183 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 15188 soc.cpu.count_cycle[8]
.sym 15189 soc.cpu.count_cycle[9]
.sym 15190 soc.cpu.count_cycle[10]
.sym 15191 soc.cpu.count_cycle[11]
.sym 15192 soc.cpu.count_cycle[12]
.sym 15193 soc.cpu.count_cycle[13]
.sym 15194 soc.cpu.count_cycle[14]
.sym 15195 soc.cpu.count_cycle[15]
.sym 15198 iomem_wdata[1]
.sym 15200 soc.cpu.instr_rdcycleh
.sym 15201 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15202 iomem_wdata[4]
.sym 15204 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 15207 soc.cpu.instr_rdcycleh
.sym 15210 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[2]
.sym 15211 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 15213 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15217 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 15218 soc.cpu.count_cycle[7]
.sym 15219 soc.cpu.count_cycle[35]
.sym 15221 soc.cpu.count_cycle[38]
.sym 15230 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15232 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15237 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15239 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 15243 iomem_addr[4]
.sym 15248 soc.cpu.count_instr[0]
.sym 15249 soc.cpu.count_cycle[5]
.sym 15251 soc.cpu.count_cycle[18]
.sym 15257 soc.cpu.count_cycle[34]
.sym 15265 soc.cpu.genblk1.pcpi_mul.rs1[2]
.sym 15266 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 15270 soc.cpu.instr_rdinstr
.sym 15271 soc.cpu.count_instr[6]
.sym 15272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15273 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 15274 soc.cpu.count_instr[1]
.sym 15277 soc.cpu.count_cycle[38]
.sym 15278 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 15280 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15283 soc.cpu.instr_rdcycleh
.sym 15285 soc.cpu.count_cycle[12]
.sym 15287 soc.cpu.genblk1.pcpi_mul.rs1[3]
.sym 15288 soc.cpu.count_cycle[33]
.sym 15291 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 15293 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15294 soc.cpu.count_cycle[44]
.sym 15299 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 15305 soc.cpu.instr_rdcycleh
.sym 15306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15307 soc.cpu.count_cycle[44]
.sym 15310 soc.cpu.genblk1.pcpi_mul.rs1[2]
.sym 15313 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 15316 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15317 soc.cpu.count_cycle[12]
.sym 15318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 15319 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15322 soc.cpu.genblk1.pcpi_mul.rs1[3]
.sym 15323 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 15328 soc.cpu.instr_rdinstr
.sym 15329 soc.cpu.instr_rdcycleh
.sym 15330 soc.cpu.count_cycle[38]
.sym 15331 soc.cpu.count_instr[6]
.sym 15334 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 15340 soc.cpu.count_cycle[33]
.sym 15341 soc.cpu.count_instr[1]
.sym 15342 soc.cpu.instr_rdinstr
.sym 15343 soc.cpu.instr_rdcycleh
.sym 15344 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 15345 clk$SB_IO_IN_$glb_clk
.sym 15347 soc.cpu.count_cycle[16]
.sym 15348 soc.cpu.count_cycle[17]
.sym 15349 soc.cpu.count_cycle[18]
.sym 15350 soc.cpu.count_cycle[19]
.sym 15351 soc.cpu.count_cycle[20]
.sym 15352 soc.cpu.count_cycle[21]
.sym 15353 soc.cpu.count_cycle[22]
.sym 15354 soc.cpu.count_cycle[23]
.sym 15357 soc.cpu.cpu_state[2]
.sym 15359 soc.cpu.timer[1]
.sym 15360 soc.memory.rdata_1[14]
.sym 15361 $PACKER_VCC_NET
.sym 15363 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 15366 soc.memory.rdata_1[8]
.sym 15367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[0]
.sym 15370 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 15371 soc.cpu.count_cycle[10]
.sym 15372 iomem_wdata[14]
.sym 15374 soc.cpu.count_cycle[33]
.sym 15375 iomem_wdata[0]
.sym 15376 soc.cpu.count_cycle[34]
.sym 15377 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 15378 soc.cpu.count_cycle[23]
.sym 15380 soc.cpu.count_cycle[44]
.sym 15381 iomem_wdata[13]
.sym 15382 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 15388 soc.cpu.count_instr[8]
.sym 15390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15392 soc.cpu.count_instr[12]
.sym 15393 soc.cpu.count_cycle[13]
.sym 15394 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15395 soc.cpu.count_cycle[15]
.sym 15396 soc.cpu.count_cycle[8]
.sym 15397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 15398 soc.cpu.count_instr[40]
.sym 15399 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15400 soc.cpu.count_instr[44]
.sym 15401 soc.cpu.count_instr[13]
.sym 15403 soc.cpu.count_instr[15]
.sym 15404 soc.cpu.instr_rdcycleh
.sym 15405 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15406 soc.cpu.instr_rdinstr
.sym 15409 soc.cpu.count_cycle[40]
.sym 15411 soc.cpu.instr_rdcycleh
.sym 15412 soc.cpu.count_cycle[47]
.sym 15413 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15414 soc.cpu.instr_rdinstr
.sym 15416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15419 soc.cpu.count_cycle[45]
.sym 15421 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15422 soc.cpu.count_cycle[13]
.sym 15424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15427 soc.cpu.count_cycle[40]
.sym 15428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15430 soc.cpu.instr_rdcycleh
.sym 15433 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15434 soc.cpu.instr_rdinstr
.sym 15435 soc.cpu.count_instr[8]
.sym 15436 soc.cpu.count_instr[40]
.sym 15440 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15441 soc.cpu.count_cycle[15]
.sym 15442 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15445 soc.cpu.count_instr[13]
.sym 15446 soc.cpu.instr_rdcycleh
.sym 15447 soc.cpu.count_cycle[45]
.sym 15448 soc.cpu.instr_rdinstr
.sym 15451 soc.cpu.count_cycle[8]
.sym 15452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 15453 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15454 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15457 soc.cpu.instr_rdinstr
.sym 15458 soc.cpu.count_cycle[47]
.sym 15459 soc.cpu.count_instr[15]
.sym 15460 soc.cpu.instr_rdcycleh
.sym 15463 soc.cpu.count_instr[44]
.sym 15464 soc.cpu.count_instr[12]
.sym 15465 soc.cpu.instr_rdinstr
.sym 15466 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15470 soc.cpu.count_cycle[24]
.sym 15471 soc.cpu.count_cycle[25]
.sym 15472 soc.cpu.count_cycle[26]
.sym 15473 soc.cpu.count_cycle[27]
.sym 15474 soc.cpu.count_cycle[28]
.sym 15475 soc.cpu.count_cycle[29]
.sym 15476 soc.cpu.count_cycle[30]
.sym 15477 soc.cpu.count_cycle[31]
.sym 15482 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 15483 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 15484 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 15485 soc.memory.rdata_0[7]
.sym 15486 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 15488 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15491 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 15492 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 15494 soc.cpu.count_cycle[38]
.sym 15495 soc.cpu.count_cycle[40]
.sym 15496 soc.cpu.count_cycle[7]
.sym 15499 soc.cpu.count_cycle[30]
.sym 15500 iomem_wdata[6]
.sym 15501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 15503 soc.cpu.count_cycle[9]
.sym 15504 soc.cpu.count_cycle[35]
.sym 15505 soc.cpu.count_cycle[45]
.sym 15511 soc.cpu.count_instr[16]
.sym 15512 soc.cpu.instr_rdcycleh
.sym 15513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15515 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 15519 soc.cpu.count_cycle[16]
.sym 15520 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 15521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 15523 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15526 soc.cpu.count_cycle[5]
.sym 15528 soc.cpu.genblk1.pcpi_mul.rs1[5]
.sym 15529 soc.cpu.count_instr[10]
.sym 15531 soc.cpu.count_cycle[10]
.sym 15532 soc.cpu.count_cycle[48]
.sym 15534 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15535 soc.cpu.count_instr[42]
.sym 15536 soc.cpu.instr_rdinstr
.sym 15537 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 15539 soc.cpu.count_cycle[42]
.sym 15542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15544 soc.cpu.count_cycle[10]
.sym 15545 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15546 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 15550 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 15556 soc.cpu.instr_rdinstr
.sym 15557 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15558 soc.cpu.count_instr[10]
.sym 15559 soc.cpu.count_instr[42]
.sym 15562 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15563 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 15565 soc.cpu.count_cycle[5]
.sym 15568 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 15569 soc.cpu.genblk1.pcpi_mul.rs1[5]
.sym 15574 soc.cpu.instr_rdcycleh
.sym 15575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15576 soc.cpu.count_cycle[42]
.sym 15580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15581 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15583 soc.cpu.count_cycle[16]
.sym 15586 soc.cpu.instr_rdcycleh
.sym 15587 soc.cpu.count_instr[16]
.sym 15588 soc.cpu.count_cycle[48]
.sym 15589 soc.cpu.instr_rdinstr
.sym 15590 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 15591 clk$SB_IO_IN_$glb_clk
.sym 15593 soc.cpu.count_cycle[32]
.sym 15594 soc.cpu.count_cycle[33]
.sym 15595 soc.cpu.count_cycle[34]
.sym 15596 soc.cpu.count_cycle[35]
.sym 15597 soc.cpu.count_cycle[36]
.sym 15598 soc.cpu.count_cycle[37]
.sym 15599 soc.cpu.count_cycle[38]
.sym 15600 soc.cpu.count_cycle[39]
.sym 15602 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15603 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15606 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 15608 soc.memory.rdata_0[11]
.sym 15609 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 15613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 15618 soc.cpu.count_cycle[48]
.sym 15619 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15621 soc.cpu.count_cycle[28]
.sym 15623 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15625 soc.cpu.count_cycle[42]
.sym 15628 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15634 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15636 soc.cpu.count_instr[7]
.sym 15637 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15640 soc.cpu.count_instr[5]
.sym 15641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15643 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15644 soc.cpu.instr_rdinstr
.sym 15646 soc.cpu.instr_rdcycleh
.sym 15647 soc.cpu.genblk1.pcpi_mul.rs1[14]
.sym 15651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15652 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15654 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 15655 soc.cpu.count_instr[37]
.sym 15656 soc.cpu.count_cycle[7]
.sym 15657 soc.cpu.count_instr[39]
.sym 15659 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 15662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 15663 soc.cpu.count_cycle[37]
.sym 15665 soc.cpu.count_cycle[39]
.sym 15667 soc.cpu.genblk1.pcpi_mul.rs1[14]
.sym 15669 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 15673 soc.cpu.count_instr[37]
.sym 15674 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15675 soc.cpu.instr_rdinstr
.sym 15676 soc.cpu.count_instr[5]
.sym 15679 soc.cpu.count_cycle[37]
.sym 15680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15682 soc.cpu.instr_rdcycleh
.sym 15691 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15694 soc.cpu.count_instr[39]
.sym 15698 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 15703 soc.cpu.count_cycle[7]
.sym 15704 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15705 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 15709 soc.cpu.instr_rdinstr
.sym 15710 soc.cpu.count_cycle[39]
.sym 15711 soc.cpu.instr_rdcycleh
.sym 15712 soc.cpu.count_instr[7]
.sym 15713 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 15714 clk$SB_IO_IN_$glb_clk
.sym 15716 soc.cpu.count_cycle[40]
.sym 15717 soc.cpu.count_cycle[41]
.sym 15718 soc.cpu.count_cycle[42]
.sym 15719 soc.cpu.count_cycle[43]
.sym 15720 soc.cpu.count_cycle[44]
.sym 15721 soc.cpu.count_cycle[45]
.sym 15722 soc.cpu.count_cycle[46]
.sym 15723 soc.cpu.count_cycle[47]
.sym 15726 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 15729 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15731 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15734 soc.cpu.instr_rdcycleh
.sym 15737 soc.cpu.cpu_state[2]
.sym 15738 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 15741 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 15743 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 15744 soc.cpu.cpu_state[4]
.sym 15746 soc.cpu.count_instr[0]
.sym 15748 soc.cpu.count_cycle[18]
.sym 15749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15751 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15757 soc.cpu.count_cycle[32]
.sym 15758 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15760 soc.cpu.instr_rdinstr
.sym 15761 soc.cpu.instr_rdinstr
.sym 15762 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15763 soc.cpu.count_instr[14]
.sym 15764 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15765 soc.cpu.count_instr[32]
.sym 15767 soc.cpu.count_instr[11]
.sym 15768 soc.cpu.instr_rdinstr
.sym 15769 soc.cpu.count_instr[36]
.sym 15770 soc.cpu.count_instr[4]
.sym 15771 soc.cpu.count_instr[9]
.sym 15772 soc.cpu.count_instr[0]
.sym 15773 soc.cpu.count_cycle[9]
.sym 15774 soc.cpu.count_instr[41]
.sym 15777 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15778 soc.cpu.instr_rdcycleh
.sym 15779 soc.cpu.count_cycle[46]
.sym 15781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 15782 soc.cpu.count_cycle[41]
.sym 15784 soc.cpu.count_instr[43]
.sym 15785 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15786 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15788 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15790 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15791 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15793 soc.cpu.count_instr[41]
.sym 15796 soc.cpu.count_instr[32]
.sym 15797 soc.cpu.count_cycle[32]
.sym 15798 soc.cpu.instr_rdcycleh
.sym 15799 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15802 soc.cpu.count_instr[43]
.sym 15803 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15804 soc.cpu.instr_rdinstr
.sym 15805 soc.cpu.count_instr[11]
.sym 15808 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15809 soc.cpu.instr_rdinstr
.sym 15811 soc.cpu.count_instr[0]
.sym 15814 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 15816 soc.cpu.count_cycle[9]
.sym 15817 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15820 soc.cpu.count_instr[9]
.sym 15821 soc.cpu.instr_rdinstr
.sym 15822 soc.cpu.instr_rdcycleh
.sym 15823 soc.cpu.count_cycle[41]
.sym 15826 soc.cpu.count_instr[4]
.sym 15827 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15828 soc.cpu.instr_rdinstr
.sym 15829 soc.cpu.count_instr[36]
.sym 15832 soc.cpu.instr_rdinstr
.sym 15833 soc.cpu.count_instr[14]
.sym 15834 soc.cpu.instr_rdcycleh
.sym 15835 soc.cpu.count_cycle[46]
.sym 15839 soc.cpu.count_cycle[48]
.sym 15840 soc.cpu.count_cycle[49]
.sym 15841 soc.cpu.count_cycle[50]
.sym 15842 soc.cpu.count_cycle[51]
.sym 15843 soc.cpu.count_cycle[52]
.sym 15844 soc.cpu.count_cycle[53]
.sym 15845 soc.cpu.count_cycle[54]
.sym 15846 soc.cpu.count_cycle[55]
.sym 15848 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15849 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15850 soc.cpu.irq_mask[31]
.sym 15853 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15854 soc.cpu.instr_rdinstr
.sym 15855 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 15856 iomem_wdata[15]
.sym 15857 soc.cpu.instr_rdinstr
.sym 15861 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[1]
.sym 15862 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15863 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 15866 soc.cpu.count_cycle[23]
.sym 15867 soc.cpu.count_cycle[44]
.sym 15869 soc.cpu.cpu_state[6]
.sym 15870 soc.cpu.count_instr[31]
.sym 15871 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 15874 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 15880 soc.cpu.count_instr[22]
.sym 15882 soc.cpu.count_instr[23]
.sym 15883 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15885 soc.cpu.count_instr[45]
.sym 15886 soc.cpu.count_instr[46]
.sym 15887 soc.cpu.count_instr[47]
.sym 15889 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15890 soc.cpu.count_cycle[23]
.sym 15891 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15897 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15898 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15899 soc.cpu.count_instr[51]
.sym 15901 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15902 soc.cpu.instr_rdinstr
.sym 15903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 15904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 15905 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15906 soc.cpu.count_instr[34]
.sym 15907 soc.cpu.count_cycle[51]
.sym 15908 soc.cpu.instr_rdcycleh
.sym 15909 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 15910 soc.cpu.count_instr[54]
.sym 15913 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 15914 soc.cpu.count_instr[34]
.sym 15915 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 15919 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15920 soc.cpu.count_instr[22]
.sym 15921 soc.cpu.count_instr[54]
.sym 15922 soc.cpu.instr_rdinstr
.sym 15925 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15926 soc.cpu.count_cycle[23]
.sym 15927 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 15931 soc.cpu.count_instr[45]
.sym 15932 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15933 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15934 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 15937 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 15938 soc.cpu.count_instr[47]
.sym 15939 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 15940 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15943 soc.cpu.instr_rdcycleh
.sym 15944 soc.cpu.count_cycle[51]
.sym 15945 soc.cpu.count_instr[51]
.sym 15946 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15949 soc.cpu.count_instr[46]
.sym 15950 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 15951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15956 soc.cpu.count_instr[23]
.sym 15957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15958 soc.cpu.instr_rdinstr
.sym 15962 soc.cpu.count_cycle[56]
.sym 15963 soc.cpu.count_cycle[57]
.sym 15964 soc.cpu.count_cycle[58]
.sym 15965 soc.cpu.count_cycle[59]
.sym 15966 soc.cpu.count_cycle[60]
.sym 15967 soc.cpu.count_cycle[61]
.sym 15968 soc.cpu.count_cycle[62]
.sym 15969 soc.cpu.count_cycle[63]
.sym 15972 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[2]
.sym 15974 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 15976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 15977 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 15979 soc.cpu.instr_retirq
.sym 15981 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15982 soc.cpu.instr_timer
.sym 15983 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15984 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 15985 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 15987 soc.cpu.genblk1.pcpi_mul.rd[0]
.sym 15991 iomem_wdata[6]
.sym 15992 soc.cpu.count_cycle[30]
.sym 15993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 15995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15996 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 15997 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16003 soc.cpu.count_instr[48]
.sym 16004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 16005 soc.cpu.count_cycle[50]
.sym 16007 soc.cpu.count_instr[52]
.sym 16008 soc.cpu.count_instr[20]
.sym 16009 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 16010 soc.cpu.count_instr[55]
.sym 16011 soc.cpu.count_instr[21]
.sym 16012 soc.cpu.instr_rdcycleh
.sym 16013 soc.cpu.count_instr[50]
.sym 16015 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16016 soc.cpu.count_instr[53]
.sym 16017 soc.cpu.count_instr[18]
.sym 16018 soc.cpu.count_cycle[55]
.sym 16019 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 16020 soc.cpu.count_cycle[18]
.sym 16021 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 16022 soc.cpu.instr_rdinstr
.sym 16025 soc.cpu.instr_rdinstr
.sym 16027 soc.cpu.count_cycle[56]
.sym 16030 soc.cpu.instr_rdinstr
.sym 16031 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 16032 soc.cpu.count_instr[24]
.sym 16033 soc.cpu.instr_rdinstr
.sym 16034 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 16036 soc.cpu.instr_rdcycleh
.sym 16037 soc.cpu.instr_rdinstr
.sym 16038 soc.cpu.count_cycle[50]
.sym 16039 soc.cpu.count_instr[18]
.sym 16042 soc.cpu.count_instr[50]
.sym 16044 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 16048 soc.cpu.instr_rdinstr
.sym 16049 soc.cpu.count_instr[20]
.sym 16050 soc.cpu.count_instr[52]
.sym 16051 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16054 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16055 soc.cpu.instr_rdcycleh
.sym 16056 soc.cpu.count_instr[55]
.sym 16057 soc.cpu.count_cycle[55]
.sym 16060 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 16061 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 16062 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 16063 soc.cpu.count_cycle[18]
.sym 16066 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16067 soc.cpu.count_instr[48]
.sym 16068 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 16069 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 16072 soc.cpu.count_instr[53]
.sym 16073 soc.cpu.count_instr[21]
.sym 16074 soc.cpu.instr_rdinstr
.sym 16075 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16078 soc.cpu.instr_rdinstr
.sym 16079 soc.cpu.count_instr[24]
.sym 16080 soc.cpu.count_cycle[56]
.sym 16081 soc.cpu.instr_rdcycleh
.sym 16085 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 16086 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[0]
.sym 16087 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16088 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 16090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16091 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[0]
.sym 16092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16099 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[0]
.sym 16100 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 16102 soc.cpu.cpu_state[2]
.sym 16103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 16105 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16106 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 16107 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 16109 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 16110 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 16111 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 16112 soc.cpu.genblk1.pcpi_mul.rd[9]
.sym 16113 soc.cpu.count_cycle[60]
.sym 16114 soc.cpu.genblk1.pcpi_mul.rd[41]
.sym 16115 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 16116 soc.cpu.cpu_state[2]
.sym 16118 soc.cpu.count_cycle[28]
.sym 16120 soc.cpu.cpu_state[2]
.sym 16126 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16127 soc.cpu.count_instr[57]
.sym 16128 soc.cpu.count_instr[58]
.sym 16129 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 16130 soc.cpu.instr_rdcycleh
.sym 16131 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16132 soc.cpu.count_instr[26]
.sym 16133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 16134 soc.cpu.count_instr[56]
.sym 16135 soc.cpu.count_cycle[57]
.sym 16136 soc.cpu.count_instr[29]
.sym 16137 soc.cpu.instr_rdinstr
.sym 16139 soc.cpu.count_instr[61]
.sym 16140 soc.cpu.instr_rdinstr
.sym 16141 soc.cpu.count_instr[25]
.sym 16142 soc.cpu.genblk1.pcpi_mul.rd[32]
.sym 16143 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 16146 soc.cpu.genblk1.pcpi_mul.rd[36]
.sym 16147 soc.cpu.genblk1.pcpi_mul.rd[0]
.sym 16153 soc.cpu.count_instr[59]
.sym 16154 soc.cpu.genblk1.pcpi_mul.rd[4]
.sym 16155 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 16157 soc.cpu.count_instr[27]
.sym 16159 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 16160 soc.cpu.genblk1.pcpi_mul.rd[4]
.sym 16161 soc.cpu.genblk1.pcpi_mul.rd[36]
.sym 16162 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 16165 soc.cpu.count_instr[57]
.sym 16166 soc.cpu.instr_rdcycleh
.sym 16167 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16168 soc.cpu.count_cycle[57]
.sym 16171 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 16174 soc.cpu.count_instr[56]
.sym 16177 soc.cpu.count_instr[29]
.sym 16178 soc.cpu.instr_rdinstr
.sym 16179 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16180 soc.cpu.count_instr[61]
.sym 16183 soc.cpu.genblk1.pcpi_mul.rd[32]
.sym 16184 soc.cpu.genblk1.pcpi_mul.rd[0]
.sym 16185 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 16186 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 16189 soc.cpu.instr_rdinstr
.sym 16190 soc.cpu.count_instr[27]
.sym 16191 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16192 soc.cpu.count_instr[59]
.sym 16195 soc.cpu.count_instr[58]
.sym 16196 soc.cpu.instr_rdinstr
.sym 16197 soc.cpu.count_instr[26]
.sym 16198 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16202 soc.cpu.instr_rdinstr
.sym 16203 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 16204 soc.cpu.count_instr[25]
.sym 16208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 16209 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]
.sym 16210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 16211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 16212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 16213 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 16214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 16215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 16220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 16221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[0]
.sym 16222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 16224 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 16226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 16227 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16229 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 16230 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 16231 soc.cpu.instr_rdcycleh
.sym 16232 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 16233 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16234 soc.cpu.pcpi_timeout_SB_LUT4_I1_O[3]
.sym 16235 soc.cpu.cpu_state[4]
.sym 16236 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 16237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 16238 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 16239 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 16240 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 16241 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[3]
.sym 16242 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 16243 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16251 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[4]
.sym 16252 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[3]
.sym 16253 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[7]
.sym 16268 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[5]
.sym 16269 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[0]
.sym 16271 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[1]
.sym 16275 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[2]
.sym 16277 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[6]
.sym 16279 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16281 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[1]
.sym 16283 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16284 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[0]
.sym 16287 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[2]
.sym 16289 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[1]
.sym 16291 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[1]
.sym 16293 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[3]
.sym 16295 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[2]
.sym 16297 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[2]
.sym 16299 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[4]
.sym 16302 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[3]
.sym 16303 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[3]
.sym 16305 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[5]
.sym 16308 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[4]
.sym 16309 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[4]
.sym 16311 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[6]
.sym 16314 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[5]
.sym 16315 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[5]
.sym 16317 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[7]
.sym 16319 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[6]
.sym 16321 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[6]
.sym 16323 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[8]
.sym 16325 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[7]
.sym 16327 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[7]
.sym 16331 soc.cpu.genblk1.pcpi_mul.rs2[1]
.sym 16332 soc.cpu.genblk1.pcpi_mul.rs2[5]
.sym 16333 soc.cpu.genblk1.pcpi_mul.rs2[8]
.sym 16334 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[5]
.sym 16335 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[0]
.sym 16336 soc.cpu.genblk1.pcpi_mul.rs2[0]
.sym 16337 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[1]
.sym 16338 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[8]
.sym 16343 soc.cpu.cpu_state[1]
.sym 16346 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 16347 soc.cpu.genblk1.pcpi_mul.rd[43]
.sym 16348 soc.cpu.genblk1.pcpi_mul.rd[35]
.sym 16349 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 16350 soc.cpu.genblk1.pcpi_mul.rd[2]
.sym 16351 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 16353 soc.cpu.genblk1.pcpi_mul.rd[46]
.sym 16354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 16355 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 16356 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 16358 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 16360 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 16362 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 16363 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[6]
.sym 16365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 16366 soc.cpu.cpu_state[4]
.sym 16367 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[8]
.sym 16376 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[10]
.sym 16392 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[14]
.sym 16393 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[12]
.sym 16395 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[8]
.sym 16397 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[13]
.sym 16399 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[15]
.sym 16401 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[9]
.sym 16403 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[11]
.sym 16404 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[9]
.sym 16406 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[8]
.sym 16408 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[8]
.sym 16410 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[10]
.sym 16412 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[9]
.sym 16414 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[9]
.sym 16416 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[11]
.sym 16419 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[10]
.sym 16420 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[10]
.sym 16422 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[12]
.sym 16424 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[11]
.sym 16426 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[11]
.sym 16428 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[13]
.sym 16430 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[12]
.sym 16432 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[12]
.sym 16434 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[14]
.sym 16436 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[13]
.sym 16438 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[13]
.sym 16440 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[15]
.sym 16443 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[14]
.sym 16444 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[14]
.sym 16446 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[16]
.sym 16448 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[15]
.sym 16450 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[15]
.sym 16454 soc.cpu.genblk1.pcpi_mul.rs2[12]
.sym 16455 soc.cpu.genblk1.pcpi_mul.rs2[15]
.sym 16456 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[6]
.sym 16457 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[15]
.sym 16458 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[3]
.sym 16459 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[12]
.sym 16460 soc.cpu.genblk1.pcpi_mul.rs2[3]
.sym 16461 soc.cpu.genblk1.pcpi_mul.rs2[6]
.sym 16468 soc.cpu.cpuregs_rs1[17]
.sym 16469 soc.cpu.genblk1.pcpi_mul.rd[45]
.sym 16470 soc.cpu.timer[19]
.sym 16471 soc.cpu.cpuregs_rs1[19]
.sym 16476 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16478 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[14]
.sym 16479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 16480 soc.cpu.count_cycle[30]
.sym 16481 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16482 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 16483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 16484 soc.cpu.cpu_state[3]
.sym 16485 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16486 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 16487 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[9]
.sym 16488 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 16489 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[11]
.sym 16490 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[16]
.sym 16495 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[21]
.sym 16500 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[19]
.sym 16501 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[20]
.sym 16502 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[22]
.sym 16513 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[18]
.sym 16517 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[16]
.sym 16522 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[17]
.sym 16523 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[23]
.sym 16527 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[17]
.sym 16530 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[16]
.sym 16531 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[16]
.sym 16533 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[18]
.sym 16535 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[17]
.sym 16537 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[17]
.sym 16539 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[19]
.sym 16542 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[18]
.sym 16543 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[18]
.sym 16545 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[20]
.sym 16548 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[19]
.sym 16549 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[19]
.sym 16551 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[21]
.sym 16554 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[20]
.sym 16555 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[20]
.sym 16557 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[22]
.sym 16559 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[21]
.sym 16561 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[21]
.sym 16563 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[23]
.sym 16565 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[22]
.sym 16567 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[22]
.sym 16569 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[24]
.sym 16572 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[23]
.sym 16573 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[23]
.sym 16577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 16578 soc.cpu.genblk1.pcpi_mul.rs2[16]
.sym 16579 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[18]
.sym 16580 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[17]
.sym 16581 soc.cpu.genblk1.pcpi_mul.rs2[17]
.sym 16582 soc.cpu.genblk1.pcpi_mul.rs2[31]
.sym 16583 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[16]
.sym 16584 soc.cpu.genblk1.pcpi_mul.rs2[18]
.sym 16589 soc.cpu.cpu_state[2]
.sym 16590 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 16591 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 16593 soc.cpu.pcpi_rs1[12]
.sym 16595 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 16597 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[20]
.sym 16598 soc.cpu.cpu_state[2]
.sym 16599 soc.cpu.timer[31]
.sym 16601 soc.cpu.count_cycle[60]
.sym 16602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 16603 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 16604 soc.cpu.cpu_state[3]
.sym 16605 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 16606 soc.cpu.count_cycle[28]
.sym 16607 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 16608 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 16609 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 16610 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 16611 soc.cpu.instr_retirq
.sym 16612 soc.cpu.cpu_state[2]
.sym 16613 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[24]
.sym 16619 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[27]
.sym 16622 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[29]
.sym 16629 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16635 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[24]
.sym 16637 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[28]
.sym 16639 soc.cpu.genblk1.pcpi_mul.rs2[31]
.sym 16640 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[30]
.sym 16648 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[26]
.sym 16649 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[25]
.sym 16650 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[25]
.sym 16652 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[24]
.sym 16654 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[24]
.sym 16656 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[26]
.sym 16658 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[25]
.sym 16660 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[25]
.sym 16662 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[27]
.sym 16664 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[26]
.sym 16666 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[26]
.sym 16668 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[28]
.sym 16671 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[27]
.sym 16672 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[27]
.sym 16674 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[29]
.sym 16676 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[28]
.sym 16678 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[28]
.sym 16680 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[30]
.sym 16682 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[29]
.sym 16684 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[29]
.sym 16686 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[31]
.sym 16689 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[30]
.sym 16690 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[30]
.sym 16694 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16695 soc.cpu.genblk1.pcpi_mul.rs2[31]
.sym 16696 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[31]
.sym 16700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[1]
.sym 16701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[3]
.sym 16702 soc.cpu.genblk1.pcpi_mul.rs2[9]
.sym 16703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 16704 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[9]
.sym 16705 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[11]
.sym 16706 soc.cpu.genblk1.pcpi_mul.rs2[11]
.sym 16707 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[0]
.sym 16708 soc.cpu.decoded_imm[16]
.sym 16709 iomem_wdata[1]
.sym 16710 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 16712 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16713 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[25]
.sym 16714 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 16715 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 16716 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 16717 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16719 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 16722 soc.cpu.cpuregs_rs1[21]
.sym 16723 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16724 soc.cpu.timer[27]
.sym 16725 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16727 soc.cpu.genblk1.pcpi_mul.rd[53]
.sym 16728 soc.cpu.pcpi_rs2[11]
.sym 16729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 16730 soc.cpu.pcpi_timeout_SB_LUT4_I1_O[3]
.sym 16731 soc.cpu.irq_mask[23]
.sym 16732 soc.cpu.mem_la_wdata[6]
.sym 16733 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 16734 soc.cpu.cpu_state[4]
.sym 16735 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16745 soc.cpu.genblk1.pcpi_mul.rs2[2]
.sym 16748 soc.cpu.genblk1.pcpi_mul.rs2[27]
.sym 16749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 16752 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 16755 soc.cpu.genblk1.pcpi_mul.rs2[14]
.sym 16756 soc.cpu.genblk1.pcpi_mul.rs2[13]
.sym 16761 soc.cpu.count_cycle[60]
.sym 16765 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 16768 soc.cpu.mem_la_wdata[2]
.sym 16770 soc.cpu.instr_rdcycleh
.sym 16771 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16775 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16777 soc.cpu.genblk1.pcpi_mul.rs2[14]
.sym 16780 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16782 soc.cpu.genblk1.pcpi_mul.rs2[27]
.sym 16788 soc.cpu.genblk1.pcpi_mul.rs2[13]
.sym 16789 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16793 soc.cpu.instr_rdcycleh
.sym 16794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 16795 soc.cpu.count_cycle[60]
.sym 16800 soc.cpu.mem_la_wdata[2]
.sym 16806 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16807 soc.cpu.genblk1.pcpi_mul.rs2[2]
.sym 16813 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 16817 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 16820 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 16821 clk$SB_IO_IN_$glb_clk
.sym 16823 soc.cpu.irq_pending[29]
.sym 16824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 16825 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 16826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 16827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 16828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[3]
.sym 16829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3[2]
.sym 16830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[3]
.sym 16832 soc.cpu.cpu_state[2]
.sym 16833 soc.cpu.cpu_state[2]
.sym 16835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 16840 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 16844 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[3]
.sym 16847 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 16848 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 16849 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[31]
.sym 16850 soc.cpu.pcpi_rs1[25]
.sym 16851 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[27]
.sym 16852 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 16853 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 16854 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16855 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 16856 soc.cpu.irq_pending[29]
.sym 16857 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[0]
.sym 16858 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 16866 soc.cpu.genblk1.pcpi_mul.rs2[20]
.sym 16867 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 16868 soc.cpu.instr_maskirq
.sym 16869 soc.cpu.timer[31]
.sym 16870 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 16872 soc.cpu.instr_timer
.sym 16875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16876 soc.cpu.count_cycle[28]
.sym 16879 soc.cpu.instr_retirq
.sym 16880 soc.cpu.genblk1.pcpi_mul.rs2[30]
.sym 16881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 16882 soc.cpu.cpuregs_rs1[31]
.sym 16883 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 16885 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16886 soc.cpu.instr_rdinstr
.sym 16888 soc.cpu.instr_rdcycleh
.sym 16891 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16893 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 16894 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 16895 soc.cpu.irq_mask[31]
.sym 16900 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 16903 soc.cpu.instr_timer
.sym 16904 soc.cpu.irq_mask[31]
.sym 16905 soc.cpu.timer[31]
.sym 16906 soc.cpu.instr_maskirq
.sym 16909 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 16915 soc.cpu.instr_rdcycleh
.sym 16916 soc.cpu.instr_rdinstr
.sym 16917 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 16921 soc.cpu.cpuregs_rs1[31]
.sym 16922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 16923 soc.cpu.instr_retirq
.sym 16924 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 16927 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 16928 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 16929 soc.cpu.count_cycle[28]
.sym 16930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16933 soc.cpu.genblk1.pcpi_mul.rs2[20]
.sym 16935 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16940 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 16942 soc.cpu.genblk1.pcpi_mul.rs2[30]
.sym 16943 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 16947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16948 soc.cpu.irq_pending[27]
.sym 16949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[1]
.sym 16950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[3]
.sym 16951 soc.cpu.irq_pending[24]
.sym 16952 soc.cpu.irq_pending[21]
.sym 16953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[3]
.sym 16955 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 16958 soc.cpu.instr_timer
.sym 16960 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 16961 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 16963 soc.cpu.instr_retirq
.sym 16966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 16967 soc.cpu.instr_retirq
.sym 16968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 16970 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 16971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 16972 soc.cpu.irq_pending[31]
.sym 16973 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 16974 soc.cpu.cpuregs_rs1[30]
.sym 16975 soc.cpu.cpu_state[3]
.sym 16976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 16977 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 16979 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 16981 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 16987 soc.cpu.irq_pending[28]
.sym 16990 soc.cpu.cpuregs_rs1[28]
.sym 16991 soc.cpu.instr_retirq
.sym 16992 soc.cpu.cpuregs_rs1[30]
.sym 16993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[1]
.sym 16994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 16995 soc.cpu.timer[28]
.sym 16996 soc.cpu.instr_maskirq
.sym 16998 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 16999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[3]
.sym 17000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[0]
.sym 17001 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 17005 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17007 soc.cpu.irq_mask[31]
.sym 17008 soc.cpu.cpu_state[2]
.sym 17009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 17010 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 17011 soc.cpu.irq_mask[30]
.sym 17012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17014 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 17015 soc.cpu.timer[30]
.sym 17016 soc.cpu.irq_pending[31]
.sym 17017 soc.cpu.irq_mask[28]
.sym 17018 soc.cpu.instr_timer
.sym 17020 soc.cpu.instr_retirq
.sym 17021 soc.cpu.cpuregs_rs1[30]
.sym 17022 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 17023 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 17026 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 17027 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 17032 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[0]
.sym 17033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[3]
.sym 17034 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[1]
.sym 17035 soc.cpu.cpu_state[2]
.sym 17038 soc.cpu.irq_mask[30]
.sym 17039 soc.cpu.instr_timer
.sym 17040 soc.cpu.timer[30]
.sym 17041 soc.cpu.instr_maskirq
.sym 17044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17046 soc.cpu.irq_pending[28]
.sym 17047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17051 soc.cpu.irq_pending[31]
.sym 17053 soc.cpu.irq_mask[31]
.sym 17056 soc.cpu.instr_maskirq
.sym 17057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 17058 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 17059 soc.cpu.irq_mask[28]
.sym 17062 soc.cpu.timer[28]
.sym 17063 soc.cpu.instr_retirq
.sym 17064 soc.cpu.cpuregs_rs1[28]
.sym 17065 soc.cpu.instr_timer
.sym 17066 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17067 clk$SB_IO_IN_$glb_clk
.sym 17068 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17069 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[3]
.sym 17070 soc.cpu.irq_mask[24]
.sym 17071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[3]
.sym 17073 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 17074 soc.cpu.irq_mask[27]
.sym 17075 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 17076 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 17077 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 17079 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17080 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 17081 soc.cpu.timer[28]
.sym 17082 soc.cpu.instr_maskirq
.sym 17083 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 17084 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17085 soc.cpu.timer[26]
.sym 17086 soc.cpu.cpuregs_rs1[28]
.sym 17087 soc.cpu.instr_retirq
.sym 17088 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 17089 soc.cpu.instr_maskirq
.sym 17091 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 17092 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 17093 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 17095 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17096 soc.cpu.instr_timer
.sym 17097 soc.cpu.irq_mask[30]
.sym 17098 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 17099 soc.cpu.cpu_state[2]
.sym 17100 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17101 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 17102 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17103 soc.cpu.cpu_state[3]
.sym 17104 soc.cpu.pcpi_rs1[25]
.sym 17110 soc.cpu.irq_mask[31]
.sym 17111 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[0]
.sym 17112 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17117 soc.cpu.cpu_state[2]
.sym 17118 soc.cpu.irq_pending[28]
.sym 17120 soc.cpu.irq_mask[26]
.sym 17121 soc.cpu.irq_mask[28]
.sym 17122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 17123 soc.cpu.irq_pending[31]
.sym 17124 soc.cpu.cpuregs_rs1[26]
.sym 17125 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[1]
.sym 17128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 17130 soc.cpu.instr_maskirq
.sym 17131 soc.cpu.timer[26]
.sym 17132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[3]
.sym 17133 soc.cpu.pcpi_rs1[26]
.sym 17135 soc.cpu.irq_pending[26]
.sym 17136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17137 soc.cpu.instr_retirq
.sym 17139 soc.cpu.cpu_state[4]
.sym 17141 soc.cpu.instr_timer
.sym 17143 soc.cpu.irq_mask[28]
.sym 17146 soc.cpu.irq_pending[28]
.sym 17149 soc.cpu.irq_mask[26]
.sym 17152 soc.cpu.irq_pending[26]
.sym 17155 soc.cpu.instr_maskirq
.sym 17156 soc.cpu.irq_mask[26]
.sym 17157 soc.cpu.instr_timer
.sym 17158 soc.cpu.timer[26]
.sym 17162 soc.cpu.irq_mask[28]
.sym 17163 soc.cpu.irq_pending[28]
.sym 17167 soc.cpu.irq_pending[31]
.sym 17169 soc.cpu.irq_mask[31]
.sym 17173 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[0]
.sym 17174 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[3]
.sym 17175 soc.cpu.cpu_state[2]
.sym 17176 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[1]
.sym 17179 soc.cpu.cpu_state[4]
.sym 17180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17181 soc.cpu.irq_pending[26]
.sym 17182 soc.cpu.pcpi_rs1[26]
.sym 17185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 17186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 17187 soc.cpu.cpuregs_rs1[26]
.sym 17188 soc.cpu.instr_retirq
.sym 17189 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17190 clk$SB_IO_IN_$glb_clk
.sym 17191 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 17193 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17194 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 17195 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 17196 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17197 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[3]
.sym 17198 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17199 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[0]
.sym 17200 soc.cpu.irq_pending[19]
.sym 17201 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17202 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17207 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[3]
.sym 17209 soc.cpu.irq_pending[18]
.sym 17212 soc.cpu.irq_mask[19]
.sym 17215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17216 soc.cpu.irq_pending[25]
.sym 17217 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17218 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 17219 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 17220 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 17221 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17222 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 17223 soc.cpu.irq_mask[23]
.sym 17224 soc.cpu.irq_pending[30]
.sym 17225 soc.cpu.cpu_state[4]
.sym 17226 soc.cpu.pcpi_timeout_SB_LUT4_I1_O[3]
.sym 17227 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17233 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 17235 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 17237 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17238 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17240 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17242 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 17244 soc.cpu.cpuregs_rs1[28]
.sym 17246 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 17247 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 17250 soc.cpu.cpuregs_rs1[26]
.sym 17251 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17252 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17253 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17255 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17258 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 17260 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17263 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17264 soc.cpu.cpuregs_rs1[31]
.sym 17266 soc.cpu.cpuregs_rs1[31]
.sym 17272 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17273 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17274 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17275 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 17281 soc.cpu.cpuregs_rs1[26]
.sym 17287 soc.cpu.cpuregs_rs1[28]
.sym 17290 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 17291 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17292 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 17293 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17296 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 17297 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 17298 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17299 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17302 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17303 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17304 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17305 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17308 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17309 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 17310 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17311 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 17312 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17313 clk$SB_IO_IN_$glb_clk
.sym 17314 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17315 soc.cpu.pcpi_rs1[26]
.sym 17316 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[0]
.sym 17317 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 17318 soc.cpu.pcpi_rs1[22]
.sym 17319 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17320 soc.cpu.pcpi_rs1[25]
.sym 17321 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17322 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17327 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17328 soc.cpu.cpuregs_waddr[0]
.sym 17329 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 17331 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 17332 soc.cpu.cpuregs_rs1[28]
.sym 17335 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 17336 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17338 $PACKER_VCC_NET
.sym 17339 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 17340 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17341 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 17342 soc.cpu.pcpi_rs1[25]
.sym 17343 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 17344 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17345 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17346 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17347 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17348 soc.cpu.pcpi_rs1[26]
.sym 17349 soc.cpu.reg_pc[26]
.sym 17350 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 17356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 17357 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17358 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17359 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 17360 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 17361 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 17365 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17367 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17370 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17372 soc.cpu.pcpi_rs1[26]
.sym 17373 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 17376 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17377 soc.cpu.pcpi_rs1[25]
.sym 17378 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17379 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 17380 soc.cpu.pcpi_rs1[26]
.sym 17382 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17384 soc.cpu.cpuregs_rs1[30]
.sym 17386 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17387 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17389 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17390 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 17391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 17392 soc.cpu.pcpi_rs1[25]
.sym 17395 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17396 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17397 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17398 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17401 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17402 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17403 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17404 soc.cpu.pcpi_rs1[25]
.sym 17407 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17408 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17409 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 17410 soc.cpu.pcpi_rs1[26]
.sym 17413 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17414 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 17415 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 17416 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17419 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17420 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17421 soc.cpu.pcpi_rs1[26]
.sym 17422 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17425 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17426 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17427 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17428 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 17431 soc.cpu.cpuregs_rs1[30]
.sym 17435 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17436 clk$SB_IO_IN_$glb_clk
.sym 17437 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17438 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 17439 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 17440 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 17441 soc.cpu.irq_mask[23]
.sym 17442 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17443 soc.cpu.irq_mask[25]
.sym 17444 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 17445 soc.cpu.irq_mask[29]
.sym 17450 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 17451 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17453 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17454 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[3]
.sym 17455 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 17456 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 17457 soc.cpu.pcpi_rs1[26]
.sym 17458 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 17459 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 17460 soc.cpu.reg_pc[21]
.sym 17461 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 17462 soc.cpu.cpu_state[3]
.sym 17463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17464 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 17465 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 17466 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17467 soc.cpu.latched_is_lh
.sym 17468 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 17469 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 17470 soc.cpu.cpuregs_rs1[30]
.sym 17471 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 17473 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17482 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17484 soc.cpu.pcpi_rs1[25]
.sym 17486 soc.cpu.irq_mask[30]
.sym 17488 soc.cpu.instr_maskirq
.sym 17490 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17491 soc.cpu.irq_pending[30]
.sym 17492 soc.cpu.pcpi_rs1[25]
.sym 17493 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 17494 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17495 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17496 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 17497 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17499 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 17500 soc.cpu.cpu_state[4]
.sym 17503 soc.cpu.irq_pending[25]
.sym 17504 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17505 soc.cpu.cpu_state[2]
.sym 17508 soc.cpu.irq_mask[25]
.sym 17512 soc.cpu.irq_mask[25]
.sym 17513 soc.cpu.irq_pending[25]
.sym 17518 soc.cpu.cpu_state[4]
.sym 17520 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 17524 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17525 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17526 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 17527 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 17530 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17531 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17532 soc.cpu.pcpi_rs1[25]
.sym 17533 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17537 soc.cpu.irq_mask[30]
.sym 17539 soc.cpu.irq_pending[30]
.sym 17543 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17544 soc.cpu.cpu_state[2]
.sym 17545 soc.cpu.instr_maskirq
.sym 17548 soc.cpu.pcpi_rs1[25]
.sym 17549 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17550 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17551 soc.cpu.cpu_state[4]
.sym 17554 soc.cpu.irq_mask[30]
.sym 17556 soc.cpu.irq_pending[30]
.sym 17558 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17559 clk$SB_IO_IN_$glb_clk
.sym 17560 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17561 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O[1]
.sym 17562 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17563 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1[2]
.sym 17564 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[1]
.sym 17565 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 17566 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 17567 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[0]
.sym 17568 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1[2]
.sym 17569 soc.cpu.irq_pending[30]
.sym 17573 soc.cpu.irq_pending[25]
.sym 17575 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 17576 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17577 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 17578 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 17580 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 17582 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 17583 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17584 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17585 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 17586 soc.cpu.cpu_state[4]
.sym 17587 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17588 soc.cpu.instr_timer
.sym 17589 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17590 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17591 soc.cpu.cpu_state[2]
.sym 17592 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 17594 soc.cpu.cpu_state[3]
.sym 17595 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 17596 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17603 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 17604 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 17606 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1[1]
.sym 17608 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17609 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 17610 soc.cpu.cpu_state[4]
.sym 17612 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1[1]
.sym 17613 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17614 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17615 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17616 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17617 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17618 soc.cpu.pcpi_rs1[26]
.sym 17619 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17620 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1[0]
.sym 17624 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17625 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1[2]
.sym 17628 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1[2]
.sym 17629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 17630 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1[0]
.sym 17631 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17633 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17635 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17636 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17637 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 17638 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17641 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17642 soc.cpu.pcpi_rs1[26]
.sym 17643 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 17644 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17647 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17648 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17649 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17650 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17653 soc.cpu.cpu_state[4]
.sym 17654 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 17655 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 17656 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17659 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17660 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17661 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17662 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17665 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17666 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17667 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 17668 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 17671 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1[1]
.sym 17672 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1[0]
.sym 17674 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1[2]
.sym 17677 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1[1]
.sym 17679 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1[2]
.sym 17680 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1[0]
.sym 17681 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17682 clk$SB_IO_IN_$glb_clk
.sym 17684 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 17685 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 17686 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 17687 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 17688 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I1[0]
.sym 17689 soc.cpu.cpu_state[0]
.sym 17690 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 17692 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 17696 soc.cpu.reg_pc[31]
.sym 17697 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 17698 soc.cpu.cpuregs_rs1[31]
.sym 17699 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1[31]
.sym 17700 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 17702 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17703 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 17704 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17705 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17706 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17708 soc.cpu.is_lui_auipc_jal
.sym 17709 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 17712 soc.cpu.cpu_state[4]
.sym 17713 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 17714 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 17715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 17716 soc.cpu.cpuregs_waddr[1]
.sym 17718 soc.cpu.pcpi_timeout_SB_LUT4_I1_O[3]
.sym 17725 soc.cpu.pcpi_rs1[26]
.sym 17726 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17727 soc.cpu.reg_op1_SB_DFFE_Q_31_E
.sym 17730 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 17731 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17732 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17733 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O[1]
.sym 17737 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O[0]
.sym 17738 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17739 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17741 soc.cpu.cpu_state[4]
.sym 17744 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17748 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17749 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17751 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 17752 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 17754 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 17758 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 17759 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 17760 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 17761 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 17764 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 17765 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 17766 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 17767 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 17770 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17771 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17772 soc.cpu.cpu_state[4]
.sym 17773 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17782 soc.cpu.cpu_state[4]
.sym 17783 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17784 soc.cpu.pcpi_rs1[26]
.sym 17785 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17788 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 17789 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17794 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17795 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17797 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 17800 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O[1]
.sym 17802 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O[0]
.sym 17804 soc.cpu.reg_op1_SB_DFFE_Q_31_E
.sym 17805 clk$SB_IO_IN_$glb_clk
.sym 17807 soc.cpu.cpu_state[4]
.sym 17808 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 17809 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 17810 soc.cpu.pcpi_timeout_SB_LUT4_I1_O[3]
.sym 17811 soc.cpu.cpu_state[3]
.sym 17812 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 17813 soc.cpu.pcpi_timeout_SB_LUT4_I1_1_O[1]
.sym 17814 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 17816 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17819 $PACKER_VCC_NET
.sym 17820 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 17823 soc.cpu.cpuregs_wrdata[20]
.sym 17824 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 17825 soc.cpu.cpuregs_waddr[0]
.sym 17826 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 17827 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17828 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 17829 soc.cpu.cpu_state[1]
.sym 17832 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17833 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 17835 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 17836 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17837 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[2]
.sym 17838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 17839 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 17840 soc.cpu.mem_wordsize[0]
.sym 17841 soc.cpu.reg_pc[26]
.sym 17842 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 17849 soc.cpu.instr_retirq
.sym 17851 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 17852 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 17853 soc.cpu.instr_timer
.sym 17857 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 17858 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 17859 soc.cpu.instr_maskirq
.sym 17862 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 17863 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17864 soc.cpu.cpu_state[4]
.sym 17865 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 17866 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17867 soc.cpu.pcpi_int_ready
.sym 17869 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 17870 soc.cpu.instr_slli
.sym 17871 soc.cpu.instr_sll
.sym 17873 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 17874 soc.cpu.cpu_state[1]
.sym 17875 soc.cpu.cpu_state[2]
.sym 17877 soc.cpu.instr_ecall_ebreak
.sym 17878 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 17881 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17883 soc.cpu.cpu_state[2]
.sym 17887 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 17888 soc.cpu.cpu_state[2]
.sym 17889 soc.cpu.cpu_state[1]
.sym 17890 soc.cpu.cpu_state[4]
.sym 17893 soc.cpu.instr_slli
.sym 17894 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 17895 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17896 soc.cpu.instr_sll
.sym 17899 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 17900 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 17906 soc.cpu.instr_retirq
.sym 17907 soc.cpu.instr_maskirq
.sym 17908 soc.cpu.instr_timer
.sym 17911 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 17912 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 17913 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 17914 soc.cpu.cpu_state[2]
.sym 17917 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 17920 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 17923 soc.cpu.pcpi_int_ready
.sym 17924 soc.cpu.instr_ecall_ebreak
.sym 17925 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 17928 clk$SB_IO_IN_$glb_clk
.sym 17930 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 17931 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 17932 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 17933 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17934 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 17935 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[1]
.sym 17936 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 17937 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 17942 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 17943 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 17944 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 17946 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 17947 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 17948 soc.cpu.pcpi_int_ready
.sym 17949 soc.cpu.cpu_state[4]
.sym 17950 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 17951 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 17952 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17953 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 17954 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 17956 soc.cpu.instr_srli_SB_LUT4_I2_O[3]
.sym 17957 soc.cpu.cpu_state[2]
.sym 17958 soc.cpu.cpu_state[3]
.sym 17959 soc.cpu.latched_is_lh
.sym 17961 soc.cpu.instr_jalr
.sym 17962 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 17963 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 17964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 17965 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17971 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 17974 soc.cpu.cpu_state[2]
.sym 17977 soc.cpu.instr_jalr
.sym 17979 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 17983 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 17985 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 17986 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[2]
.sym 17988 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 17989 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 17991 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 17992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17995 soc.cpu.cpu_state[1]
.sym 17996 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17999 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 18002 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 18004 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 18005 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 18006 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18010 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 18011 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18012 soc.cpu.cpu_state[1]
.sym 18022 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18023 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18025 soc.cpu.instr_jalr
.sym 18028 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[2]
.sym 18029 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 18030 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 18034 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 18035 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 18036 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18037 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18041 soc.cpu.cpu_state[2]
.sym 18042 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 18050 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 18051 clk$SB_IO_IN_$glb_clk
.sym 18053 soc.cpu.instr_lw_SB_LUT4_I2_O[2]
.sym 18054 soc.cpu.cpu_state[6]
.sym 18055 soc.cpu.cpu_state[5]
.sym 18056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 18057 soc.cpu.mem_wordsize[0]
.sym 18058 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 18059 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 18060 soc.cpu.instr_lw_SB_LUT4_I2_O[0]
.sym 18061 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18062 soc.cpu.cpuregs_wrdata[30]
.sym 18064 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18065 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18066 soc.cpu.is_sll_srl_sra
.sym 18067 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18068 soc.cpu.cpu_state[2]
.sym 18069 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18070 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 18071 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18075 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 18076 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 18079 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 18080 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18082 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 18084 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18085 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 18086 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 18087 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 18094 soc.cpu.instr_beq_SB_LUT4_I3_O[1]
.sym 18096 soc.cpu.instr_add_SB_LUT4_I0_O[3]
.sym 18098 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 18099 soc.cpu.instr_sll
.sym 18100 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 18101 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 18102 soc.cpu.instr_add
.sym 18103 soc.cpu.instr_add_SB_LUT4_I0_O[2]
.sym 18104 soc.cpu.instr_srl
.sym 18106 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 18107 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18108 soc.cpu.instr_add_SB_LUT4_I0_O[0]
.sym 18109 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[2]
.sym 18110 soc.cpu.instr_xor
.sym 18112 soc.cpu.pcpi_valid_SB_DFFESR_Q_E
.sym 18115 soc.cpu.instr_add_SB_LUT4_I0_O[1]
.sym 18116 soc.cpu.instr_srli_SB_LUT4_I2_O[3]
.sym 18117 soc.cpu.cpu_state[2]
.sym 18118 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 18122 soc.cpu.instr_srli_SB_LUT4_I2_O[2]
.sym 18123 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 18124 soc.cpu.instr_beq_SB_LUT4_I3_O[2]
.sym 18127 soc.cpu.instr_add_SB_LUT4_I0_O[3]
.sym 18128 soc.cpu.instr_add_SB_LUT4_I0_O[1]
.sym 18129 soc.cpu.instr_add_SB_LUT4_I0_O[2]
.sym 18130 soc.cpu.instr_add_SB_LUT4_I0_O[0]
.sym 18133 soc.cpu.instr_sll
.sym 18134 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 18135 soc.cpu.instr_srl
.sym 18136 soc.cpu.instr_xor
.sym 18139 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 18142 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 18145 soc.cpu.instr_srl
.sym 18146 soc.cpu.instr_beq_SB_LUT4_I3_O[1]
.sym 18147 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 18148 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18152 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 18153 soc.cpu.instr_beq_SB_LUT4_I3_O[1]
.sym 18154 soc.cpu.instr_beq_SB_LUT4_I3_O[2]
.sym 18157 soc.cpu.instr_srli_SB_LUT4_I2_O[2]
.sym 18158 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18159 soc.cpu.instr_add
.sym 18160 soc.cpu.instr_srli_SB_LUT4_I2_O[3]
.sym 18163 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 18164 soc.cpu.cpu_state[2]
.sym 18172 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[2]
.sym 18173 soc.cpu.pcpi_valid_SB_DFFESR_Q_E
.sym 18174 clk$SB_IO_IN_$glb_clk
.sym 18175 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18176 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 18177 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 18178 soc.cpu.latched_is_lh
.sym 18179 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 18180 soc.cpu.latched_is_lb
.sym 18181 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 18182 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 18183 soc.cpu.instr_lhu_SB_LUT4_I2_O[2]
.sym 18188 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 18190 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 18192 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 18194 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 18197 soc.cpu.cpu_state[6]
.sym 18199 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 18200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18202 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 18206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18217 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 18219 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18221 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 18222 soc.cpu.is_alu_reg_reg
.sym 18223 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 18226 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 18227 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 18228 soc.cpu.instr_blt
.sym 18229 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18230 soc.cpu.is_alu_reg_reg
.sym 18231 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18233 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 18234 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18235 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 18236 soc.cpu.instr_blt_SB_LUT4_I1_1_O[2]
.sym 18238 soc.cpu.instr_blt_SB_LUT4_I1_1_O[3]
.sym 18239 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18241 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 18246 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 18251 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18253 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18257 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 18258 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18259 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18264 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 18265 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18269 soc.cpu.instr_blt
.sym 18270 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 18271 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 18274 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 18275 soc.cpu.is_alu_reg_reg
.sym 18276 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 18277 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18280 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 18282 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18286 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 18287 soc.cpu.instr_blt_SB_LUT4_I1_1_O[2]
.sym 18288 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 18289 soc.cpu.instr_blt_SB_LUT4_I1_1_O[3]
.sym 18292 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18293 soc.cpu.is_alu_reg_reg
.sym 18294 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18295 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 18296 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18297 clk$SB_IO_IN_$glb_clk
.sym 18298 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18299 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 18300 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 18301 soc.cpu.instr_lhu_SB_LUT4_I2_O[3]
.sym 18302 soc.cpu.instr_lb
.sym 18303 soc.cpu.instr_lhu_SB_LUT4_I0_O[1]
.sym 18304 soc.cpu.instr_blt_SB_LUT4_I1_1_O[3]
.sym 18305 soc.cpu.instr_lbu
.sym 18306 soc.cpu.instr_lhu
.sym 18311 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 18314 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18316 soc.cpu.instr_blt
.sym 18319 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18320 soc.cpu.instr_add_SB_LUT4_I0_O[3]
.sym 18321 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 18322 soc.cpu.latched_is_lh
.sym 18332 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 18340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18341 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18344 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18348 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18351 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18352 soc.cpu.instr_xor
.sym 18353 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18355 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18357 soc.cpu.instr_slli
.sym 18364 soc.cpu.instr_addi
.sym 18365 soc.cpu.instr_beq
.sym 18366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18368 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18369 soc.cpu.instr_xori
.sym 18373 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18375 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18381 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18382 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18391 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18394 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18398 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18399 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18403 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18406 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18410 soc.cpu.instr_xor
.sym 18411 soc.cpu.instr_xori
.sym 18415 soc.cpu.instr_slli
.sym 18416 soc.cpu.instr_xori
.sym 18417 soc.cpu.instr_addi
.sym 18418 soc.cpu.instr_beq
.sym 18419 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18420 clk$SB_IO_IN_$glb_clk
.sym 18421 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18424 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 18431 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 18434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18435 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18437 soc.cpu.pcpi_rs1[26]
.sym 18438 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 18439 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18440 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18441 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18442 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 18443 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18444 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18454 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18455 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 18456 led1$SB_IO_OUT
.sym 18457 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18467 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18476 soc.cpu.instr_andi
.sym 18479 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18481 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18486 soc.cpu.instr_ori
.sym 18489 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18491 soc.cpu.instr_or
.sym 18493 soc.cpu.instr_and
.sym 18497 soc.cpu.instr_or
.sym 18499 soc.cpu.instr_ori
.sym 18502 soc.cpu.instr_and
.sym 18503 soc.cpu.instr_andi
.sym 18520 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18522 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18526 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18529 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18532 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18534 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18539 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 18540 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 18541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 18542 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18543 clk$SB_IO_IN_$glb_clk
.sym 18544 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18557 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 18561 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 18690 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18891 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[2]
.sym 18893 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 18894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]
.sym 18895 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[2]
.sym 18896 soc.cpu.count_cycle[0]
.sym 18907 soc.cpu.instr_rdinstr
.sym 18908 soc.cpu.count_cycle[29]
.sym 18909 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 18913 soc.cpu.count_cycle[31]
.sym 18938 soc.cpu.count_cycle[5]
.sym 18942 soc.cpu.count_cycle[1]
.sym 18945 soc.cpu.count_cycle[4]
.sym 18952 soc.cpu.count_cycle[3]
.sym 18954 soc.cpu.count_cycle[0]
.sym 18959 soc.cpu.count_cycle[2]
.sym 18962 soc.cpu.count_cycle[0]
.sym 18963 soc.cpu.count_cycle[6]
.sym 18964 soc.cpu.count_cycle[7]
.sym 18965 $nextpnr_ICESTORM_LC_3$O
.sym 18967 soc.cpu.count_cycle[0]
.sym 18971 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18973 soc.cpu.count_cycle[1]
.sym 18975 soc.cpu.count_cycle[0]
.sym 18977 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18979 soc.cpu.count_cycle[2]
.sym 18981 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18983 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18986 soc.cpu.count_cycle[3]
.sym 18987 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18989 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 18991 soc.cpu.count_cycle[4]
.sym 18993 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18995 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 18998 soc.cpu.count_cycle[5]
.sym 18999 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 19001 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 19003 soc.cpu.count_cycle[6]
.sym 19005 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 19007 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19009 soc.cpu.count_cycle[7]
.sym 19011 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 19013 clk$SB_IO_IN_$glb_clk
.sym 19014 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19020 $PACKER_VCC_NET
.sym 19021 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 19022 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 19023 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19024 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19025 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19026 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19029 soc.cpu.count_cycle[25]
.sym 19031 soc.memory.rdata_1[0]
.sym 19032 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 19033 soc.memory.rdata_1[5]
.sym 19035 soc.memory.rdata_1[1]
.sym 19036 flash_clk_SB_LUT4_I0_O[2]
.sym 19037 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 19039 soc.memory.rdata_0[1]
.sym 19040 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 19041 iomem_wdata[2]
.sym 19042 iomem_wdata[10]
.sym 19061 soc.cpu.count_cycle[4]
.sym 19062 soc.cpu.timer[2]
.sym 19067 iomem_addr[16]
.sym 19068 soc.cpu.count_cycle[19]
.sym 19070 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 19071 soc.cpu.count_cycle[11]
.sym 19072 soc.cpu.timer[3]
.sym 19073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 19076 soc.cpu.timer[20]
.sym 19078 soc.cpu.count_cycle[14]
.sym 19080 soc.cpu.timer[12]
.sym 19083 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 19085 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 19091 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19104 soc.cpu.count_cycle[8]
.sym 19105 soc.cpu.count_cycle[9]
.sym 19106 soc.cpu.count_cycle[10]
.sym 19109 soc.cpu.count_cycle[13]
.sym 19111 soc.cpu.count_cycle[15]
.sym 19115 soc.cpu.count_cycle[11]
.sym 19118 soc.cpu.count_cycle[14]
.sym 19124 soc.cpu.count_cycle[12]
.sym 19128 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 19130 soc.cpu.count_cycle[8]
.sym 19132 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19134 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 19136 soc.cpu.count_cycle[9]
.sym 19138 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 19140 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19142 soc.cpu.count_cycle[10]
.sym 19144 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 19146 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 19149 soc.cpu.count_cycle[11]
.sym 19150 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19152 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 19154 soc.cpu.count_cycle[12]
.sym 19156 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 19158 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 19160 soc.cpu.count_cycle[13]
.sym 19162 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 19164 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 19167 soc.cpu.count_cycle[14]
.sym 19168 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 19170 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19172 soc.cpu.count_cycle[15]
.sym 19174 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 19176 clk$SB_IO_IN_$glb_clk
.sym 19177 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19178 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 19179 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 19180 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 19181 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 19182 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 19183 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 19184 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19185 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 19188 soc.cpu.cpu_state[6]
.sym 19189 soc.cpu.count_cycle[26]
.sym 19190 soc.memory.rdata_1[10]
.sym 19191 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19192 soc.memory.rdata_1[13]
.sym 19194 soc.cpu.count_cycle[9]
.sym 19195 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19197 soc.memory.rdata_1[9]
.sym 19198 soc.memory.rdata_1[11]
.sym 19199 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 19201 iomem_addr[3]
.sym 19202 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 19203 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 19204 soc.cpu.timer[16]
.sym 19205 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 19206 soc.cpu.timer[15]
.sym 19207 soc.cpu.timer[17]
.sym 19209 soc.cpu.timer[21]
.sym 19210 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 19212 soc.cpu.count_cycle[17]
.sym 19213 soc.cpu.timer[18]
.sym 19214 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19226 soc.cpu.count_cycle[23]
.sym 19227 soc.cpu.count_cycle[16]
.sym 19233 soc.cpu.count_cycle[22]
.sym 19237 soc.cpu.count_cycle[18]
.sym 19239 soc.cpu.count_cycle[20]
.sym 19240 soc.cpu.count_cycle[21]
.sym 19244 soc.cpu.count_cycle[17]
.sym 19246 soc.cpu.count_cycle[19]
.sym 19251 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 19253 soc.cpu.count_cycle[16]
.sym 19255 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19257 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 19259 soc.cpu.count_cycle[17]
.sym 19261 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 19263 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 19266 soc.cpu.count_cycle[18]
.sym 19267 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 19269 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 19271 soc.cpu.count_cycle[19]
.sym 19273 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 19275 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 19278 soc.cpu.count_cycle[20]
.sym 19279 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 19281 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 19284 soc.cpu.count_cycle[21]
.sym 19285 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 19287 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 19289 soc.cpu.count_cycle[22]
.sym 19291 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 19293 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 19296 soc.cpu.count_cycle[23]
.sym 19297 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 19299 clk$SB_IO_IN_$glb_clk
.sym 19300 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19301 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 19302 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 19303 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 19304 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 19305 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 19306 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 19307 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 19308 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 19311 soc.cpu.count_cycle[27]
.sym 19313 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 19314 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 19315 soc.memory.rdata_0[5]
.sym 19316 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 19318 soc.cpu.timer[10]
.sym 19320 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 19321 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19322 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 19324 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 19327 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 19328 $PACKER_VCC_NET
.sym 19330 soc.cpu.count_cycle[20]
.sym 19331 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 19332 soc.cpu.count_cycle[21]
.sym 19333 soc.cpu.count_cycle[24]
.sym 19335 iomem_wdata[8]
.sym 19337 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 19343 soc.cpu.count_cycle[25]
.sym 19344 soc.cpu.count_cycle[26]
.sym 19345 soc.cpu.count_cycle[27]
.sym 19349 soc.cpu.count_cycle[31]
.sym 19350 soc.cpu.count_cycle[24]
.sym 19354 soc.cpu.count_cycle[28]
.sym 19355 soc.cpu.count_cycle[29]
.sym 19356 soc.cpu.count_cycle[30]
.sym 19374 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 19376 soc.cpu.count_cycle[24]
.sym 19378 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 19380 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 19383 soc.cpu.count_cycle[25]
.sym 19384 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 19386 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 19389 soc.cpu.count_cycle[26]
.sym 19390 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 19392 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 19395 soc.cpu.count_cycle[27]
.sym 19396 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 19398 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 19400 soc.cpu.count_cycle[28]
.sym 19402 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 19404 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 19406 soc.cpu.count_cycle[29]
.sym 19408 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 19410 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 19412 soc.cpu.count_cycle[30]
.sym 19414 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 19416 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 19419 soc.cpu.count_cycle[31]
.sym 19420 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 19422 clk$SB_IO_IN_$glb_clk
.sym 19423 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19424 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 19425 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 19426 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 19427 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 19428 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 19429 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 19430 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 19431 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 19432 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 19434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 19435 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19436 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 19437 $PACKER_GND_NET
.sym 19438 soc.cpu.cpu_state[4]
.sym 19439 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19440 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 19442 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19443 iomem_wdata[3]
.sym 19444 soc.memory.rdata_0[13]
.sym 19445 iomem_addr[4]
.sym 19446 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 19447 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19448 soc.cpu.count_cycle[4]
.sym 19449 iomem_addr[11]
.sym 19450 soc.cpu.timer[24]
.sym 19451 soc.cpu.count_cycle[47]
.sym 19452 soc.cpu.cpu_state[4]
.sym 19453 soc.cpu.timer[23]
.sym 19454 soc.cpu.count_cycle[19]
.sym 19455 iomem_addr[16]
.sym 19456 soc.cpu.count_cycle[22]
.sym 19458 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 19459 soc.cpu.count_cycle[11]
.sym 19460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 19465 soc.cpu.count_cycle[32]
.sym 19470 soc.cpu.count_cycle[37]
.sym 19471 soc.cpu.count_cycle[38]
.sym 19474 soc.cpu.count_cycle[33]
.sym 19477 soc.cpu.count_cycle[36]
.sym 19480 soc.cpu.count_cycle[39]
.sym 19483 soc.cpu.count_cycle[34]
.sym 19492 soc.cpu.count_cycle[35]
.sym 19497 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 19500 soc.cpu.count_cycle[32]
.sym 19501 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 19503 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 19505 soc.cpu.count_cycle[33]
.sym 19507 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 19509 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 19512 soc.cpu.count_cycle[34]
.sym 19513 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 19515 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 19517 soc.cpu.count_cycle[35]
.sym 19519 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 19521 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 19523 soc.cpu.count_cycle[36]
.sym 19525 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 19527 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 19530 soc.cpu.count_cycle[37]
.sym 19531 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 19533 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 19536 soc.cpu.count_cycle[38]
.sym 19537 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 19539 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 19541 soc.cpu.count_cycle[39]
.sym 19543 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 19545 clk$SB_IO_IN_$glb_clk
.sym 19546 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19549 soc.cpu.timer[11]
.sym 19550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 19551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 19552 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 19553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[0]
.sym 19554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 19560 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 19562 iomem_wdata[13]
.sym 19565 iomem_addr[5]
.sym 19566 iomem_wdata[0]
.sym 19567 soc.cpu.cpuregs_rs1[15]
.sym 19568 iomem_wdata[14]
.sym 19569 iomem_addr[2]
.sym 19570 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 19571 soc.cpu.count_cycle[14]
.sym 19572 soc.cpu.count_instr[17]
.sym 19573 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 19575 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 19576 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 19577 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 19578 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 19579 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 19580 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19581 soc.cpu.timer[20]
.sym 19582 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 19583 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 19593 soc.cpu.count_cycle[45]
.sym 19595 soc.cpu.count_cycle[47]
.sym 19597 soc.cpu.count_cycle[41]
.sym 19598 soc.cpu.count_cycle[42]
.sym 19599 soc.cpu.count_cycle[43]
.sym 19600 soc.cpu.count_cycle[44]
.sym 19610 soc.cpu.count_cycle[46]
.sym 19612 soc.cpu.count_cycle[40]
.sym 19620 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 19622 soc.cpu.count_cycle[40]
.sym 19624 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 19626 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 19628 soc.cpu.count_cycle[41]
.sym 19630 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 19632 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 19634 soc.cpu.count_cycle[42]
.sym 19636 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 19638 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 19640 soc.cpu.count_cycle[43]
.sym 19642 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 19644 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 19646 soc.cpu.count_cycle[44]
.sym 19648 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 19650 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 19653 soc.cpu.count_cycle[45]
.sym 19654 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 19656 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 19659 soc.cpu.count_cycle[46]
.sym 19660 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 19662 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 19665 soc.cpu.count_cycle[47]
.sym 19666 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 19668 clk$SB_IO_IN_$glb_clk
.sym 19669 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 19671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 19672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[0]
.sym 19673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 19674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 19675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 19676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 19677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3[2]
.sym 19680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[0]
.sym 19681 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 19682 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 19683 iomem_addr[13]
.sym 19684 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19685 iomem_addr[10]
.sym 19688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 19690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 19691 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 19692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19693 soc.cpu.timer[11]
.sym 19694 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19695 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 19696 soc.cpu.timer[21]
.sym 19697 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 19698 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 19699 soc.cpu.timer[17]
.sym 19700 soc.cpu.timer[16]
.sym 19701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 19702 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 19703 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19704 soc.cpu.count_cycle[17]
.sym 19705 soc.cpu.timer[18]
.sym 19706 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 19713 soc.cpu.count_cycle[50]
.sym 19714 soc.cpu.count_cycle[51]
.sym 19725 soc.cpu.count_cycle[54]
.sym 19726 soc.cpu.count_cycle[55]
.sym 19727 soc.cpu.count_cycle[48]
.sym 19728 soc.cpu.count_cycle[49]
.sym 19731 soc.cpu.count_cycle[52]
.sym 19732 soc.cpu.count_cycle[53]
.sym 19743 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 19746 soc.cpu.count_cycle[48]
.sym 19747 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 19749 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 19752 soc.cpu.count_cycle[49]
.sym 19753 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 19755 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 19758 soc.cpu.count_cycle[50]
.sym 19759 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 19761 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 19764 soc.cpu.count_cycle[51]
.sym 19765 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 19767 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 19770 soc.cpu.count_cycle[52]
.sym 19771 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 19773 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 19776 soc.cpu.count_cycle[53]
.sym 19777 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 19779 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 19781 soc.cpu.count_cycle[54]
.sym 19783 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 19785 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 19787 soc.cpu.count_cycle[55]
.sym 19789 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 19791 clk$SB_IO_IN_$glb_clk
.sym 19792 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19793 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 19794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 19795 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19796 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 19798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 19799 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 19800 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 19801 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]
.sym 19804 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19805 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 19807 soc.cpu.cpu_state[2]
.sym 19808 soc.cpu.cpu_state[2]
.sym 19812 soc.cpu.genblk1.pcpi_mul.rd[18]
.sym 19813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 19814 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 19815 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 19817 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 19818 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19819 iomem_wdata[8]
.sym 19820 soc.cpu.count_cycle[21]
.sym 19821 soc.cpu.count_cycle[24]
.sym 19822 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19823 soc.cpu.count_cycle[20]
.sym 19824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 19825 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 19826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 19827 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19828 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 19829 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 19834 soc.cpu.count_cycle[56]
.sym 19844 soc.cpu.count_cycle[58]
.sym 19846 soc.cpu.count_cycle[60]
.sym 19848 soc.cpu.count_cycle[62]
.sym 19849 soc.cpu.count_cycle[63]
.sym 19851 soc.cpu.count_cycle[57]
.sym 19855 soc.cpu.count_cycle[61]
.sym 19861 soc.cpu.count_cycle[59]
.sym 19866 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 19869 soc.cpu.count_cycle[56]
.sym 19870 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 19872 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 19875 soc.cpu.count_cycle[57]
.sym 19876 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 19878 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 19880 soc.cpu.count_cycle[58]
.sym 19882 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 19884 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 19886 soc.cpu.count_cycle[59]
.sym 19888 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 19890 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 19892 soc.cpu.count_cycle[60]
.sym 19894 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 19896 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 19899 soc.cpu.count_cycle[61]
.sym 19900 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 19902 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 19904 soc.cpu.count_cycle[62]
.sym 19906 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 19910 soc.cpu.count_cycle[63]
.sym 19912 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 19914 clk$SB_IO_IN_$glb_clk
.sym 19915 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 19916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 19917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 19918 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 19919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 19920 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 19921 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 19922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 19923 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 19928 iomem_wdata[12]
.sym 19931 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 19932 soc.cpu.cpu_state[4]
.sym 19933 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 19934 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19936 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 19937 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 19938 soc.cpu.pcpi_timeout_SB_LUT4_I1_O[3]
.sym 19940 soc.cpu.cpu_state[4]
.sym 19941 soc.cpu.genblk1.pcpi_mul.rd[16]
.sym 19942 soc.cpu.timer[24]
.sym 19943 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19944 soc.cpu.cpu_state[4]
.sym 19945 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 19946 soc.cpu.genblk1.pcpi_mul.rd[10]
.sym 19947 soc.cpu.genblk1.pcpi_mul.rd[11]
.sym 19948 soc.cpu.genblk1.pcpi_mul.rd[47]
.sym 19949 soc.cpu.timer[23]
.sym 19950 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 19951 soc.cpu.cpuregs_rs1[14]
.sym 19957 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 19960 soc.cpu.count_cycle[59]
.sym 19961 soc.cpu.instr_rdcycleh
.sym 19962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 19963 soc.cpu.count_instr[31]
.sym 19964 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 19965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 19967 soc.cpu.count_cycle[58]
.sym 19968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 19969 soc.cpu.instr_rdcycleh
.sym 19970 soc.cpu.count_cycle[61]
.sym 19971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 19972 soc.cpu.count_cycle[63]
.sym 19973 soc.cpu.instr_rdinstr
.sym 19976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 19978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 19980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 19982 soc.cpu.count_cycle[29]
.sym 19984 soc.cpu.count_cycle[26]
.sym 19986 soc.cpu.count_cycle[31]
.sym 19987 soc.cpu.count_instr[63]
.sym 19988 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 19990 soc.cpu.count_cycle[63]
.sym 19991 soc.cpu.instr_rdcycleh
.sym 19992 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 19993 soc.cpu.count_instr[63]
.sym 19996 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 19997 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 19998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 19999 soc.cpu.count_cycle[31]
.sym 20003 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 20004 soc.cpu.instr_rdcycleh
.sym 20005 soc.cpu.count_cycle[59]
.sym 20008 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 20009 soc.cpu.instr_rdinstr
.sym 20011 soc.cpu.count_instr[31]
.sym 20014 soc.cpu.count_cycle[29]
.sym 20015 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 20016 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 20020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 20021 soc.cpu.instr_rdcycleh
.sym 20022 soc.cpu.count_cycle[58]
.sym 20026 soc.cpu.count_cycle[26]
.sym 20027 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 20028 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20029 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20033 soc.cpu.count_cycle[61]
.sym 20034 soc.cpu.instr_rdcycleh
.sym 20035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 20039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20040 soc.cpu.genblk1.pcpi_mul.rs2[7]
.sym 20041 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[7]
.sym 20042 soc.cpu.genblk1.pcpi_mul.rs2[4]
.sym 20043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[0]
.sym 20044 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[4]
.sym 20045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 20046 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20049 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 20050 soc.cpu.instr_rdinstr
.sym 20054 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 20055 soc.cpu.pcpi_rs2[25]
.sym 20056 soc.cpu.cpu_state[4]
.sym 20057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 20060 soc.cpu.cpu_state[6]
.sym 20063 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20064 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20065 soc.cpu.timer[20]
.sym 20066 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 20067 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 20068 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 20069 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20070 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 20071 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 20072 soc.cpu.timer[30]
.sym 20073 soc.cpu.genblk1.pcpi_mul.rd[48]
.sym 20074 soc.cpu.timer[26]
.sym 20080 soc.cpu.genblk1.pcpi_mul.rd[2]
.sym 20082 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20085 soc.cpu.genblk1.pcpi_mul.rd[46]
.sym 20086 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 20087 soc.cpu.genblk1.pcpi_mul.rd[9]
.sym 20089 soc.cpu.genblk1.pcpi_mul.rd[41]
.sym 20090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20094 soc.cpu.genblk1.pcpi_mul.rd[35]
.sym 20098 soc.cpu.count_cycle[27]
.sym 20099 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 20100 soc.cpu.genblk1.pcpi_mul.rd[38]
.sym 20101 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 20102 soc.cpu.count_cycle[25]
.sym 20103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 20104 soc.cpu.genblk1.pcpi_mul.rd[6]
.sym 20107 soc.cpu.genblk1.pcpi_mul.rd[3]
.sym 20108 soc.cpu.genblk1.pcpi_mul.rd[34]
.sym 20109 soc.cpu.genblk1.pcpi_mul.rd[14]
.sym 20110 soc.cpu.genblk1.pcpi_mul.rd[39]
.sym 20111 soc.cpu.genblk1.pcpi_mul.rd[7]
.sym 20113 soc.cpu.genblk1.pcpi_mul.rd[38]
.sym 20114 soc.cpu.genblk1.pcpi_mul.rd[6]
.sym 20115 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 20116 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 20119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20120 soc.cpu.count_cycle[27]
.sym 20121 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 20122 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20125 soc.cpu.genblk1.pcpi_mul.rd[2]
.sym 20126 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 20127 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 20128 soc.cpu.genblk1.pcpi_mul.rd[34]
.sym 20131 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 20132 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 20133 soc.cpu.genblk1.pcpi_mul.rd[39]
.sym 20134 soc.cpu.genblk1.pcpi_mul.rd[7]
.sym 20137 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 20138 soc.cpu.genblk1.pcpi_mul.rd[9]
.sym 20139 soc.cpu.genblk1.pcpi_mul.rd[41]
.sym 20140 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 20143 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 20144 soc.cpu.count_cycle[25]
.sym 20145 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 20146 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20149 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 20150 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 20151 soc.cpu.genblk1.pcpi_mul.rd[14]
.sym 20152 soc.cpu.genblk1.pcpi_mul.rd[46]
.sym 20155 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 20156 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 20157 soc.cpu.genblk1.pcpi_mul.rd[35]
.sym 20158 soc.cpu.genblk1.pcpi_mul.rd[3]
.sym 20162 soc.cpu.timer[22]
.sym 20163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 20165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20166 soc.cpu.timer[23]
.sym 20167 soc.cpu.timer[19]
.sym 20168 soc.cpu.timer[17]
.sym 20169 soc.cpu.timer[20]
.sym 20171 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 20172 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 20174 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20176 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 20177 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 20178 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 20179 soc.cpu.genblk1.pcpi_mul.rd[13]
.sym 20180 iomem_wdata[6]
.sym 20181 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 20182 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20183 soc.cpu.cpu_state[3]
.sym 20185 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 20186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20187 soc.cpu.cpuregs_rs1[1]
.sym 20188 soc.cpu.timer[21]
.sym 20190 soc.cpu.cpuregs_rs1[22]
.sym 20191 soc.cpu.timer[17]
.sym 20192 soc.cpu.genblk1.pcpi_mul.rd[15]
.sym 20193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 20195 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 20197 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 20203 soc.cpu.genblk1.pcpi_mul.rs2[1]
.sym 20205 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 20212 soc.cpu.genblk1.pcpi_mul.rs2[5]
.sym 20213 soc.cpu.genblk1.pcpi_mul.rs2[8]
.sym 20219 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 20221 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 20227 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 20229 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20232 soc.cpu.genblk1.pcpi_mul.rs2[0]
.sym 20238 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 20243 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 20249 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 20254 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20257 soc.cpu.genblk1.pcpi_mul.rs2[5]
.sym 20262 soc.cpu.genblk1.pcpi_mul.rs2[0]
.sym 20263 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20269 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 20272 soc.cpu.genblk1.pcpi_mul.rs2[1]
.sym 20275 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20278 soc.cpu.genblk1.pcpi_mul.rs2[8]
.sym 20280 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20282 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 20283 clk$SB_IO_IN_$glb_clk
.sym 20285 soc.cpu.timer[31]
.sym 20286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 20289 soc.cpu.timer[30]
.sym 20290 soc.cpu.timer[29]
.sym 20291 soc.cpu.timer[27]
.sym 20292 soc.cpu.timer[21]
.sym 20295 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 20296 soc.cpu.cpu_state[4]
.sym 20297 soc.cpu.genblk1.pcpi_mul.rd[8]
.sym 20299 soc.cpu.cpu_state[2]
.sym 20300 iomem_wdata[5]
.sym 20301 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 20302 soc.cpu.timer[20]
.sym 20303 soc.cpu.genblk1.pcpi_mul.rd[12]
.sym 20304 soc.cpu.instr_retirq
.sym 20305 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 20306 soc.cpu.cpu_state[3]
.sym 20307 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 20309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 20310 soc.cpu.cpuregs_rs1[29]
.sym 20311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20312 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20313 soc.cpu.cpuregs_rs1[23]
.sym 20314 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20315 soc.cpu.pcpi_rs2[17]
.sym 20316 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 20317 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 20318 soc.cpu.pcpi_rs2[12]
.sym 20319 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 20320 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 20327 soc.cpu.mem_la_wdata[6]
.sym 20329 soc.cpu.pcpi_rs2[12]
.sym 20333 soc.cpu.genblk1.pcpi_mul.rs2[6]
.sym 20335 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 20340 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 20350 soc.cpu.genblk1.pcpi_mul.rs2[12]
.sym 20351 soc.cpu.genblk1.pcpi_mul.rs2[15]
.sym 20354 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20356 soc.cpu.genblk1.pcpi_mul.rs2[3]
.sym 20362 soc.cpu.pcpi_rs2[12]
.sym 20366 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 20372 soc.cpu.genblk1.pcpi_mul.rs2[6]
.sym 20374 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20377 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20380 soc.cpu.genblk1.pcpi_mul.rs2[15]
.sym 20384 soc.cpu.genblk1.pcpi_mul.rs2[3]
.sym 20386 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20389 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20391 soc.cpu.genblk1.pcpi_mul.rs2[12]
.sym 20398 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 20403 soc.cpu.mem_la_wdata[6]
.sym 20405 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 20406 clk$SB_IO_IN_$glb_clk
.sym 20408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[3]
.sym 20409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 20410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 20411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2[2]
.sym 20412 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[0]
.sym 20413 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 20414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 20415 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 20416 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 20419 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 20420 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20421 soc.cpu.timer[27]
.sym 20423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 20426 soc.cpu.cpu_state[4]
.sym 20427 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20429 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 20430 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 20431 soc.cpu.mem_la_wdata[6]
.sym 20432 soc.cpu.irq_pending[29]
.sym 20433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 20434 soc.cpu.timer[24]
.sym 20435 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 20436 soc.cpu.cpu_state[4]
.sym 20437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 20438 soc.cpu.timer[29]
.sym 20439 soc.cpu.timer[22]
.sym 20440 soc.cpu.cpu_state[1]
.sym 20441 soc.cpu.cpu_state[3]
.sym 20442 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 20443 soc.cpu.cpu_state[3]
.sym 20450 soc.cpu.genblk1.pcpi_mul.rs2[16]
.sym 20455 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20457 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 20464 soc.cpu.genblk1.pcpi_mul.rs2[18]
.sym 20466 soc.cpu.genblk1.pcpi_mul.rd[21]
.sym 20467 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 20469 soc.cpu.genblk1.pcpi_mul.rs2[17]
.sym 20470 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 20471 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 20475 soc.cpu.pcpi_rs2[17]
.sym 20478 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 20480 soc.cpu.genblk1.pcpi_mul.rd[53]
.sym 20482 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 20483 soc.cpu.genblk1.pcpi_mul.rd[21]
.sym 20484 soc.cpu.genblk1.pcpi_mul.rd[53]
.sym 20485 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 20488 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 20494 soc.cpu.genblk1.pcpi_mul.rs2[18]
.sym 20496 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20501 soc.cpu.genblk1.pcpi_mul.rs2[17]
.sym 20503 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20509 soc.cpu.pcpi_rs2[17]
.sym 20515 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 20518 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20519 soc.cpu.genblk1.pcpi_mul.rs2[16]
.sym 20527 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 20528 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 20529 clk$SB_IO_IN_$glb_clk
.sym 20531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[3]
.sym 20532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 20533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 20534 soc.cpu.timer[25]
.sym 20535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 20536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 20537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 20538 soc.cpu.timer[24]
.sym 20541 soc.cpu.irq_mask[25]
.sym 20543 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 20544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 20545 soc.cpu.cpu_state[4]
.sym 20546 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[27]
.sym 20548 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[31]
.sym 20549 soc.cpu.decoded_imm[26]
.sym 20550 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 20551 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 20553 soc.cpu.pcpi_rs1[25]
.sym 20554 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 20555 soc.cpu.pcpi_rs1[22]
.sym 20556 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 20557 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 20558 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 20559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 20560 soc.cpu.timer[30]
.sym 20561 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 20562 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20563 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 20565 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 20566 soc.cpu.timer[26]
.sym 20572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[3]
.sym 20574 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20575 soc.cpu.count_cycle[30]
.sym 20578 soc.cpu.genblk1.pcpi_mul.rs2[11]
.sym 20579 soc.cpu.cpu_state[2]
.sym 20582 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 20583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 20586 soc.cpu.instr_retirq
.sym 20588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[1]
.sym 20590 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 20591 soc.cpu.timer[25]
.sym 20592 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 20594 soc.cpu.irq_mask[25]
.sym 20596 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20598 soc.cpu.genblk1.pcpi_mul.rs2[9]
.sym 20599 soc.cpu.cpuregs_rs1[25]
.sym 20600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[0]
.sym 20601 soc.cpu.pcpi_rs2[11]
.sym 20602 soc.cpu.instr_timer
.sym 20603 soc.cpu.instr_maskirq
.sym 20605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 20607 soc.cpu.cpuregs_rs1[25]
.sym 20608 soc.cpu.instr_retirq
.sym 20611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[0]
.sym 20612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[3]
.sym 20613 soc.cpu.cpu_state[2]
.sym 20614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[1]
.sym 20619 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 20623 soc.cpu.timer[25]
.sym 20624 soc.cpu.irq_mask[25]
.sym 20625 soc.cpu.instr_timer
.sym 20626 soc.cpu.instr_maskirq
.sym 20630 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20632 soc.cpu.genblk1.pcpi_mul.rs2[9]
.sym 20635 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 20636 soc.cpu.genblk1.pcpi_mul.rs2[11]
.sym 20643 soc.cpu.pcpi_rs2[11]
.sym 20647 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 20648 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20649 soc.cpu.count_cycle[30]
.sym 20650 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 20651 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 20652 clk$SB_IO_IN_$glb_clk
.sym 20654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 20655 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 20657 soc.cpu.irq_mask[21]
.sym 20658 soc.cpu.irq_mask[20]
.sym 20659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 20660 soc.cpu.irq_mask[22]
.sym 20661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
.sym 20662 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 20663 soc.cpu.cpu_state[6]
.sym 20664 soc.cpu.cpu_state[6]
.sym 20665 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 20666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 20667 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20668 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 20670 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 20671 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 20672 soc.cpu.cpu_state[3]
.sym 20673 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 20674 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 20677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20678 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 20679 soc.cpu.cpuregs_rs1[1]
.sym 20680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 20681 soc.cpu.cpuregs_rs1[22]
.sym 20682 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20683 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20685 soc.cpu.cpuregs_rs1[25]
.sym 20686 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[2]
.sym 20687 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[28]
.sym 20688 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 20689 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[2]
.sym 20695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 20697 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20698 soc.cpu.irq_mask[23]
.sym 20699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[1]
.sym 20700 soc.cpu.instr_timer
.sym 20701 soc.cpu.instr_retirq
.sym 20703 soc.cpu.irq_pending[29]
.sym 20704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 20705 soc.cpu.cpu_state[2]
.sym 20706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 20707 soc.cpu.cpu_state[3]
.sym 20708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 20710 soc.cpu.timer[29]
.sym 20712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20713 soc.cpu.timer[23]
.sym 20714 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[31]
.sym 20715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20716 soc.cpu.cpuregs_rs1[29]
.sym 20717 soc.cpu.irq_pending[31]
.sym 20718 soc.cpu.irq_mask[29]
.sym 20719 soc.cpu.cpuregs_rs1[23]
.sym 20720 soc.cpu.instr_maskirq
.sym 20723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 20724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[3]
.sym 20725 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[0]
.sym 20729 soc.cpu.irq_mask[29]
.sym 20731 soc.cpu.irq_pending[29]
.sym 20734 soc.cpu.instr_timer
.sym 20735 soc.cpu.instr_maskirq
.sym 20736 soc.cpu.irq_mask[23]
.sym 20737 soc.cpu.timer[23]
.sym 20740 soc.cpu.instr_retirq
.sym 20741 soc.cpu.cpuregs_rs1[23]
.sym 20742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 20743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 20746 soc.cpu.cpuregs_rs1[29]
.sym 20747 soc.cpu.instr_retirq
.sym 20748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 20749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 20752 soc.cpu.instr_maskirq
.sym 20753 soc.cpu.instr_timer
.sym 20754 soc.cpu.timer[29]
.sym 20755 soc.cpu.irq_mask[29]
.sym 20758 soc.cpu.cpu_state[3]
.sym 20759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20760 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[31]
.sym 20761 soc.cpu.irq_pending[31]
.sym 20764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 20765 soc.cpu.cpu_state[2]
.sym 20766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 20770 soc.cpu.cpu_state[2]
.sym 20771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[3]
.sym 20772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[0]
.sym 20773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[1]
.sym 20774 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20775 clk$SB_IO_IN_$glb_clk
.sym 20776 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20777 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 20778 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 20779 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 20780 soc.cpu.cpuregs_rs1[11]
.sym 20781 soc.cpu.timer[28]
.sym 20782 soc.cpu.timer[26]
.sym 20784 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 20785 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20789 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 20791 soc.cpu.pcpi_rs1[25]
.sym 20792 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 20793 soc.cpu.cpu_state[3]
.sym 20795 soc.cpu.cpu_state[3]
.sym 20797 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 20798 soc.cpu.cpu_state[2]
.sym 20799 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 20801 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 20802 soc.cpu.cpuregs_rs1[29]
.sym 20803 soc.cpu.cpuregs_rs1[26]
.sym 20804 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20805 soc.cpu.cpuregs_rs1[23]
.sym 20806 soc.cpu.cpuregs_rs1[24]
.sym 20807 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20808 soc.cpu.irq_mask[24]
.sym 20809 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 20810 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 20811 soc.cpu.irq_pending[17]
.sym 20812 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 20818 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[27]
.sym 20819 soc.cpu.timer[27]
.sym 20820 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20822 soc.cpu.instr_maskirq
.sym 20823 soc.cpu.irq_pending[24]
.sym 20824 soc.cpu.irq_pending[21]
.sym 20826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 20827 soc.cpu.instr_retirq
.sym 20828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20829 soc.cpu.irq_mask[21]
.sym 20830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[3]
.sym 20831 soc.cpu.irq_mask[27]
.sym 20832 soc.cpu.irq_mask[24]
.sym 20836 soc.cpu.cpu_state[2]
.sym 20838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20839 soc.cpu.cpuregs_rs1[27]
.sym 20840 soc.cpu.cpu_state[3]
.sym 20841 soc.cpu.instr_timer
.sym 20842 soc.cpu.cpu_state[3]
.sym 20844 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 20845 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[1]
.sym 20846 soc.cpu.irq_pending[27]
.sym 20847 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[28]
.sym 20848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]
.sym 20849 soc.cpu.cpu_state[4]
.sym 20851 soc.cpu.irq_mask[27]
.sym 20852 soc.cpu.timer[27]
.sym 20853 soc.cpu.instr_maskirq
.sym 20854 soc.cpu.instr_timer
.sym 20857 soc.cpu.cpu_state[3]
.sym 20858 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[28]
.sym 20859 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 20860 soc.cpu.cpu_state[4]
.sym 20863 soc.cpu.irq_mask[27]
.sym 20864 soc.cpu.irq_pending[27]
.sym 20869 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 20870 soc.cpu.instr_retirq
.sym 20871 soc.cpu.cpuregs_rs1[27]
.sym 20872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 20875 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[27]
.sym 20876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20877 soc.cpu.cpu_state[3]
.sym 20878 soc.cpu.irq_pending[27]
.sym 20881 soc.cpu.irq_pending[24]
.sym 20883 soc.cpu.irq_mask[24]
.sym 20887 soc.cpu.irq_mask[21]
.sym 20889 soc.cpu.irq_pending[21]
.sym 20893 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[3]
.sym 20894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[1]
.sym 20895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]
.sym 20896 soc.cpu.cpu_state[2]
.sym 20897 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20898 clk$SB_IO_IN_$glb_clk
.sym 20899 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20900 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 20901 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 20902 soc.cpu.irq_pending[20]
.sym 20903 soc.cpu.irq_pending[17]
.sym 20904 soc.cpu.cpuregs_rs1[14]
.sym 20905 soc.cpu.irq_pending[22]
.sym 20906 soc.cpu.irq_pending[19]
.sym 20907 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 20909 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 20910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 20911 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 20912 soc.cpu.pcpi_rs2[11]
.sym 20914 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 20915 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 20918 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20919 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 20920 soc.cpu.pcpi_rs2[11]
.sym 20921 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 20922 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 20923 soc.cpu.mem_la_wdata[6]
.sym 20924 soc.cpu.cpu_state[1]
.sym 20925 soc.cpu.cpuregs_rs1[27]
.sym 20926 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 20927 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 20928 soc.cpu.cpu_state[3]
.sym 20929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 20930 soc.cpu.decoded_imm[25]
.sym 20931 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 20932 soc.cpu.cpu_state[4]
.sym 20933 soc.cpu.irq_pending[16]
.sym 20934 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 20935 soc.cpu.irq_mask[29]
.sym 20941 soc.cpu.irq_pending[28]
.sym 20943 soc.cpu.cpu_state[4]
.sym 20944 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[0]
.sym 20949 soc.cpu.irq_pending[29]
.sym 20950 soc.cpu.irq_pending[26]
.sym 20951 soc.cpu.irq_pending[27]
.sym 20952 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20954 soc.cpu.irq_pending[24]
.sym 20957 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[3]
.sym 20959 soc.cpu.cpuregs_rs1[27]
.sym 20960 soc.cpu.cpu_state[3]
.sym 20961 soc.cpu.irq_pending[30]
.sym 20962 soc.cpu.irq_pending[31]
.sym 20965 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 20966 soc.cpu.cpuregs_rs1[24]
.sym 20967 soc.cpu.cpu_state[6]
.sym 20968 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0[0]
.sym 20969 soc.cpu.irq_pending[25]
.sym 20970 soc.cpu.irq_mask[27]
.sym 20971 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 20972 soc.cpu.cpu_state[2]
.sym 20975 soc.cpu.cpu_state[3]
.sym 20976 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0[0]
.sym 20977 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 20981 soc.cpu.cpuregs_rs1[24]
.sym 20986 soc.cpu.cpu_state[4]
.sym 20987 soc.cpu.cpu_state[6]
.sym 20988 soc.cpu.cpu_state[2]
.sym 20989 soc.cpu.cpu_state[3]
.sym 20992 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[0]
.sym 20993 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[3]
.sym 20994 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 20995 soc.cpu.cpu_state[2]
.sym 20999 soc.cpu.irq_pending[27]
.sym 21000 soc.cpu.irq_mask[27]
.sym 21007 soc.cpu.cpuregs_rs1[27]
.sym 21010 soc.cpu.irq_pending[26]
.sym 21011 soc.cpu.irq_pending[27]
.sym 21012 soc.cpu.irq_pending[24]
.sym 21013 soc.cpu.irq_pending[25]
.sym 21016 soc.cpu.irq_pending[31]
.sym 21017 soc.cpu.irq_pending[28]
.sym 21018 soc.cpu.irq_pending[29]
.sym 21019 soc.cpu.irq_pending[30]
.sym 21020 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 21021 clk$SB_IO_IN_$glb_clk
.sym 21022 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21023 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[3]
.sym 21024 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 21025 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 21026 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 21027 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 21028 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 21029 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 21030 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[3]
.sym 21035 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21036 soc.cpu.cpuregs_rs1[15]
.sym 21037 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 21038 soc.cpu.irq_pending[17]
.sym 21041 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 21042 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21043 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21044 soc.cpu.pcpi_rs1[25]
.sym 21045 soc.cpu.pcpi_rs1[26]
.sym 21046 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 21047 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21048 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 21049 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 21050 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21051 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 21052 soc.cpu.pcpi_rs1[26]
.sym 21053 soc.cpu.reg_pc[19]
.sym 21054 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 21055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 21056 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 21057 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21058 soc.cpu.pcpi_rs1[22]
.sym 21065 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 21066 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[3]
.sym 21067 soc.cpu.pcpi_rs1[22]
.sym 21068 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21069 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[3]
.sym 21070 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 21071 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[0]
.sym 21073 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 21074 soc.cpu.irq_mask[26]
.sym 21075 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 21076 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[0]
.sym 21077 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[0]
.sym 21078 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 21080 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[3]
.sym 21081 soc.cpu.irq_pending[26]
.sym 21082 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 21083 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 21084 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21086 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21087 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[0]
.sym 21089 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 21090 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21091 soc.cpu.cpu_state[4]
.sym 21092 soc.cpu.cpu_state[4]
.sym 21094 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 21095 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[3]
.sym 21097 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 21098 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[3]
.sym 21099 soc.cpu.cpu_state[4]
.sym 21100 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[0]
.sym 21103 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[0]
.sym 21104 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[3]
.sym 21105 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 21106 soc.cpu.cpu_state[4]
.sym 21110 soc.cpu.irq_mask[26]
.sym 21112 soc.cpu.irq_pending[26]
.sym 21115 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 21116 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21117 soc.cpu.pcpi_rs1[22]
.sym 21118 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 21121 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[3]
.sym 21122 soc.cpu.cpu_state[4]
.sym 21123 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[0]
.sym 21124 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 21127 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 21128 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21129 soc.cpu.cpu_state[4]
.sym 21130 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 21133 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[3]
.sym 21134 soc.cpu.cpu_state[4]
.sym 21135 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 21136 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[0]
.sym 21139 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 21140 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 21141 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 21142 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21143 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 21144 clk$SB_IO_IN_$glb_clk
.sym 21146 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[3]
.sym 21147 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21148 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 21149 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 21150 soc.cpu.irq_pending[16]
.sym 21151 soc.cpu.irq_pending[23]
.sym 21152 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 21153 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[3]
.sym 21154 soc.cpu.cpuregs_waddr[1]
.sym 21157 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 21158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 21159 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 21160 soc.cpu.cpuregs_rs1[17]
.sym 21161 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 21162 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 21163 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 21164 soc.cpu.latched_is_lh
.sym 21166 soc.cpu.cpuregs_waddr[2]
.sym 21167 soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O[0]
.sym 21168 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 21169 soc.cpu.is_lui_auipc_jal
.sym 21170 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 21171 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 21172 soc.cpu.cpuregs_rs1[19]
.sym 21173 soc.cpu.cpuregs_rs1[22]
.sym 21174 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 21175 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 21176 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 21177 soc.cpu.cpuregs_rs1[25]
.sym 21178 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[2]
.sym 21179 soc.cpu.cpu_state[5]
.sym 21180 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 21181 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[2]
.sym 21187 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[0]
.sym 21188 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 21189 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21191 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 21192 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 21193 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 21194 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[3]
.sym 21195 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 21196 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 21197 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[1]
.sym 21198 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[0]
.sym 21199 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1[0]
.sym 21200 soc.cpu.cpu_state[4]
.sym 21201 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 21203 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[3]
.sym 21204 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[0]
.sym 21205 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 21206 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1[2]
.sym 21208 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21209 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1[1]
.sym 21210 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[3]
.sym 21211 soc.cpu.cpu_state[4]
.sym 21212 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 21214 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 21215 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21217 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 21218 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 21220 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 21221 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 21222 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21223 soc.cpu.cpu_state[4]
.sym 21226 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 21227 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 21228 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[1]
.sym 21229 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 21232 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 21233 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 21234 soc.cpu.cpu_state[4]
.sym 21235 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21238 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 21239 soc.cpu.cpu_state[4]
.sym 21240 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[3]
.sym 21241 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[0]
.sym 21244 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[3]
.sym 21245 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[1]
.sym 21246 soc.cpu.cpu_state[4]
.sym 21247 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[0]
.sym 21250 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 21251 soc.cpu.cpu_state[4]
.sym 21252 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 21253 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 21256 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 21257 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[3]
.sym 21258 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[0]
.sym 21259 soc.cpu.cpu_state[4]
.sym 21262 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1[0]
.sym 21264 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1[2]
.sym 21265 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1[1]
.sym 21266 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 21267 clk$SB_IO_IN_$glb_clk
.sym 21269 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 21270 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21271 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21272 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1[2]
.sym 21273 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 21274 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21275 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 21276 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 21277 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 21282 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 21283 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 21285 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21287 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 21288 soc.cpu.cpu_state[4]
.sym 21291 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 21292 soc.cpu.cpuregs_wrdata[15]
.sym 21293 soc.cpu.cpuregs_rs1[24]
.sym 21294 soc.cpu.cpuregs_rs1[29]
.sym 21295 soc.cpu.cpuregs_rs1[26]
.sym 21296 soc.cpu.pcpi_rs1[22]
.sym 21297 soc.cpu.cpuregs_rs1[23]
.sym 21298 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 21299 soc.cpu.is_lui_auipc_jal
.sym 21300 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 21301 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21302 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 21303 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 21304 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 21310 soc.cpu.irq_pending[25]
.sym 21311 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21312 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21313 soc.cpu.pcpi_rs1[22]
.sym 21318 soc.cpu.cpuregs_rs1[29]
.sym 21319 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 21320 soc.cpu.reg_pc[27]
.sym 21321 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21324 soc.cpu.reg_pc[26]
.sym 21325 soc.cpu.is_lui_auipc_jal
.sym 21327 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21329 soc.cpu.cpuregs_rs1[25]
.sym 21330 soc.cpu.cpuregs_rs1[27]
.sym 21331 soc.cpu.irq_mask[25]
.sym 21334 soc.cpu.cpuregs_rs1[23]
.sym 21337 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 21338 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21339 soc.cpu.cpu_state[4]
.sym 21340 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 21341 soc.cpu.cpuregs_rs1[26]
.sym 21343 soc.cpu.is_lui_auipc_jal
.sym 21344 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21345 soc.cpu.cpuregs_rs1[26]
.sym 21346 soc.cpu.reg_pc[26]
.sym 21350 soc.cpu.irq_pending[25]
.sym 21351 soc.cpu.irq_mask[25]
.sym 21355 soc.cpu.cpu_state[4]
.sym 21356 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21357 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21358 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21363 soc.cpu.cpuregs_rs1[23]
.sym 21367 soc.cpu.cpuregs_rs1[27]
.sym 21368 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21369 soc.cpu.is_lui_auipc_jal
.sym 21370 soc.cpu.reg_pc[27]
.sym 21373 soc.cpu.cpuregs_rs1[25]
.sym 21379 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 21380 soc.cpu.pcpi_rs1[22]
.sym 21381 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 21382 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 21385 soc.cpu.cpuregs_rs1[29]
.sym 21389 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 21390 clk$SB_IO_IN_$glb_clk
.sym 21391 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21392 soc.cpu.cpuregs_rs1[23]
.sym 21393 soc.cpu.cpuregs_rs1[31]
.sym 21394 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[1]
.sym 21395 soc.cpu.cpuregs_rs1[25]
.sym 21396 soc.cpu.cpuregs_rs1[27]
.sym 21397 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[1]
.sym 21398 soc.cpu.cpuregs_rs1[24]
.sym 21399 soc.cpu.cpuregs_rs1[26]
.sym 21401 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 21404 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 21405 soc.cpu.is_lui_auipc_jal
.sym 21407 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 21408 soc.cpu.cpu_state[4]
.sym 21410 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21411 soc.cpu.cpuregs_waddr[1]
.sym 21413 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21414 soc.cpu.pcpi_rs2[22]
.sym 21415 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21416 soc.cpu.cpu_state[4]
.sym 21417 soc.cpu.cpuregs_rs1[27]
.sym 21419 soc.cpu.cpu_state[6]
.sym 21420 soc.cpu.cpu_state[1]
.sym 21421 soc.cpu.decoded_imm[25]
.sym 21422 soc.cpu.pcpi_rs1[25]
.sym 21423 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 21424 soc.cpu.cpu_state[3]
.sym 21426 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 21427 soc.cpu.irq_mask[29]
.sym 21433 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 21434 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21435 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[3]
.sym 21436 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[1]
.sym 21437 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21438 soc.cpu.reg_pc[31]
.sym 21439 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[0]
.sym 21441 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 21442 soc.cpu.cpu_state[4]
.sym 21444 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 21445 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 21446 soc.cpu.reg_pc[30]
.sym 21447 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1[31]
.sym 21449 soc.cpu.cpu_state[4]
.sym 21450 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[2]
.sym 21451 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[1]
.sym 21452 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 21453 soc.cpu.is_lui_auipc_jal
.sym 21454 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21456 soc.cpu.pcpi_rs1[22]
.sym 21457 soc.cpu.cpu_state[4]
.sym 21458 soc.cpu.cpuregs_rs1[31]
.sym 21459 soc.cpu.cpuregs_rs1[30]
.sym 21460 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 21462 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 21464 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21466 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21467 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1[31]
.sym 21468 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 21469 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21472 soc.cpu.cpu_state[4]
.sym 21473 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[3]
.sym 21474 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 21475 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[0]
.sym 21478 soc.cpu.cpu_state[4]
.sym 21479 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 21480 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[1]
.sym 21481 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21484 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21485 soc.cpu.is_lui_auipc_jal
.sym 21486 soc.cpu.cpuregs_rs1[30]
.sym 21487 soc.cpu.reg_pc[30]
.sym 21490 soc.cpu.is_lui_auipc_jal
.sym 21491 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21492 soc.cpu.cpuregs_rs1[31]
.sym 21493 soc.cpu.reg_pc[31]
.sym 21496 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21498 soc.cpu.cpu_state[4]
.sym 21502 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 21503 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 21504 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 21505 soc.cpu.pcpi_rs1[22]
.sym 21508 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[1]
.sym 21509 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21510 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[2]
.sym 21511 soc.cpu.cpu_state[4]
.sym 21512 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 21513 clk$SB_IO_IN_$glb_clk
.sym 21515 soc.cpu.cpu_state[1]
.sym 21516 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 21517 soc.cpu.cpuregs_rs1[30]
.sym 21518 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 21519 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 21520 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 21521 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 21522 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[1]
.sym 21527 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21528 soc.cpu.cpuregs_rs1[28]
.sym 21529 soc.cpu.pcpi_rs2[26]
.sym 21530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 21531 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 21532 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21533 soc.cpu.cpuregs.regs.1.1_RDATA_6[0]
.sym 21534 soc.cpu.reg_pc[30]
.sym 21535 soc.cpu.pcpi_rs2[25]
.sym 21536 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 21537 soc.cpu.pcpi_rs1[25]
.sym 21538 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21539 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21541 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21543 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 21546 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 21548 soc.cpu.cpu_state[1]
.sym 21550 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 21556 soc.cpu.cpu_state[4]
.sym 21558 soc.cpu.cpu_state[0]
.sym 21559 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21560 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I1[0]
.sym 21561 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 21562 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 21564 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 21568 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 21569 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 21570 soc.cpu.pcpi_timeout_SB_LUT4_I1_1_O[1]
.sym 21574 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 21575 soc.cpu.cpu_state[2]
.sym 21576 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 21577 soc.cpu.mem_wordsize[0]
.sym 21580 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 21582 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 21583 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21585 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 21587 soc.cpu.mem_do_rdata
.sym 21589 soc.cpu.mem_do_rdata
.sym 21590 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21591 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 21595 soc.cpu.cpu_state[2]
.sym 21596 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 21602 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 21603 soc.cpu.cpu_state[4]
.sym 21604 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 21607 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 21609 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21613 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 21614 soc.cpu.mem_wordsize[0]
.sym 21615 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 21616 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 21619 soc.cpu.pcpi_timeout_SB_LUT4_I1_1_O[1]
.sym 21620 soc.cpu.cpu_state[0]
.sym 21621 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 21622 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21625 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 21626 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 21627 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I1[0]
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21638 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 21639 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 21640 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 21641 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 21642 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 21643 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_I3[3]
.sym 21644 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21645 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 21647 soc.cpu.decoded_imm[19]
.sym 21650 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 21651 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 21652 soc.cpu.cpu_state[0]
.sym 21653 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 21654 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 21656 soc.cpu.cpuregs_wrdata[30]
.sym 21657 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 21658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21660 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 21661 soc.cpu.cpuregs_rs1[30]
.sym 21662 soc.cpu.cpu_state[3]
.sym 21663 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 21664 soc.cpu.cpu_state[6]
.sym 21665 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 21666 soc.cpu.cpu_state[5]
.sym 21667 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 21669 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21670 soc.cpu.cpu_state[4]
.sym 21671 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 21672 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[1]
.sym 21673 soc.cpu.mem_do_rdata
.sym 21679 soc.cpu.cpu_state[1]
.sym 21681 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 21682 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21683 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 21684 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 21685 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 21687 soc.cpu.instr_ecall_ebreak
.sym 21688 soc.cpu.pcpi_int_ready
.sym 21689 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 21690 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 21691 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 21692 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21693 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 21701 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 21703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21705 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21706 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 21708 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 21710 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 21712 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 21713 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 21714 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 21718 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21719 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 21720 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 21721 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 21724 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 21725 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21726 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 21730 soc.cpu.instr_ecall_ebreak
.sym 21731 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 21732 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 21733 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 21736 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 21737 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 21738 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21742 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 21743 soc.cpu.cpu_state[1]
.sym 21744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21745 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 21748 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 21749 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 21750 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 21751 soc.cpu.instr_ecall_ebreak
.sym 21755 soc.cpu.pcpi_int_ready
.sym 21757 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 21759 clk$SB_IO_IN_$glb_clk
.sym 21761 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 21762 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 21763 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21764 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 21765 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 21766 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 21767 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 21768 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 21770 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 21773 soc.cpu.cpu_state[4]
.sym 21774 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 21775 soc.cpu.cpuregs.regs.0.1_RDATA_1[0]
.sym 21776 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 21777 soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
.sym 21779 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 21780 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 21781 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 21783 soc.cpu.instr_ecall_ebreak
.sym 21784 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21786 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 21787 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21789 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 21790 soc.cpu.cpu_state[3]
.sym 21791 soc.cpu.instr_jalr
.sym 21793 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21796 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 21805 $PACKER_GND_NET
.sym 21806 soc.cpu.is_sll_srl_sra
.sym 21807 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 21810 soc.cpu.is_lui_auipc_jal
.sym 21811 soc.cpu.cpu_state[6]
.sym 21812 soc.cpu.cpu_state[5]
.sym 21813 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21814 soc.cpu.is_sll_srl_sra
.sym 21818 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 21820 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 21821 soc.cpu.cpu_state[2]
.sym 21823 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[1]
.sym 21824 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 21826 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 21827 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 21829 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 21831 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 21837 soc.cpu.cpu_state[6]
.sym 21838 soc.cpu.cpu_state[5]
.sym 21841 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 21842 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 21843 soc.cpu.is_sll_srl_sra
.sym 21844 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 21847 soc.cpu.is_sll_srl_sra
.sym 21848 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[1]
.sym 21849 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 21850 soc.cpu.cpu_state[2]
.sym 21853 soc.cpu.cpu_state[2]
.sym 21855 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 21859 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21860 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[1]
.sym 21861 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 21862 soc.cpu.is_lui_auipc_jal
.sym 21865 soc.cpu.is_lui_auipc_jal
.sym 21866 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21867 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 21868 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 21871 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 21872 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[1]
.sym 21873 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 21874 soc.cpu.cpu_state[2]
.sym 21877 $PACKER_GND_NET
.sym 21881 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 21882 clk$SB_IO_IN_$glb_clk
.sym 21883 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 21884 soc.cpu.latched_is_lb_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 21885 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 21886 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 21887 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 21888 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 21889 soc.cpu.mem_do_rdata
.sym 21890 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21891 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 21896 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 21897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 21898 soc.cpu.cpuregs.regs.0.1_RDATA_9[0]
.sym 21899 $PACKER_GND_NET
.sym 21901 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 21902 soc.cpu.cpuregs_waddr[1]
.sym 21903 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 21904 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 21905 soc.cpu.mem_la_wdata[6]
.sym 21906 soc.cpu.is_lui_auipc_jal
.sym 21907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 21908 soc.cpu.cpu_state[1]
.sym 21909 soc.cpu.cpu_state[3]
.sym 21911 soc.cpu.mem_do_rdata
.sym 21912 soc.cpu.cpu_state[1]
.sym 21915 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 21917 soc.cpu.decoded_imm[25]
.sym 21918 soc.cpu.cpu_state[6]
.sym 21919 soc.cpu.pcpi_rs1[25]
.sym 21925 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 21928 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 21931 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 21932 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 21933 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 21934 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 21935 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21936 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 21938 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 21939 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 21940 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 21942 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 21943 soc.cpu.cpu_state[5]
.sym 21945 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 21946 soc.cpu.mem_do_rdata
.sym 21947 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21950 soc.cpu.cpu_state[6]
.sym 21951 soc.cpu.cpu_state[5]
.sym 21952 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21955 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 21958 soc.cpu.cpu_state[6]
.sym 21959 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 21960 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21961 soc.cpu.mem_do_rdata
.sym 21964 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 21965 soc.cpu.cpu_state[6]
.sym 21966 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 21967 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 21970 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 21971 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 21972 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 21973 soc.cpu.cpu_state[5]
.sym 21976 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 21977 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 21978 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 21979 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 21982 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 21983 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 21984 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 21985 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 21989 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 21991 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21994 soc.cpu.cpu_state[5]
.sym 21995 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 21996 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21997 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 22000 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 22001 soc.cpu.cpu_state[5]
.sym 22002 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 22003 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22007 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 22009 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 22010 soc.cpu.decoder_pseudo_trigger
.sym 22011 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 22013 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 22014 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 22016 soc.cpu.mem_do_rdata
.sym 22019 soc.cpu.instr_lw_SB_LUT4_I2_O[2]
.sym 22020 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 22021 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22022 soc.cpu.reg_pc[26]
.sym 22023 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 22024 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 22025 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 22026 $PACKER_GND_NET
.sym 22027 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 22028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22029 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 22030 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 22031 soc.cpu.latched_is_lb
.sym 22035 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 22037 soc.cpu.instr_lhu_SB_LUT4_I2_O[2]
.sym 22040 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 22048 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 22049 soc.cpu.cpu_state[6]
.sym 22050 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 22051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 22052 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 22053 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 22054 soc.cpu.instr_lbu
.sym 22055 soc.cpu.instr_lw_SB_LUT4_I2_O[0]
.sym 22056 soc.cpu.instr_lw_SB_LUT4_I2_O[2]
.sym 22059 soc.cpu.instr_lb
.sym 22060 soc.cpu.mem_wordsize[0]
.sym 22061 soc.cpu.instr_blt_SB_LUT4_I1_1_O[3]
.sym 22068 soc.cpu.instr_lhu_SB_LUT4_I0_O[0]
.sym 22070 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 22072 soc.cpu.cpu_state[1]
.sym 22073 soc.cpu.instr_lh
.sym 22075 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 22076 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 22078 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 22081 soc.cpu.instr_lbu
.sym 22082 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 22083 soc.cpu.instr_lb
.sym 22087 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 22088 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 22089 soc.cpu.mem_wordsize[0]
.sym 22090 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 22093 soc.cpu.instr_lh
.sym 22094 soc.cpu.cpu_state[6]
.sym 22099 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 22100 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 22101 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 22102 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 22106 soc.cpu.cpu_state[6]
.sym 22107 soc.cpu.instr_lb
.sym 22111 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 22112 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 22113 soc.cpu.cpu_state[1]
.sym 22114 soc.cpu.instr_lhu_SB_LUT4_I0_O[0]
.sym 22117 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 22118 soc.cpu.instr_lw_SB_LUT4_I2_O[2]
.sym 22119 soc.cpu.instr_blt_SB_LUT4_I1_1_O[3]
.sym 22120 soc.cpu.instr_lw_SB_LUT4_I2_O[0]
.sym 22123 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 22124 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 22125 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 22126 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 22127 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 22128 clk$SB_IO_IN_$glb_clk
.sym 22129 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22130 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]
.sym 22131 soc.cpu.instr_lh
.sym 22133 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 22134 soc.cpu.instr_lhu_SB_LUT4_I0_O[0]
.sym 22137 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 22138 soc.cpu.latched_is_lb
.sym 22141 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 22142 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 22143 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 22144 soc.cpu.instr_srli_SB_LUT4_I2_O[3]
.sym 22145 soc.cpu.latched_store
.sym 22146 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 22147 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 22149 led1$SB_IO_OUT
.sym 22150 soc.cpu.instr_jalr
.sym 22151 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 22152 soc.cpu.cpu_state[2]
.sym 22153 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 22155 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22172 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 22173 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 22174 soc.cpu.instr_lb
.sym 22175 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 22176 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22177 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 22178 soc.cpu.instr_lhu
.sym 22180 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 22184 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22185 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 22186 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 22191 soc.cpu.instr_lhu_SB_LUT4_I0_O[1]
.sym 22193 soc.cpu.instr_lbu
.sym 22196 soc.cpu.instr_lh
.sym 22198 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 22199 soc.cpu.instr_lhu_SB_LUT4_I0_O[0]
.sym 22202 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 22204 soc.cpu.instr_lhu_SB_LUT4_I0_O[1]
.sym 22205 soc.cpu.instr_lhu_SB_LUT4_I0_O[0]
.sym 22212 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 22213 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 22216 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 22218 soc.cpu.instr_lh
.sym 22219 soc.cpu.instr_lhu
.sym 22223 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22225 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 22228 soc.cpu.instr_lh
.sym 22229 soc.cpu.instr_lhu
.sym 22230 soc.cpu.instr_lbu
.sym 22231 soc.cpu.instr_lb
.sym 22234 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 22235 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 22237 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 22240 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 22242 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 22247 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22249 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 22250 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 22251 clk$SB_IO_IN_$glb_clk
.sym 22266 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22268 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 22270 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 22272 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22275 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22295 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 22304 soc.cpu.instr_lhu_SB_LUT4_I2_O[3]
.sym 22309 soc.cpu.instr_lhu_SB_LUT4_I2_O[2]
.sym 22310 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 22339 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 22340 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 22341 soc.cpu.instr_lhu_SB_LUT4_I2_O[2]
.sym 22342 soc.cpu.instr_lhu_SB_LUT4_I2_O[3]
.sym 22374 clk$SB_IO_IN_$glb_clk
.sym 22394 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 22409 led2$SB_IO_OUT
.sym 22637 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22657 led1$SB_IO_OUT
.sym 22667 led1$SB_IO_OUT
.sym 22691 led1$SB_IO_OUT
.sym 22732 soc.cpu.count_cycle[0]
.sym 22734 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 22739 soc.cpu.timer[26]
.sym 22743 soc.cpu.timer[22]
.sym 22744 $PACKER_VCC_NET
.sym 22745 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 22746 soc.cpu.timer[31]
.sym 22766 soc.memory.rdata_0[0]
.sym 22767 soc.cpu.count_cycle[3]
.sym 22771 soc.memory.rdata_1[1]
.sym 22772 iomem_addr[16]
.sym 22773 soc.cpu.count_cycle[1]
.sym 22775 soc.memory.rdata_0[1]
.sym 22776 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22777 soc.memory.rdata_1[0]
.sym 22780 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 22784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 22785 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 22786 iomem_addr[16]
.sym 22789 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 22793 soc.cpu.count_cycle[0]
.sym 22797 soc.memory.rdata_1[0]
.sym 22799 soc.memory.rdata_0[0]
.sym 22800 iomem_addr[16]
.sym 22809 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 22810 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 22811 soc.cpu.count_cycle[1]
.sym 22812 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22815 soc.cpu.count_cycle[3]
.sym 22816 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 22817 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 22818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 22821 soc.memory.rdata_0[1]
.sym 22822 soc.memory.rdata_1[1]
.sym 22823 iomem_addr[16]
.sym 22830 soc.cpu.count_cycle[0]
.sym 22844 clk$SB_IO_IN_$glb_clk
.sym 22845 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22861 soc.cpu.cpuregs_rs1[27]
.sym 22864 soc.memory.rdata_0[0]
.sym 22865 soc.memory.rdata_1[15]
.sym 22866 soc.memory.rdata_0[9]
.sym 22868 soc.memory.wen[0]
.sym 22871 soc.memory.rdata_0[15]
.sym 22872 soc.memory.rdata_0[14]
.sym 22873 soc.memory.rdata_0[10]
.sym 22879 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 22880 $PACKER_VCC_NET
.sym 22890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]
.sym 22892 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[2]
.sym 22898 $PACKER_VCC_NET
.sym 22900 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 22901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 22902 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 22906 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 22910 soc.cpu.timer[13]
.sym 22911 soc.cpu.timer[9]
.sym 22912 soc.cpu.timer[8]
.sym 22915 $PACKER_VCC_NET
.sym 22928 $PACKER_VCC_NET
.sym 22929 soc.cpu.timer[7]
.sym 22933 soc.cpu.timer[6]
.sym 22934 soc.cpu.timer[2]
.sym 22936 $PACKER_VCC_NET
.sym 22939 soc.cpu.timer[4]
.sym 22941 soc.cpu.timer[3]
.sym 22951 soc.cpu.timer[1]
.sym 22952 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 22955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 22959 $nextpnr_ICESTORM_LC_9$O
.sym 22962 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 22965 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22967 $PACKER_VCC_NET
.sym 22968 soc.cpu.timer[1]
.sym 22971 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 22973 soc.cpu.timer[2]
.sym 22974 $PACKER_VCC_NET
.sym 22975 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22977 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 22979 $PACKER_VCC_NET
.sym 22980 soc.cpu.timer[3]
.sym 22981 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 22983 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 22985 soc.cpu.timer[4]
.sym 22986 $PACKER_VCC_NET
.sym 22987 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 22989 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 22991 $PACKER_VCC_NET
.sym 22992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 22993 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 22995 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 22997 $PACKER_VCC_NET
.sym 22998 soc.cpu.timer[6]
.sym 22999 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 23001 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 23003 soc.cpu.timer[7]
.sym 23004 $PACKER_VCC_NET
.sym 23005 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 23019 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 23022 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 23023 soc.cpu.timer[7]
.sym 23024 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 23025 $PACKER_VCC_NET
.sym 23027 soc.cpu.timer[4]
.sym 23028 soc.memory.wen[1]
.sym 23029 soc.cpu.timer[6]
.sym 23031 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 23034 soc.cpu.timer[27]
.sym 23036 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 23037 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 23038 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 23039 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 23043 soc.cpu.timer[14]
.sym 23045 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 23051 $PACKER_VCC_NET
.sym 23056 soc.cpu.timer[10]
.sym 23059 $PACKER_VCC_NET
.sym 23060 soc.cpu.timer[12]
.sym 23069 soc.cpu.timer[14]
.sym 23074 soc.cpu.timer[11]
.sym 23075 soc.cpu.timer[13]
.sym 23076 soc.cpu.timer[9]
.sym 23077 soc.cpu.timer[8]
.sym 23079 soc.cpu.timer[15]
.sym 23082 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 23084 $PACKER_VCC_NET
.sym 23085 soc.cpu.timer[8]
.sym 23086 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 23088 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 23090 $PACKER_VCC_NET
.sym 23091 soc.cpu.timer[9]
.sym 23092 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 23094 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 23096 $PACKER_VCC_NET
.sym 23097 soc.cpu.timer[10]
.sym 23098 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 23100 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 23102 $PACKER_VCC_NET
.sym 23103 soc.cpu.timer[11]
.sym 23104 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 23106 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 23108 soc.cpu.timer[12]
.sym 23109 $PACKER_VCC_NET
.sym 23110 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 23112 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 23114 soc.cpu.timer[13]
.sym 23115 $PACKER_VCC_NET
.sym 23116 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 23118 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 23120 soc.cpu.timer[14]
.sym 23121 $PACKER_VCC_NET
.sym 23122 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 23124 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 23126 soc.cpu.timer[15]
.sym 23127 $PACKER_VCC_NET
.sym 23128 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 23142 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 23144 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 23145 iomem_addr[16]
.sym 23146 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 23147 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 23148 soc.cpu.timer[2]
.sym 23149 soc.memory.wen[1]
.sym 23150 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23151 soc.cpu.cpu_state[4]
.sym 23152 soc.cpu.timer[3]
.sym 23153 soc.cpu.pcpi_rs1[10]
.sym 23154 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 23155 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 23156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]
.sym 23158 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 23159 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 23160 soc.cpu.timer[11]
.sym 23163 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 23166 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 23168 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 23175 soc.cpu.timer[20]
.sym 23179 soc.cpu.timer[16]
.sym 23182 soc.cpu.timer[17]
.sym 23184 soc.cpu.timer[21]
.sym 23188 soc.cpu.timer[18]
.sym 23191 $PACKER_VCC_NET
.sym 23192 $PACKER_VCC_NET
.sym 23198 soc.cpu.timer[23]
.sym 23199 soc.cpu.timer[19]
.sym 23204 soc.cpu.timer[22]
.sym 23205 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 23207 $PACKER_VCC_NET
.sym 23208 soc.cpu.timer[16]
.sym 23209 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 23211 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 23213 soc.cpu.timer[17]
.sym 23214 $PACKER_VCC_NET
.sym 23215 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 23217 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 23219 $PACKER_VCC_NET
.sym 23220 soc.cpu.timer[18]
.sym 23221 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 23223 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 23225 $PACKER_VCC_NET
.sym 23226 soc.cpu.timer[19]
.sym 23227 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 23229 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 23231 $PACKER_VCC_NET
.sym 23232 soc.cpu.timer[20]
.sym 23233 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 23235 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 23237 soc.cpu.timer[21]
.sym 23238 $PACKER_VCC_NET
.sym 23239 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 23241 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 23243 $PACKER_VCC_NET
.sym 23244 soc.cpu.timer[22]
.sym 23245 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 23247 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 23249 soc.cpu.timer[23]
.sym 23250 $PACKER_VCC_NET
.sym 23251 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 23265 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23266 soc.cpu.timer[30]
.sym 23267 iomem_wdata[11]
.sym 23268 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 23269 iomem_wdata[10]
.sym 23271 soc.cpu.timer[12]
.sym 23272 iomem_addr[15]
.sym 23273 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 23274 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 23275 iomem_addr[6]
.sym 23276 iomem_addr[15]
.sym 23277 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 23278 soc.cpu.pcpi_rs1[6]
.sym 23283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 23284 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 23285 soc.cpu.timer[19]
.sym 23286 $PACKER_VCC_NET
.sym 23287 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 23288 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 23289 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23291 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 23297 soc.cpu.timer[25]
.sym 23303 $PACKER_VCC_NET
.sym 23304 soc.cpu.timer[27]
.sym 23311 $PACKER_VCC_NET
.sym 23313 soc.cpu.timer[26]
.sym 23315 soc.cpu.timer[24]
.sym 23316 soc.cpu.timer[28]
.sym 23319 soc.cpu.timer[31]
.sym 23326 soc.cpu.timer[29]
.sym 23327 soc.cpu.timer[30]
.sym 23328 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 23330 soc.cpu.timer[24]
.sym 23331 $PACKER_VCC_NET
.sym 23332 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 23334 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 23336 $PACKER_VCC_NET
.sym 23337 soc.cpu.timer[25]
.sym 23338 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 23340 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 23342 soc.cpu.timer[26]
.sym 23343 $PACKER_VCC_NET
.sym 23344 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 23346 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 23348 $PACKER_VCC_NET
.sym 23349 soc.cpu.timer[27]
.sym 23350 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 23352 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 23354 $PACKER_VCC_NET
.sym 23355 soc.cpu.timer[28]
.sym 23356 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 23358 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 23360 $PACKER_VCC_NET
.sym 23361 soc.cpu.timer[29]
.sym 23362 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 23364 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 23366 $PACKER_VCC_NET
.sym 23367 soc.cpu.timer[30]
.sym 23368 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 23372 $PACKER_VCC_NET
.sym 23373 soc.cpu.timer[31]
.sym 23374 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 23387 soc.cpu.timer[25]
.sym 23388 soc.cpu.timer[25]
.sym 23390 soc.cpu.timer[15]
.sym 23391 soc.memory.wen[0]
.sym 23394 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23396 iomem_addr[8]
.sym 23397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 23398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 23399 iomem_addr[12]
.sym 23400 iomem_addr[9]
.sym 23401 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 23402 soc.cpu.timer[28]
.sym 23403 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 23404 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 23405 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 23406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[0]
.sym 23407 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 23408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 23409 soc.cpu.cpuregs_rs1[11]
.sym 23410 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 23411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[0]
.sym 23412 soc.cpu.timer[29]
.sym 23413 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 23422 soc.cpu.count_cycle[43]
.sym 23423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 23424 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23430 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 23431 soc.cpu.count_cycle[4]
.sym 23432 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23433 soc.cpu.cpuregs_rs1[11]
.sym 23434 soc.cpu.count_cycle[11]
.sym 23438 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 23440 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23441 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 23443 soc.cpu.instr_rdcycleh
.sym 23444 soc.cpu.count_cycle[0]
.sym 23446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 23447 soc.cpu.count_cycle[36]
.sym 23448 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23464 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23465 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23466 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 23467 soc.cpu.cpuregs_rs1[11]
.sym 23470 soc.cpu.instr_rdcycleh
.sym 23471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 23472 soc.cpu.count_cycle[36]
.sym 23476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23477 soc.cpu.count_cycle[43]
.sym 23479 soc.cpu.instr_rdcycleh
.sym 23482 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23483 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 23484 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23485 soc.cpu.count_cycle[0]
.sym 23488 soc.cpu.count_cycle[11]
.sym 23489 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 23491 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23494 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23495 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23496 soc.cpu.count_cycle[4]
.sym 23497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 23499 clk$SB_IO_IN_$glb_clk
.sym 23500 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23511 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 23513 soc.cpu.irq_pending[0]
.sym 23514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 23515 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23516 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 23518 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 23520 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 23523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 23524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 23526 soc.cpu.timer[27]
.sym 23527 soc.cpu.pcpi_rs1[12]
.sym 23528 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 23529 soc.cpu.instr_rdcycleh
.sym 23530 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 23531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3[2]
.sym 23533 soc.cpu.cpuregs_rs1[14]
.sym 23534 soc.cpu.instr_rdcycleh
.sym 23535 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 23543 soc.cpu.count_cycle[22]
.sym 23544 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23547 soc.cpu.instr_rdcycleh
.sym 23549 soc.cpu.count_cycle[19]
.sym 23551 soc.cpu.count_cycle[49]
.sym 23553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 23554 soc.cpu.count_cycle[14]
.sym 23555 soc.cpu.count_instr[17]
.sym 23556 soc.cpu.count_cycle[54]
.sym 23557 soc.cpu.cpu_state[2]
.sym 23559 soc.cpu.cpuregs_rs1[14]
.sym 23560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23561 soc.cpu.instr_retirq
.sym 23562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 23563 soc.cpu.instr_rdinstr
.sym 23564 soc.cpu.count_instr[19]
.sym 23565 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 23568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 23570 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 23571 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 23572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 23573 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 23576 soc.cpu.instr_retirq
.sym 23577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 23578 soc.cpu.cpuregs_rs1[14]
.sym 23581 soc.cpu.instr_rdcycleh
.sym 23582 soc.cpu.count_instr[17]
.sym 23583 soc.cpu.instr_rdinstr
.sym 23584 soc.cpu.count_cycle[49]
.sym 23587 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23588 soc.cpu.count_cycle[19]
.sym 23589 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 23593 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23594 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23595 soc.cpu.count_cycle[14]
.sym 23596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 23599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23600 soc.cpu.count_cycle[54]
.sym 23602 soc.cpu.instr_rdcycleh
.sym 23605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 23606 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23607 soc.cpu.count_cycle[22]
.sym 23608 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23612 soc.cpu.instr_rdinstr
.sym 23613 soc.cpu.count_instr[19]
.sym 23614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23618 soc.cpu.cpu_state[2]
.sym 23619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 23620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 23634 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 23635 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 23636 iomem_addr[11]
.sym 23637 iomem_addr[16]
.sym 23638 soc.cpu.cpuregs_rs1[14]
.sym 23642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 23643 soc.cpu.cpu_state[4]
.sym 23644 soc.cpu.cpu_state[4]
.sym 23645 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 23649 soc.cpu.instr_rdinstr
.sym 23650 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 23651 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 23652 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 23653 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 23654 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 23655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 23656 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 23657 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 23658 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 23665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 23667 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 23668 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 23669 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 23670 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 23671 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 23672 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 23673 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 23674 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 23675 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 23676 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 23677 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 23678 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 23680 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 23683 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 23684 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 23685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23686 soc.cpu.count_cycle[53]
.sym 23687 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 23688 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 23689 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 23690 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 23692 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 23693 soc.cpu.count_cycle[52]
.sym 23694 soc.cpu.instr_rdcycleh
.sym 23695 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 23696 soc.cpu.count_instr[49]
.sym 23698 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 23699 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 23700 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 23701 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 23704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 23705 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 23707 soc.cpu.count_instr[49]
.sym 23710 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 23711 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 23712 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 23713 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 23716 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 23717 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 23718 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 23719 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 23722 soc.cpu.instr_rdcycleh
.sym 23723 soc.cpu.count_cycle[52]
.sym 23724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23728 soc.cpu.count_cycle[53]
.sym 23729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 23731 soc.cpu.instr_rdcycleh
.sym 23734 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 23735 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 23736 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 23737 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 23740 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 23741 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 23742 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 23743 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 23758 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 23759 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 23760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 23763 soc.cpu.irq_pending[1]
.sym 23766 iomem_addr[14]
.sym 23767 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23768 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 23770 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 23771 soc.cpu.timer[22]
.sym 23772 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 23773 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23774 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23775 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 23776 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 23777 soc.cpu.cpu_state[2]
.sym 23778 $PACKER_VCC_NET
.sym 23779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 23780 soc.cpu.instr_maskirq
.sym 23781 soc.cpu.timer[19]
.sym 23782 soc.cpu.genblk1.pcpi_mul.rd[42]
.sym 23788 soc.cpu.count_cycle[24]
.sym 23789 soc.cpu.timer[22]
.sym 23790 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23791 soc.cpu.count_cycle[17]
.sym 23792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 23795 soc.cpu.count_cycle[21]
.sym 23796 soc.cpu.timer[21]
.sym 23797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 23798 soc.cpu.count_cycle[20]
.sym 23800 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 23801 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 23803 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 23804 soc.cpu.timer[23]
.sym 23805 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23806 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 23807 soc.cpu.timer[24]
.sym 23808 soc.cpu.timer[31]
.sym 23809 soc.cpu.timer[27]
.sym 23810 soc.cpu.timer[20]
.sym 23811 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 23812 soc.cpu.timer[28]
.sym 23813 soc.cpu.timer[25]
.sym 23814 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23817 soc.cpu.timer[30]
.sym 23818 soc.cpu.timer[29]
.sym 23819 soc.cpu.timer[26]
.sym 23821 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23822 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23823 soc.cpu.count_cycle[24]
.sym 23824 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23827 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 23829 soc.cpu.count_cycle[20]
.sym 23830 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23833 soc.cpu.timer[23]
.sym 23834 soc.cpu.timer[22]
.sym 23835 soc.cpu.timer[20]
.sym 23836 soc.cpu.timer[21]
.sym 23839 soc.cpu.count_cycle[17]
.sym 23840 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23841 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 23845 soc.cpu.timer[26]
.sym 23846 soc.cpu.timer[27]
.sym 23847 soc.cpu.timer[25]
.sym 23848 soc.cpu.timer[24]
.sym 23851 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 23852 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 23853 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 23854 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 23857 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 23858 soc.cpu.count_cycle[21]
.sym 23859 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 23860 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 23863 soc.cpu.timer[28]
.sym 23864 soc.cpu.timer[31]
.sym 23865 soc.cpu.timer[29]
.sym 23866 soc.cpu.timer[30]
.sym 23880 soc.cpu.timer[26]
.sym 23881 soc.cpu.cpuregs_rs1[14]
.sym 23882 soc.cpu.reg_pc[15]
.sym 23884 soc.cpu.timer[18]
.sym 23885 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 23886 soc.cpu.timer[16]
.sym 23887 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 23888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 23889 soc.cpu.cpuregs_rs1[1]
.sym 23890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 23892 soc.cpu.timer[21]
.sym 23893 soc.cpu.timer[17]
.sym 23894 soc.cpu.timer[31]
.sym 23897 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 23898 soc.cpu.timer[28]
.sym 23899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[0]
.sym 23900 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 23901 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 23902 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 23904 soc.cpu.timer[29]
.sym 23905 soc.cpu.cpuregs_rs1[11]
.sym 23914 soc.cpu.genblk1.pcpi_mul.rs2[4]
.sym 23915 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 23917 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 23920 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 23921 soc.cpu.genblk1.pcpi_mul.rd[10]
.sym 23922 soc.cpu.genblk1.pcpi_mul.rd[11]
.sym 23923 soc.cpu.genblk1.pcpi_mul.rd[47]
.sym 23927 soc.cpu.genblk1.pcpi_mul.rd[5]
.sym 23928 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 23929 soc.cpu.genblk1.pcpi_mul.rd[15]
.sym 23930 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 23934 soc.cpu.genblk1.pcpi_mul.rd[37]
.sym 23936 soc.cpu.genblk1.pcpi_mul.rs2[7]
.sym 23937 soc.cpu.genblk1.pcpi_mul.rd[43]
.sym 23942 soc.cpu.genblk1.pcpi_mul.rd[42]
.sym 23944 soc.cpu.genblk1.pcpi_mul.rd[11]
.sym 23945 soc.cpu.genblk1.pcpi_mul.rd[43]
.sym 23946 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 23947 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 23951 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 23958 soc.cpu.genblk1.pcpi_mul.rs2[7]
.sym 23959 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 23965 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 23968 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 23969 soc.cpu.genblk1.pcpi_mul.rd[10]
.sym 23970 soc.cpu.genblk1.pcpi_mul.rd[42]
.sym 23971 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 23974 soc.cpu.genblk1.pcpi_mul.rs2[4]
.sym 23976 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 23980 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 23981 soc.cpu.genblk1.pcpi_mul.rd[37]
.sym 23982 soc.cpu.genblk1.pcpi_mul.rd[5]
.sym 23983 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 23986 soc.cpu.genblk1.pcpi_mul.rd[47]
.sym 23987 soc.cpu.genblk1.pcpi_mul.rd[15]
.sym 23988 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 23989 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 23990 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O_$glb_ce
.sym 23991 clk$SB_IO_IN_$glb_clk
.sym 24003 soc.cpu.cpuregs_rs1[31]
.sym 24004 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 24005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 24007 iomem_wdata[8]
.sym 24010 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 24011 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 24014 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 24015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[0]
.sym 24017 soc.cpu.cpuregs_rs1[11]
.sym 24018 soc.cpu.timer[27]
.sym 24019 soc.cpu.timer[19]
.sym 24020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24021 soc.cpu.timer[17]
.sym 24022 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 24023 soc.cpu.genblk1.pcpi_mul.rd[20]
.sym 24024 soc.cpu.pcpi_rs1[12]
.sym 24025 soc.cpu.cpuregs_rs1[14]
.sym 24026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 24027 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 24034 soc.cpu.genblk1.pcpi_mul.rd[16]
.sym 24035 soc.cpu.genblk1.pcpi_mul.rd[12]
.sym 24038 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 24039 soc.cpu.genblk1.pcpi_mul.rd[8]
.sym 24042 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 24045 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 24046 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24047 soc.cpu.genblk1.pcpi_mul.rd[40]
.sym 24048 soc.cpu.genblk1.pcpi_mul.rd[48]
.sym 24050 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24051 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 24052 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24053 soc.cpu.cpuregs_rs1[19]
.sym 24054 soc.cpu.cpuregs_rs1[20]
.sym 24055 soc.cpu.cpuregs_rs1[22]
.sym 24058 soc.cpu.cpuregs_rs1[23]
.sym 24060 soc.cpu.cpuregs_rs1[17]
.sym 24061 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 24062 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 24063 soc.cpu.genblk1.pcpi_mul.rd[44]
.sym 24064 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24067 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24068 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24069 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24070 soc.cpu.cpuregs_rs1[22]
.sym 24073 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 24074 soc.cpu.genblk1.pcpi_mul.rd[16]
.sym 24075 soc.cpu.genblk1.pcpi_mul.rd[48]
.sym 24076 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 24079 soc.cpu.genblk1.pcpi_mul.rd[40]
.sym 24080 soc.cpu.genblk1.pcpi_mul.rd[8]
.sym 24081 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 24082 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 24085 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 24086 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 24087 soc.cpu.genblk1.pcpi_mul.rd[12]
.sym 24088 soc.cpu.genblk1.pcpi_mul.rd[44]
.sym 24091 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 24092 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24093 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24094 soc.cpu.cpuregs_rs1[23]
.sym 24097 soc.cpu.cpuregs_rs1[19]
.sym 24098 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24099 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 24100 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24103 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24104 soc.cpu.cpuregs_rs1[17]
.sym 24105 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 24106 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24109 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 24110 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24111 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24112 soc.cpu.cpuregs_rs1[20]
.sym 24114 clk$SB_IO_IN_$glb_clk
.sym 24115 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24124 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 24126 $PACKER_VCC_NET
.sym 24127 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 24128 soc.cpu.timer[22]
.sym 24129 soc.cpu.cpu_state[3]
.sym 24130 soc.cpu.cpu_state[4]
.sym 24132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 24134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 24135 soc.cpu.genblk1.pcpi_mul.rd[40]
.sym 24136 soc.cpu.irq_pending[29]
.sym 24137 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 24139 soc.cpu.cpu_state[1]
.sym 24140 soc.cpu.cpuregs_rs1[20]
.sym 24141 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 24143 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 24144 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 24145 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24146 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 24147 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 24149 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24150 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 24151 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 24157 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 24162 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24164 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 24165 soc.cpu.cpuregs_rs1[30]
.sym 24170 soc.cpu.cpuregs_rs1[21]
.sym 24171 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 24172 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 24174 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 24175 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 24176 soc.cpu.genblk1.pcpi_mul.rd[51]
.sym 24178 soc.cpu.genblk1.pcpi_mul.rd[52]
.sym 24179 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24180 soc.cpu.genblk1.pcpi_mul.rd[19]
.sym 24181 soc.cpu.cpuregs_rs1[29]
.sym 24182 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 24183 soc.cpu.genblk1.pcpi_mul.rd[20]
.sym 24184 soc.cpu.cpuregs_rs1[27]
.sym 24186 soc.cpu.cpuregs_rs1[31]
.sym 24190 soc.cpu.cpuregs_rs1[31]
.sym 24191 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24192 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24193 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 24196 soc.cpu.genblk1.pcpi_mul.rd[19]
.sym 24197 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 24198 soc.cpu.genblk1.pcpi_mul.rd[51]
.sym 24199 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 24208 soc.cpu.genblk1.pcpi_mul.rd[52]
.sym 24209 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 24210 soc.cpu.genblk1.pcpi_mul.rd[20]
.sym 24211 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 24214 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24215 soc.cpu.cpuregs_rs1[30]
.sym 24216 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 24217 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24220 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24221 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24222 soc.cpu.cpuregs_rs1[29]
.sym 24223 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 24226 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24227 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 24228 soc.cpu.cpuregs_rs1[27]
.sym 24229 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24232 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24233 soc.cpu.cpuregs_rs1[21]
.sym 24234 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 24235 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24237 clk$SB_IO_IN_$glb_clk
.sym 24238 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24247 soc.cpu.cpuregs_rs1[30]
.sym 24249 soc.cpu.irq_pending[23]
.sym 24250 soc.cpu.cpuregs_rs1[30]
.sym 24251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[1]
.sym 24252 soc.cpu.pcpi_rs1[22]
.sym 24253 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 24255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 24256 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 24259 soc.cpu.decoded_imm[22]
.sym 24260 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 24261 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 24263 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 24264 soc.cpu.instr_retirq
.sym 24265 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24266 $PACKER_VCC_NET
.sym 24267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 24268 soc.cpu.cpu_state[2]
.sym 24269 soc.cpu.irq_mask[21]
.sym 24270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 24271 soc.cpu.irq_mask[20]
.sym 24272 soc.cpu.instr_maskirq
.sym 24273 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 24274 soc.cpu.timer[23]
.sym 24280 soc.cpu.instr_retirq
.sym 24282 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 24283 soc.cpu.instr_maskirq
.sym 24284 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[3]
.sym 24286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 24287 soc.cpu.irq_mask[21]
.sym 24288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 24290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24291 soc.cpu.timer[21]
.sym 24292 soc.cpu.cpu_state[2]
.sym 24293 soc.cpu.pcpi_rs1[25]
.sym 24294 soc.cpu.pcpi_rs1[12]
.sym 24295 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 24296 soc.cpu.cpuregs_rs1[21]
.sym 24297 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[25]
.sym 24298 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 24299 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 24300 soc.cpu.pcpi_rs1[22]
.sym 24301 soc.cpu.cpu_state[4]
.sym 24302 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[22]
.sym 24303 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 24304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 24305 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24306 soc.cpu.cpu_state[3]
.sym 24307 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 24308 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[0]
.sym 24309 soc.cpu.cpu_state[4]
.sym 24310 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 24311 soc.cpu.instr_timer
.sym 24313 soc.cpu.cpu_state[4]
.sym 24314 soc.cpu.cpu_state[3]
.sym 24315 soc.cpu.pcpi_rs1[25]
.sym 24316 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[25]
.sym 24319 soc.cpu.cpu_state[4]
.sym 24320 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[22]
.sym 24321 soc.cpu.cpu_state[3]
.sym 24322 soc.cpu.pcpi_rs1[22]
.sym 24325 soc.cpu.timer[21]
.sym 24326 soc.cpu.irq_mask[21]
.sym 24327 soc.cpu.instr_timer
.sym 24328 soc.cpu.instr_maskirq
.sym 24331 soc.cpu.cpu_state[2]
.sym 24332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 24333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 24337 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 24338 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 24339 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 24340 soc.cpu.pcpi_rs1[12]
.sym 24343 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 24344 soc.cpu.cpu_state[4]
.sym 24345 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[0]
.sym 24346 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[3]
.sym 24349 soc.cpu.cpuregs_rs1[21]
.sym 24350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 24351 soc.cpu.instr_retirq
.sym 24355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 24356 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24357 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 24358 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 24359 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 24360 clk$SB_IO_IN_$glb_clk
.sym 24372 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 24373 soc.cpu.cpuregs_rs1[27]
.sym 24375 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 24376 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 24379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 24380 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[3]
.sym 24381 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 24382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 24383 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[2]
.sym 24384 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[28]
.sym 24385 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[2]
.sym 24386 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 24387 soc.cpu.instr_maskirq
.sym 24388 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[22]
.sym 24389 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 24390 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 24391 soc.cpu.irq_pending[21]
.sym 24392 soc.cpu.cpuregs_rs1[11]
.sym 24393 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 24394 soc.cpu.timer[28]
.sym 24395 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 24396 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[23]
.sym 24397 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 24403 soc.cpu.instr_maskirq
.sym 24404 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 24406 soc.cpu.timer[22]
.sym 24407 soc.cpu.cpuregs_rs1[24]
.sym 24408 soc.cpu.cpu_state[2]
.sym 24409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2[3]
.sym 24411 soc.cpu.cpu_state[4]
.sym 24412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 24413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 24414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2[2]
.sym 24415 soc.cpu.irq_pending[21]
.sym 24416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 24417 soc.cpu.irq_mask[22]
.sym 24418 soc.cpu.cpu_state[3]
.sym 24419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[3]
.sym 24420 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24422 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[23]
.sym 24423 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 24424 soc.cpu.instr_retirq
.sym 24425 soc.cpu.instr_timer
.sym 24426 soc.cpu.cpuregs_rs1[22]
.sym 24427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 24428 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 24430 soc.cpu.cpuregs_rs1[25]
.sym 24432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 24433 soc.cpu.irq_pending[22]
.sym 24434 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 24437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 24438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 24439 soc.cpu.irq_pending[22]
.sym 24442 soc.cpu.irq_pending[21]
.sym 24443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2[2]
.sym 24444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 24445 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2[3]
.sym 24448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 24449 soc.cpu.instr_retirq
.sym 24450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 24451 soc.cpu.cpuregs_rs1[22]
.sym 24454 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24455 soc.cpu.cpuregs_rs1[25]
.sym 24456 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24457 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 24460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 24461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 24462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[3]
.sym 24463 soc.cpu.cpu_state[2]
.sym 24466 soc.cpu.irq_mask[22]
.sym 24467 soc.cpu.instr_maskirq
.sym 24468 soc.cpu.timer[22]
.sym 24469 soc.cpu.instr_timer
.sym 24472 soc.cpu.cpu_state[3]
.sym 24473 soc.cpu.cpu_state[4]
.sym 24474 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 24475 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[23]
.sym 24478 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24479 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 24480 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24481 soc.cpu.cpuregs_rs1[24]
.sym 24483 clk$SB_IO_IN_$glb_clk
.sym 24484 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24493 soc.cpu.irq_mask[16]
.sym 24496 soc.cpu.irq_mask[16]
.sym 24498 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 24500 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 24501 soc.cpu.irq_pending[17]
.sym 24502 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 24503 soc.cpu.cpuregs_rs1[24]
.sym 24504 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 24505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2[3]
.sym 24507 soc.cpu.pcpi_rs2[12]
.sym 24509 soc.cpu.irq_mask[20]
.sym 24510 soc.cpu.cpuregs_rs1[21]
.sym 24511 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0[0]
.sym 24512 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 24513 soc.cpu.irq_mask[22]
.sym 24514 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 24515 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 24516 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 24517 soc.cpu.cpuregs_rs1[14]
.sym 24518 soc.cpu.reg_pc[25]
.sym 24519 soc.cpu.irq_pending[22]
.sym 24520 soc.cpu.cpuregs_rs1[11]
.sym 24526 soc.cpu.cpuregs_rs1[21]
.sym 24528 soc.cpu.cpu_state[2]
.sym 24533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
.sym 24534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 24536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 24537 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 24540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 24541 soc.cpu.timer[24]
.sym 24542 soc.cpu.instr_timer
.sym 24544 soc.cpu.irq_pending[23]
.sym 24545 soc.cpu.irq_mask[24]
.sym 24547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 24548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 24549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 24551 soc.cpu.cpuregs_rs1[24]
.sym 24552 soc.cpu.cpuregs_rs1[22]
.sym 24553 soc.cpu.instr_retirq
.sym 24554 soc.cpu.instr_maskirq
.sym 24557 soc.cpu.cpuregs_rs1[20]
.sym 24559 soc.cpu.instr_timer
.sym 24560 soc.cpu.instr_maskirq
.sym 24561 soc.cpu.timer[24]
.sym 24562 soc.cpu.irq_mask[24]
.sym 24566 soc.cpu.cpu_state[2]
.sym 24568 soc.cpu.instr_timer
.sym 24571 soc.cpu.cpuregs_rs1[24]
.sym 24572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 24573 soc.cpu.instr_retirq
.sym 24574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 24578 soc.cpu.cpuregs_rs1[21]
.sym 24583 soc.cpu.cpuregs_rs1[20]
.sym 24589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 24590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 24591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
.sym 24592 soc.cpu.cpu_state[2]
.sym 24598 soc.cpu.cpuregs_rs1[22]
.sym 24601 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 24602 soc.cpu.irq_pending[23]
.sym 24603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 24605 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 24606 clk$SB_IO_IN_$glb_clk
.sym 24607 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24616 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 24619 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 24620 soc.cpu.decoded_imm[25]
.sym 24622 soc.cpu.irq_mask[29]
.sym 24624 soc.cpu.cpu_state[4]
.sym 24625 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 24626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 24627 soc.cpu.cpu_state[3]
.sym 24632 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 24633 soc.cpu.cpuregs_wrdata[13]
.sym 24634 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 24635 soc.cpu.cpuregs_wrdata[4]
.sym 24637 soc.cpu.irq_mask[20]
.sym 24638 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 24639 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 24640 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 24641 soc.cpu.irq_pending[20]
.sym 24642 soc.cpu.cpuregs_wrdata[5]
.sym 24643 soc.cpu.cpuregs_rs1[20]
.sym 24650 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24651 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 24652 soc.cpu.irq_mask[21]
.sym 24654 soc.cpu.irq_pending[24]
.sym 24655 soc.cpu.irq_pending[21]
.sym 24658 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24662 soc.cpu.irq_pending[22]
.sym 24663 soc.cpu.irq_mask[22]
.sym 24665 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 24667 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 24668 soc.cpu.cpuregs_rs1[28]
.sym 24671 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 24672 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 24673 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 24674 soc.cpu.irq_mask[24]
.sym 24675 soc.cpu.cpuregs.regs.1.0_RDATA_2[0]
.sym 24676 soc.cpu.cpuregs_rs1[26]
.sym 24677 soc.cpu.cpu_state[4]
.sym 24679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3[2]
.sym 24684 soc.cpu.irq_pending[22]
.sym 24685 soc.cpu.irq_mask[22]
.sym 24688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3[2]
.sym 24689 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 24690 soc.cpu.cpu_state[4]
.sym 24694 soc.cpu.irq_mask[24]
.sym 24697 soc.cpu.irq_pending[24]
.sym 24700 soc.cpu.cpuregs.regs.1.0_RDATA_2[0]
.sym 24701 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 24702 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 24703 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 24706 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 24707 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24708 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24709 soc.cpu.cpuregs_rs1[28]
.sym 24712 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 24713 soc.cpu.cpuregs_rs1[26]
.sym 24714 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24715 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24724 soc.cpu.irq_mask[21]
.sym 24727 soc.cpu.irq_pending[21]
.sym 24729 clk$SB_IO_IN_$glb_clk
.sym 24730 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24731 soc.cpu.cpuregs.regs.1.0_RDATA[0]
.sym 24732 soc.cpu.cpuregs.regs.1.0_RDATA_1[0]
.sym 24733 soc.cpu.cpuregs.regs.1.0_RDATA_2[0]
.sym 24734 soc.cpu.cpuregs.regs.1.0_RDATA_3[0]
.sym 24735 soc.cpu.cpuregs.regs.1.0_RDATA_4[0]
.sym 24736 soc.cpu.cpuregs.regs.1.0_RDATA_5[0]
.sym 24737 soc.cpu.cpuregs.regs.1.0_RDATA_6[0]
.sym 24738 soc.cpu.cpuregs.regs.1.0_RDATA_7[0]
.sym 24742 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 24743 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 24744 soc.cpu.reg_pc[19]
.sym 24745 soc.cpu.pcpi_rs1[22]
.sym 24746 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 24747 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 24748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 24749 soc.cpu.pcpi_rs1[26]
.sym 24752 soc.cpu.irq_pending[24]
.sym 24753 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 24754 soc.cpu.pcpi_rs1[26]
.sym 24755 soc.cpu.reg_pc[23]
.sym 24756 soc.cpu.cpu_state[3]
.sym 24757 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 24758 $PACKER_VCC_NET
.sym 24759 soc.cpu.cpuregs.regs.1.0_RADDR_1
.sym 24760 soc.cpu.instr_retirq
.sym 24761 soc.cpu.cpuregs.regs.1.0_RDATA_9[0]
.sym 24762 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 24763 soc.cpu.reg_pc[17]
.sym 24764 soc.cpu.cpuregs_wrdata[3]
.sym 24765 soc.cpu.irq_pending[23]
.sym 24766 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 24772 soc.cpu.irq_pending[23]
.sym 24774 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24777 soc.cpu.irq_mask[17]
.sym 24778 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 24779 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24780 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 24781 soc.cpu.irq_mask[20]
.sym 24783 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 24785 soc.cpu.irq_mask[22]
.sym 24786 soc.cpu.irq_pending[19]
.sym 24787 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 24788 soc.cpu.irq_pending[16]
.sym 24791 soc.cpu.irq_pending[17]
.sym 24793 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 24794 soc.cpu.irq_mask[19]
.sym 24796 soc.cpu.cpuregs.regs.1.0_RDATA_8[0]
.sym 24797 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 24798 soc.cpu.irq_pending[20]
.sym 24799 soc.cpu.irq_pending[18]
.sym 24801 soc.cpu.irq_pending[22]
.sym 24802 soc.cpu.irq_pending[21]
.sym 24805 soc.cpu.irq_pending[22]
.sym 24806 soc.cpu.irq_pending[20]
.sym 24807 soc.cpu.irq_pending[23]
.sym 24808 soc.cpu.irq_pending[21]
.sym 24811 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24812 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 24813 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 24814 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 24818 soc.cpu.irq_pending[20]
.sym 24819 soc.cpu.irq_mask[20]
.sym 24823 soc.cpu.irq_mask[17]
.sym 24825 soc.cpu.irq_pending[17]
.sym 24829 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 24830 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 24831 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 24832 soc.cpu.cpuregs.regs.1.0_RDATA_8[0]
.sym 24836 soc.cpu.irq_pending[22]
.sym 24838 soc.cpu.irq_mask[22]
.sym 24842 soc.cpu.irq_pending[19]
.sym 24843 soc.cpu.irq_mask[19]
.sym 24847 soc.cpu.irq_pending[17]
.sym 24848 soc.cpu.irq_pending[18]
.sym 24849 soc.cpu.irq_pending[19]
.sym 24850 soc.cpu.irq_pending[16]
.sym 24851 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24852 clk$SB_IO_IN_$glb_clk
.sym 24853 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24854 soc.cpu.cpuregs.regs.1.0_RDATA_8[0]
.sym 24855 soc.cpu.cpuregs.regs.1.0_RDATA_9[0]
.sym 24856 soc.cpu.cpuregs.regs.1.0_RDATA_10[0]
.sym 24857 soc.cpu.cpuregs.regs.1.0_RDATA_11[0]
.sym 24858 soc.cpu.cpuregs.regs.1.0_RDATA_12[0]
.sym 24859 soc.cpu.cpuregs.regs.1.0_RDATA_13[0]
.sym 24860 soc.cpu.cpuregs.regs.1.0_RDATA_14[0]
.sym 24861 soc.cpu.cpuregs.regs.1.0_RDATA_15[1]
.sym 24862 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 24866 soc.cpu.cpuregs_rs1[1]
.sym 24867 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 24868 soc.cpu.reg_pc[26]
.sym 24869 soc.cpu.cpuregs_wrdata[9]
.sym 24870 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 24871 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 24872 soc.cpu.irq_pending[20]
.sym 24874 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 24875 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 24876 soc.cpu.cpuregs_rs1[8]
.sym 24878 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 24879 $PACKER_VCC_NET
.sym 24880 soc.cpu.cpuregs_wrdata[11]
.sym 24881 soc.cpu.cpuregs_wrdata[11]
.sym 24882 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 24883 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 24884 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 24885 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 24886 soc.cpu.cpuregs_wrdata[4]
.sym 24887 soc.cpu.irq_pending[19]
.sym 24888 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 24889 soc.cpu.cpuregs_wrdata[0]
.sym 24895 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 24896 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 24897 soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O[0]
.sym 24898 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 24899 soc.cpu.is_lui_auipc_jal
.sym 24900 soc.cpu.cpuregs_rs1[23]
.sym 24901 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 24902 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 24904 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 24905 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24906 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 24907 soc.cpu.cpu_state[4]
.sym 24908 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 24909 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 24910 soc.cpu.cpuregs_rs1[17]
.sym 24911 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 24915 soc.cpu.reg_pc[23]
.sym 24916 soc.cpu.cpu_state[5]
.sym 24919 soc.cpu.decoded_imm[10]
.sym 24920 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 24922 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 24923 soc.cpu.reg_pc[17]
.sym 24924 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 24925 soc.cpu.cpuregs_rs1[19]
.sym 24926 soc.cpu.reg_pc[19]
.sym 24928 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 24929 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 24930 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 24931 soc.cpu.cpu_state[4]
.sym 24934 soc.cpu.decoded_imm[10]
.sym 24935 soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O[0]
.sym 24936 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 24937 soc.cpu.is_lui_auipc_jal
.sym 24940 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 24941 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 24942 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 24943 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 24946 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24947 soc.cpu.reg_pc[19]
.sym 24948 soc.cpu.cpuregs_rs1[19]
.sym 24949 soc.cpu.is_lui_auipc_jal
.sym 24952 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 24954 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 24955 soc.cpu.cpu_state[5]
.sym 24958 soc.cpu.cpuregs_rs1[23]
.sym 24959 soc.cpu.reg_pc[23]
.sym 24960 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24961 soc.cpu.is_lui_auipc_jal
.sym 24964 soc.cpu.is_lui_auipc_jal
.sym 24965 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24966 soc.cpu.cpuregs_rs1[17]
.sym 24967 soc.cpu.reg_pc[17]
.sym 24970 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 24971 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 24972 soc.cpu.cpu_state[4]
.sym 24973 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 24974 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 24975 clk$SB_IO_IN_$glb_clk
.sym 24977 soc.cpu.cpuregs.regs.0.0_RDATA[0]
.sym 24978 soc.cpu.cpuregs.regs.0.0_RDATA_1[0]
.sym 24979 soc.cpu.cpuregs.regs.0.0_RDATA_2[0]
.sym 24980 soc.cpu.cpuregs.regs.0.0_RDATA_3[0]
.sym 24981 soc.cpu.cpuregs.regs.0.0_RDATA_4[0]
.sym 24982 soc.cpu.cpuregs.regs.0.0_RDATA_5[0]
.sym 24983 soc.cpu.cpuregs.regs.0.0_RDATA_6[0]
.sym 24984 soc.cpu.cpuregs.regs.0.0_RDATA_7[0]
.sym 24985 soc.cpu.decoded_imm[5]
.sym 24986 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 24989 soc.cpu.cpuregs_waddr[3]
.sym 24990 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 24991 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24992 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 24993 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 24994 soc.cpu.mem_la_wdata[2]
.sym 24995 soc.cpu.cpuregs_waddr[4]
.sym 24996 soc.cpu.irq_pending[17]
.sym 24998 soc.cpu.pcpi_rs1[22]
.sym 24999 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 25000 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25001 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 25002 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 25003 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 25004 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 25005 soc.cpu.decoded_imm[10]
.sym 25006 soc.cpu.cpuregs_rs1[21]
.sym 25007 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 25008 soc.cpu.cpuregs_wrdata[14]
.sym 25009 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 25010 soc.cpu.reg_pc[25]
.sym 25012 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 25018 soc.cpu.cpu_state[4]
.sym 25019 soc.cpu.cpu_state[4]
.sym 25020 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 25021 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 25022 soc.cpu.irq_pending[16]
.sym 25023 soc.cpu.irq_pending[23]
.sym 25024 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 25026 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 25027 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 25028 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 25029 soc.cpu.reg_pc[24]
.sym 25030 soc.cpu.cpuregs_rs1[21]
.sym 25032 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 25033 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25034 soc.cpu.reg_pc[21]
.sym 25035 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 25036 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 25037 soc.cpu.irq_mask[23]
.sym 25038 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25041 soc.cpu.irq_mask[16]
.sym 25042 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 25044 soc.cpu.is_lui_auipc_jal
.sym 25045 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 25046 soc.cpu.cpuregs_rs1[24]
.sym 25048 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 25049 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 25051 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 25052 soc.cpu.cpu_state[4]
.sym 25053 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25054 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 25057 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 25058 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 25059 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 25060 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 25063 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 25064 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 25065 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 25066 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 25069 soc.cpu.is_lui_auipc_jal
.sym 25070 soc.cpu.reg_pc[21]
.sym 25071 soc.cpu.cpuregs_rs1[21]
.sym 25072 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25075 soc.cpu.irq_pending[16]
.sym 25078 soc.cpu.irq_mask[16]
.sym 25081 soc.cpu.irq_pending[23]
.sym 25083 soc.cpu.irq_mask[23]
.sym 25087 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25088 soc.cpu.is_lui_auipc_jal
.sym 25089 soc.cpu.reg_pc[24]
.sym 25090 soc.cpu.cpuregs_rs1[24]
.sym 25093 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 25094 soc.cpu.cpu_state[4]
.sym 25095 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 25096 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25097 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 25098 clk$SB_IO_IN_$glb_clk
.sym 25099 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25100 soc.cpu.cpuregs.regs.0.0_RDATA_8[0]
.sym 25101 soc.cpu.cpuregs.regs.0.0_RDATA_9[0]
.sym 25102 soc.cpu.cpuregs.regs.0.0_RDATA_10[0]
.sym 25103 soc.cpu.cpuregs.regs.0.0_RDATA_11[0]
.sym 25104 soc.cpu.cpuregs.regs.0.0_RDATA_12[0]
.sym 25105 soc.cpu.cpuregs.regs.0.0_RDATA_13[0]
.sym 25106 soc.cpu.cpuregs.regs.0.0_RDATA_14[0]
.sym 25107 soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
.sym 25108 soc.cpu.irq_pending[16]
.sym 25109 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 25112 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 25113 soc.cpu.cpu_state[4]
.sym 25114 soc.cpu.pcpi_rs1[25]
.sym 25115 soc.cpu.pcpi_rs1[22]
.sym 25116 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 25117 soc.cpu.reg_pc[24]
.sym 25119 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 25121 soc.cpu.cpu_state[6]
.sym 25122 soc.cpu.irq_pending[16]
.sym 25123 soc.cpu.cpu_state[3]
.sym 25124 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 25125 soc.cpu.cpuregs_wrdata[13]
.sym 25126 soc.cpu.cpuregs.regs.1.0_RADDR_2
.sym 25127 soc.cpu.cpuregs_rs1[20]
.sym 25128 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 25129 soc.cpu.irq_mask[20]
.sym 25130 soc.cpu.cpuregs_waddr[4]
.sym 25131 soc.cpu.cpuregs_wrdata[5]
.sym 25132 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 25133 soc.cpu.cpuregs_wrdata[23]
.sym 25134 soc.cpu.cpuregs_wrdata[19]
.sym 25135 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 25142 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 25144 soc.cpu.cpuregs_rs1[25]
.sym 25145 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25146 soc.cpu.irq_pending[23]
.sym 25148 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[2]
.sym 25150 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 25151 soc.cpu.cpuregs_wrdata[11]
.sym 25152 soc.cpu.irq_mask[23]
.sym 25153 soc.cpu.is_lui_auipc_jal
.sym 25154 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[1]
.sym 25156 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 25157 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 25158 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25160 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 25161 soc.cpu.cpu_state[4]
.sym 25164 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 25166 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 25167 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 25168 soc.cpu.cpuregs_wrdata[14]
.sym 25169 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 25170 soc.cpu.reg_pc[25]
.sym 25172 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 25177 soc.cpu.cpuregs_wrdata[11]
.sym 25180 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 25181 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 25182 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 25183 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 25186 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 25187 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 25188 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 25189 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 25192 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25193 soc.cpu.cpu_state[4]
.sym 25194 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[2]
.sym 25195 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[1]
.sym 25198 soc.cpu.cpuregs_wrdata[14]
.sym 25204 soc.cpu.irq_pending[23]
.sym 25205 soc.cpu.irq_mask[23]
.sym 25210 soc.cpu.cpu_state[4]
.sym 25211 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 25212 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 25213 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25216 soc.cpu.cpuregs_rs1[25]
.sym 25217 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25218 soc.cpu.is_lui_auipc_jal
.sym 25219 soc.cpu.reg_pc[25]
.sym 25221 clk$SB_IO_IN_$glb_clk
.sym 25223 soc.cpu.cpuregs.regs.1.1_RDATA[0]
.sym 25224 soc.cpu.cpuregs.regs.1.1_RDATA_1[0]
.sym 25225 soc.cpu.cpuregs.regs.1.1_RDATA_2[0]
.sym 25226 soc.cpu.cpuregs.regs.1.1_RDATA_3[0]
.sym 25227 soc.cpu.cpuregs.regs.1.1_RDATA_4[0]
.sym 25228 soc.cpu.cpuregs.regs.1.1_RDATA_5[0]
.sym 25229 soc.cpu.cpuregs.regs.1.1_RDATA_6[0]
.sym 25230 soc.cpu.cpuregs.regs.1.1_RDATA_7[0]
.sym 25231 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 25235 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 25236 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 25237 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25238 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 25239 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 25240 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 25241 soc.cpu.pcpi_rs1[22]
.sym 25242 soc.cpu.cpuregs.regs.0.0_RDATA_8[0]
.sym 25243 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25244 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 25245 soc.cpu.cpuregs_waddr[2]
.sym 25246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 25247 soc.cpu.instr_retirq
.sym 25248 soc.cpu.cpu_state[3]
.sym 25249 soc.cpu.cpuregs_wrdata[26]
.sym 25250 soc.cpu.cpuregs.regs.1.0_RADDR_1
.sym 25251 soc.cpu.cpuregs_wrdata[29]
.sym 25252 soc.cpu.cpuregs_wrdata[21]
.sym 25253 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25254 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 25255 soc.cpu.cpuregs_wrdata[31]
.sym 25256 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 25257 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 25258 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 25265 soc.cpu.cpuregs.regs.1.1_RDATA_6[0]
.sym 25266 soc.cpu.is_lui_auipc_jal
.sym 25267 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 25268 soc.cpu.cpuregs_rs1[28]
.sym 25271 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25274 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 25276 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25277 soc.cpu.cpuregs_rs1[29]
.sym 25278 soc.cpu.reg_pc[29]
.sym 25279 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25280 soc.cpu.cpuregs.regs.1.1_RDATA[0]
.sym 25281 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 25282 soc.cpu.cpuregs.regs.1.1_RDATA_10[0]
.sym 25284 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25285 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 25286 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 25288 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25289 soc.cpu.cpuregs.regs.1.1_RDATA_1[0]
.sym 25290 soc.cpu.cpuregs.regs.1.1_RDATA_2[0]
.sym 25291 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 25292 soc.cpu.reg_pc[28]
.sym 25294 soc.cpu.cpuregs.regs.1.1_RDATA_14[0]
.sym 25297 soc.cpu.cpuregs.regs.1.1_RDATA_1[0]
.sym 25298 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25299 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25300 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 25303 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25304 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25305 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 25306 soc.cpu.cpuregs.regs.1.1_RDATA[0]
.sym 25309 soc.cpu.is_lui_auipc_jal
.sym 25310 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25311 soc.cpu.cpuregs_rs1[28]
.sym 25312 soc.cpu.reg_pc[28]
.sym 25315 soc.cpu.cpuregs.regs.1.1_RDATA_6[0]
.sym 25316 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25317 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 25318 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25321 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25322 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25323 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 25324 soc.cpu.cpuregs.regs.1.1_RDATA_2[0]
.sym 25327 soc.cpu.reg_pc[29]
.sym 25328 soc.cpu.cpuregs_rs1[29]
.sym 25329 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25330 soc.cpu.is_lui_auipc_jal
.sym 25333 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25334 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 25335 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25336 soc.cpu.cpuregs.regs.1.1_RDATA_14[0]
.sym 25339 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25340 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 25341 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25342 soc.cpu.cpuregs.regs.1.1_RDATA_10[0]
.sym 25346 soc.cpu.cpuregs.regs.1.1_RDATA_8[0]
.sym 25347 soc.cpu.cpuregs.regs.1.1_RDATA_9[0]
.sym 25348 soc.cpu.cpuregs.regs.1.1_RDATA_10[0]
.sym 25349 soc.cpu.cpuregs.regs.1.1_RDATA_11[0]
.sym 25350 soc.cpu.cpuregs.regs.1.1_RDATA_12[0]
.sym 25351 soc.cpu.cpuregs.regs.1.1_RDATA_13[0]
.sym 25352 soc.cpu.cpuregs.regs.1.1_RDATA_14[0]
.sym 25353 soc.cpu.cpuregs.regs.1.1_RDATA_15[0]
.sym 25358 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 25359 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 25360 soc.cpu.cpuregs_rs1[19]
.sym 25362 soc.cpu.cpuregs_rs1[22]
.sym 25363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25364 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 25365 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 25366 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 25367 soc.cpu.decoded_imm[3]
.sym 25368 soc.cpu.cpu_state[6]
.sym 25369 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 25370 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25371 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 25372 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 25373 soc.cpu.cpuregs_wrdata[24]
.sym 25374 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25375 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 25376 soc.cpu.cpuregs_wrdata[25]
.sym 25377 soc.cpu.cpuregs_wrdata[27]
.sym 25378 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 25379 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25380 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25381 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 25387 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 25388 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 25389 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 25390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 25391 soc.cpu.cpu_state[4]
.sym 25392 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 25394 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25395 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 25396 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25397 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 25399 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 25400 soc.cpu.cpu_state[0]
.sym 25401 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 25403 soc.cpu.cpu_state[1]
.sym 25404 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 25407 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 25410 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 25411 soc.cpu.cpuregs.regs.1.1_RDATA_8[0]
.sym 25412 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25413 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25414 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25415 soc.cpu.cpu_state[3]
.sym 25416 soc.cpu.reg_next_pc[0]
.sym 25417 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 25420 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 25421 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 25422 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25423 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 25426 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 25427 soc.cpu.cpu_state[0]
.sym 25428 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 25429 soc.cpu.cpu_state[1]
.sym 25432 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 25433 soc.cpu.cpuregs.regs.1.1_RDATA_8[0]
.sym 25434 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 25435 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 25438 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 25440 soc.cpu.cpu_state[3]
.sym 25441 soc.cpu.cpu_state[0]
.sym 25444 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25445 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 25446 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 25447 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25450 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 25451 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25453 soc.cpu.reg_next_pc[0]
.sym 25457 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 25458 soc.cpu.cpu_state[4]
.sym 25459 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 25462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 25463 soc.cpu.cpu_state[0]
.sym 25464 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 25465 soc.cpu.cpu_state[1]
.sym 25467 clk$SB_IO_IN_$glb_clk
.sym 25469 soc.cpu.cpuregs.regs.0.1_RDATA[0]
.sym 25470 soc.cpu.cpuregs.regs.0.1_RDATA_1[0]
.sym 25471 soc.cpu.cpuregs.regs.0.1_RDATA_2[0]
.sym 25472 soc.cpu.cpuregs.regs.0.1_RDATA_3[0]
.sym 25473 soc.cpu.cpuregs.regs.0.1_RDATA_4[0]
.sym 25474 soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
.sym 25475 soc.cpu.cpuregs.regs.0.1_RDATA_6[0]
.sym 25476 soc.cpu.cpuregs.regs.0.1_RDATA_7[0]
.sym 25481 soc.cpu.cpuregs_rs1[29]
.sym 25482 soc.cpu.is_lui_auipc_jal
.sym 25483 soc.cpu.cpu_state[0]
.sym 25484 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 25485 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 25486 soc.cpu.cpuregs_wrdata[20]
.sym 25488 soc.cpu.cpuregs_wrdata[28]
.sym 25490 soc.cpu.is_lui_auipc_jal
.sym 25491 soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O[0]
.sym 25492 soc.cpu.pcpi_rs2[17]
.sym 25496 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 25497 soc.cpu.cpuregs_wrdata[22]
.sym 25498 soc.cpu.cpuregs_wrdata[17]
.sym 25499 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 25501 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 25502 soc.cpu.reg_next_pc[0]
.sym 25503 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 25510 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25511 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25512 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 25513 soc.cpu.pcpi_timeout_SB_LUT4_I1_O[3]
.sym 25514 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 25515 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_I3[3]
.sym 25516 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 25517 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 25518 soc.cpu.cpu_state[1]
.sym 25519 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 25520 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25521 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 25522 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 25523 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25524 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 25525 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 25526 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 25527 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 25528 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 25529 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25530 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 25531 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25532 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25533 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25534 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25535 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 25537 soc.cpu.pcpi_int_ready
.sym 25538 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 25539 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25540 soc.cpu.cpu_state[2]
.sym 25543 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 25544 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 25545 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25546 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25549 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 25550 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25551 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 25552 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 25555 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25556 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 25557 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 25558 soc.cpu.cpu_state[1]
.sym 25561 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25562 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 25564 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 25567 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 25568 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_I3[3]
.sym 25569 soc.cpu.pcpi_int_ready
.sym 25570 soc.cpu.pcpi_timeout_SB_LUT4_I1_O[3]
.sym 25573 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 25574 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 25575 soc.cpu.cpu_state[2]
.sym 25576 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 25579 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 25580 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25581 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 25582 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25585 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25586 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25587 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25589 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 25590 clk$SB_IO_IN_$glb_clk
.sym 25591 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25592 soc.cpu.cpuregs.regs.0.1_RDATA_8[0]
.sym 25593 soc.cpu.cpuregs.regs.0.1_RDATA_9[0]
.sym 25594 soc.cpu.cpuregs.regs.0.1_RDATA_10[0]
.sym 25595 soc.cpu.cpuregs.regs.0.1_RDATA_11[0]
.sym 25596 soc.cpu.cpuregs.regs.0.1_RDATA_12[0]
.sym 25597 soc.cpu.cpuregs.regs.0.1_RDATA_13[0]
.sym 25598 soc.cpu.cpuregs.regs.0.1_RDATA_14[0]
.sym 25599 soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
.sym 25601 $PACKER_VCC_NET
.sym 25604 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 25605 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 25606 soc.cpu.irq_mask[29]
.sym 25608 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 25609 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 25610 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 25611 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25612 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 25613 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 25615 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 25616 soc.cpu.cpuregs_wrdata[18]
.sym 25617 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25619 soc.cpu.cpuregs_wrdata[23]
.sym 25620 soc.cpu.cpuregs_waddr[2]
.sym 25621 soc.cpu.cpuregs_waddr[4]
.sym 25622 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 25623 soc.cpu.pcpi_int_ready
.sym 25624 soc.cpu.cpuregs_waddr[4]
.sym 25625 soc.cpu.is_lui_auipc_jal
.sym 25633 soc.cpu.cpu_state[1]
.sym 25636 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 25637 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 25638 soc.cpu.mem_do_rdata
.sym 25639 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[1]
.sym 25640 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25641 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 25644 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 25646 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25651 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25656 soc.cpu.instr_jalr
.sym 25657 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25658 soc.cpu.cpu_state[6]
.sym 25659 soc.cpu.instr_retirq
.sym 25660 soc.cpu.cpu_state[2]
.sym 25661 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 25662 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 25664 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25666 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25669 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 25672 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25675 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 25679 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 25681 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 25684 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 25685 soc.cpu.cpu_state[2]
.sym 25686 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25687 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 25691 soc.cpu.instr_retirq
.sym 25693 soc.cpu.instr_jalr
.sym 25696 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 25697 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[1]
.sym 25702 soc.cpu.cpu_state[1]
.sym 25704 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25705 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25710 soc.cpu.mem_do_rdata
.sym 25711 soc.cpu.cpu_state[6]
.sym 25712 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 25713 clk$SB_IO_IN_$glb_clk
.sym 25714 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25723 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 25727 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25728 soc.cpu.latched_is_lb
.sym 25730 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 25731 soc.cpu.cpu_state[1]
.sym 25732 soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
.sym 25733 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 25734 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 25735 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 25736 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25737 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 25738 soc.cpu.cpuregs_wrdata[28]
.sym 25741 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 25743 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25745 soc.cpu.instr_retirq
.sym 25747 soc.cpu.cpuregs_wrdata[26]
.sym 25748 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 25749 soc.cpu.cpu_state[2]
.sym 25756 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25758 soc.cpu.cpu_state[5]
.sym 25762 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 25763 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 25764 $PACKER_GND_NET
.sym 25765 soc.cpu.cpu_state[4]
.sym 25766 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25767 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 25768 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 25769 soc.cpu.instr_lw_SB_LUT4_I2_O[2]
.sym 25770 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25771 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25774 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25775 soc.cpu.cpu_state[2]
.sym 25776 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 25777 soc.cpu.mem_do_rdata
.sym 25780 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25781 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 25785 soc.cpu.is_lui_auipc_jal
.sym 25786 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 25787 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 25790 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25792 soc.cpu.mem_do_rdata
.sym 25795 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 25796 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25797 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25798 soc.cpu.is_lui_auipc_jal
.sym 25801 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25802 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25803 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 25804 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25807 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 25808 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25813 soc.cpu.cpu_state[5]
.sym 25814 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 25815 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 25819 $PACKER_GND_NET
.sym 25825 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 25826 soc.cpu.cpu_state[2]
.sym 25827 soc.cpu.cpu_state[4]
.sym 25828 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 25832 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25834 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 25835 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 25836 clk$SB_IO_IN_$glb_clk
.sym 25837 soc.cpu.instr_lw_SB_LUT4_I2_O[2]
.sym 25850 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 25851 soc.cpu.cpu_state[3]
.sym 25852 soc.cpu.mem_do_rdata
.sym 25853 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 25854 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 25855 soc.cpu.decoded_imm[29]
.sym 25856 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 25858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25859 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25860 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 25861 soc.cpu.cpu_state[4]
.sym 25868 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 25872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25879 soc.cpu.latched_is_lb_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 25882 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 25883 soc.cpu.cpu_state[1]
.sym 25884 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 25887 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]
.sym 25888 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25892 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 25894 soc.cpu.mem_do_rdata
.sym 25896 soc.cpu.cpu_state[6]
.sym 25898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25903 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25906 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25914 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25915 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 25924 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25925 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 25927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 25932 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 25938 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25939 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]
.sym 25948 soc.cpu.mem_do_rdata
.sym 25949 soc.cpu.cpu_state[6]
.sym 25951 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 25954 soc.cpu.cpu_state[6]
.sym 25955 soc.cpu.latched_is_lb_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 25956 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25957 soc.cpu.cpu_state[1]
.sym 25959 clk$SB_IO_IN_$glb_clk
.sym 25960 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 25969 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 25973 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 25974 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 25975 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25976 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 25977 soc.cpu.instr_jalr
.sym 25979 soc.cpu.cpu_state[3]
.sym 25981 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 25982 soc.cpu.instr_bne_SB_LUT4_I0_O[1]
.sym 25983 soc.cpu.decoded_imm[20]
.sym 25984 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 25991 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 25993 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]
.sym 26002 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26007 soc.cpu.cpu_state[1]
.sym 26008 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 26010 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 26011 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 26015 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 26019 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 26035 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 26036 soc.cpu.cpu_state[1]
.sym 26041 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 26042 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 26053 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 26056 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 26059 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26062 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 26078 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26080 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 26081 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 26082 clk$SB_IO_IN_$glb_clk
.sym 26092 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26093 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 26096 soc.cpu.cpu_state[3]
.sym 26097 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 26098 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 26099 soc.cpu.cpu_state[1]
.sym 26100 led2$SB_IO_OUT
.sym 26101 soc.cpu.decoded_imm[25]
.sym 26102 soc.cpu.pcpi_rs1[25]
.sym 26103 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 26220 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 26222 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 26225 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 26480 led3$SB_IO_OUT
.sym 26481 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]
.sym 26498 led2$SB_IO_OUT
.sym 26507 led2$SB_IO_OUT
.sym 26527 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 26545 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 26553 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 26554 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 26555 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 26556 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 26557 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 26558 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 26559 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 26560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 26629 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 26630 soc.cpu.timer[7]
.sym 26631 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 26632 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 26633 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 26634 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 26635 soc.cpu.timer[4]
.sym 26636 soc.cpu.timer[6]
.sym 26672 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 26673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 26676 iomem_wdata[7]
.sym 26684 soc.memory.rdata_0[6]
.sym 26690 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 26691 soc.memory.rdata_1[8]
.sym 26693 soc.memory.rdata_1[14]
.sym 26694 soc.cpu.timer[1]
.sym 26696 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 26702 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 26704 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 26705 soc.cpu.cpuregs_rs1[10]
.sym 26710 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 26711 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 26712 soc.memory.rdata_0[7]
.sym 26713 soc.cpu.cpuregs_rs1[6]
.sym 26715 soc.cpu.cpuregs_rs1[12]
.sym 26718 soc.memory.rdata_0[11]
.sym 26719 soc.cpu.timer[4]
.sym 26721 soc.cpu.instr_maskirq
.sym 26722 soc.cpu.cpuregs_rs1[5]
.sym 26724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 26728 soc.memory.rdata_0[8]
.sym 26767 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
.sym 26768 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 26769 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 26770 soc.cpu.timer[10]
.sym 26771 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 26772 soc.cpu.timer[2]
.sym 26773 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 26774 soc.cpu.timer[3]
.sym 26810 iomem_addr[6]
.sym 26812 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 26813 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 26814 $PACKER_VCC_NET
.sym 26815 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 26816 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 26817 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 26819 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 26820 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 26826 soc.cpu.cpuregs_rs1[8]
.sym 26827 soc.cpu.cpuregs_rs1[1]
.sym 26829 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 26830 soc.cpu.cpuregs_rs1[7]
.sym 26832 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 26869 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 26870 soc.cpu.timer[9]
.sym 26871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 26872 soc.cpu.timer[13]
.sym 26873 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[1]
.sym 26874 soc.cpu.timer[12]
.sym 26875 soc.cpu.timer[8]
.sym 26876 soc.cpu.timer[1]
.sym 26911 $PACKER_VCC_NET
.sym 26912 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[2]
.sym 26913 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 26914 soc.memory.wen[0]
.sym 26915 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 26916 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 26917 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 26918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 26919 soc.cpu.reg_pc[3]
.sym 26920 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 26921 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 26922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 26924 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[1]
.sym 26926 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 26927 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 26930 soc.cpu.timer[1]
.sym 26931 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 26932 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 26933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[0]
.sym 26934 $PACKER_VCC_NET
.sym 26971 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 26972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 26973 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 26974 soc.cpu.timer[14]
.sym 26975 soc.cpu.timer[15]
.sym 26976 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 26977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 26978 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 27014 soc.cpu.timer[8]
.sym 27015 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 27016 soc.cpu.timer[13]
.sym 27017 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 27019 iomem_addr[7]
.sym 27020 $PACKER_VCC_NET
.sym 27022 soc.cpu.timer[9]
.sym 27023 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 27024 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 27025 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 27026 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 27027 soc.cpu.instr_retirq
.sym 27028 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 27029 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 27031 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 27032 soc.cpu.instr_timer
.sym 27033 soc.cpu.cpuregs_rs1[10]
.sym 27034 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 27035 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 27036 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 27073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 27074 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 27075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 27076 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[1]
.sym 27077 soc.cpu.irq_pending[0]
.sym 27078 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 27079 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 27080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 27115 soc.cpu.instr_maskirq
.sym 27116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 27117 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 27118 soc.cpu.timer[14]
.sym 27119 soc.cpu.cpuregs_rs1[14]
.sym 27120 soc.cpu.pcpi_rs1[12]
.sym 27121 soc.cpu.instr_timer
.sym 27122 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 27124 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 27125 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 27126 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 27127 soc.cpu.cpuregs_rs1[6]
.sym 27128 soc.cpu.irq_mask[1]
.sym 27129 soc.cpu.instr_maskirq
.sym 27131 soc.cpu.timer[15]
.sym 27132 soc.cpu.timer[4]
.sym 27133 soc.cpu.cpuregs_rs1[12]
.sym 27134 soc.cpu.cpuregs_rs1[5]
.sym 27135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 27136 soc.cpu.instr_maskirq
.sym 27137 soc.cpu.pcpi_rs1[12]
.sym 27138 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 27175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 27176 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 27177 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 27178 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 27179 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 27180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 27181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 27182 soc.cpu.irq_pending[2]
.sym 27217 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 27218 soc.cpu.irq_mask[14]
.sym 27219 soc.cpu.irq_mask[10]
.sym 27221 soc.cpu.irq_pending[10]
.sym 27222 soc.cpu.reg_next_pc[0]
.sym 27223 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 27224 soc.cpu.irq_mask[0]
.sym 27226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]
.sym 27227 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 27228 soc.cpu.irq_mask[8]
.sym 27229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 27230 soc.cpu.cpuregs_rs1[7]
.sym 27231 soc.cpu.cpuregs_rs1[4]
.sym 27233 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 27235 soc.cpu.cpuregs_rs1[1]
.sym 27236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 27237 soc.cpu.irq_mask[4]
.sym 27238 soc.cpu.cpuregs_rs1[8]
.sym 27239 soc.cpu.cpuregs_rs1[10]
.sym 27277 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 27278 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 27279 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 27280 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 27281 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 27282 soc.cpu.irq_pending[1]
.sym 27283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 27284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 27322 soc.cpu.pcpi_rs1[12]
.sym 27323 soc.cpu.irq_pending[11]
.sym 27324 soc.cpu.irq_pending[2]
.sym 27327 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2]
.sym 27328 soc.cpu.cpu_state[2]
.sym 27329 soc.cpu.instr_maskirq
.sym 27330 soc.cpu.pcpi_rs1[6]
.sym 27332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[1]
.sym 27333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 27334 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 27335 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[1]
.sym 27336 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 27338 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 27339 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 27340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[1]
.sym 27342 $PACKER_VCC_NET
.sym 27379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 27380 soc.cpu.timer[18]
.sym 27381 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 27382 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 27383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 27384 soc.cpu.timer[16]
.sym 27385 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3[2]
.sym 27386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 27422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 27423 soc.cpu.cpuregs_rs1[11]
.sym 27424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[0]
.sym 27425 soc.cpu.irq_mask[15]
.sym 27427 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 27428 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 27430 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[1]
.sym 27431 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[2]
.sym 27433 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 27434 soc.cpu.instr_timer
.sym 27435 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 27436 soc.cpu.timer[16]
.sym 27437 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 27438 soc.cpu.cpuregs_rs1[13]
.sym 27439 soc.cpu.irq_pending[1]
.sym 27440 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 27441 soc.cpu.cpuregs_rs1[10]
.sym 27442 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 27443 soc.cpu.genblk1.pcpi_mul.rd[45]
.sym 27444 soc.cpu.cpuregs_rs1[17]
.sym 27481 soc.cpu.irq_mask[18]
.sym 27482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 27483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[2]
.sym 27484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[3]
.sym 27485 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 27486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]
.sym 27487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 27488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 27524 soc.cpu.cpuregs_rs1[11]
.sym 27525 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 27526 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 27527 soc.cpu.cpuregs_rs1[14]
.sym 27528 soc.cpu.timer[19]
.sym 27529 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 27530 soc.cpu.genblk1.pcpi_mul.rd[50]
.sym 27531 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 27532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3[2]
.sym 27533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 27535 soc.cpu.cpu_state[2]
.sym 27536 soc.cpu.instr_maskirq
.sym 27537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[0]
.sym 27538 soc.cpu.pcpi_rs1[12]
.sym 27539 soc.cpu.cpuregs_rs1[6]
.sym 27540 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 27541 soc.cpu.cpuregs_rs1[12]
.sym 27542 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 27543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3[2]
.sym 27544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 27545 soc.cpu.cpuregs_wrdata[10]
.sym 27546 soc.cpu.cpuregs_rs1[5]
.sym 27583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 27585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[1]
.sym 27586 soc.cpu.cpuregs_wrdata[10]
.sym 27587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 27588 soc.cpu.irq_pending[18]
.sym 27589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 27590 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27624 soc.cpu.cpuregs.regs.1.0_RADDR_2
.sym 27629 iomem_wdata[9]
.sym 27632 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 27633 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 27634 soc.cpu.decoded_imm[1]
.sym 27636 soc.cpu.decoded_imm[2]
.sym 27638 soc.cpu.cpuregs_rs1[8]
.sym 27639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 27640 soc.cpu.irq_pending[18]
.sym 27641 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 27642 soc.cpu.cpuregs_rs1[1]
.sym 27643 soc.cpu.cpuregs_rs1[4]
.sym 27645 soc.cpu.cpuregs_rs1[7]
.sym 27646 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 27685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[3]
.sym 27686 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[3]
.sym 27687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 27688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[3]
.sym 27689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[1]
.sym 27690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3[2]
.sym 27691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[1]
.sym 27692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[3]
.sym 27724 iomem_wdata[0]
.sym 27727 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 27728 soc.cpu.instr_maskirq
.sym 27729 soc.cpu.decoded_imm[10]
.sym 27731 soc.cpu.irq_mask[20]
.sym 27732 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27737 soc.cpu.instr_maskirq
.sym 27738 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 27739 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 27744 soc.cpu.irq_mask[19]
.sym 27745 soc.cpu.cpuregs_rs1[20]
.sym 27746 soc.cpu.irq_mask[17]
.sym 27747 soc.cpu.cpuregs_wrdata[8]
.sym 27749 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27750 $PACKER_VCC_NET
.sym 27789 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 27790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 27792 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 27793 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[3]
.sym 27794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 27830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3[0]
.sym 27831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[0]
.sym 27832 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[23]
.sym 27833 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 27834 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[19]
.sym 27836 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 27837 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 27838 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 27840 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[22]
.sym 27841 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 27842 soc.cpu.instr_timer
.sym 27843 soc.cpu.cpuregs_rs1[16]
.sym 27844 soc.cpu.timer[19]
.sym 27845 soc.cpu.cpuregs_wrdata[7]
.sym 27846 soc.cpu.cpuregs_rs1[13]
.sym 27847 soc.cpu.instr_retirq
.sym 27848 soc.cpu.cpuregs_rs1[10]
.sym 27849 soc.cpu.cpuregs_rs1[19]
.sym 27850 soc.cpu.cpu_state[4]
.sym 27851 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 27852 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 27889 soc.cpu.cpuregs_wrdata[7]
.sym 27890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 27891 soc.cpu.irq_mask[19]
.sym 27892 soc.cpu.irq_mask[17]
.sym 27893 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 27894 soc.cpu.cpuregs_wrdata[1]
.sym 27895 soc.cpu.irq_mask[16]
.sym 27896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2[3]
.sym 27927 soc.cpu.reg_pc[26]
.sym 27930 soc.cpu.reg_pc[26]
.sym 27931 soc.cpu.reg_pc[29]
.sym 27932 soc.cpu.reg_pc[25]
.sym 27933 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27934 soc.cpu.timer[17]
.sym 27938 soc.cpu.decoded_imm[16]
.sym 27939 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 27940 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 27941 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 27942 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0[0]
.sym 27943 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 27944 soc.cpu.instr_maskirq
.sym 27945 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 27946 soc.cpu.cpuregs_rs1[5]
.sym 27947 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3[2]
.sym 27948 soc.cpu.cpuregs_rs1[12]
.sym 27949 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 27950 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 27951 soc.cpu.cpuregs_rs1[6]
.sym 27952 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[21]
.sym 27953 soc.cpu.cpuregs_wrdata[10]
.sym 27954 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 27991 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 27992 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 27993 soc.cpu.cpuregs_rs1[6]
.sym 27994 soc.cpu.cpuregs_rs1[10]
.sym 27995 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 27996 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 27997 soc.cpu.cpuregs_wrdata[12]
.sym 27998 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 28029 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3[2]
.sym 28034 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 28037 soc.cpu.cpuregs_wrdata[4]
.sym 28039 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[17]
.sym 28040 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 28041 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 28043 soc.cpu.latched_compr
.sym 28044 soc.cpu.irq_mask[19]
.sym 28045 soc.cpu.irq_mask[19]
.sym 28046 soc.cpu.cpuregs_rs1[8]
.sym 28047 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1[31]
.sym 28048 soc.cpu.cpuregs_rs1[21]
.sym 28049 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 28050 soc.cpu.cpuregs_wrdata[12]
.sym 28051 soc.cpu.cpuregs_wrdata[1]
.sym 28052 soc.cpu.cpuregs_rs1[7]
.sym 28053 soc.cpu.cpuregs_wrdata[11]
.sym 28054 soc.cpu.cpuregs_rs1[1]
.sym 28055 soc.cpu.cpuregs_rs1[4]
.sym 28056 soc.cpu.irq_pending[18]
.sym 28093 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 28094 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 28095 soc.cpu.cpuregs_rs1[12]
.sym 28096 soc.cpu.cpuregs_rs1[4]
.sym 28097 soc.cpu.cpuregs_rs1[3]
.sym 28098 soc.cpu.cpuregs_rs1[2]
.sym 28099 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 28100 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 28135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 28136 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 28137 soc.cpu.reg_pc[11]
.sym 28138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 28139 soc.cpu.cpuregs_wrdata[3]
.sym 28142 soc.cpu.cpu_state[3]
.sym 28144 soc.cpu.cpuregs.regs.1.0_RDATA_9[0]
.sym 28145 soc.cpu.irq_pending[29]
.sym 28146 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[3]
.sym 28147 $PACKER_VCC_NET
.sym 28148 soc.cpu.cpuregs_wrdata[8]
.sym 28149 soc.cpu.cpuregs.wen
.sym 28150 soc.cpu.irq_mask[17]
.sym 28151 soc.cpu.cpuregs.regs.1.0_RDATA_10[0]
.sym 28152 soc.cpu.cpuregs_rs1[20]
.sym 28153 soc.cpu.cpuregs.regs.1.0_RDATA_11[0]
.sym 28154 $PACKER_VCC_NET
.sym 28155 soc.cpu.cpuregs.regs.1.0_RDATA_12[0]
.sym 28156 soc.cpu.cpuregs_wrdata[6]
.sym 28157 soc.cpu.cpuregs.regs.1.0_RDATA_13[0]
.sym 28158 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 28195 soc.cpu.cpuregs_rs1[8]
.sym 28196 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 28197 soc.cpu.cpuregs_rs1[15]
.sym 28198 soc.cpu.cpuregs_rs1[7]
.sym 28199 soc.cpu.cpuregs_rs1[1]
.sym 28200 soc.cpu.cpuregs_rs1[9]
.sym 28201 soc.cpu.cpuregs_rs1[13]
.sym 28202 soc.cpu.cpuregs_rs1[0]
.sym 28237 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 28239 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 28240 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 28241 soc.cpu.reg_pc[22]
.sym 28242 soc.cpu.cpuregs_wrdata[4]
.sym 28243 soc.cpu.cpuregs_wrdata[0]
.sym 28244 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 28245 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 28246 soc.cpu.cpuregs_wrdata[3]
.sym 28247 soc.cpu.reg_pc[23]
.sym 28248 soc.cpu.cpuregs_wrdata[11]
.sym 28249 soc.cpu.cpuregs_wrdata[7]
.sym 28250 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 28251 soc.cpu.cpuregs.regs.1.0_RDATA_5[0]
.sym 28252 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 28253 soc.cpu.cpu_state[4]
.sym 28254 soc.cpu.cpuregs_rs1[13]
.sym 28255 soc.cpu.cpuregs_rs1[16]
.sym 28256 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 28257 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 28258 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28259 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28260 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 28267 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 28268 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 28270 soc.cpu.cpuregs_wrdata[13]
.sym 28271 soc.cpu.cpuregs_wrdata[5]
.sym 28274 soc.cpu.cpuregs_wrdata[7]
.sym 28276 soc.cpu.cpuregs_wrdata[3]
.sym 28277 soc.cpu.cpuregs_wrdata[15]
.sym 28279 soc.cpu.cpuregs_wrdata[9]
.sym 28280 soc.cpu.cpuregs_wrdata[1]
.sym 28281 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28282 soc.cpu.cpuregs_wrdata[11]
.sym 28284 soc.cpu.cpuregs.regs.1.0_RADDR_2
.sym 28285 $PACKER_VCC_NET
.sym 28289 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28292 $PACKER_VCC_NET
.sym 28294 soc.cpu.cpuregs.regs.1.0_RADDR_1
.sym 28295 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 28297 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 28298 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 28299 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 28300 soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O[0]
.sym 28301 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 28302 soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O[0]
.sym 28303 soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 28304 soc.cpu.cpuregs_rs1[5]
.sym 28305 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28306 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28307 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28308 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28309 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28310 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28311 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28312 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28313 soc.cpu.cpuregs.regs.1.0_RADDR_2
.sym 28314 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 28316 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 28317 soc.cpu.cpuregs.regs.1.0_RADDR_1
.sym 28318 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 28324 clk$SB_IO_IN_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 soc.cpu.cpuregs_wrdata[5]
.sym 28328 soc.cpu.cpuregs_wrdata[13]
.sym 28329 soc.cpu.cpuregs_wrdata[3]
.sym 28330 soc.cpu.cpuregs_wrdata[11]
.sym 28331 soc.cpu.cpuregs_wrdata[7]
.sym 28332 soc.cpu.cpuregs_wrdata[15]
.sym 28333 soc.cpu.cpuregs_wrdata[1]
.sym 28334 soc.cpu.cpuregs_wrdata[9]
.sym 28339 soc.cpu.cpuregs_wrdata[14]
.sym 28340 soc.cpu.reg_pc[29]
.sym 28341 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28342 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 28343 soc.cpu.decoded_imm[10]
.sym 28344 soc.cpu.cpuregs_wrdata[3]
.sym 28345 soc.cpu.cpuregs_wrdata[15]
.sym 28346 soc.cpu.irq_pending[19]
.sym 28347 soc.cpu.reg_pc[28]
.sym 28348 soc.cpu.irq_mask[20]
.sym 28349 soc.cpu.reg_pc[25]
.sym 28350 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 28351 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 28352 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 28353 soc.cpu.cpuregs.regs.0.0_RDATA_9[0]
.sym 28354 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 28355 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28356 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 28357 soc.cpu.cpuregs.regs.0.0_RDATA_11[0]
.sym 28358 soc.cpu.cpuregs_rs1[5]
.sym 28359 soc.cpu.cpuregs_rs1[28]
.sym 28360 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 28361 soc.cpu.cpuregs_wrdata[10]
.sym 28362 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 28368 soc.cpu.cpuregs_waddr[4]
.sym 28369 soc.cpu.cpuregs_wrdata[4]
.sym 28371 soc.cpu.cpuregs_waddr[1]
.sym 28372 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28375 soc.cpu.cpuregs_wrdata[8]
.sym 28377 soc.cpu.cpuregs_wrdata[14]
.sym 28378 soc.cpu.cpuregs.wen
.sym 28380 soc.cpu.cpuregs_waddr[3]
.sym 28383 soc.cpu.cpuregs_wrdata[6]
.sym 28385 soc.cpu.cpuregs_wrdata[0]
.sym 28386 soc.cpu.cpuregs_wrdata[10]
.sym 28387 $PACKER_VCC_NET
.sym 28392 soc.cpu.cpuregs_wrdata[2]
.sym 28393 soc.cpu.cpuregs_wrdata[12]
.sym 28395 soc.cpu.cpuregs_waddr[0]
.sym 28396 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28397 soc.cpu.cpuregs_waddr[2]
.sym 28399 soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 28400 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 28401 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 28402 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I0[0]
.sym 28403 soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O[0]
.sym 28404 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 28405 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 28406 soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O[0]
.sym 28407 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28408 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28409 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28410 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28411 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28412 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28413 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28414 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28415 soc.cpu.cpuregs_waddr[0]
.sym 28416 soc.cpu.cpuregs_waddr[1]
.sym 28418 soc.cpu.cpuregs_waddr[2]
.sym 28419 soc.cpu.cpuregs_waddr[3]
.sym 28420 soc.cpu.cpuregs_waddr[4]
.sym 28426 clk$SB_IO_IN_$glb_clk
.sym 28427 soc.cpu.cpuregs.wen
.sym 28428 soc.cpu.cpuregs_wrdata[0]
.sym 28429 soc.cpu.cpuregs_wrdata[8]
.sym 28430 soc.cpu.cpuregs_wrdata[4]
.sym 28431 soc.cpu.cpuregs_wrdata[12]
.sym 28432 soc.cpu.cpuregs_wrdata[2]
.sym 28433 soc.cpu.cpuregs_wrdata[10]
.sym 28434 soc.cpu.cpuregs_wrdata[6]
.sym 28435 soc.cpu.cpuregs_wrdata[14]
.sym 28436 $PACKER_VCC_NET
.sym 28437 soc.cpu.mem_la_wdata[6]
.sym 28441 soc.cpu.cpuregs_wrdata[13]
.sym 28442 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 28443 soc.cpu.cpuregs_wrdata[14]
.sym 28444 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 28445 soc.cpu.irq_pending[20]
.sym 28446 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 28447 soc.cpu.mem_la_wdata[6]
.sym 28448 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 28449 soc.cpu.cpuregs_wrdata[5]
.sym 28450 soc.cpu.decoded_imm[2]
.sym 28451 soc.cpu.irq_pending[20]
.sym 28452 soc.cpu.decoded_imm[7]
.sym 28453 soc.cpu.cpuregs.regs.0.0_RDATA_4[0]
.sym 28455 soc.cpu.cpuregs_wrdata[9]
.sym 28456 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 28457 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 28458 soc.cpu.cpuregs_wrdata[2]
.sym 28459 soc.cpu.cpuregs_wrdata[12]
.sym 28460 soc.cpu.cpuregs_rs1[21]
.sym 28461 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 28462 soc.cpu.cpuregs.regs.0.0_RDATA_10[0]
.sym 28463 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1[31]
.sym 28464 soc.cpu.cpuregs_wrdata[1]
.sym 28469 soc.cpu.cpuregs_wrdata[3]
.sym 28471 $PACKER_VCC_NET
.sym 28472 soc.cpu.cpuregs_wrdata[9]
.sym 28478 soc.cpu.cpuregs_wrdata[7]
.sym 28482 $PACKER_VCC_NET
.sym 28483 soc.cpu.cpuregs_wrdata[11]
.sym 28486 soc.cpu.cpuregs_wrdata[15]
.sym 28487 soc.cpu.cpuregs_wrdata[1]
.sym 28488 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28489 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28490 soc.cpu.cpuregs_wrdata[13]
.sym 28492 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 28493 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28494 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 28495 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 28496 soc.cpu.cpuregs_wrdata[5]
.sym 28498 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28501 soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 28502 soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O[0]
.sym 28503 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 28505 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 28506 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 28507 soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O[0]
.sym 28508 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 28509 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28510 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28511 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28512 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28513 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28514 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28515 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28516 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28517 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28518 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28520 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 28521 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 28522 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 28528 clk$SB_IO_IN_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 soc.cpu.cpuregs_wrdata[5]
.sym 28532 soc.cpu.cpuregs_wrdata[13]
.sym 28533 soc.cpu.cpuregs_wrdata[3]
.sym 28534 soc.cpu.cpuregs_wrdata[11]
.sym 28535 soc.cpu.cpuregs_wrdata[7]
.sym 28536 soc.cpu.cpuregs_wrdata[15]
.sym 28537 soc.cpu.cpuregs_wrdata[1]
.sym 28538 soc.cpu.cpuregs_wrdata[9]
.sym 28543 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 28544 soc.cpu.reg_pc[23]
.sym 28547 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 28548 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 28549 soc.cpu.pcpi_rs1[26]
.sym 28550 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 28551 soc.cpu.cpuregs_wrdata[0]
.sym 28552 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 28554 soc.cpu.reg_pc[17]
.sym 28555 soc.cpu.cpuregs_waddr[0]
.sym 28556 soc.cpu.cpuregs_wrdata[8]
.sym 28557 soc.cpu.cpuregs.wen
.sym 28558 $PACKER_VCC_NET
.sym 28559 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 28560 soc.cpu.cpuregs_rs1[20]
.sym 28561 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 28562 $PACKER_VCC_NET
.sym 28563 soc.cpu.cpuregs_rs1[28]
.sym 28564 $PACKER_VCC_NET
.sym 28565 soc.cpu.cpuregs_wrdata[6]
.sym 28566 soc.cpu.cpuregs_waddr[3]
.sym 28571 soc.cpu.cpuregs_wrdata[6]
.sym 28572 soc.cpu.cpuregs_waddr[0]
.sym 28573 soc.cpu.cpuregs_wrdata[0]
.sym 28574 soc.cpu.cpuregs_wrdata[14]
.sym 28576 soc.cpu.cpuregs_waddr[2]
.sym 28579 soc.cpu.cpuregs_wrdata[8]
.sym 28580 soc.cpu.cpuregs_wrdata[4]
.sym 28582 soc.cpu.cpuregs.wen
.sym 28584 $PACKER_VCC_NET
.sym 28587 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28589 soc.cpu.cpuregs_waddr[3]
.sym 28590 soc.cpu.cpuregs_wrdata[10]
.sym 28592 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28594 soc.cpu.cpuregs_waddr[4]
.sym 28596 soc.cpu.cpuregs_wrdata[2]
.sym 28597 soc.cpu.cpuregs_wrdata[12]
.sym 28600 soc.cpu.cpuregs_waddr[1]
.sym 28603 soc.cpu.cpuregs_rs1[17]
.sym 28604 soc.cpu.cpuregs_rs1[19]
.sym 28605 soc.cpu.cpuregs_rs1[28]
.sym 28606 soc.cpu.cpuregs_rs1[21]
.sym 28607 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 28608 soc.cpu.cpuregs_rs1[22]
.sym 28609 soc.cpu.cpuregs_rs1[16]
.sym 28610 soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O[0]
.sym 28611 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28612 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28613 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28614 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28615 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28616 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28617 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28618 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28619 soc.cpu.cpuregs_waddr[0]
.sym 28620 soc.cpu.cpuregs_waddr[1]
.sym 28622 soc.cpu.cpuregs_waddr[2]
.sym 28623 soc.cpu.cpuregs_waddr[3]
.sym 28624 soc.cpu.cpuregs_waddr[4]
.sym 28630 clk$SB_IO_IN_$glb_clk
.sym 28631 soc.cpu.cpuregs.wen
.sym 28632 soc.cpu.cpuregs_wrdata[0]
.sym 28633 soc.cpu.cpuregs_wrdata[8]
.sym 28634 soc.cpu.cpuregs_wrdata[4]
.sym 28635 soc.cpu.cpuregs_wrdata[12]
.sym 28636 soc.cpu.cpuregs_wrdata[2]
.sym 28637 soc.cpu.cpuregs_wrdata[10]
.sym 28638 soc.cpu.cpuregs_wrdata[6]
.sym 28639 soc.cpu.cpuregs_wrdata[14]
.sym 28640 $PACKER_VCC_NET
.sym 28641 soc.cpu.pcpi_rs2[12]
.sym 28642 iomem_wdata[12]
.sym 28645 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 28646 soc.cpu.decoded_imm[15]
.sym 28647 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 28649 soc.cpu.irq_pending[19]
.sym 28650 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 28651 soc.cpu.pcpi_rs2[12]
.sym 28652 $PACKER_VCC_NET
.sym 28653 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 28655 soc.cpu.pcpi_rs2[11]
.sym 28656 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 28658 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28660 soc.cpu.cpuregs_rs1[22]
.sym 28661 soc.cpu.cpu_state[4]
.sym 28662 soc.cpu.cpuregs_rs1[16]
.sym 28663 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 28664 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 28665 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 28666 soc.cpu.cpuregs.regs.0.0_RDATA_14[0]
.sym 28667 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 28668 soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
.sym 28675 soc.cpu.cpuregs_wrdata[17]
.sym 28676 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 28679 soc.cpu.cpuregs_wrdata[19]
.sym 28681 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28682 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 28686 soc.cpu.cpuregs_wrdata[23]
.sym 28687 soc.cpu.cpuregs.regs.1.0_RADDR_2
.sym 28690 soc.cpu.cpuregs_wrdata[31]
.sym 28691 soc.cpu.cpuregs.regs.1.0_RADDR_1
.sym 28692 soc.cpu.cpuregs_wrdata[27]
.sym 28693 soc.cpu.cpuregs_wrdata[21]
.sym 28694 soc.cpu.cpuregs_wrdata[29]
.sym 28699 soc.cpu.cpuregs_wrdata[25]
.sym 28700 $PACKER_VCC_NET
.sym 28702 $PACKER_VCC_NET
.sym 28703 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 28704 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28705 soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O[0]
.sym 28706 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 28707 soc.cpu.cpuregs_rs1[20]
.sym 28708 soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O[0]
.sym 28709 soc.cpu.cpuregs_rs1[29]
.sym 28710 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 28711 soc.cpu.cpuregs_rs1[18]
.sym 28712 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 28713 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28714 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28715 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28716 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28717 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28718 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28719 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28720 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28721 soc.cpu.cpuregs.regs.1.0_RADDR_2
.sym 28722 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 28724 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 28725 soc.cpu.cpuregs.regs.1.0_RADDR_1
.sym 28726 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 28732 clk$SB_IO_IN_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28735 soc.cpu.cpuregs_wrdata[21]
.sym 28736 soc.cpu.cpuregs_wrdata[29]
.sym 28737 soc.cpu.cpuregs_wrdata[19]
.sym 28738 soc.cpu.cpuregs_wrdata[27]
.sym 28739 soc.cpu.cpuregs_wrdata[23]
.sym 28740 soc.cpu.cpuregs_wrdata[31]
.sym 28741 soc.cpu.cpuregs_wrdata[17]
.sym 28742 soc.cpu.cpuregs_wrdata[25]
.sym 28743 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 28747 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 28748 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 28749 soc.cpu.cpuregs_wrdata[17]
.sym 28750 soc.cpu.cpuregs_rs1[21]
.sym 28751 soc.cpu.pcpi_rs2[25]
.sym 28752 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 28753 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 28754 soc.cpu.cpuregs_wrdata[22]
.sym 28755 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 28756 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 28757 soc.cpu.reg_pc[25]
.sym 28758 soc.cpu.reg_pc[28]
.sym 28759 soc.cpu.cpuregs_rs1[28]
.sym 28760 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 28761 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 28762 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 28763 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28764 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 28765 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 28766 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 28767 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 28768 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 28770 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 28777 soc.cpu.cpuregs_waddr[1]
.sym 28780 soc.cpu.cpuregs_waddr[2]
.sym 28781 soc.cpu.cpuregs_wrdata[20]
.sym 28782 soc.cpu.cpuregs_waddr[4]
.sym 28783 soc.cpu.cpuregs_wrdata[28]
.sym 28786 soc.cpu.cpuregs.wen
.sym 28789 soc.cpu.cpuregs_wrdata[26]
.sym 28790 soc.cpu.cpuregs_wrdata[18]
.sym 28791 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28792 soc.cpu.cpuregs_waddr[0]
.sym 28793 soc.cpu.cpuregs_waddr[3]
.sym 28796 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28797 soc.cpu.cpuregs_wrdata[16]
.sym 28801 soc.cpu.cpuregs_wrdata[24]
.sym 28802 soc.cpu.cpuregs_wrdata[22]
.sym 28803 soc.cpu.cpuregs_wrdata[30]
.sym 28804 $PACKER_VCC_NET
.sym 28807 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28808 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 28809 soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O[0]
.sym 28810 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 28811 soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O[0]
.sym 28812 soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O[0]
.sym 28813 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 28814 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 28815 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28816 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28817 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28818 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28819 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28820 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28821 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28822 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28823 soc.cpu.cpuregs_waddr[0]
.sym 28824 soc.cpu.cpuregs_waddr[1]
.sym 28826 soc.cpu.cpuregs_waddr[2]
.sym 28827 soc.cpu.cpuregs_waddr[3]
.sym 28828 soc.cpu.cpuregs_waddr[4]
.sym 28834 clk$SB_IO_IN_$glb_clk
.sym 28835 soc.cpu.cpuregs.wen
.sym 28836 soc.cpu.cpuregs_wrdata[16]
.sym 28837 soc.cpu.cpuregs_wrdata[24]
.sym 28838 soc.cpu.cpuregs_wrdata[20]
.sym 28839 soc.cpu.cpuregs_wrdata[28]
.sym 28840 soc.cpu.cpuregs_wrdata[18]
.sym 28841 soc.cpu.cpuregs_wrdata[26]
.sym 28842 soc.cpu.cpuregs_wrdata[22]
.sym 28843 soc.cpu.cpuregs_wrdata[30]
.sym 28844 $PACKER_VCC_NET
.sym 28845 soc.cpu.cpuregs.regs.1.0_RADDR_2
.sym 28849 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28850 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28851 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 28852 soc.cpu.cpuregs_wrdata[19]
.sym 28853 soc.cpu.cpuregs_waddr[1]
.sym 28854 soc.cpu.cpuregs.regs.1.0_RADDR_2
.sym 28855 soc.cpu.irq_mask[20]
.sym 28856 soc.cpu.cpuregs_waddr[2]
.sym 28857 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 28858 soc.cpu.cpuregs_wrdata[18]
.sym 28859 soc.cpu.cpuregs_wrdata[23]
.sym 28860 soc.cpu.cpuregs_rs1[20]
.sym 28861 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 28862 soc.cpu.reg_pc[31]
.sym 28863 soc.cpu.cpuregs_wrdata[16]
.sym 28864 soc.cpu.decoded_imm[27]
.sym 28865 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 28866 soc.cpu.cpuregs.regs.0.1_RDATA_8[0]
.sym 28867 soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O[0]
.sym 28868 soc.cpu.cpuregs_wrdata[22]
.sym 28869 soc.cpu.cpuregs.regs.0.1_RDATA[0]
.sym 28870 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28872 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 28879 $PACKER_VCC_NET
.sym 28880 soc.cpu.cpuregs_wrdata[27]
.sym 28882 soc.cpu.cpuregs_wrdata[29]
.sym 28884 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 28887 soc.cpu.cpuregs_wrdata[25]
.sym 28888 soc.cpu.cpuregs_wrdata[21]
.sym 28889 soc.cpu.cpuregs_wrdata[31]
.sym 28893 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28895 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28896 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 28897 soc.cpu.cpuregs_wrdata[17]
.sym 28898 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28901 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28902 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 28904 soc.cpu.cpuregs_wrdata[19]
.sym 28906 $PACKER_VCC_NET
.sym 28908 soc.cpu.cpuregs_wrdata[23]
.sym 28909 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 28910 soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O[0]
.sym 28911 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 28912 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 28913 soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O[0]
.sym 28914 soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O[0]
.sym 28915 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 28916 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 28917 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28918 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28919 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28920 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28921 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28922 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28923 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28924 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28925 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28926 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 28928 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 28929 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 28930 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 28936 clk$SB_IO_IN_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28939 soc.cpu.cpuregs_wrdata[21]
.sym 28940 soc.cpu.cpuregs_wrdata[29]
.sym 28941 soc.cpu.cpuregs_wrdata[19]
.sym 28942 soc.cpu.cpuregs_wrdata[27]
.sym 28943 soc.cpu.cpuregs_wrdata[23]
.sym 28944 soc.cpu.cpuregs_wrdata[31]
.sym 28945 soc.cpu.cpuregs_wrdata[17]
.sym 28946 soc.cpu.cpuregs_wrdata[25]
.sym 28951 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 28952 soc.cpu.instr_retirq
.sym 28953 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 28954 soc.cpu.cpuregs_wrdata[21]
.sym 28955 soc.cpu.cpuregs.regs.1.0_RADDR_1
.sym 28956 soc.cpu.cpuregs_wrdata[26]
.sym 28957 soc.cpu.cpuregs_wrdata[31]
.sym 28958 soc.cpu.cpuregs_wrdata[29]
.sym 28959 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 28960 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 28961 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 28962 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 28963 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 28964 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 28965 soc.cpu.cpuregs.wen
.sym 28966 soc.cpu.cpuregs_wrdata[20]
.sym 28967 $PACKER_VCC_NET
.sym 28968 soc.cpu.cpuregs.regs.0.1_RDATA_4[0]
.sym 28969 soc.cpu.cpuregs_waddr[3]
.sym 28970 soc.cpu.cpuregs_wrdata[19]
.sym 28971 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 28972 $PACKER_VCC_NET
.sym 28973 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 28974 soc.cpu.cpuregs_waddr[0]
.sym 28979 soc.cpu.cpuregs_wrdata[22]
.sym 28980 soc.cpu.cpuregs_waddr[0]
.sym 28981 soc.cpu.cpuregs_wrdata[20]
.sym 28987 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28989 soc.cpu.cpuregs_wrdata[24]
.sym 28990 soc.cpu.cpuregs.wen
.sym 28991 soc.cpu.cpuregs_wrdata[28]
.sym 28992 $PACKER_VCC_NET
.sym 28993 soc.cpu.cpuregs_wrdata[30]
.sym 28994 soc.cpu.cpuregs_waddr[3]
.sym 28996 soc.cpu.cpuregs_waddr[4]
.sym 28999 soc.cpu.cpuregs_waddr[1]
.sym 29000 soc.cpu.cpuregs_waddr[2]
.sym 29001 soc.cpu.cpuregs_wrdata[16]
.sym 29004 soc.cpu.cpuregs_wrdata[18]
.sym 29007 soc.cpu.cpuregs_wrdata[26]
.sym 29008 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29011 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 29012 soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O[0]
.sym 29013 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 29014 soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O[0]
.sym 29015 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 29016 soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O[0]
.sym 29017 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 29018 soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 29019 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29020 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29021 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29022 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29023 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29024 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29025 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29026 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29027 soc.cpu.cpuregs_waddr[0]
.sym 29028 soc.cpu.cpuregs_waddr[1]
.sym 29030 soc.cpu.cpuregs_waddr[2]
.sym 29031 soc.cpu.cpuregs_waddr[3]
.sym 29032 soc.cpu.cpuregs_waddr[4]
.sym 29038 clk$SB_IO_IN_$glb_clk
.sym 29039 soc.cpu.cpuregs.wen
.sym 29040 soc.cpu.cpuregs_wrdata[16]
.sym 29041 soc.cpu.cpuregs_wrdata[24]
.sym 29042 soc.cpu.cpuregs_wrdata[20]
.sym 29043 soc.cpu.cpuregs_wrdata[28]
.sym 29044 soc.cpu.cpuregs_wrdata[18]
.sym 29045 soc.cpu.cpuregs_wrdata[26]
.sym 29046 soc.cpu.cpuregs_wrdata[22]
.sym 29047 soc.cpu.cpuregs_wrdata[30]
.sym 29048 $PACKER_VCC_NET
.sym 29050 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 29053 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 29054 soc.cpu.cpuregs_wrdata[27]
.sym 29055 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 29056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 29057 soc.cpu.cpuregs_wrdata[24]
.sym 29058 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 29059 soc.cpu.cpuregs.regs.0.1_RDATA_10[0]
.sym 29060 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 29061 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 29062 soc.cpu.cpuregs_wrdata[25]
.sym 29063 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 29064 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 29065 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29066 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 29067 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 29068 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 29073 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 29074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 29076 soc.cpu.cpu_state[4]
.sym 29114 soc.cpu.instr_bne_SB_LUT4_I0_O[3]
.sym 29116 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 29119 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29120 soc.cpu.latched_store
.sym 29151 soc.cpu.reg_pc[26]
.sym 29152 soc.cpu.decoded_imm[23]
.sym 29155 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29156 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 29157 soc.cpu.decoded_imm[18]
.sym 29159 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 29160 soc.cpu.reg_next_pc[0]
.sym 29161 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 29163 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 29164 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 29165 soc.cpu.pcpi_rs2[25]
.sym 29166 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 29172 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29175 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 29219 soc.cpu.instr_sltu
.sym 29220 soc.cpu.instr_sltiu
.sym 29222 soc.cpu.instr_slt
.sym 29257 soc.cpu.is_alu_reg_reg
.sym 29260 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 29262 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 29263 soc.cpu.cpuregs_waddr[4]
.sym 29264 soc.cpu.cpuregs_waddr[2]
.sym 29265 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 29266 soc.cpu.instr_fence
.sym 29267 soc.cpu.is_lui_auipc_jal
.sym 29271 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 29272 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 29275 soc.cpu.cpu_state[6]
.sym 29359 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 29360 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 29361 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 29362 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 29363 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 29364 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 29366 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 29367 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 29369 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29370 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 29462 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 29466 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 29468 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 29470 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 29563 led3$SB_IO_OUT
.sym 29697 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]
.sym 29698 led3$SB_IO_OUT
.sym 29708 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]
.sym 29713 led3$SB_IO_OUT
.sym 29754 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 29756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 29758 soc.cpu.reg_sh[4]
.sym 29767 soc.cpu.timer[2]
.sym 29771 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 29796 soc.memory.rdata_0[6]
.sym 29798 soc.memory.rdata_1[6]
.sym 29799 iomem_addr[16]
.sym 29800 soc.memory.rdata_1[7]
.sym 29803 soc.memory.rdata_1[8]
.sym 29805 soc.memory.rdata_1[14]
.sym 29807 iomem_addr[16]
.sym 29810 soc.memory.rdata_0[8]
.sym 29811 soc.memory.rdata_0[14]
.sym 29812 soc.memory.rdata_0[10]
.sym 29813 soc.memory.rdata_0[5]
.sym 29814 soc.memory.rdata_0[7]
.sym 29816 soc.memory.rdata_1[11]
.sym 29818 soc.memory.rdata_1[5]
.sym 29819 soc.memory.rdata_0[11]
.sym 29821 soc.memory.rdata_0[9]
.sym 29822 soc.memory.rdata_1[10]
.sym 29823 flash_clk_SB_LUT4_I0_O[3]
.sym 29824 flash_clk_SB_LUT4_I0_O[3]
.sym 29825 soc.memory.rdata_1[9]
.sym 29828 iomem_addr[16]
.sym 29829 soc.memory.rdata_0[11]
.sym 29830 flash_clk_SB_LUT4_I0_O[3]
.sym 29831 soc.memory.rdata_1[11]
.sym 29834 soc.memory.rdata_1[6]
.sym 29835 flash_clk_SB_LUT4_I0_O[3]
.sym 29836 soc.memory.rdata_0[6]
.sym 29837 iomem_addr[16]
.sym 29840 iomem_addr[16]
.sym 29841 soc.memory.rdata_1[5]
.sym 29842 soc.memory.rdata_0[5]
.sym 29843 flash_clk_SB_LUT4_I0_O[3]
.sym 29846 soc.memory.rdata_0[10]
.sym 29847 flash_clk_SB_LUT4_I0_O[3]
.sym 29848 iomem_addr[16]
.sym 29849 soc.memory.rdata_1[10]
.sym 29852 flash_clk_SB_LUT4_I0_O[3]
.sym 29853 soc.memory.rdata_1[9]
.sym 29854 iomem_addr[16]
.sym 29855 soc.memory.rdata_0[9]
.sym 29858 flash_clk_SB_LUT4_I0_O[3]
.sym 29859 soc.memory.rdata_0[8]
.sym 29860 soc.memory.rdata_1[8]
.sym 29861 iomem_addr[16]
.sym 29864 soc.memory.rdata_0[14]
.sym 29865 soc.memory.rdata_1[14]
.sym 29866 flash_clk_SB_LUT4_I0_O[3]
.sym 29867 iomem_addr[16]
.sym 29870 soc.memory.rdata_1[7]
.sym 29871 iomem_addr[16]
.sym 29872 soc.memory.rdata_0[7]
.sym 29873 flash_clk_SB_LUT4_I0_O[3]
.sym 29881 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 29882 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1[0]
.sym 29883 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[0]
.sym 29884 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[1]
.sym 29885 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 29886 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 29887 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 29888 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[0]
.sym 29891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 29893 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 29895 iomem_wdata[4]
.sym 29896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 29899 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[2]
.sym 29901 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 29902 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 29903 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 29904 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 29910 soc.memory.rdata_1[11]
.sym 29914 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 29916 soc.memory.rdata_1[10]
.sym 29918 flash_clk_SB_LUT4_I0_O[3]
.sym 29919 flash_clk_SB_LUT4_I0_O[3]
.sym 29920 soc.memory.rdata_1[9]
.sym 29921 soc.memory.rdata_1[13]
.sym 29923 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 29924 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 29927 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 29932 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 29933 soc.memory.rdata_0[5]
.sym 29935 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 29936 soc.cpu.cpuregs_rs1[3]
.sym 29937 soc.cpu.cpuregs_rs1[2]
.sym 29938 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 29940 soc.cpu.cpuregs_rs1[3]
.sym 29941 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 29942 soc.cpu.cpuregs_rs1[2]
.sym 29943 soc.memory.rdata_0[13]
.sym 29945 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 29946 soc.cpu.cpuregs_rs1[4]
.sym 29947 soc.cpu.is_lui_auipc_jal
.sym 29958 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 29959 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 29960 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 29962 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 29963 soc.cpu.timer[2]
.sym 29964 soc.cpu.timer[1]
.sym 29967 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 29968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 29970 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 29972 soc.cpu.timer[4]
.sym 29973 soc.cpu.timer[3]
.sym 29974 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 29975 soc.cpu.cpuregs_rs1[6]
.sym 29977 soc.cpu.cpuregs_rs1[4]
.sym 29978 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 29979 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 29980 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 29981 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 29982 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 29983 soc.cpu.timer[7]
.sym 29987 soc.cpu.cpuregs_rs1[7]
.sym 29988 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 29989 soc.cpu.timer[6]
.sym 29991 soc.cpu.timer[6]
.sym 29992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 29993 soc.cpu.timer[7]
.sym 29994 soc.cpu.timer[4]
.sym 29997 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 29998 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 29999 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30000 soc.cpu.cpuregs_rs1[7]
.sym 30003 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 30004 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 30005 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 30006 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 30010 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 30011 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 30015 soc.cpu.timer[3]
.sym 30016 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 30017 soc.cpu.timer[1]
.sym 30018 soc.cpu.timer[2]
.sym 30021 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 30022 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 30024 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 30027 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 30028 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30029 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30030 soc.cpu.cpuregs_rs1[4]
.sym 30033 soc.cpu.cpuregs_rs1[6]
.sym 30034 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 30035 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30036 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30038 clk$SB_IO_IN_$glb_clk
.sym 30039 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30040 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 30041 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[3]
.sym 30042 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1[0]
.sym 30043 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1[2]
.sym 30044 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1[2]
.sym 30045 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 30046 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 30047 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 30053 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 30054 $PACKER_VCC_NET
.sym 30055 soc.cpu.pcpi_rs1[6]
.sym 30056 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 30057 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 30059 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 30060 $PACKER_VCC_NET
.sym 30063 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 30065 soc.cpu.cpu_state[4]
.sym 30066 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 30067 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30068 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 30070 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 30071 soc.cpu.timer[9]
.sym 30072 soc.cpu.cpu_state[4]
.sym 30073 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 30074 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30075 soc.cpu.timer[6]
.sym 30081 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 30082 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 30083 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 30085 soc.cpu.cpuregs_rs1[5]
.sym 30086 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 30087 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 30089 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
.sym 30090 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30091 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 30094 soc.cpu.cpuregs_rs1[10]
.sym 30096 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 30097 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 30098 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 30099 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 30100 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30101 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 30102 soc.cpu.cpuregs_rs1[3]
.sym 30103 soc.cpu.cpuregs_rs1[2]
.sym 30104 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 30105 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 30106 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 30107 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 30109 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 30111 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 30114 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 30115 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 30116 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 30117 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 30120 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 30121 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 30122 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 30123 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 30126 soc.cpu.cpuregs_rs1[5]
.sym 30127 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30128 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30129 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 30132 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30133 soc.cpu.cpuregs_rs1[10]
.sym 30134 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 30135 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30138 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 30139 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 30140 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 30141 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
.sym 30144 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30145 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30146 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 30147 soc.cpu.cpuregs_rs1[2]
.sym 30150 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 30151 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 30152 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 30153 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 30156 soc.cpu.cpuregs_rs1[3]
.sym 30157 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 30158 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30159 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30161 clk$SB_IO_IN_$glb_clk
.sym 30162 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30163 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 30164 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[3]
.sym 30165 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 30166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 30167 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 30168 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 30169 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1[0]
.sym 30170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 30173 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30174 soc.cpu.cpuregs_rs1[16]
.sym 30175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 30177 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 30178 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 30179 soc.cpu.cpuregs_rs1[10]
.sym 30181 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 30182 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 30183 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 30184 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 30185 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 30188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 30189 soc.cpu.cpuregs_rs1[13]
.sym 30190 soc.cpu.timer[10]
.sym 30191 soc.cpu.cpuregs_rs1[0]
.sym 30192 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 30193 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 30194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 30195 soc.cpu.timer[11]
.sym 30196 soc.cpu.is_lui_auipc_jal
.sym 30197 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 30198 soc.cpu.reg_pc[4]
.sym 30206 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 30207 soc.cpu.cpuregs_rs1[12]
.sym 30210 soc.cpu.instr_maskirq
.sym 30211 soc.cpu.timer[1]
.sym 30212 soc.cpu.irq_mask[1]
.sym 30213 soc.cpu.cpuregs_rs1[8]
.sym 30214 soc.cpu.cpuregs_rs1[1]
.sym 30215 soc.cpu.cpuregs_rs1[13]
.sym 30217 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30220 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 30221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 30222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 30224 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30225 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 30226 soc.cpu.instr_retirq
.sym 30227 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 30228 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 30230 $PACKER_VCC_NET
.sym 30231 soc.cpu.instr_timer
.sym 30232 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30234 soc.cpu.cpuregs_rs1[9]
.sym 30235 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 30237 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 30238 $PACKER_VCC_NET
.sym 30240 soc.cpu.timer[1]
.sym 30243 soc.cpu.cpuregs_rs1[9]
.sym 30244 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 30245 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30246 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30249 soc.cpu.instr_timer
.sym 30250 soc.cpu.irq_mask[1]
.sym 30251 soc.cpu.instr_maskirq
.sym 30252 soc.cpu.timer[1]
.sym 30255 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 30256 soc.cpu.cpuregs_rs1[13]
.sym 30257 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30258 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30261 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 30262 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 30263 soc.cpu.instr_retirq
.sym 30264 soc.cpu.cpuregs_rs1[1]
.sym 30267 soc.cpu.cpuregs_rs1[12]
.sym 30268 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30269 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 30270 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30273 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30274 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30275 soc.cpu.cpuregs_rs1[8]
.sym 30276 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 30279 soc.cpu.cpuregs_rs1[1]
.sym 30280 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30281 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30282 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 30284 clk$SB_IO_IN_$glb_clk
.sym 30285 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 30287 soc.cpu.irq_pending[5]
.sym 30288 soc.cpu.irq_pending[7]
.sym 30289 soc.cpu.irq_pending[3]
.sym 30290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 30291 soc.cpu.irq_pending[6]
.sym 30292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 30293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 30297 soc.cpu.cpuregs_rs1[18]
.sym 30298 soc.cpu.irq_mask[1]
.sym 30299 soc.cpu.cpuregs_rs1[6]
.sym 30300 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30301 soc.cpu.pcpi_rs1[12]
.sym 30302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 30303 soc.cpu.instr_maskirq
.sym 30305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 30306 soc.cpu.cpuregs_rs1[5]
.sym 30310 soc.cpu.instr_retirq
.sym 30311 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30312 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1[2]
.sym 30313 soc.cpu.timer[13]
.sym 30314 soc.cpu.cpu_state[2]
.sym 30315 soc.cpu.instr_retirq
.sym 30316 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 30317 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30318 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 30319 soc.cpu.cpuregs_rs1[6]
.sym 30320 soc.cpu.cpuregs_rs1[9]
.sym 30321 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30327 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 30328 soc.cpu.irq_mask[12]
.sym 30329 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 30330 soc.cpu.timer[13]
.sym 30331 soc.cpu.cpuregs_rs1[8]
.sym 30332 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30333 soc.cpu.timer[8]
.sym 30334 soc.cpu.cpuregs_rs1[14]
.sym 30336 soc.cpu.timer[9]
.sym 30337 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30338 soc.cpu.timer[14]
.sym 30339 soc.cpu.timer[15]
.sym 30340 soc.cpu.timer[12]
.sym 30343 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30344 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30345 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 30346 soc.cpu.instr_retirq
.sym 30348 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30350 soc.cpu.timer[10]
.sym 30351 soc.cpu.cpuregs_rs1[0]
.sym 30352 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30354 soc.cpu.cpuregs_rs1[15]
.sym 30355 soc.cpu.timer[11]
.sym 30356 soc.cpu.instr_maskirq
.sym 30357 soc.cpu.instr_timer
.sym 30358 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30360 soc.cpu.timer[14]
.sym 30361 soc.cpu.timer[13]
.sym 30362 soc.cpu.timer[12]
.sym 30363 soc.cpu.timer[15]
.sym 30366 soc.cpu.instr_timer
.sym 30367 soc.cpu.cpuregs_rs1[8]
.sym 30368 soc.cpu.instr_retirq
.sym 30369 soc.cpu.timer[8]
.sym 30372 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30373 soc.cpu.cpuregs_rs1[0]
.sym 30374 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 30375 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30378 soc.cpu.cpuregs_rs1[14]
.sym 30379 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 30380 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30381 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30384 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 30385 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30386 soc.cpu.cpuregs_rs1[15]
.sym 30387 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30390 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 30391 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 30392 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30393 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 30396 soc.cpu.timer[12]
.sym 30397 soc.cpu.irq_mask[12]
.sym 30398 soc.cpu.instr_maskirq
.sym 30399 soc.cpu.instr_timer
.sym 30402 soc.cpu.timer[11]
.sym 30403 soc.cpu.timer[9]
.sym 30404 soc.cpu.timer[10]
.sym 30405 soc.cpu.timer[8]
.sym 30407 clk$SB_IO_IN_$glb_clk
.sym 30408 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[3]
.sym 30410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[1]
.sym 30411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[3]
.sym 30412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 30414 soc.cpu.irq_pending[10]
.sym 30415 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 30416 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1[2]
.sym 30417 soc.cpu.cpuregs_rs1[6]
.sym 30419 soc.cpu.irq_mask[17]
.sym 30420 soc.cpu.cpuregs_rs1[6]
.sym 30421 soc.cpu.cpuregs_rs1[7]
.sym 30422 soc.cpu.irq_mask[12]
.sym 30423 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 30426 soc.cpu.irq_mask[4]
.sym 30427 soc.cpu.cpuregs_rs1[10]
.sym 30430 soc.cpu.cpu_state[2]
.sym 30431 soc.cpu.cpuregs_rs1[4]
.sym 30432 soc.cpu.irq_mask[7]
.sym 30433 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 30434 soc.cpu.cpuregs_rs1[3]
.sym 30435 soc.cpu.cpuregs_rs1[4]
.sym 30436 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 30437 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 30438 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 30439 soc.cpu.cpuregs_rs1[2]
.sym 30440 soc.cpu.irq_active
.sym 30441 soc.cpu.cpuregs_rs1[3]
.sym 30442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[3]
.sym 30443 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30444 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 30451 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 30452 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 30453 soc.cpu.timer[14]
.sym 30454 soc.cpu.irq_mask[8]
.sym 30455 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 30456 soc.cpu.instr_retirq
.sym 30458 soc.cpu.irq_mask[0]
.sym 30459 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30460 soc.cpu.timer[10]
.sym 30461 soc.cpu.instr_timer
.sym 30462 soc.cpu.irq_mask[14]
.sym 30463 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 30464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 30465 soc.cpu.irq_mask[10]
.sym 30466 soc.cpu.instr_maskirq
.sym 30469 soc.cpu.instr_maskirq
.sym 30470 soc.cpu.irq_pending[0]
.sym 30471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 30472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 30473 soc.cpu.cpuregs_rs1[12]
.sym 30474 soc.cpu.instr_maskirq
.sym 30475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 30480 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 30483 soc.cpu.instr_timer
.sym 30484 soc.cpu.timer[14]
.sym 30485 soc.cpu.instr_maskirq
.sym 30486 soc.cpu.irq_mask[14]
.sym 30489 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 30490 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 30496 soc.cpu.instr_maskirq
.sym 30497 soc.cpu.irq_mask[8]
.sym 30498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 30501 soc.cpu.cpuregs_rs1[12]
.sym 30502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 30503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 30504 soc.cpu.instr_retirq
.sym 30507 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 30508 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 30510 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 30513 soc.cpu.instr_maskirq
.sym 30514 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 30515 soc.cpu.irq_mask[0]
.sym 30516 soc.cpu.instr_timer
.sym 30519 soc.cpu.irq_pending[0]
.sym 30520 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 30521 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30522 soc.cpu.irq_mask[0]
.sym 30525 soc.cpu.instr_maskirq
.sym 30526 soc.cpu.instr_timer
.sym 30527 soc.cpu.timer[10]
.sym 30528 soc.cpu.irq_mask[10]
.sym 30530 clk$SB_IO_IN_$glb_clk
.sym 30532 soc.cpu.irq_pending[13]
.sym 30533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 30534 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[3]
.sym 30535 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 30536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 30537 soc.cpu.irq_pending[11]
.sym 30538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 30539 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2]
.sym 30542 soc.cpu.cpuregs_rs1[10]
.sym 30543 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 30545 soc.cpu.irq_pending[12]
.sym 30546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 30547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[0]
.sym 30548 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30550 soc.cpu.irq_mask[10]
.sym 30551 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[1]
.sym 30554 soc.cpu.irq_pending[0]
.sym 30555 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 30556 soc.cpu.cpuregs_rs1[15]
.sym 30557 soc.cpu.cpuregs_rs1[15]
.sym 30558 soc.cpu.irq_mask[11]
.sym 30559 soc.cpu.timer[9]
.sym 30560 soc.cpu.cpuregs_rs1[15]
.sym 30561 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 30562 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30563 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 30564 soc.cpu.cpu_state[4]
.sym 30566 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 30567 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 30573 soc.cpu.timer[15]
.sym 30574 soc.cpu.timer[4]
.sym 30575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 30578 soc.cpu.instr_maskirq
.sym 30579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 30581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 30583 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 30584 soc.cpu.instr_retirq
.sym 30586 soc.cpu.instr_timer
.sym 30587 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30588 soc.cpu.irq_pending[2]
.sym 30590 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30591 soc.cpu.timer[2]
.sym 30594 soc.cpu.irq_mask[15]
.sym 30595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 30596 soc.cpu.cpu_state[2]
.sym 30597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 30598 soc.cpu.irq_mask[4]
.sym 30599 soc.cpu.cpuregs_rs1[2]
.sym 30600 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 30601 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 30602 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 30603 soc.cpu.irq_mask[2]
.sym 30604 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30606 soc.cpu.timer[2]
.sym 30607 soc.cpu.instr_maskirq
.sym 30608 soc.cpu.instr_timer
.sym 30609 soc.cpu.irq_mask[2]
.sym 30612 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30615 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 30619 soc.cpu.cpu_state[2]
.sym 30620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 30621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 30624 soc.cpu.irq_mask[2]
.sym 30625 soc.cpu.irq_pending[2]
.sym 30626 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30627 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 30630 soc.cpu.timer[15]
.sym 30631 soc.cpu.irq_mask[15]
.sym 30632 soc.cpu.instr_timer
.sym 30633 soc.cpu.instr_maskirq
.sym 30636 soc.cpu.instr_maskirq
.sym 30637 soc.cpu.irq_mask[4]
.sym 30638 soc.cpu.timer[4]
.sym 30639 soc.cpu.instr_timer
.sym 30642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 30643 soc.cpu.cpuregs_rs1[2]
.sym 30644 soc.cpu.instr_retirq
.sym 30645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 30648 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 30650 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 30651 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 30653 clk$SB_IO_IN_$glb_clk
.sym 30655 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[3]
.sym 30656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 30657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 30658 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 30659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[1]
.sym 30660 soc.cpu.irq_mask[15]
.sym 30661 soc.cpu.irq_mask[2]
.sym 30662 soc.cpu.irq_mask[11]
.sym 30665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[3]
.sym 30666 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 30667 soc.cpu.instr_timer
.sym 30668 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 30669 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 30672 soc.cpu.instr_retirq
.sym 30673 soc.cpu.cpuregs_rs1[13]
.sym 30674 soc.cpu.instr_timer
.sym 30675 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30676 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 30679 soc.cpu.reg_pc[11]
.sym 30680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 30681 soc.cpu.cpuregs_rs1[13]
.sym 30682 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 30683 soc.cpu.cpuregs_rs1[0]
.sym 30684 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 30685 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 30686 soc.cpu.mem_la_wdata[2]
.sym 30687 soc.cpu.timer[11]
.sym 30688 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 30689 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 30690 soc.cpu.reg_pc[4]
.sym 30696 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 30699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 30700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 30701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 30702 soc.cpu.cpuregs_rs1[4]
.sym 30703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 30704 soc.cpu.irq_mask[1]
.sym 30707 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 30708 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 30709 soc.cpu.irq_pending[1]
.sym 30710 soc.cpu.irq_active
.sym 30716 soc.cpu.cpuregs_rs1[15]
.sym 30717 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 30718 soc.cpu.irq_mask[2]
.sym 30719 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30720 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 30721 soc.cpu.cpu_state[2]
.sym 30722 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30723 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 30725 soc.cpu.pcpi_timeout_SB_LUT4_I1_O[3]
.sym 30726 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 30727 soc.cpu.instr_retirq
.sym 30729 soc.cpu.instr_retirq
.sym 30730 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 30731 soc.cpu.cpuregs_rs1[15]
.sym 30732 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 30735 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 30736 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 30737 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 30738 soc.cpu.cpu_state[2]
.sym 30742 soc.cpu.irq_active
.sym 30743 soc.cpu.irq_mask[2]
.sym 30747 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30748 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 30749 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30754 soc.cpu.irq_active
.sym 30756 soc.cpu.irq_mask[1]
.sym 30759 soc.cpu.irq_mask[1]
.sym 30760 soc.cpu.irq_pending[1]
.sym 30761 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30762 soc.cpu.pcpi_timeout_SB_LUT4_I1_O[3]
.sym 30765 soc.cpu.cpu_state[2]
.sym 30766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 30767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 30768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 30772 soc.cpu.cpuregs_rs1[4]
.sym 30773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 30774 soc.cpu.instr_retirq
.sym 30775 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 30776 clk$SB_IO_IN_$glb_clk
.sym 30777 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30778 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[3]
.sym 30779 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[3]
.sym 30780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 30781 soc.cpu.reg_pc[2]
.sym 30782 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 30783 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 30784 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 30785 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 30789 soc.cpu.irq_mask[16]
.sym 30791 soc.cpu.cpu_state[2]
.sym 30792 soc.cpu.irq_pending[1]
.sym 30793 soc.cpu.cpu_state[2]
.sym 30795 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 30796 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 30798 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 30801 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 30802 soc.cpu.instr_retirq
.sym 30803 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 30804 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 30805 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 30806 soc.cpu.genblk1.pcpi_mul.rd[18]
.sym 30807 soc.cpu.cpu_state[2]
.sym 30808 soc.cpu.cpu_state[3]
.sym 30809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 30810 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30811 soc.cpu.cpuregs_rs1[6]
.sym 30812 soc.cpu.cpuregs_rs1[9]
.sym 30813 soc.cpu.instr_retirq
.sym 30819 soc.cpu.irq_mask[18]
.sym 30820 soc.cpu.instr_retirq
.sym 30822 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 30823 soc.cpu.cpu_state[2]
.sym 30824 soc.cpu.genblk1.pcpi_mul.rd[18]
.sym 30825 soc.cpu.timer[19]
.sym 30826 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 30827 soc.cpu.genblk1.pcpi_mul.rd[50]
.sym 30828 soc.cpu.timer[18]
.sym 30830 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 30832 soc.cpu.timer[16]
.sym 30833 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 30834 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 30835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30836 soc.cpu.timer[17]
.sym 30837 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30840 soc.cpu.instr_maskirq
.sym 30841 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30842 soc.cpu.cpuregs_rs1[18]
.sym 30843 soc.cpu.instr_timer
.sym 30844 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30845 soc.cpu.timer[18]
.sym 30846 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 30847 soc.cpu.cpuregs_rs1[16]
.sym 30848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30849 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 30852 soc.cpu.irq_mask[18]
.sym 30853 soc.cpu.instr_timer
.sym 30854 soc.cpu.timer[18]
.sym 30855 soc.cpu.instr_maskirq
.sym 30858 soc.cpu.cpuregs_rs1[18]
.sym 30859 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 30860 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30861 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30864 soc.cpu.timer[19]
.sym 30865 soc.cpu.timer[17]
.sym 30866 soc.cpu.timer[16]
.sym 30867 soc.cpu.timer[18]
.sym 30870 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 30871 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 30872 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 30873 soc.cpu.cpu_state[2]
.sym 30876 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30877 soc.cpu.genblk1.pcpi_mul.rd[50]
.sym 30878 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30879 soc.cpu.genblk1.pcpi_mul.rd[18]
.sym 30882 soc.cpu.cpuregs_rs1[16]
.sym 30883 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30884 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 30885 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 30889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 30890 soc.cpu.cpu_state[2]
.sym 30894 soc.cpu.instr_retirq
.sym 30895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30896 soc.cpu.cpuregs_rs1[18]
.sym 30897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30899 clk$SB_IO_IN_$glb_clk
.sym 30900 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30901 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[1]
.sym 30902 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[1]
.sym 30903 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 30904 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 30905 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 30906 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 30907 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 30908 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 30911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[3]
.sym 30912 soc.cpu.cpuregs_rs1[17]
.sym 30913 soc.cpu.cpuregs_rs1[8]
.sym 30916 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 30917 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 30919 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 30920 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[3]
.sym 30921 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 30922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 30924 soc.cpu.cpuregs_rs1[7]
.sym 30925 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 30926 soc.cpu.cpuregs_rs1[3]
.sym 30927 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 30928 soc.cpu.decoded_imm[6]
.sym 30929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 30930 soc.cpu.cpu_state[4]
.sym 30931 soc.cpu.cpuregs_rs1[4]
.sym 30932 iomem_wdata[12]
.sym 30933 soc.cpu.cpuregs_rs1[3]
.sym 30934 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 30935 soc.cpu.cpuregs_rs1[2]
.sym 30936 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 30942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[1]
.sym 30944 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[1]
.sym 30946 soc.cpu.cpu_state[4]
.sym 30947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]
.sym 30948 soc.cpu.genblk1.pcpi_mul.rd[45]
.sym 30950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[1]
.sym 30952 soc.cpu.irq_pending[1]
.sym 30953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[3]
.sym 30954 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 30955 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30958 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 30959 soc.cpu.cpuregs_rs1[10]
.sym 30960 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[2]
.sym 30961 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30962 soc.cpu.cpuregs_rs1[18]
.sym 30964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 30965 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 30966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[0]
.sym 30967 soc.cpu.cpu_state[2]
.sym 30968 soc.cpu.cpu_state[3]
.sym 30969 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30970 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30972 soc.cpu.genblk1.pcpi_mul.rd[13]
.sym 30973 soc.cpu.instr_retirq
.sym 30975 soc.cpu.cpuregs_rs1[18]
.sym 30981 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30982 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30983 soc.cpu.genblk1.pcpi_mul.rd[13]
.sym 30984 soc.cpu.genblk1.pcpi_mul.rd[45]
.sym 30987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 30989 soc.cpu.instr_retirq
.sym 30990 soc.cpu.cpuregs_rs1[10]
.sym 30993 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 30994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30995 soc.cpu.irq_pending[1]
.sym 30999 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[1]
.sym 31000 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 31001 soc.cpu.cpu_state[4]
.sym 31002 soc.cpu.cpu_state[3]
.sym 31005 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 31006 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 31007 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 31008 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[3]
.sym 31012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]
.sym 31013 soc.cpu.cpu_state[2]
.sym 31014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[1]
.sym 31018 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[1]
.sym 31019 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[0]
.sym 31020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[2]
.sym 31021 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31022 clk$SB_IO_IN_$glb_clk
.sym 31023 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31024 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 31025 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 31026 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 31027 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 31028 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 31029 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 31030 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 31031 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 31034 soc.cpu.cpuregs_rs1[19]
.sym 31035 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 31037 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 31038 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[1]
.sym 31039 soc.cpu.reg_pc[4]
.sym 31041 soc.cpu.cpu_state[1]
.sym 31042 soc.cpu.pcpi_rs1[6]
.sym 31043 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[1]
.sym 31047 soc.cpu.cpuregs_wrdata[8]
.sym 31048 soc.cpu.cpuregs_rs1[15]
.sym 31050 soc.cpu.decoded_imm[9]
.sym 31051 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 31053 soc.cpu.decoded_imm[18]
.sym 31054 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 31055 soc.cpu.decoded_imm[16]
.sym 31056 soc.cpu.cpuregs_rs1[15]
.sym 31057 soc.cpu.pcpi_rs2[25]
.sym 31058 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31059 soc.cpu.pcpi_rs1[26]
.sym 31065 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 31066 soc.cpu.instr_retirq
.sym 31069 soc.cpu.instr_maskirq
.sym 31070 soc.cpu.instr_maskirq
.sym 31072 soc.cpu.irq_mask[20]
.sym 31073 soc.cpu.irq_mask[18]
.sym 31074 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 31075 soc.cpu.timer[16]
.sym 31076 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31077 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 31078 soc.cpu.instr_timer
.sym 31081 soc.cpu.cpuregs_rs1[16]
.sym 31083 soc.cpu.cpuregs_rs1[20]
.sym 31084 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31085 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 31089 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 31091 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 31092 soc.cpu.irq_mask[16]
.sym 31094 soc.cpu.irq_pending[18]
.sym 31095 soc.cpu.timer[20]
.sym 31096 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 31098 soc.cpu.instr_maskirq
.sym 31099 soc.cpu.irq_mask[20]
.sym 31100 soc.cpu.instr_timer
.sym 31101 soc.cpu.timer[20]
.sym 31110 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 31111 soc.cpu.instr_retirq
.sym 31112 soc.cpu.cpuregs_rs1[16]
.sym 31113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 31116 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 31117 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 31118 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 31119 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 31122 soc.cpu.irq_mask[16]
.sym 31123 soc.cpu.instr_maskirq
.sym 31124 soc.cpu.instr_timer
.sym 31125 soc.cpu.timer[16]
.sym 31130 soc.cpu.irq_mask[18]
.sym 31131 soc.cpu.irq_pending[18]
.sym 31134 soc.cpu.cpuregs_rs1[20]
.sym 31135 soc.cpu.instr_retirq
.sym 31136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 31137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31142 soc.cpu.irq_mask[18]
.sym 31143 soc.cpu.irq_pending[18]
.sym 31144 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31145 clk$SB_IO_IN_$glb_clk
.sym 31146 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31147 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 31148 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 31149 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 31150 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 31151 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 31152 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 31153 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 31154 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 31157 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 31159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[0]
.sym 31160 soc.cpu.instr_retirq
.sym 31161 soc.cpu.irq_pending[18]
.sym 31162 soc.cpu.decoded_imm[13]
.sym 31163 soc.cpu.decoded_imm[15]
.sym 31166 soc.cpu.instr_timer
.sym 31167 soc.cpu.pcpi_rs1[12]
.sym 31168 soc.cpu.decoded_imm[12]
.sym 31169 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 31170 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 31171 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 31172 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 31173 soc.cpu.cpuregs_rs1[13]
.sym 31174 soc.cpu.cpuregs_rs1[0]
.sym 31175 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 31176 soc.cpu.cpuregs_wrdata[8]
.sym 31177 soc.cpu.reg_pc[4]
.sym 31178 soc.cpu.mem_la_wdata[2]
.sym 31179 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 31180 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 31181 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 31182 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 31188 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[16]
.sym 31189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3[2]
.sym 31190 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 31191 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[0]
.sym 31193 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 31194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 31196 soc.cpu.cpu_state[2]
.sym 31198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[1]
.sym 31199 soc.cpu.cpu_state[2]
.sym 31200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3[0]
.sym 31201 soc.cpu.instr_maskirq
.sym 31202 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[19]
.sym 31203 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[0]
.sym 31204 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 31205 soc.cpu.cpu_state[4]
.sym 31206 soc.cpu.instr_retirq
.sym 31209 soc.cpu.cpuregs_rs1[19]
.sym 31210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 31211 soc.cpu.timer[19]
.sym 31212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[3]
.sym 31214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 31215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[3]
.sym 31216 soc.cpu.irq_mask[19]
.sym 31217 soc.cpu.instr_timer
.sym 31218 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[1]
.sym 31219 soc.cpu.cpu_state[3]
.sym 31221 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 31222 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[19]
.sym 31223 soc.cpu.cpu_state[3]
.sym 31224 soc.cpu.cpu_state[4]
.sym 31227 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[1]
.sym 31228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[0]
.sym 31229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[3]
.sym 31230 soc.cpu.cpu_state[2]
.sym 31233 soc.cpu.instr_timer
.sym 31234 soc.cpu.timer[19]
.sym 31235 soc.cpu.instr_maskirq
.sym 31236 soc.cpu.irq_mask[19]
.sym 31239 soc.cpu.cpu_state[4]
.sym 31240 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[16]
.sym 31241 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 31242 soc.cpu.cpu_state[3]
.sym 31246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3[2]
.sym 31247 soc.cpu.cpu_state[3]
.sym 31248 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3[0]
.sym 31251 soc.cpu.cpu_state[2]
.sym 31252 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 31254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 31257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 31258 soc.cpu.cpuregs_rs1[19]
.sym 31259 soc.cpu.instr_retirq
.sym 31260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 31263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[0]
.sym 31264 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[3]
.sym 31265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[1]
.sym 31266 soc.cpu.cpu_state[2]
.sym 31270 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 31271 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 31272 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 31273 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31274 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 31275 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[2]
.sym 31276 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[2]
.sym 31277 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1[31]
.sym 31280 soc.cpu.cpuregs_rs1[21]
.sym 31281 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 31282 soc.cpu.cpu_state[2]
.sym 31283 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 31284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3[2]
.sym 31285 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3[2]
.sym 31286 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[21]
.sym 31287 soc.cpu.cpu_state[2]
.sym 31288 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 31289 soc.cpu.instr_maskirq
.sym 31290 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 31291 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 31292 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[16]
.sym 31293 soc.cpu.cpuregs_rs1[12]
.sym 31294 soc.cpu.is_lui_auipc_jal
.sym 31295 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 31296 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 31297 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 31298 soc.cpu.cpuregs_rs1[6]
.sym 31299 soc.cpu.pcpi_rs1[25]
.sym 31300 soc.cpu.cpu_state[2]
.sym 31301 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31302 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 31303 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 31304 soc.cpu.cpuregs_rs1[9]
.sym 31305 soc.cpu.cpu_state[3]
.sym 31314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 31315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 31316 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 31317 soc.cpu.timer[17]
.sym 31318 soc.cpu.cpu_state[2]
.sym 31319 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 31320 soc.cpu.is_lui_auipc_jal
.sym 31322 soc.cpu.irq_mask[17]
.sym 31325 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 31327 soc.cpu.cpuregs_rs1[17]
.sym 31330 soc.cpu.cpuregs_rs1[16]
.sym 31332 soc.cpu.instr_maskirq
.sym 31333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 31334 soc.cpu.instr_retirq
.sym 31335 soc.cpu.instr_timer
.sym 31338 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 31339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 31340 soc.cpu.reg_pc[16]
.sym 31342 soc.cpu.cpu_state[4]
.sym 31356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 31357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 31358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 31359 soc.cpu.cpu_state[2]
.sym 31362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 31363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 31364 soc.cpu.instr_retirq
.sym 31365 soc.cpu.cpuregs_rs1[17]
.sym 31374 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31375 soc.cpu.reg_pc[16]
.sym 31376 soc.cpu.cpuregs_rs1[16]
.sym 31377 soc.cpu.is_lui_auipc_jal
.sym 31380 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 31381 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 31382 soc.cpu.cpu_state[4]
.sym 31383 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 31386 soc.cpu.instr_timer
.sym 31387 soc.cpu.timer[17]
.sym 31388 soc.cpu.instr_maskirq
.sym 31389 soc.cpu.irq_mask[17]
.sym 31391 clk$SB_IO_IN_$glb_clk
.sym 31392 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31393 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 31394 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 31395 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 31396 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[3]
.sym 31397 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 31398 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 31399 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 31400 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 31403 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 31404 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 31405 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 31406 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 31407 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[25]
.sym 31409 soc.cpu.decoded_imm[27]
.sym 31410 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1[31]
.sym 31414 soc.cpu.reg_pc[30]
.sym 31415 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 31416 soc.cpu.cpuregs_wrdata[11]
.sym 31417 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 31418 soc.cpu.decoded_imm[20]
.sym 31419 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31420 soc.cpu.decoded_imm[6]
.sym 31421 soc.cpu.irq_mask[16]
.sym 31422 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 31423 soc.cpu.cpuregs_rs1[4]
.sym 31424 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 31425 soc.cpu.cpuregs_rs1[3]
.sym 31426 soc.cpu.reg_pc[16]
.sym 31427 soc.cpu.cpuregs_rs1[2]
.sym 31428 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 31435 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[17]
.sym 31438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 31439 soc.cpu.cpu_state[4]
.sym 31440 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 31443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 31445 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3[2]
.sym 31446 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 31447 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 31450 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 31451 soc.cpu.cpuregs_rs1[19]
.sym 31452 soc.cpu.irq_pending[17]
.sym 31453 soc.cpu.cpuregs_rs1[16]
.sym 31455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 31457 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 31458 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[21]
.sym 31459 soc.cpu.cpu_state[3]
.sym 31461 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 31464 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 31465 soc.cpu.cpuregs_rs1[17]
.sym 31467 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 31469 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3[2]
.sym 31470 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 31473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 31474 soc.cpu.cpu_state[3]
.sym 31475 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[17]
.sym 31476 soc.cpu.irq_pending[17]
.sym 31480 soc.cpu.cpuregs_rs1[19]
.sym 31486 soc.cpu.cpuregs_rs1[17]
.sym 31491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 31492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 31493 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 31494 soc.cpu.cpu_state[4]
.sym 31497 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 31498 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 31499 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 31500 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 31504 soc.cpu.cpuregs_rs1[16]
.sym 31509 soc.cpu.cpu_state[4]
.sym 31510 soc.cpu.cpu_state[3]
.sym 31511 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[21]
.sym 31512 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 31513 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31514 clk$SB_IO_IN_$glb_clk
.sym 31515 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31516 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 31517 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 31518 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 31519 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 31520 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 31521 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 31522 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 31523 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 31530 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 31531 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31532 soc.cpu.cpuregs_wrdata[6]
.sym 31533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[3]
.sym 31534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 31535 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 31537 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 31538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 31539 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 31540 soc.cpu.cpuregs_rs1[15]
.sym 31541 soc.cpu.pcpi_rs2[25]
.sym 31542 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 31543 soc.cpu.pcpi_rs1[26]
.sym 31544 soc.cpu.irq_pending[17]
.sym 31546 soc.cpu.decoded_imm[9]
.sym 31547 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 31548 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 31549 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 31550 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 31551 soc.cpu.decoded_imm[26]
.sym 31557 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3[2]
.sym 31559 soc.cpu.cpuregs.regs.1.0_RDATA_9[0]
.sym 31560 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 31561 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31562 soc.cpu.irq_pending[29]
.sym 31563 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 31564 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 31568 soc.cpu.irq_mask[17]
.sym 31569 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 31570 soc.cpu.irq_pending[17]
.sym 31571 soc.cpu.cpuregs_wrdata[10]
.sym 31572 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 31573 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 31578 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 31580 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 31581 soc.cpu.cpuregs.regs.1.0_RDATA_10[0]
.sym 31583 soc.cpu.irq_mask[29]
.sym 31584 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 31585 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 31586 soc.cpu.cpuregs_wrdata[6]
.sym 31587 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31588 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 31593 soc.cpu.cpuregs_wrdata[10]
.sym 31596 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 31597 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 31598 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 31599 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 31602 soc.cpu.cpuregs.regs.1.0_RDATA_9[0]
.sym 31603 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 31604 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31605 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31608 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31609 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31610 soc.cpu.cpuregs.regs.1.0_RDATA_10[0]
.sym 31611 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 31616 soc.cpu.cpuregs_wrdata[6]
.sym 31620 soc.cpu.irq_mask[29]
.sym 31621 soc.cpu.irq_mask[17]
.sym 31622 soc.cpu.irq_pending[29]
.sym 31623 soc.cpu.irq_pending[17]
.sym 31626 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 31627 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 31628 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3[2]
.sym 31632 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 31633 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 31634 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 31635 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 31637 clk$SB_IO_IN_$glb_clk
.sym 31639 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 31640 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 31641 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 31642 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 31643 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 31644 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 31645 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 31646 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 31648 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 31650 soc.cpu.cpuregs_rs1[16]
.sym 31651 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 31652 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 31653 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 31654 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31655 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 31656 soc.cpu.reg_pc[10]
.sym 31657 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 31658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 31660 soc.cpu.instr_retirq
.sym 31662 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 31663 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 31664 soc.cpu.cpuregs_rs1[13]
.sym 31665 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 31666 soc.cpu.cpuregs_rs1[0]
.sym 31667 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 31668 soc.cpu.cpuregs_wrdata[8]
.sym 31669 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 31670 soc.cpu.mem_la_wdata[2]
.sym 31671 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 31672 soc.cpu.pcpi_rs2[25]
.sym 31673 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 31674 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 31680 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31686 soc.cpu.cpuregs_wrdata[12]
.sym 31688 soc.cpu.cpuregs_wrdata[2]
.sym 31689 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 31690 soc.cpu.cpuregs_wrdata[3]
.sym 31694 soc.cpu.cpuregs_wrdata[4]
.sym 31697 soc.cpu.cpuregs.regs.1.0_RDATA_12[0]
.sym 31699 soc.cpu.cpuregs.regs.1.0_RDATA_13[0]
.sym 31702 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 31703 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 31704 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 31706 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31707 soc.cpu.cpuregs.regs.1.0_RDATA_3[0]
.sym 31711 soc.cpu.cpuregs.regs.1.0_RDATA_11[0]
.sym 31714 soc.cpu.cpuregs_wrdata[3]
.sym 31722 soc.cpu.cpuregs_wrdata[12]
.sym 31725 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 31726 soc.cpu.cpuregs.regs.1.0_RDATA_12[0]
.sym 31727 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31728 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31731 soc.cpu.cpuregs.regs.1.0_RDATA_13[0]
.sym 31732 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31733 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31734 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 31737 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31738 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31739 soc.cpu.cpuregs.regs.1.0_RDATA_3[0]
.sym 31740 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 31743 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 31744 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31745 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31746 soc.cpu.cpuregs.regs.1.0_RDATA_11[0]
.sym 31752 soc.cpu.cpuregs_wrdata[4]
.sym 31755 soc.cpu.cpuregs_wrdata[2]
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31762 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 31763 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 31764 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 31765 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 31766 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 31767 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 31768 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 31769 soc.cpu.cpuregs_wrdata[9]
.sym 31773 soc.cpu.cpuregs_rs1[18]
.sym 31774 soc.cpu.cpuregs_wrdata[2]
.sym 31776 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 31778 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 31779 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 31780 soc.cpu.instr_retirq
.sym 31781 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 31782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 31783 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 31784 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31785 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 31786 soc.cpu.is_lui_auipc_jal
.sym 31787 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 31788 soc.cpu.cpuregs_rs1[9]
.sym 31789 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 31790 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 31791 soc.cpu.cpuregs_wrdata[15]
.sym 31792 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 31793 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 31794 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 31795 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 31796 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31797 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 31804 soc.cpu.cpuregs.regs.1.0_RDATA_1[0]
.sym 31806 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 31807 soc.cpu.cpuregs.regs.1.0_RDATA_4[0]
.sym 31810 soc.cpu.cpuregs.regs.1.0_RDATA_7[0]
.sym 31811 soc.cpu.cpuregs.regs.1.0_RDATA[0]
.sym 31812 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 31817 soc.cpu.cpuregs.regs.1.0_RDATA_6[0]
.sym 31820 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 31821 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 31822 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31826 soc.cpu.cpuregs.regs.1.0_RDATA_15[1]
.sym 31827 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 31828 soc.cpu.cpuregs_wrdata[7]
.sym 31829 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 31830 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31831 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 31832 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31833 soc.cpu.cpuregs.regs.1.0_RDATA_14[0]
.sym 31836 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31837 soc.cpu.cpuregs.regs.1.0_RDATA_14[0]
.sym 31838 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31839 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 31843 soc.cpu.cpuregs_wrdata[7]
.sym 31848 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 31849 soc.cpu.cpuregs.regs.1.0_RDATA[0]
.sym 31850 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31851 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31854 soc.cpu.cpuregs.regs.1.0_RDATA_1[0]
.sym 31855 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 31856 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31857 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31860 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31861 soc.cpu.cpuregs.regs.1.0_RDATA_7[0]
.sym 31862 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31863 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 31866 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 31867 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31868 soc.cpu.cpuregs.regs.1.0_RDATA_6[0]
.sym 31869 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31872 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31873 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 31874 soc.cpu.cpuregs.regs.1.0_RDATA_4[0]
.sym 31875 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31878 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 31879 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31880 soc.cpu.cpuregs.regs.1.0_RDATA_15[1]
.sym 31881 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31883 clk$SB_IO_IN_$glb_clk
.sym 31885 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 31886 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 31887 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 31888 soc.cpu.mem_la_wdata[2]
.sym 31889 soc.cpu.cpuregs_wrdata[13]
.sym 31890 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[3]
.sym 31891 soc.cpu.mem_la_wdata[6]
.sym 31892 soc.cpu.cpuregs_wrdata[5]
.sym 31897 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 31899 soc.cpu.cpuregs_wrdata[2]
.sym 31900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[3]
.sym 31901 soc.cpu.reg_pc[31]
.sym 31902 soc.cpu.cpuregs_wrdata[9]
.sym 31903 soc.cpu.reg_pc[30]
.sym 31904 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 31905 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 31907 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 31908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 31909 soc.cpu.irq_mask[16]
.sym 31910 soc.cpu.pcpi_rs2[11]
.sym 31911 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 31912 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 31913 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 31914 soc.cpu.mem_la_wdata[6]
.sym 31915 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 31916 soc.cpu.decoded_imm[6]
.sym 31917 soc.cpu.decoded_imm[20]
.sym 31918 soc.cpu.cpu_state[4]
.sym 31919 soc.cpu.cpuregs_wrdata[9]
.sym 31920 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 31928 soc.cpu.irq_mask[17]
.sym 31930 soc.cpu.decoded_imm[5]
.sym 31932 soc.cpu.cpuregs.regs.1.0_RDATA_5[0]
.sym 31934 soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 31935 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 31936 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 31937 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 31938 soc.cpu.decoded_imm[7]
.sym 31939 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 31940 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31942 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 31943 soc.cpu.cpuregs.regs.0.0_RDATA_1[0]
.sym 31944 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 31945 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 31946 soc.cpu.is_lui_auipc_jal
.sym 31947 soc.cpu.cpuregs.regs.0.0_RDATA_10[0]
.sym 31948 soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 31949 soc.cpu.cpuregs.regs.0.0_RDATA_11[0]
.sym 31952 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 31953 soc.cpu.cpuregs.regs.0.0_RDATA_9[0]
.sym 31954 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 31955 soc.cpu.irq_pending[17]
.sym 31956 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 31957 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 31959 soc.cpu.irq_mask[17]
.sym 31961 soc.cpu.irq_pending[17]
.sym 31962 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31965 soc.cpu.cpuregs.regs.0.0_RDATA_11[0]
.sym 31966 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 31967 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 31968 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 31971 soc.cpu.is_lui_auipc_jal
.sym 31972 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 31973 soc.cpu.decoded_imm[5]
.sym 31974 soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 31977 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 31978 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 31979 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 31980 soc.cpu.cpuregs.regs.0.0_RDATA_9[0]
.sym 31983 soc.cpu.is_lui_auipc_jal
.sym 31984 soc.cpu.decoded_imm[7]
.sym 31985 soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 31986 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 31989 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 31990 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 31991 soc.cpu.cpuregs.regs.0.0_RDATA_10[0]
.sym 31992 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 31995 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 31996 soc.cpu.cpuregs.regs.0.0_RDATA_1[0]
.sym 31997 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 31998 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32001 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 32002 soc.cpu.cpuregs.regs.1.0_RDATA_5[0]
.sym 32003 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32004 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32005 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 32006 clk$SB_IO_IN_$glb_clk
.sym 32008 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32009 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 32010 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 32011 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[3]
.sym 32012 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 32013 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I0[1]
.sym 32014 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 32015 soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O[0]
.sym 32016 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 32019 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 32020 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 32021 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 32022 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 32023 soc.cpu.mem_la_wdata[2]
.sym 32024 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 32025 soc.cpu.cpuregs_raddr2[2]
.sym 32026 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 32027 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 32028 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 32029 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 32031 soc.cpu.cpuregs_rs1[20]
.sym 32032 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 32033 soc.cpu.pcpi_rs2[25]
.sym 32034 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 32035 soc.cpu.decoded_imm[9]
.sym 32036 soc.cpu.cpuregs_wrdata[13]
.sym 32037 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 32038 soc.cpu.decoded_imm[9]
.sym 32039 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 32040 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32041 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 32042 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32043 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 32052 soc.cpu.cpuregs.regs.0.0_RDATA_3[0]
.sym 32054 soc.cpu.cpuregs.regs.0.0_RDATA_5[0]
.sym 32055 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 32056 soc.cpu.cpuregs_wrdata[5]
.sym 32059 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 32061 soc.cpu.cpuregs_wrdata[15]
.sym 32063 soc.cpu.cpuregs.regs.0.0_RDATA_6[0]
.sym 32064 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32065 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32068 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 32070 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 32073 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32074 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32075 soc.cpu.cpuregs_wrdata[1]
.sym 32077 soc.cpu.cpuregs.regs.0.0_RDATA_12[0]
.sym 32079 soc.cpu.cpuregs_wrdata[9]
.sym 32082 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32083 soc.cpu.cpuregs.regs.0.0_RDATA_5[0]
.sym 32084 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32085 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 32088 soc.cpu.cpuregs_wrdata[15]
.sym 32095 soc.cpu.cpuregs_wrdata[5]
.sym 32100 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 32101 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32102 soc.cpu.cpuregs.regs.0.0_RDATA_3[0]
.sym 32103 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32106 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32107 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 32108 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32109 soc.cpu.cpuregs.regs.0.0_RDATA_12[0]
.sym 32114 soc.cpu.cpuregs_wrdata[1]
.sym 32119 soc.cpu.cpuregs_wrdata[9]
.sym 32124 soc.cpu.cpuregs.regs.0.0_RDATA_6[0]
.sym 32125 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32126 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32127 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 32129 clk$SB_IO_IN_$glb_clk
.sym 32131 soc.cpu.pcpi_rs2[11]
.sym 32132 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 32133 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 32134 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 32135 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 32136 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 32137 soc.cpu.pcpi_rs2[12]
.sym 32138 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 32140 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[3]
.sym 32143 soc.cpu.reg_pc[21]
.sym 32144 soc.cpu.pcpi_rs1[26]
.sym 32145 soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
.sym 32146 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[3]
.sym 32147 soc.cpu.cpuregs_rs1[22]
.sym 32148 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 32149 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 32150 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 32152 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 32153 soc.cpu.cpuregs.regs.0.0_RDATA_14[0]
.sym 32154 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 32155 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 32156 soc.cpu.is_lui_auipc_jal
.sym 32157 soc.cpu.is_lui_auipc_jal
.sym 32158 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 32159 soc.cpu.pcpi_rs2[25]
.sym 32160 soc.cpu.cpuregs_rs1[17]
.sym 32161 soc.cpu.cpuregs_wrdata[8]
.sym 32162 soc.cpu.decoded_imm[13]
.sym 32163 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 32164 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 32165 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 32166 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 32172 soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 32173 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 32176 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 32177 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 32180 soc.cpu.decoded_imm[14]
.sym 32183 soc.cpu.is_lui_auipc_jal
.sym 32184 soc.cpu.decoded_imm[15]
.sym 32185 soc.cpu.cpuregs.regs.0.0_RDATA_13[0]
.sym 32188 soc.cpu.cpuregs.regs.0.0_RDATA[0]
.sym 32190 soc.cpu.cpuregs.regs.0.0_RDATA_2[0]
.sym 32193 soc.cpu.cpuregs.regs.0.0_RDATA_8[0]
.sym 32196 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 32197 soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O[0]
.sym 32198 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32199 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 32200 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 32201 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32202 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32203 soc.cpu.cpuregs.regs.0.0_RDATA_7[0]
.sym 32205 soc.cpu.cpuregs.regs.0.0_RDATA[0]
.sym 32206 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 32207 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32208 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32211 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32212 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 32213 soc.cpu.cpuregs.regs.0.0_RDATA_8[0]
.sym 32214 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32217 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32218 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 32219 soc.cpu.cpuregs.regs.0.0_RDATA_7[0]
.sym 32220 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32229 soc.cpu.cpuregs.regs.0.0_RDATA_13[0]
.sym 32230 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32231 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32232 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 32235 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32236 soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 32237 soc.cpu.decoded_imm[15]
.sym 32238 soc.cpu.is_lui_auipc_jal
.sym 32241 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32242 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 32243 soc.cpu.cpuregs.regs.0.0_RDATA_2[0]
.sym 32244 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32247 soc.cpu.decoded_imm[14]
.sym 32248 soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O[0]
.sym 32249 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32250 soc.cpu.is_lui_auipc_jal
.sym 32251 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 32252 clk$SB_IO_IN_$glb_clk
.sym 32254 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 32255 soc.cpu.cpuregs_wrdata[17]
.sym 32256 soc.cpu.cpuregs_wrdata[16]
.sym 32257 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 32258 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 32259 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[3]
.sym 32260 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 32261 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 32262 soc.cpu.decoded_imm_j[6]
.sym 32263 soc.cpu.reg_pc[27]
.sym 32266 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32267 soc.cpu.pcpi_rs2[12]
.sym 32268 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 32269 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 32270 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 32271 soc.cpu.irq_pending[25]
.sym 32272 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 32273 soc.cpu.decoded_imm[4]
.sym 32274 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 32275 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32276 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 32277 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 32278 soc.cpu.is_lui_auipc_jal
.sym 32279 soc.cpu.cpu_state[4]
.sym 32280 soc.cpu.decoded_imm[12]
.sym 32281 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 32282 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 32283 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 32284 soc.cpu.decoded_imm[0]
.sym 32285 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 32286 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32287 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 32288 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 32289 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 32296 soc.cpu.cpuregs.regs.0.0_RDATA_4[0]
.sym 32297 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32299 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 32300 soc.cpu.cpuregs.regs.1.1_RDATA_5[0]
.sym 32302 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 32303 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32305 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 32306 soc.cpu.cpuregs.regs.1.1_RDATA_3[0]
.sym 32308 soc.cpu.cpuregs_wrdata[13]
.sym 32310 soc.cpu.cpuregs.regs.1.1_RDATA_7[0]
.sym 32311 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 32312 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32313 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 32314 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 32315 soc.cpu.cpuregs.regs.1.1_RDATA_12[0]
.sym 32317 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32318 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 32320 soc.cpu.cpuregs.regs.1.1_RDATA_9[0]
.sym 32322 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32325 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32326 soc.cpu.cpuregs.regs.1.1_RDATA_15[0]
.sym 32328 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32329 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32330 soc.cpu.cpuregs.regs.1.1_RDATA_7[0]
.sym 32331 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 32334 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32335 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 32336 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32337 soc.cpu.cpuregs.regs.1.1_RDATA_3[0]
.sym 32340 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32341 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32342 soc.cpu.cpuregs.regs.1.1_RDATA_12[0]
.sym 32343 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 32346 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32347 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 32348 soc.cpu.cpuregs.regs.1.1_RDATA_5[0]
.sym 32349 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32352 soc.cpu.cpuregs_wrdata[13]
.sym 32358 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32359 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32360 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 32361 soc.cpu.cpuregs.regs.1.1_RDATA_9[0]
.sym 32364 soc.cpu.cpuregs.regs.1.1_RDATA_15[0]
.sym 32365 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 32366 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32367 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32370 soc.cpu.cpuregs.regs.0.0_RDATA_4[0]
.sym 32371 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 32372 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32373 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32375 clk$SB_IO_IN_$glb_clk
.sym 32377 soc.cpu.cpuregs_wrdata[23]
.sym 32378 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 32379 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[1]
.sym 32380 soc.cpu.cpuregs_wrdata[20]
.sym 32381 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 32382 soc.cpu.pcpi_rs2[22]
.sym 32383 soc.cpu.pcpi_rs2[17]
.sym 32384 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 32386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[3]
.sym 32389 soc.cpu.cpuregs_wrdata[22]
.sym 32390 soc.cpu.decoded_imm[1]
.sym 32391 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 32392 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 32393 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 32394 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 32395 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 32396 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 32397 soc.cpu.reg_pc[31]
.sym 32398 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 32399 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 32400 soc.cpu.cpuregs_wrdata[16]
.sym 32401 soc.cpu.cpuregs_wrdata[16]
.sym 32402 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 32403 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 32404 soc.cpu.pcpi_rs2[22]
.sym 32405 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 32406 soc.cpu.cpuregs.regs.0.1_RDATA_9[0]
.sym 32407 soc.cpu.mem_la_wdata[6]
.sym 32408 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 32409 soc.cpu.decoded_imm[20]
.sym 32410 soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O[0]
.sym 32411 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 32412 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 32418 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32421 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 32424 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32425 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 32427 soc.cpu.cpuregs_wrdata[17]
.sym 32429 soc.cpu.cpuregs.regs.1.1_RDATA_11[0]
.sym 32430 soc.cpu.cpuregs.regs.0.1_RDATA_9[0]
.sym 32431 soc.cpu.cpuregs.regs.1.1_RDATA_13[0]
.sym 32432 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 32433 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 32434 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 32436 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32437 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 32438 soc.cpu.cpuregs.regs.1.1_RDATA_4[0]
.sym 32439 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 32441 soc.cpu.cpuregs.regs.0.1_RDATA_7[0]
.sym 32445 soc.cpu.cpuregs_wrdata[22]
.sym 32446 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32451 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32452 soc.cpu.cpuregs.regs.0.1_RDATA_7[0]
.sym 32453 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32454 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 32458 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 32460 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 32463 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32464 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32465 soc.cpu.cpuregs.regs.1.1_RDATA_13[0]
.sym 32466 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 32469 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 32470 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32471 soc.cpu.cpuregs.regs.0.1_RDATA_9[0]
.sym 32472 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32475 soc.cpu.cpuregs.regs.1.1_RDATA_4[0]
.sym 32476 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 32477 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32478 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32482 soc.cpu.cpuregs_wrdata[22]
.sym 32487 soc.cpu.cpuregs.regs.1.1_RDATA_11[0]
.sym 32488 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 32489 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32490 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 32494 soc.cpu.cpuregs_wrdata[17]
.sym 32498 clk$SB_IO_IN_$glb_clk
.sym 32500 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 32501 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 32502 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 32503 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 32504 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 32505 soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O[0]
.sym 32506 soc.cpu.cpuregs_wrdata[31]
.sym 32507 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 32509 soc.cpu.alu_out_q[17]
.sym 32512 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32513 soc.cpu.decoded_imm[22]
.sym 32514 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 32515 soc.cpu.cpuregs_wrdata[20]
.sym 32516 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 32517 soc.cpu.cpuregs.wen
.sym 32518 soc.cpu.cpu_state[1]
.sym 32519 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 32520 soc.cpu.cpuregs_wrdata[19]
.sym 32521 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 32522 $PACKER_VCC_NET
.sym 32524 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 32525 soc.cpu.pcpi_rs2[25]
.sym 32526 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 32527 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32528 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 32529 soc.cpu.pcpi_rs2[26]
.sym 32530 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 32531 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 32532 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32533 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32534 soc.cpu.cpuregs.wen
.sym 32535 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 32544 soc.cpu.cpuregs_wrdata[20]
.sym 32548 soc.cpu.cpuregs_wrdata[18]
.sym 32549 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 32550 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32552 soc.cpu.cpuregs.regs.0.1_RDATA_3[0]
.sym 32555 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 32558 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 32560 soc.cpu.cpuregs.wen
.sym 32562 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32563 soc.cpu.cpuregs.regs.0.1_RDATA_14[0]
.sym 32568 soc.cpu.cpuregs_wrdata[19]
.sym 32570 soc.cpu.cpuregs.regs.0.1_RDATA_13[0]
.sym 32571 soc.cpu.cpuregs_wrdata[31]
.sym 32577 soc.cpu.cpuregs.wen
.sym 32581 soc.cpu.cpuregs_wrdata[19]
.sym 32586 soc.cpu.cpuregs.regs.0.1_RDATA_14[0]
.sym 32587 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32588 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32589 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 32592 soc.cpu.cpuregs_wrdata[18]
.sym 32598 soc.cpu.cpuregs.regs.0.1_RDATA_3[0]
.sym 32599 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32600 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32601 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 32604 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 32605 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32606 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32607 soc.cpu.cpuregs.regs.0.1_RDATA_13[0]
.sym 32611 soc.cpu.cpuregs_wrdata[20]
.sym 32618 soc.cpu.cpuregs_wrdata[31]
.sym 32621 clk$SB_IO_IN_$glb_clk
.sym 32623 soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 32624 soc.cpu.cpuregs_wrdata[30]
.sym 32625 soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O[0]
.sym 32626 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 32627 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 32628 soc.cpu.cpuregs_wrdata[24]
.sym 32629 soc.cpu.cpuregs_wrdata[28]
.sym 32630 soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O[0]
.sym 32631 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 32632 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32635 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 32636 soc.cpu.cpu_state[4]
.sym 32637 soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O[0]
.sym 32638 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32639 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 32640 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 32641 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 32642 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32643 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32644 soc.cpu.cpuregs_wrdata[18]
.sym 32645 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 32646 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32647 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 32648 soc.cpu.is_lui_auipc_jal
.sym 32649 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 32650 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 32651 soc.cpu.pcpi_rs2[25]
.sym 32653 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 32654 soc.cpu.decoded_imm[13]
.sym 32655 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 32656 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32657 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 32658 soc.cpu.cpuregs_wrdata[30]
.sym 32667 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 32670 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 32674 soc.cpu.cpuregs_wrdata[25]
.sym 32675 soc.cpu.cpuregs.regs.0.1_RDATA_11[0]
.sym 32676 soc.cpu.cpuregs_wrdata[27]
.sym 32679 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 32680 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32682 soc.cpu.cpuregs.regs.0.1_RDATA_2[0]
.sym 32685 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32686 soc.cpu.cpuregs.regs.0.1_RDATA_6[0]
.sym 32688 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32689 soc.cpu.cpuregs_wrdata[30]
.sym 32693 soc.cpu.cpuregs_wrdata[24]
.sym 32694 soc.cpu.cpuregs_wrdata[28]
.sym 32699 soc.cpu.cpuregs_wrdata[24]
.sym 32703 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32704 soc.cpu.cpuregs.regs.0.1_RDATA_2[0]
.sym 32705 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32706 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 32709 soc.cpu.cpuregs_wrdata[30]
.sym 32717 soc.cpu.cpuregs_wrdata[28]
.sym 32721 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32722 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32723 soc.cpu.cpuregs.regs.0.1_RDATA_11[0]
.sym 32724 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 32727 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32728 soc.cpu.cpuregs.regs.0.1_RDATA_6[0]
.sym 32729 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32730 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 32736 soc.cpu.cpuregs_wrdata[25]
.sym 32739 soc.cpu.cpuregs_wrdata[27]
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32746 soc.cpu.pcpi_rs2[25]
.sym 32747 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 32748 soc.cpu.pcpi_rs2[26]
.sym 32749 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 32750 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 32751 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 32752 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 32753 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 32758 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 32759 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 32760 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 32761 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 32762 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 32763 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 32764 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 32766 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 32767 soc.cpu.cpu_state[2]
.sym 32768 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 32769 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 32771 soc.cpu.cpu_state[4]
.sym 32772 soc.cpu.cpuregs.regs.0.1_RDATA_1[0]
.sym 32773 soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
.sym 32774 soc.cpu.is_lui_auipc_jal
.sym 32776 soc.cpu.decoded_imm[0]
.sym 32777 soc.cpu.decoded_imm[25]
.sym 32778 soc.cpu.instr_sltu
.sym 32779 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32788 soc.cpu.cpuregs.regs.0.1_RDATA_4[0]
.sym 32789 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 32790 soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O[0]
.sym 32791 soc.cpu.cpuregs.regs.0.1_RDATA_8[0]
.sym 32792 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32794 soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O[0]
.sym 32796 soc.cpu.cpuregs.regs.0.1_RDATA[0]
.sym 32797 soc.cpu.decoded_imm[27]
.sym 32798 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 32800 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32801 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 32803 soc.cpu.is_lui_auipc_jal
.sym 32804 soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O[0]
.sym 32805 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 32806 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 32809 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 32810 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32811 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32812 soc.cpu.cpu_state[3]
.sym 32814 soc.cpu.decoded_imm[29]
.sym 32815 soc.cpu.cpuregs.regs.0.1_RDATA_12[0]
.sym 32817 soc.cpu.decoded_imm[30]
.sym 32818 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32820 soc.cpu.is_lui_auipc_jal
.sym 32821 soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O[0]
.sym 32822 soc.cpu.decoded_imm[29]
.sym 32823 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32826 soc.cpu.cpuregs.regs.0.1_RDATA_4[0]
.sym 32827 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 32828 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32829 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32832 soc.cpu.is_lui_auipc_jal
.sym 32833 soc.cpu.decoded_imm[30]
.sym 32834 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32835 soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O[0]
.sym 32838 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32839 soc.cpu.cpuregs.regs.0.1_RDATA_8[0]
.sym 32840 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32841 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 32846 soc.cpu.cpu_state[3]
.sym 32847 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 32850 soc.cpu.cpuregs.regs.0.1_RDATA_12[0]
.sym 32851 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32852 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32853 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 32856 soc.cpu.is_lui_auipc_jal
.sym 32857 soc.cpu.decoded_imm[27]
.sym 32858 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32859 soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O[0]
.sym 32862 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 32863 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 32864 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 32865 soc.cpu.cpuregs.regs.0.1_RDATA[0]
.sym 32866 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 32867 clk$SB_IO_IN_$glb_clk
.sym 32869 soc.cpu.is_lui_auipc_jal
.sym 32870 soc.cpu.instr_add_SB_LUT4_I0_O[3]
.sym 32871 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 32872 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 32873 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32874 soc.cpu.instr_srli_SB_LUT4_I2_O[3]
.sym 32875 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 32881 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 32882 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 32883 soc.cpu.cpu_state[6]
.sym 32884 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 32885 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 32886 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 32887 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 32888 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 32889 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 32890 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 32892 soc.cpu.decoded_imm[27]
.sym 32893 soc.cpu.decoded_imm[20]
.sym 32894 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 32897 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 32899 soc.cpu.decoded_imm[21]
.sym 32902 soc.cpu.is_lui_auipc_jal
.sym 32903 soc.cpu.decoded_imm[30]
.sym 32910 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32913 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 32918 soc.cpu.is_alu_reg_reg
.sym 32919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32922 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 32925 soc.cpu.cpu_state[4]
.sym 32928 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 32933 soc.cpu.instr_bne_SB_LUT4_I0_O[1]
.sym 32935 soc.cpu.instr_bne_SB_LUT4_I0_O[3]
.sym 32936 soc.cpu.cpu_state[6]
.sym 32938 soc.cpu.cpu_state[3]
.sym 32939 soc.cpu.cpu_state[2]
.sym 32941 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 32949 soc.cpu.cpu_state[6]
.sym 32950 soc.cpu.cpu_state[4]
.sym 32951 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 32952 soc.cpu.cpu_state[2]
.sym 32961 soc.cpu.is_alu_reg_reg
.sym 32962 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32979 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 32980 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 32982 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 32985 soc.cpu.instr_bne_SB_LUT4_I0_O[1]
.sym 32986 soc.cpu.instr_bne_SB_LUT4_I0_O[3]
.sym 32987 soc.cpu.cpu_state[3]
.sym 32988 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 32989 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 32990 clk$SB_IO_IN_$glb_clk
.sym 32991 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32992 soc.cpu.decoded_imm[26]
.sym 32993 soc.cpu.decoded_imm[21]
.sym 32994 soc.cpu.decoded_imm[31]
.sym 32995 soc.cpu.decoded_imm[25]
.sym 32996 soc.cpu.instr_slt_SB_LUT4_I1_O[2]
.sym 32997 soc.cpu.decoded_imm[28]
.sym 32998 soc.cpu.decoded_imm[20]
.sym 33000 soc.cpu.is_alu_reg_reg
.sym 33004 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 33005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 33006 soc.cpu.cpuregs_waddr[0]
.sym 33007 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 33008 soc.cpu.cpuregs_waddr[3]
.sym 33009 soc.cpu.instr_blt
.sym 33011 soc.cpu.latched_is_lh
.sym 33012 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 33013 soc.cpu.instr_add_SB_LUT4_I0_O[3]
.sym 33014 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 33015 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 33026 $PACKER_GND_NET
.sym 33033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 33036 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 33037 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33038 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 33041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 33042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 33044 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 33045 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 33091 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 33092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 33093 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 33096 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 33097 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 33099 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 33108 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33110 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 33112 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 33113 clk$SB_IO_IN_$glb_clk
.sym 33114 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33127 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 33128 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 33129 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 33130 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 33131 soc.cpu.pcpi_rs1[26]
.sym 33132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 33133 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33134 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 33135 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 33137 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 33138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 33141 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 33143 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 33252 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 33255 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 33585 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 33586 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 33587 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 33588 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 33589 soc.cpu.reg_sh[1]
.sym 33590 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 33591 soc.cpu.reg_sh[0]
.sym 33595 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 33597 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 33600 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[3]
.sym 33601 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 33603 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 33605 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 33607 soc.cpu.reg_pc[2]
.sym 33608 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 33631 soc.cpu.cpu_state[4]
.sym 33633 iomem_addr[16]
.sym 33638 flash_clk_SB_LUT4_I0_O[3]
.sym 33639 flash_clk_SB_LUT4_I0_O[3]
.sym 33641 soc.memory.rdata_1[13]
.sym 33644 soc.memory.rdata_0[15]
.sym 33651 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 33653 soc.memory.rdata_0[13]
.sym 33654 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 33656 soc.memory.rdata_1[15]
.sym 33665 soc.memory.rdata_1[15]
.sym 33666 flash_clk_SB_LUT4_I0_O[3]
.sym 33667 iomem_addr[16]
.sym 33668 soc.memory.rdata_0[15]
.sym 33677 flash_clk_SB_LUT4_I0_O[3]
.sym 33678 soc.memory.rdata_1[13]
.sym 33679 iomem_addr[16]
.sym 33680 soc.memory.rdata_0[13]
.sym 33689 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 33691 soc.cpu.cpu_state[4]
.sym 33692 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 33706 clk$SB_IO_IN_$glb_clk
.sym 33712 soc.cpu.reg_sh[3]
.sym 33713 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 33714 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 33715 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 33716 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 33717 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 33718 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 33719 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 33722 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 33724 iomem_wdata[2]
.sym 33725 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 33726 soc.cpu.reg_sh[4]
.sym 33730 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 33731 soc.cpu.cpu_state[4]
.sym 33732 flash_clk_SB_LUT4_I0_O[2]
.sym 33735 iomem_wdata[10]
.sym 33738 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 33740 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 33743 $PACKER_VCC_NET
.sym 33753 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 33755 soc.cpu.cpu_state[4]
.sym 33756 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 33757 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 33762 soc.cpu.cpu_state[4]
.sym 33765 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 33766 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 33768 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[3]
.sym 33771 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 33774 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 33775 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 33777 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 33778 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 33789 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 33790 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 33792 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[3]
.sym 33794 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 33795 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 33796 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[0]
.sym 33797 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 33798 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[3]
.sym 33800 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[1]
.sym 33801 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1[2]
.sym 33803 soc.cpu.pcpi_rs1[6]
.sym 33806 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 33807 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[0]
.sym 33808 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 33809 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 33810 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 33811 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 33812 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 33813 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 33814 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1[0]
.sym 33816 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 33817 soc.cpu.cpu_state[4]
.sym 33819 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 33822 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1[0]
.sym 33823 soc.cpu.cpu_state[4]
.sym 33825 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1[2]
.sym 33828 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 33829 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 33830 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 33831 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 33834 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 33835 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 33836 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 33837 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 33840 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 33841 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 33842 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 33843 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 33846 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 33847 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 33848 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 33849 soc.cpu.pcpi_rs1[6]
.sym 33852 soc.cpu.cpu_state[4]
.sym 33853 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 33854 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[3]
.sym 33855 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[0]
.sym 33858 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[3]
.sym 33859 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[0]
.sym 33860 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[1]
.sym 33861 soc.cpu.cpu_state[4]
.sym 33864 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 33865 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 33866 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 33867 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[1]
.sym 33868 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 33869 clk$SB_IO_IN_$glb_clk
.sym 33871 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1[2]
.sym 33872 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[0]
.sym 33873 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[0]
.sym 33874 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 33875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 33876 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 33877 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[1]
.sym 33878 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 33879 soc.cpu.is_lui_auipc_jal
.sym 33882 soc.cpu.is_lui_auipc_jal
.sym 33883 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 33885 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 33889 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 33890 soc.cpu.reg_sh[3]
.sym 33891 iomem_addr[3]
.sym 33893 flash_clk_SB_LUT4_I0_O[3]
.sym 33894 flash_clk_SB_LUT4_I0_O[3]
.sym 33895 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 33896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 33897 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 33898 soc.cpu.cpuregs_rs1[1]
.sym 33900 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[3]
.sym 33901 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 33902 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 33903 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 33904 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 33905 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[3]
.sym 33912 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33913 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 33918 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 33919 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 33920 soc.cpu.cpuregs_rs1[3]
.sym 33921 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33922 soc.cpu.cpuregs_rs1[2]
.sym 33923 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1[2]
.sym 33924 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 33926 soc.cpu.cpuregs_rs1[4]
.sym 33928 soc.cpu.cpu_state[4]
.sym 33929 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[0]
.sym 33930 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1[0]
.sym 33931 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 33933 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 33934 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 33935 soc.cpu.reg_pc[4]
.sym 33937 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 33938 soc.cpu.reg_pc[2]
.sym 33939 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 33940 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[3]
.sym 33941 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 33942 soc.cpu.reg_pc[3]
.sym 33943 soc.cpu.is_lui_auipc_jal
.sym 33945 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 33946 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[3]
.sym 33947 soc.cpu.cpu_state[4]
.sym 33948 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[0]
.sym 33951 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 33952 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 33953 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 33954 soc.cpu.cpu_state[4]
.sym 33957 soc.cpu.is_lui_auipc_jal
.sym 33958 soc.cpu.cpuregs_rs1[2]
.sym 33959 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33960 soc.cpu.reg_pc[2]
.sym 33963 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 33964 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 33965 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 33966 soc.cpu.cpu_state[4]
.sym 33969 soc.cpu.cpu_state[4]
.sym 33970 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 33971 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 33972 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 33975 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 33976 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1[0]
.sym 33978 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1[2]
.sym 33981 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33982 soc.cpu.reg_pc[3]
.sym 33983 soc.cpu.is_lui_auipc_jal
.sym 33984 soc.cpu.cpuregs_rs1[3]
.sym 33987 soc.cpu.cpuregs_rs1[4]
.sym 33988 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 33989 soc.cpu.reg_pc[4]
.sym 33990 soc.cpu.is_lui_auipc_jal
.sym 33991 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 33992 clk$SB_IO_IN_$glb_clk
.sym 33994 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 33995 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1[0]
.sym 33996 soc.cpu.irq_mask[5]
.sym 33997 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 33998 soc.cpu.irq_mask[1]
.sym 33999 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[0]
.sym 34000 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[3]
.sym 34001 soc.cpu.irq_mask[3]
.sym 34004 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 34005 soc.cpu.decoded_imm[26]
.sym 34006 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 34007 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34008 soc.cpu.pcpi_rs1[10]
.sym 34009 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 34011 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 34012 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 34013 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 34014 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34016 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34017 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 34018 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 34019 soc.cpu.reg_pc[5]
.sym 34020 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 34021 soc.cpu.reg_pc[1]
.sym 34022 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34023 soc.cpu.reg_pc[6]
.sym 34024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 34025 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 34026 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 34028 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 34029 soc.cpu.timer[7]
.sym 34035 soc.cpu.reg_pc[5]
.sym 34036 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34037 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 34038 soc.cpu.cpuregs_rs1[5]
.sym 34039 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 34040 soc.cpu.instr_timer
.sym 34041 soc.cpu.instr_maskirq
.sym 34042 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 34043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 34045 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 34046 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 34047 soc.cpu.cpu_state[4]
.sym 34048 soc.cpu.cpu_state[4]
.sym 34049 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1[0]
.sym 34050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 34052 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 34053 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 34055 soc.cpu.is_lui_auipc_jal
.sym 34056 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34057 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 34058 soc.cpu.timer[3]
.sym 34059 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 34060 soc.cpu.instr_retirq
.sym 34061 soc.cpu.irq_mask[5]
.sym 34062 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 34064 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[0]
.sym 34065 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1[2]
.sym 34066 soc.cpu.irq_mask[3]
.sym 34068 soc.cpu.cpu_state[4]
.sym 34069 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1[0]
.sym 34071 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1[2]
.sym 34074 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 34075 soc.cpu.cpu_state[4]
.sym 34076 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34077 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 34080 soc.cpu.is_lui_auipc_jal
.sym 34081 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34082 soc.cpu.reg_pc[5]
.sym 34083 soc.cpu.cpuregs_rs1[5]
.sym 34086 soc.cpu.cpuregs_rs1[5]
.sym 34087 soc.cpu.instr_maskirq
.sym 34088 soc.cpu.irq_mask[5]
.sym 34089 soc.cpu.instr_retirq
.sym 34092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 34093 soc.cpu.instr_timer
.sym 34094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 34095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 34098 soc.cpu.cpu_state[4]
.sym 34099 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[0]
.sym 34100 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 34101 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 34104 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 34105 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 34106 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 34107 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 34110 soc.cpu.timer[3]
.sym 34111 soc.cpu.instr_maskirq
.sym 34112 soc.cpu.instr_timer
.sym 34113 soc.cpu.irq_mask[3]
.sym 34114 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 34115 clk$SB_IO_IN_$glb_clk
.sym 34117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 34118 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 34119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 34120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 34121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 34122 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2]
.sym 34123 soc.cpu.irq_mask[6]
.sym 34124 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34125 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 34128 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 34129 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 34130 $PACKER_GND_NET
.sym 34131 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 34133 iomem_wdata[3]
.sym 34134 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 34135 soc.cpu.is_lui_auipc_jal
.sym 34136 soc.cpu.cpuregs_rs1[3]
.sym 34137 soc.cpu.cpu_state[4]
.sym 34138 iomem_addr[4]
.sym 34139 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 34140 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34141 soc.cpu.pcpi_rs1[10]
.sym 34142 soc.cpu.cpu_state[4]
.sym 34143 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 34144 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 34145 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 34146 soc.cpu.cpu_state[4]
.sym 34147 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 34148 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34149 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[1]
.sym 34151 soc.cpu.cpu_state[4]
.sym 34152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 34160 soc.cpu.timer[6]
.sym 34162 soc.cpu.irq_mask[7]
.sym 34163 soc.cpu.cpuregs_rs1[7]
.sym 34165 soc.cpu.irq_mask[3]
.sym 34166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 34167 soc.cpu.irq_pending[5]
.sym 34168 soc.cpu.irq_mask[5]
.sym 34169 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 34171 soc.cpu.irq_pending[6]
.sym 34172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 34174 soc.cpu.cpuregs_rs1[6]
.sym 34175 soc.cpu.instr_retirq
.sym 34176 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34177 soc.cpu.irq_pending[3]
.sym 34178 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 34180 soc.cpu.irq_mask[6]
.sym 34182 soc.cpu.instr_maskirq
.sym 34183 soc.cpu.instr_retirq
.sym 34184 soc.cpu.irq_pending[7]
.sym 34186 soc.cpu.instr_timer
.sym 34189 soc.cpu.timer[7]
.sym 34191 soc.cpu.irq_mask[6]
.sym 34192 soc.cpu.instr_maskirq
.sym 34193 soc.cpu.timer[6]
.sym 34194 soc.cpu.instr_timer
.sym 34198 soc.cpu.irq_pending[5]
.sym 34199 soc.cpu.irq_mask[5]
.sym 34203 soc.cpu.irq_mask[7]
.sym 34206 soc.cpu.irq_pending[7]
.sym 34209 soc.cpu.irq_mask[3]
.sym 34211 soc.cpu.irq_pending[3]
.sym 34215 soc.cpu.instr_retirq
.sym 34216 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 34217 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 34218 soc.cpu.cpuregs_rs1[7]
.sym 34222 soc.cpu.irq_mask[6]
.sym 34224 soc.cpu.irq_pending[6]
.sym 34227 soc.cpu.irq_mask[7]
.sym 34228 soc.cpu.instr_maskirq
.sym 34229 soc.cpu.timer[7]
.sym 34230 soc.cpu.instr_timer
.sym 34233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 34234 soc.cpu.cpuregs_rs1[6]
.sym 34235 soc.cpu.instr_retirq
.sym 34236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 34237 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34238 clk$SB_IO_IN_$glb_clk
.sym 34239 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 34242 soc.cpu.irq_mask[14]
.sym 34243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3]
.sym 34244 soc.cpu.irq_mask[0]
.sym 34245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34246 soc.cpu.irq_mask[8]
.sym 34247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 34251 soc.cpu.decoded_imm[31]
.sym 34252 iomem_addr[2]
.sym 34254 soc.cpu.irq_pending[6]
.sym 34255 iomem_wdata[14]
.sym 34256 soc.cpu.irq_pending[5]
.sym 34257 iomem_wdata[13]
.sym 34258 soc.cpu.irq_pending[7]
.sym 34259 iomem_wdata[0]
.sym 34262 iomem_addr[5]
.sym 34263 soc.cpu.cpu_state[4]
.sym 34264 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 34265 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 34266 soc.cpu.pcpi_rs1[12]
.sym 34267 soc.cpu.irq_pending[3]
.sym 34269 iomem_wdata[10]
.sym 34270 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 34271 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34272 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 34273 soc.cpu.irq_pending[1]
.sym 34274 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 34281 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[1]
.sym 34282 soc.cpu.instr_retirq
.sym 34283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 34284 soc.cpu.pcpi_rs1[12]
.sym 34285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 34286 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34289 soc.cpu.cpu_state[2]
.sym 34290 soc.cpu.irq_mask[10]
.sym 34292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[1]
.sym 34293 soc.cpu.irq_pending[12]
.sym 34294 soc.cpu.cpuregs_rs1[0]
.sym 34295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[0]
.sym 34296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 34297 soc.cpu.is_lui_auipc_jal
.sym 34298 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 34299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[3]
.sym 34300 soc.cpu.reg_next_pc[0]
.sym 34301 soc.cpu.cpu_state[4]
.sym 34302 soc.cpu.irq_pending[10]
.sym 34303 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 34305 soc.cpu.cpuregs_rs1[3]
.sym 34306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 34308 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34309 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34311 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 34314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[1]
.sym 34315 soc.cpu.cpu_state[2]
.sym 34316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[3]
.sym 34317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[0]
.sym 34320 soc.cpu.instr_retirq
.sym 34321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 34322 soc.cpu.cpuregs_rs1[3]
.sym 34323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 34326 soc.cpu.cpu_state[4]
.sym 34327 soc.cpu.pcpi_rs1[12]
.sym 34328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 34329 soc.cpu.irq_pending[12]
.sym 34332 soc.cpu.cpu_state[2]
.sym 34334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 34335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 34344 soc.cpu.irq_pending[10]
.sym 34345 soc.cpu.irq_mask[10]
.sym 34350 soc.cpu.cpuregs_rs1[0]
.sym 34351 soc.cpu.reg_next_pc[0]
.sym 34352 soc.cpu.is_lui_auipc_jal
.sym 34353 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34356 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34357 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[1]
.sym 34358 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 34359 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 34360 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34361 clk$SB_IO_IN_$glb_clk
.sym 34362 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34363 soc.cpu.irq_mask[9]
.sym 34364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 34365 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 34366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[3]
.sym 34367 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 34368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34369 soc.cpu.irq_mask[13]
.sym 34370 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34373 soc.cpu.decoded_imm[25]
.sym 34374 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 34375 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34376 iomem_addr[13]
.sym 34377 soc.cpu.irq_pending[10]
.sym 34378 soc.cpu.mem_la_wdata[2]
.sym 34379 soc.cpu.is_lui_auipc_jal
.sym 34380 iomem_addr[10]
.sym 34381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 34382 soc.cpu.cpuregs_rs1[0]
.sym 34383 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34384 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 34385 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 34387 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 34388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 34389 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[3]
.sym 34390 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 34391 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 34392 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[3]
.sym 34393 soc.cpu.reg_pc[14]
.sym 34394 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 34395 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 34396 soc.cpu.reg_pc[13]
.sym 34397 soc.cpu.cpuregs_rs1[1]
.sym 34398 soc.cpu.cpuregs_rs1[8]
.sym 34404 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34406 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34409 soc.cpu.instr_timer
.sym 34410 soc.cpu.irq_mask[2]
.sym 34411 soc.cpu.reg_pc[14]
.sym 34412 soc.cpu.irq_pending[13]
.sym 34413 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34414 soc.cpu.timer[13]
.sym 34415 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 34416 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 34417 soc.cpu.instr_timer
.sym 34419 soc.cpu.irq_pending[2]
.sym 34420 soc.cpu.instr_maskirq
.sym 34421 soc.cpu.cpu_state[4]
.sym 34423 soc.cpu.irq_mask[11]
.sym 34424 soc.cpu.timer[11]
.sym 34426 soc.cpu.irq_mask[13]
.sym 34427 soc.cpu.cpuregs_rs1[14]
.sym 34428 soc.cpu.irq_mask[9]
.sym 34430 soc.cpu.timer[9]
.sym 34433 soc.cpu.irq_pending[11]
.sym 34435 soc.cpu.is_lui_auipc_jal
.sym 34437 soc.cpu.irq_mask[13]
.sym 34438 soc.cpu.irq_pending[13]
.sym 34443 soc.cpu.irq_mask[11]
.sym 34444 soc.cpu.instr_maskirq
.sym 34445 soc.cpu.instr_timer
.sym 34446 soc.cpu.timer[11]
.sym 34449 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34450 soc.cpu.cpu_state[4]
.sym 34451 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 34452 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 34455 soc.cpu.reg_pc[14]
.sym 34456 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34457 soc.cpu.cpuregs_rs1[14]
.sym 34458 soc.cpu.is_lui_auipc_jal
.sym 34461 soc.cpu.irq_mask[13]
.sym 34462 soc.cpu.timer[13]
.sym 34463 soc.cpu.instr_maskirq
.sym 34464 soc.cpu.instr_timer
.sym 34469 soc.cpu.irq_mask[11]
.sym 34470 soc.cpu.irq_pending[11]
.sym 34473 soc.cpu.instr_timer
.sym 34474 soc.cpu.irq_mask[9]
.sym 34475 soc.cpu.instr_maskirq
.sym 34476 soc.cpu.timer[9]
.sym 34480 soc.cpu.irq_mask[2]
.sym 34482 soc.cpu.irq_pending[2]
.sym 34483 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34484 clk$SB_IO_IN_$glb_clk
.sym 34485 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[2]
.sym 34487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 34488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[3]
.sym 34489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[3]
.sym 34490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[3]
.sym 34491 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[1]
.sym 34492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 34493 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 34498 soc.cpu.irq_pending[13]
.sym 34501 soc.cpu.cpuregs_rs1[9]
.sym 34507 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34509 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34510 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 34511 soc.cpu.is_lui_auipc_jal
.sym 34512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[3]
.sym 34513 soc.cpu.reg_pc[1]
.sym 34514 soc.cpu.irq_pending[0]
.sym 34515 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[2]
.sym 34516 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 34517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 34518 soc.cpu.reg_pc[5]
.sym 34519 soc.cpu.reg_pc[6]
.sym 34520 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 34521 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 34527 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34530 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 34531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 34533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 34534 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34535 soc.cpu.cpuregs_rs1[15]
.sym 34536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 34538 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34539 soc.cpu.cpuregs_rs1[2]
.sym 34541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 34545 soc.cpu.cpuregs_rs1[11]
.sym 34546 soc.cpu.cpuregs_rs1[13]
.sym 34547 soc.cpu.is_lui_auipc_jal
.sym 34548 soc.cpu.reg_pc[9]
.sym 34549 soc.cpu.cpuregs_rs1[9]
.sym 34550 soc.cpu.instr_retirq
.sym 34552 soc.cpu.cpu_state[4]
.sym 34554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 34555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 34557 soc.cpu.cpuregs_rs1[9]
.sym 34558 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 34560 soc.cpu.cpu_state[4]
.sym 34561 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34562 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 34563 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 34566 soc.cpu.instr_retirq
.sym 34567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 34568 soc.cpu.cpuregs_rs1[13]
.sym 34569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 34572 soc.cpu.cpuregs_rs1[9]
.sym 34573 soc.cpu.instr_retirq
.sym 34574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 34575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 34578 soc.cpu.reg_pc[9]
.sym 34579 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34580 soc.cpu.cpuregs_rs1[9]
.sym 34581 soc.cpu.is_lui_auipc_jal
.sym 34584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 34585 soc.cpu.instr_retirq
.sym 34586 soc.cpu.cpuregs_rs1[11]
.sym 34587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 34590 soc.cpu.cpuregs_rs1[15]
.sym 34597 soc.cpu.cpuregs_rs1[2]
.sym 34605 soc.cpu.cpuregs_rs1[11]
.sym 34606 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34607 clk$SB_IO_IN_$glb_clk
.sym 34608 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[3]
.sym 34610 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 34611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 34612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 34613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 34614 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 34615 soc.cpu.reg_out[8]
.sym 34616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 34617 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 34619 soc.cpu.reg_pc[2]
.sym 34620 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 34621 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34622 soc.cpu.irq_active
.sym 34623 soc.cpu.irq_mask[15]
.sym 34625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[3]
.sym 34626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 34627 soc.cpu.cpuregs_rs1[2]
.sym 34628 soc.cpu.cpu_state[4]
.sym 34629 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 34630 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34631 soc.cpu.reg_out[11]
.sym 34632 soc.cpu.cpu_state[4]
.sym 34633 soc.cpu.cpu_state[3]
.sym 34634 soc.cpu.reg_pc[9]
.sym 34635 soc.cpu.decoded_imm[0]
.sym 34636 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 34637 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 34638 soc.cpu.cpu_state[4]
.sym 34639 soc.cpu.decoded_imm[7]
.sym 34640 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[1]
.sym 34641 soc.cpu.pcpi_rs1[10]
.sym 34642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[3]
.sym 34643 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 34644 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[13]
.sym 34652 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 34653 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34654 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 34655 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 34656 soc.cpu.cpu_state[4]
.sym 34658 soc.cpu.cpuregs_rs1[15]
.sym 34662 soc.cpu.reg_pc[11]
.sym 34663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 34664 soc.cpu.cpuregs_rs1[13]
.sym 34666 soc.cpu.reg_pc[13]
.sym 34667 soc.cpu.cpu_state[4]
.sym 34669 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 34670 soc.cpu.cpu_state[2]
.sym 34671 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34672 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 34673 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 34674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 34675 soc.cpu.cpuregs_rs1[11]
.sym 34677 soc.cpu.is_lui_auipc_jal
.sym 34678 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 34679 soc.cpu.reg_pc[15]
.sym 34681 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 34683 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 34684 soc.cpu.cpu_state[4]
.sym 34685 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 34686 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34689 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34690 soc.cpu.cpu_state[4]
.sym 34691 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 34692 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 34695 soc.cpu.cpu_state[2]
.sym 34696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 34697 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 34698 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 34701 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 34707 soc.cpu.is_lui_auipc_jal
.sym 34708 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34709 soc.cpu.reg_pc[15]
.sym 34710 soc.cpu.cpuregs_rs1[15]
.sym 34713 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34714 soc.cpu.is_lui_auipc_jal
.sym 34715 soc.cpu.cpuregs_rs1[13]
.sym 34716 soc.cpu.reg_pc[13]
.sym 34719 soc.cpu.cpu_state[4]
.sym 34720 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 34721 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 34722 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 34725 soc.cpu.reg_pc[11]
.sym 34726 soc.cpu.is_lui_auipc_jal
.sym 34727 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34728 soc.cpu.cpuregs_rs1[11]
.sym 34729 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 34730 clk$SB_IO_IN_$glb_clk
.sym 34731 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34732 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 34733 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[1]
.sym 34734 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[2]
.sym 34735 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[3]
.sym 34736 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[4]
.sym 34737 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[5]
.sym 34738 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[6]
.sym 34739 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[7]
.sym 34742 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 34743 soc.cpu.decoded_imm[8]
.sym 34745 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 34746 soc.cpu.cpu_state[6]
.sym 34747 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34748 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34749 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34751 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 34752 soc.cpu.cpu_state[4]
.sym 34753 soc.cpu.irq_pending[5]
.sym 34755 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 34756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3[0]
.sym 34757 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 34758 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[15]
.sym 34759 soc.cpu.decoded_imm[11]
.sym 34760 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 34761 soc.cpu.reg_pc[17]
.sym 34762 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 34763 soc.cpu.decoded_imm[5]
.sym 34764 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 34765 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 34766 soc.cpu.pcpi_rs1[12]
.sym 34767 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 34774 soc.cpu.pcpi_rs1[6]
.sym 34777 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 34778 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 34779 soc.cpu.decoded_imm[5]
.sym 34780 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 34782 soc.cpu.decoded_imm[4]
.sym 34783 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 34788 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 34789 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 34791 soc.cpu.decoded_imm[6]
.sym 34795 soc.cpu.decoded_imm[0]
.sym 34796 soc.cpu.decoded_imm[1]
.sym 34797 soc.cpu.decoded_imm[3]
.sym 34798 soc.cpu.decoded_imm[2]
.sym 34799 soc.cpu.decoded_imm[7]
.sym 34801 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 34805 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 34807 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 34808 soc.cpu.decoded_imm[0]
.sym 34811 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 34813 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 34814 soc.cpu.decoded_imm[1]
.sym 34815 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 34817 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 34819 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 34820 soc.cpu.decoded_imm[2]
.sym 34821 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 34823 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 34825 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 34826 soc.cpu.decoded_imm[3]
.sym 34827 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 34829 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 34831 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 34832 soc.cpu.decoded_imm[4]
.sym 34833 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 34835 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 34837 soc.cpu.decoded_imm[5]
.sym 34838 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 34839 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 34841 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 34843 soc.cpu.pcpi_rs1[6]
.sym 34844 soc.cpu.decoded_imm[6]
.sym 34845 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 34847 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 34849 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 34850 soc.cpu.decoded_imm[7]
.sym 34851 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 34855 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[8]
.sym 34856 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[9]
.sym 34857 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 34858 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[11]
.sym 34859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[0]
.sym 34860 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[13]
.sym 34861 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3[0]
.sym 34862 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[15]
.sym 34865 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 34866 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 34868 iomem_wdata[6]
.sym 34869 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 34870 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 34871 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 34873 soc.cpu.cpuregs_wrdata[8]
.sym 34874 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 34876 soc.cpu.cpu_state[3]
.sym 34877 soc.cpu.reg_pc[11]
.sym 34878 soc.cpu.decoded_imm[4]
.sym 34879 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 34880 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 34881 soc.cpu.reg_pc[18]
.sym 34882 soc.cpu.cpuregs_rs1[8]
.sym 34883 soc.cpu.decoded_imm[3]
.sym 34884 soc.cpu.reg_pc[14]
.sym 34885 soc.cpu.decoded_imm[29]
.sym 34886 soc.cpu.reg_pc[15]
.sym 34887 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 34890 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 34891 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 34896 soc.cpu.decoded_imm[14]
.sym 34899 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 34902 soc.cpu.decoded_imm[13]
.sym 34903 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 34906 soc.cpu.decoded_imm[12]
.sym 34907 soc.cpu.pcpi_rs1[12]
.sym 34909 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 34911 soc.cpu.decoded_imm[15]
.sym 34913 soc.cpu.pcpi_rs1[10]
.sym 34914 soc.cpu.decoded_imm[10]
.sym 34915 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 34916 soc.cpu.decoded_imm[8]
.sym 34919 soc.cpu.decoded_imm[11]
.sym 34920 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 34922 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 34923 soc.cpu.decoded_imm[9]
.sym 34928 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 34930 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 34931 soc.cpu.decoded_imm[8]
.sym 34932 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 34934 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 34936 soc.cpu.decoded_imm[9]
.sym 34937 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 34938 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 34940 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 34942 soc.cpu.pcpi_rs1[10]
.sym 34943 soc.cpu.decoded_imm[10]
.sym 34944 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 34946 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 34948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 34949 soc.cpu.decoded_imm[11]
.sym 34950 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 34952 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 34954 soc.cpu.decoded_imm[12]
.sym 34955 soc.cpu.pcpi_rs1[12]
.sym 34956 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 34958 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 34960 soc.cpu.decoded_imm[13]
.sym 34961 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 34962 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 34964 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 34966 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 34967 soc.cpu.decoded_imm[14]
.sym 34968 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 34970 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 34972 soc.cpu.decoded_imm[15]
.sym 34973 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 34974 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 34978 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[16]
.sym 34979 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[17]
.sym 34980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3[0]
.sym 34981 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[19]
.sym 34982 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3[0]
.sym 34983 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[21]
.sym 34984 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[22]
.sym 34985 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[23]
.sym 34987 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 34988 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 34989 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 34990 soc.cpu.decoded_imm[14]
.sym 34991 soc.cpu.instr_retirq
.sym 34992 soc.cpu.cpu_state[2]
.sym 34993 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34994 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 34995 iomem_wdata[5]
.sym 34996 soc.cpu.pcpi_rs1[25]
.sym 34997 soc.cpu.instr_retirq
.sym 34998 soc.cpu.is_lui_auipc_jal
.sym 35000 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 35001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 35002 soc.cpu.reg_pc[27]
.sym 35003 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 35004 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 35005 soc.cpu.reg_pc[1]
.sym 35006 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 35007 soc.cpu.is_lui_auipc_jal
.sym 35008 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 35009 soc.cpu.decoded_imm[24]
.sym 35010 soc.cpu.reg_pc[5]
.sym 35011 soc.cpu.reg_pc[6]
.sym 35012 soc.cpu.reg_pc[8]
.sym 35013 soc.cpu.decoded_imm[30]
.sym 35014 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 35019 soc.cpu.decoded_imm[19]
.sym 35020 soc.cpu.decoded_imm[18]
.sym 35024 soc.cpu.decoded_imm[20]
.sym 35026 soc.cpu.decoded_imm[23]
.sym 35027 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 35028 soc.cpu.decoded_imm[21]
.sym 35030 soc.cpu.decoded_imm[16]
.sym 35037 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 35038 soc.cpu.decoded_imm[22]
.sym 35039 soc.cpu.pcpi_rs1[22]
.sym 35040 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 35044 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 35045 soc.cpu.decoded_imm[17]
.sym 35048 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 35049 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 35050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 35051 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 35053 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 35054 soc.cpu.decoded_imm[16]
.sym 35055 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 35057 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 35059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 35060 soc.cpu.decoded_imm[17]
.sym 35061 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 35063 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 35065 soc.cpu.decoded_imm[18]
.sym 35066 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 35067 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 35069 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 35071 soc.cpu.decoded_imm[19]
.sym 35072 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 35073 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 35075 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 35077 soc.cpu.decoded_imm[20]
.sym 35078 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 35079 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 35081 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 35083 soc.cpu.decoded_imm[21]
.sym 35084 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 35085 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 35087 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 35089 soc.cpu.decoded_imm[22]
.sym 35090 soc.cpu.pcpi_rs1[22]
.sym 35091 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 35093 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 35095 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 35096 soc.cpu.decoded_imm[23]
.sym 35097 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 35101 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[24]
.sym 35102 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[25]
.sym 35103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 35104 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[27]
.sym 35105 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[28]
.sym 35106 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[29]
.sym 35107 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0[0]
.sym 35108 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[31]
.sym 35110 soc.cpu.decoded_imm[21]
.sym 35111 soc.cpu.decoded_imm[21]
.sym 35112 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 35113 soc.cpu.decoded_imm[19]
.sym 35114 iomem_wdata[12]
.sym 35115 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 35118 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 35119 soc.cpu.reg_pc[16]
.sym 35120 soc.cpu.decoded_imm[20]
.sym 35122 soc.cpu.decoded_imm[23]
.sym 35123 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 35124 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 35125 soc.cpu.reg_pc[24]
.sym 35126 soc.cpu.decoded_imm[25]
.sym 35127 soc.cpu.decoded_imm[28]
.sym 35128 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 35129 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 35130 soc.cpu.decoded_imm[7]
.sym 35131 soc.cpu.decoded_imm[17]
.sym 35132 soc.cpu.irq_pending[29]
.sym 35133 soc.cpu.reg_pc[9]
.sym 35134 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[24]
.sym 35135 soc.cpu.cpu_state[3]
.sym 35136 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 35137 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 35142 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 35143 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 35147 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 35149 soc.cpu.decoded_imm[27]
.sym 35152 soc.cpu.pcpi_rs1[26]
.sym 35153 soc.cpu.decoded_imm[28]
.sym 35157 soc.cpu.decoded_imm[29]
.sym 35158 soc.cpu.decoded_imm[31]
.sym 35160 soc.cpu.decoded_imm[25]
.sym 35162 soc.cpu.decoded_imm[26]
.sym 35165 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 35166 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 35169 soc.cpu.decoded_imm[24]
.sym 35170 soc.cpu.pcpi_rs1[25]
.sym 35172 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 35173 soc.cpu.decoded_imm[30]
.sym 35174 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 35176 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 35177 soc.cpu.decoded_imm[24]
.sym 35178 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 35180 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 35182 soc.cpu.decoded_imm[25]
.sym 35183 soc.cpu.pcpi_rs1[25]
.sym 35184 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 35186 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 35188 soc.cpu.pcpi_rs1[26]
.sym 35189 soc.cpu.decoded_imm[26]
.sym 35190 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 35192 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 35194 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 35195 soc.cpu.decoded_imm[27]
.sym 35196 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 35198 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 35200 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 35201 soc.cpu.decoded_imm[28]
.sym 35202 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 35204 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 35206 soc.cpu.decoded_imm[29]
.sym 35207 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 35208 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 35210 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 35212 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 35213 soc.cpu.decoded_imm[30]
.sym 35214 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 35217 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 35218 soc.cpu.decoded_imm[31]
.sym 35220 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 35224 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 35225 soc.cpu.reg_pc[1]
.sym 35226 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 35227 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 35228 soc.cpu.reg_pc[6]
.sym 35229 soc.cpu.cpuregs_wrdata[6]
.sym 35230 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 35231 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 35232 soc.cpu.decoded_imm[31]
.sym 35235 soc.cpu.decoded_imm[31]
.sym 35236 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 35237 soc.cpu.decoded_imm[16]
.sym 35238 soc.cpu.trap_SB_LUT4_I2_O
.sym 35239 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[27]
.sym 35240 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 35241 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[31]
.sym 35242 soc.cpu.decoded_imm[18]
.sym 35244 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 35245 soc.cpu.decoded_imm[26]
.sym 35246 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 35247 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 35248 soc.cpu.irq_pending[24]
.sym 35249 soc.cpu.reg_pc[20]
.sym 35250 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 35251 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 35252 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 35253 soc.cpu.reg_pc[17]
.sym 35254 soc.cpu.pcpi_rs1[12]
.sym 35255 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 35256 soc.cpu.reg_pc[7]
.sym 35257 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 35258 soc.cpu.reg_pc[12]
.sym 35259 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 35267 soc.cpu.reg_pc[7]
.sym 35273 soc.cpu.reg_pc[3]
.sym 35275 soc.cpu.reg_pc[4]
.sym 35282 soc.cpu.reg_pc[5]
.sym 35284 soc.cpu.reg_pc[8]
.sym 35285 soc.cpu.reg_pc[6]
.sym 35286 soc.cpu.reg_pc[2]
.sym 35289 soc.cpu.latched_compr
.sym 35290 soc.cpu.reg_pc[1]
.sym 35292 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 35297 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 35299 soc.cpu.latched_compr
.sym 35300 soc.cpu.reg_pc[1]
.sym 35303 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 35305 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 35306 soc.cpu.reg_pc[2]
.sym 35307 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 35309 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 35311 soc.cpu.reg_pc[3]
.sym 35313 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 35315 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 35318 soc.cpu.reg_pc[4]
.sym 35319 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 35321 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 35323 soc.cpu.reg_pc[5]
.sym 35325 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 35327 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 35329 soc.cpu.reg_pc[6]
.sym 35331 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 35333 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 35336 soc.cpu.reg_pc[7]
.sym 35337 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 35339 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 35342 soc.cpu.reg_pc[8]
.sym 35343 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 35347 soc.cpu.reg_pc[14]
.sym 35348 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 35349 soc.cpu.reg_pc[13]
.sym 35350 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 35351 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[1]
.sym 35352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 35353 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 35354 soc.cpu.reg_pc[15]
.sym 35355 soc.cpu.reg_pc[3]
.sym 35358 soc.cpu.is_lui_auipc_jal
.sym 35359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 35360 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35361 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 35362 soc.cpu.mem_la_wdata[2]
.sym 35363 soc.cpu.reg_pc[4]
.sym 35364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 35365 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35366 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 35367 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[3]
.sym 35368 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 35369 soc.cpu.pcpi_rs2[25]
.sym 35370 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 35371 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 35372 soc.cpu.reg_pc[18]
.sym 35373 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35374 soc.cpu.cpuregs_rs1[8]
.sym 35375 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 35376 soc.cpu.pcpi_rs2[26]
.sym 35377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 35378 soc.cpu.reg_pc[15]
.sym 35379 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 35380 soc.cpu.reg_pc[14]
.sym 35381 soc.cpu.decoded_imm[29]
.sym 35382 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 35383 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 35401 soc.cpu.reg_pc[16]
.sym 35402 soc.cpu.reg_pc[10]
.sym 35404 soc.cpu.reg_pc[14]
.sym 35405 soc.cpu.reg_pc[9]
.sym 35406 soc.cpu.reg_pc[11]
.sym 35414 soc.cpu.reg_pc[13]
.sym 35418 soc.cpu.reg_pc[12]
.sym 35419 soc.cpu.reg_pc[15]
.sym 35420 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 35422 soc.cpu.reg_pc[9]
.sym 35424 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 35426 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 35429 soc.cpu.reg_pc[10]
.sym 35430 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 35432 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 35435 soc.cpu.reg_pc[11]
.sym 35436 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 35438 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 35441 soc.cpu.reg_pc[12]
.sym 35442 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 35444 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 35446 soc.cpu.reg_pc[13]
.sym 35448 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 35450 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 35452 soc.cpu.reg_pc[14]
.sym 35454 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 35456 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 35459 soc.cpu.reg_pc[15]
.sym 35460 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 35462 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 35464 soc.cpu.reg_pc[16]
.sym 35466 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 35470 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 35471 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 35472 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[0]
.sym 35473 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 35474 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[3]
.sym 35475 soc.cpu.alu_out_q[0]
.sym 35476 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 35477 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 35478 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 35480 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 35481 soc.cpu.decoded_imm[26]
.sym 35482 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 35483 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35484 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 35485 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 35486 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 35487 soc.cpu.cpu_state[2]
.sym 35488 soc.cpu.cpuregs_wrdata[15]
.sym 35489 soc.cpu.cpu_state[3]
.sym 35490 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 35491 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 35492 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 35493 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 35494 soc.cpu.is_lui_auipc_jal
.sym 35495 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 35496 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 35497 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 35498 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 35499 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 35500 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 35501 soc.cpu.decoded_imm[24]
.sym 35502 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 35503 soc.cpu.pcpi_rs2[12]
.sym 35504 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 35505 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 35506 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 35519 soc.cpu.reg_pc[20]
.sym 35523 soc.cpu.reg_pc[17]
.sym 35527 soc.cpu.reg_pc[23]
.sym 35529 soc.cpu.reg_pc[22]
.sym 35532 soc.cpu.reg_pc[18]
.sym 35539 soc.cpu.reg_pc[19]
.sym 35540 soc.cpu.reg_pc[21]
.sym 35542 soc.cpu.reg_pc[24]
.sym 35543 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 35545 soc.cpu.reg_pc[17]
.sym 35547 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 35549 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 35552 soc.cpu.reg_pc[18]
.sym 35553 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 35555 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 35557 soc.cpu.reg_pc[19]
.sym 35559 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 35561 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 35564 soc.cpu.reg_pc[20]
.sym 35565 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 35567 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 35570 soc.cpu.reg_pc[21]
.sym 35571 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 35573 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 35575 soc.cpu.reg_pc[22]
.sym 35577 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 35579 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 35582 soc.cpu.reg_pc[23]
.sym 35583 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 35585 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 35587 soc.cpu.reg_pc[24]
.sym 35589 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 35593 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 35594 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 35595 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 35596 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3[2]
.sym 35597 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 35598 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[2]
.sym 35599 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 35600 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 35601 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 35602 soc.cpu.alu_out_q[0]
.sym 35603 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 35604 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 35605 soc.cpu.pcpi_rs2[11]
.sym 35607 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 35608 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 35610 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 35611 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 35612 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 35614 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 35615 soc.cpu.reg_pc[16]
.sym 35616 soc.cpu.mem_la_wdata[6]
.sym 35617 soc.cpu.decoded_imm[7]
.sym 35618 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 35619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 35620 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 35621 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 35622 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 35623 soc.cpu.decoded_imm[28]
.sym 35624 soc.cpu.reg_pc[9]
.sym 35625 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[2]
.sym 35626 soc.cpu.reg_pc[21]
.sym 35627 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 35628 soc.cpu.reg_pc[24]
.sym 35629 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 35634 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 35635 soc.cpu.reg_pc[30]
.sym 35637 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 35643 soc.cpu.reg_pc[27]
.sym 35647 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 35649 soc.cpu.reg_pc[31]
.sym 35650 soc.cpu.reg_pc[25]
.sym 35655 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 35657 soc.cpu.reg_pc[26]
.sym 35659 soc.cpu.reg_pc[29]
.sym 35664 soc.cpu.reg_pc[28]
.sym 35666 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 35669 soc.cpu.reg_pc[25]
.sym 35670 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 35672 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 35675 soc.cpu.reg_pc[26]
.sym 35676 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 35678 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 35681 soc.cpu.reg_pc[27]
.sym 35682 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 35684 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 35687 soc.cpu.reg_pc[28]
.sym 35688 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 35690 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 35693 soc.cpu.reg_pc[29]
.sym 35694 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 35696 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 35699 soc.cpu.reg_pc[30]
.sym 35700 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 35703 soc.cpu.reg_pc[31]
.sym 35706 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 35709 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 35710 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 35711 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 35712 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 35716 soc.cpu.decoded_imm[5]
.sym 35717 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 35718 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 35719 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 35720 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 35721 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3[2]
.sym 35722 soc.cpu.decoded_imm[7]
.sym 35723 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 35726 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35727 soc.cpu.decoded_imm[31]
.sym 35728 soc.cpu.pcpi_rs2[25]
.sym 35729 soc.cpu.reg_pc[27]
.sym 35730 soc.cpu.pcpi_rs1[25]
.sym 35731 soc.cpu.pcpi_rs1[26]
.sym 35732 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 35733 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 35734 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 35735 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 35736 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 35737 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 35738 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 35739 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 35740 soc.cpu.reg_pc[17]
.sym 35741 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 35742 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 35743 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 35744 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 35745 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 35746 soc.cpu.reg_pc[19]
.sym 35747 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 35748 soc.cpu.reg_pc[20]
.sym 35749 soc.cpu.pcpi_rs2[17]
.sym 35750 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 35751 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 35757 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 35758 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 35759 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 35760 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 35761 soc.cpu.cpuregs_rs1[20]
.sym 35763 soc.cpu.cpuregs_raddr2[2]
.sym 35765 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 35766 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 35768 soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O[0]
.sym 35769 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 35770 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 35773 soc.cpu.is_lui_auipc_jal
.sym 35774 soc.cpu.reg_pc[20]
.sym 35775 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 35776 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 35777 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 35780 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35781 soc.cpu.cpu_state[4]
.sym 35782 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 35783 soc.cpu.decoded_imm[3]
.sym 35784 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I0[0]
.sym 35785 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35786 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 35787 soc.cpu.decoded_imm[6]
.sym 35788 soc.cpu.decoded_imm[2]
.sym 35790 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 35791 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 35792 soc.cpu.cpuregs_raddr2[2]
.sym 35796 soc.cpu.reg_pc[20]
.sym 35797 soc.cpu.is_lui_auipc_jal
.sym 35798 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35799 soc.cpu.cpuregs_rs1[20]
.sym 35802 soc.cpu.is_lui_auipc_jal
.sym 35803 soc.cpu.decoded_imm[3]
.sym 35804 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I0[0]
.sym 35805 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35808 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 35809 soc.cpu.is_lui_auipc_jal
.sym 35810 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35811 soc.cpu.decoded_imm[2]
.sym 35814 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 35815 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 35816 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 35817 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 35820 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 35821 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 35822 soc.cpu.cpu_state[4]
.sym 35823 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 35826 soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O[0]
.sym 35827 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35828 soc.cpu.is_lui_auipc_jal
.sym 35829 soc.cpu.decoded_imm[6]
.sym 35832 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 35833 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 35834 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 35835 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 35836 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 35837 clk$SB_IO_IN_$glb_clk
.sym 35839 soc.cpu.instr_bge_SB_LUT4_I0_O[2]
.sym 35840 soc.cpu.reg_pc[19]
.sym 35841 soc.cpu.reg_pc[23]
.sym 35842 soc.cpu.reg_pc[9]
.sym 35843 soc.cpu.reg_pc[21]
.sym 35844 soc.cpu.reg_pc[24]
.sym 35845 soc.cpu.reg_pc[17]
.sym 35846 soc.cpu.reg_pc[22]
.sym 35849 soc.cpu.decoded_imm[25]
.sym 35851 soc.cpu.latched_is_lh
.sym 35852 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 35853 soc.cpu.cpuregs_waddr[2]
.sym 35854 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 35855 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 35856 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.sym 35857 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 35858 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 35859 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 35860 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 35861 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 35862 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 35863 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 35864 soc.cpu.reg_pc[18]
.sym 35865 soc.cpu.decoded_imm[29]
.sym 35866 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 35867 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 35868 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 35869 soc.cpu.decoded_imm[3]
.sym 35870 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 35871 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 35872 soc.cpu.pcpi_rs2[26]
.sym 35873 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35874 soc.cpu.reg_pc[26]
.sym 35882 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 35883 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35884 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 35885 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 35887 soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
.sym 35889 soc.cpu.cpuregs_raddr2[3]
.sym 35891 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I0[0]
.sym 35892 soc.cpu.irq_mask[16]
.sym 35893 soc.cpu.cpuregs.regs.0.0_RDATA_14[0]
.sym 35894 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 35895 soc.cpu.cpuregs_rs1[22]
.sym 35897 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 35898 soc.cpu.cpuregs_wrdata[8]
.sym 35900 soc.cpu.cpu_state[4]
.sym 35901 soc.cpu.irq_pending[16]
.sym 35902 soc.cpu.cpuregs_wrdata[0]
.sym 35903 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 35906 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 35909 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 35910 soc.cpu.is_lui_auipc_jal
.sym 35911 soc.cpu.reg_pc[22]
.sym 35914 soc.cpu.irq_pending[16]
.sym 35916 soc.cpu.irq_mask[16]
.sym 35920 soc.cpu.cpuregs_wrdata[8]
.sym 35925 soc.cpu.reg_pc[22]
.sym 35926 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35927 soc.cpu.cpuregs_rs1[22]
.sym 35928 soc.cpu.is_lui_auipc_jal
.sym 35931 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 35932 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 35933 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 35934 soc.cpu.cpu_state[4]
.sym 35937 soc.cpu.cpuregs_wrdata[0]
.sym 35943 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 35944 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 35945 soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
.sym 35946 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 35949 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I0[0]
.sym 35951 soc.cpu.cpuregs_raddr2[3]
.sym 35952 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 35955 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 35956 soc.cpu.cpuregs.regs.0.0_RDATA_14[0]
.sym 35957 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 35958 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 35960 clk$SB_IO_IN_$glb_clk
.sym 35962 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 35963 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 35964 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 35965 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 35966 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 35967 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 35968 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 35969 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.sym 35970 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 35974 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 35975 soc.cpu.cpuregs_raddr2[3]
.sym 35976 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 35977 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35978 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 35979 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 35980 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 35981 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 35982 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 35983 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 35984 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 35985 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 35986 soc.cpu.is_lui_auipc_jal
.sym 35987 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 35988 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 35989 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 35990 soc.cpu.pcpi_rs2[12]
.sym 35991 soc.cpu.cpuregs_raddr2[1]
.sym 35992 soc.cpu.pcpi_rs1[22]
.sym 35993 soc.cpu.decoded_imm[24]
.sym 35994 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 35995 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 35996 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 35997 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 36003 soc.cpu.decoded_imm[4]
.sym 36005 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36007 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36008 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I0[1]
.sym 36009 soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O[0]
.sym 36010 soc.cpu.decoded_imm[9]
.sym 36011 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36013 soc.cpu.decoded_imm[11]
.sym 36014 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 36015 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 36016 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36018 soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O[0]
.sym 36021 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 36022 soc.cpu.decoded_imm[8]
.sym 36025 soc.cpu.cpuregs_raddr2[4]
.sym 36026 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36027 soc.cpu.is_lui_auipc_jal
.sym 36029 soc.cpu.decoded_imm[0]
.sym 36030 soc.cpu.is_lui_auipc_jal
.sym 36031 soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O[0]
.sym 36033 soc.cpu.decoded_imm[12]
.sym 36034 soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O[0]
.sym 36036 soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O[0]
.sym 36037 soc.cpu.decoded_imm[11]
.sym 36038 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36039 soc.cpu.is_lui_auipc_jal
.sym 36042 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 36043 soc.cpu.cpuregs_raddr2[4]
.sym 36045 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 36048 soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O[0]
.sym 36049 soc.cpu.is_lui_auipc_jal
.sym 36050 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36051 soc.cpu.decoded_imm[8]
.sym 36054 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 36055 soc.cpu.decoded_imm[4]
.sym 36056 soc.cpu.is_lui_auipc_jal
.sym 36057 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36060 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36061 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36062 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36063 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36066 soc.cpu.decoded_imm[0]
.sym 36067 soc.cpu.is_lui_auipc_jal
.sym 36068 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I0[1]
.sym 36069 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36072 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36073 soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O[0]
.sym 36074 soc.cpu.is_lui_auipc_jal
.sym 36075 soc.cpu.decoded_imm[12]
.sym 36078 soc.cpu.decoded_imm[9]
.sym 36079 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36080 soc.cpu.is_lui_auipc_jal
.sym 36081 soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O[0]
.sym 36082 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 36083 clk$SB_IO_IN_$glb_clk
.sym 36085 soc.cpu.reg_pc[18]
.sym 36086 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 36087 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 36088 soc.cpu.reg_pc[29]
.sym 36089 soc.cpu.cpuregs_wrdata[22]
.sym 36090 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 36091 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 36092 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 36093 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 36094 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 36095 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 36096 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 36097 soc.cpu.cpuregs_raddr2[0]
.sym 36098 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 36099 soc.cpu.decoded_imm[11]
.sym 36100 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 36101 soc.cpu.pcpi_rs2[22]
.sym 36102 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[11]
.sym 36104 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 36105 soc.cpu.decoded_imm[6]
.sym 36106 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 36107 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 36108 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36109 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[2]
.sym 36110 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 36111 soc.cpu.cpuregs_raddr2[4]
.sym 36112 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 36113 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 36114 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 36115 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 36116 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 36117 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 36118 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 36119 soc.cpu.decoded_imm[28]
.sym 36120 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 36126 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 36127 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36129 soc.cpu.decoded_imm[13]
.sym 36130 soc.cpu.decoded_imm[1]
.sym 36131 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 36132 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 36133 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 36134 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36135 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 36137 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36138 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 36139 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 36140 soc.cpu.is_lui_auipc_jal
.sym 36141 soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O[0]
.sym 36142 soc.cpu.reg_pc[18]
.sym 36144 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 36145 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36146 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 36147 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36148 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36149 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 36150 soc.cpu.cpu_state[4]
.sym 36151 soc.cpu.is_lui_auipc_jal
.sym 36152 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 36153 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 36155 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 36156 soc.cpu.cpuregs_rs1[18]
.sym 36157 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 36159 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36160 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 36162 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 36165 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 36166 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 36167 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36168 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 36171 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 36172 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36173 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 36174 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 36177 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36178 soc.cpu.decoded_imm[1]
.sym 36179 soc.cpu.is_lui_auipc_jal
.sym 36180 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 36183 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36184 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 36185 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 36186 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36189 soc.cpu.cpu_state[4]
.sym 36190 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 36191 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 36192 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 36195 soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O[0]
.sym 36196 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36197 soc.cpu.is_lui_auipc_jal
.sym 36198 soc.cpu.decoded_imm[13]
.sym 36201 soc.cpu.cpuregs_rs1[18]
.sym 36202 soc.cpu.reg_pc[18]
.sym 36203 soc.cpu.is_lui_auipc_jal
.sym 36204 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36205 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 36206 clk$SB_IO_IN_$glb_clk
.sym 36208 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 36209 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 36210 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[0]
.sym 36211 soc.cpu.decoded_imm[24]
.sym 36212 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 36213 soc.cpu.alu_out_SB_LUT4_O_14_I1[3]
.sym 36214 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[2]
.sym 36215 soc.cpu.cpuregs_wrdata[19]
.sym 36216 soc.cpu.decoded_imm[8]
.sym 36220 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 36221 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 36222 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 36223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 36224 soc.cpu.decoded_imm[9]
.sym 36225 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 36226 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 36227 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 36228 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 36229 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36230 soc.cpu.pcpi_rs1[25]
.sym 36231 soc.cpu.reg_pc[30]
.sym 36232 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 36233 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 36234 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36235 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 36236 soc.cpu.pcpi_rs2[17]
.sym 36237 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36239 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36240 soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
.sym 36241 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 36242 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 36243 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36249 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 36250 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36251 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 36252 soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O[0]
.sym 36253 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 36257 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36258 soc.cpu.decoded_imm[19]
.sym 36259 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[1]
.sym 36260 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36261 soc.cpu.decoded_imm[22]
.sym 36263 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 36264 soc.cpu.decoded_imm[17]
.sym 36265 soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O[0]
.sym 36267 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 36268 soc.cpu.decoded_imm[24]
.sym 36269 soc.cpu.is_lui_auipc_jal
.sym 36270 soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O[0]
.sym 36272 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36273 soc.cpu.is_lui_auipc_jal
.sym 36275 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[0]
.sym 36276 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 36277 soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O[0]
.sym 36278 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36279 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 36282 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 36283 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 36284 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 36285 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36288 soc.cpu.decoded_imm[24]
.sym 36289 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36290 soc.cpu.is_lui_auipc_jal
.sym 36291 soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O[0]
.sym 36294 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36295 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 36296 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 36297 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36300 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[1]
.sym 36302 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[0]
.sym 36306 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 36307 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36308 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36309 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36312 soc.cpu.decoded_imm[22]
.sym 36313 soc.cpu.is_lui_auipc_jal
.sym 36314 soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O[0]
.sym 36315 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36318 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36319 soc.cpu.is_lui_auipc_jal
.sym 36320 soc.cpu.decoded_imm[17]
.sym 36321 soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O[0]
.sym 36324 soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O[0]
.sym 36325 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36326 soc.cpu.is_lui_auipc_jal
.sym 36327 soc.cpu.decoded_imm[19]
.sym 36328 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 36329 clk$SB_IO_IN_$glb_clk
.sym 36331 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[0]
.sym 36332 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 36333 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 36334 soc.cpu.cpuregs_wrdata[26]
.sym 36335 soc.cpu.cpuregs_wrdata[29]
.sym 36336 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[1]
.sym 36337 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 36338 soc.cpu.cpuregs_wrdata[21]
.sym 36339 soc.cpu.cpuregs_raddr2[0]
.sym 36343 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36344 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 36345 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36346 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 36347 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 36348 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36349 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 36350 soc.cpu.instr_auipc
.sym 36351 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 36352 soc.cpu.decoded_imm[17]
.sym 36353 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 36354 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 36355 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 36356 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 36357 soc.cpu.decoded_imm[29]
.sym 36358 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36359 soc.cpu.pcpi_rs2[26]
.sym 36360 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 36361 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 36362 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 36363 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 36365 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 36366 soc.cpu.reg_pc[26]
.sym 36372 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36375 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 36376 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 36380 soc.cpu.cpuregs_wrdata[23]
.sym 36381 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 36382 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 36384 soc.cpu.cpuregs_wrdata[16]
.sym 36386 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36387 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 36388 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 36391 soc.cpu.cpuregs_wrdata[26]
.sym 36392 soc.cpu.cpuregs_wrdata[29]
.sym 36395 soc.cpu.cpuregs_wrdata[21]
.sym 36396 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36398 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36400 soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
.sym 36401 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36406 soc.cpu.cpuregs_wrdata[23]
.sym 36411 soc.cpu.cpuregs_wrdata[16]
.sym 36418 soc.cpu.cpuregs_wrdata[26]
.sym 36426 soc.cpu.cpuregs_wrdata[29]
.sym 36430 soc.cpu.cpuregs_wrdata[21]
.sym 36435 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 36436 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 36437 soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
.sym 36438 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 36441 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 36442 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 36443 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36444 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36447 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36448 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36449 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36450 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 36452 clk$SB_IO_IN_$glb_clk
.sym 36454 soc.cpu.decoded_imm[30]
.sym 36455 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 36456 soc.cpu.cpuregs_wrdata[27]
.sym 36457 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 36458 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 36459 soc.cpu.cpuregs_wrdata[25]
.sym 36460 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36461 soc.cpu.decoded_imm[29]
.sym 36466 soc.cpu.instr_ecall_ebreak
.sym 36467 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 36468 soc.cpu.decoded_imm[12]
.sym 36469 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 36470 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 36471 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 36472 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 36473 soc.cpu.decoded_imm[16]
.sym 36474 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 36475 soc.cpu.cpuregs_raddr2[3]
.sym 36477 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 36478 soc.cpu.is_lui_auipc_jal
.sym 36480 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36481 soc.cpu.decoded_imm[20]
.sym 36482 soc.cpu.cpuregs_wrdata[28]
.sym 36483 soc.cpu.instr_auipc
.sym 36484 soc.cpu.instr_bne_SB_LUT4_I0_O[1]
.sym 36485 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 36486 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36487 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36488 soc.cpu.instr_jalr
.sym 36495 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 36496 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 36497 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 36498 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36499 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 36500 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 36501 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 36502 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 36503 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 36505 soc.cpu.cpu_state[2]
.sym 36506 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36507 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 36511 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36512 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 36513 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 36514 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 36515 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 36516 soc.cpu.cpu_state[4]
.sym 36517 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36518 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36521 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36522 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 36523 soc.cpu.cpuregs.regs.0.1_RDATA_10[0]
.sym 36525 soc.cpu.cpuregs.regs.0.1_RDATA_1[0]
.sym 36526 soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
.sym 36528 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 36529 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 36530 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 36531 soc.cpu.cpuregs.regs.0.1_RDATA_1[0]
.sym 36534 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 36535 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36536 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36537 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36540 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 36541 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 36542 soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
.sym 36543 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 36546 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36547 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36548 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36549 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 36552 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36553 soc.cpu.cpu_state[4]
.sym 36554 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 36555 soc.cpu.cpu_state[2]
.sym 36558 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 36559 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36560 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 36561 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 36564 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 36565 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 36566 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 36567 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 36570 soc.cpu.cpuregs.regs.0.1_RDATA_10[0]
.sym 36571 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 36572 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 36573 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 36577 soc.cpu.do_waitirq
.sym 36578 soc.cpu.instr_bne_SB_LUT4_I0_O[1]
.sym 36579 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 36580 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 36581 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 36582 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 36583 soc.cpu.instr_bge_SB_LUT4_I0_O[3]
.sym 36584 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 36587 soc.cpu.decoded_imm[21]
.sym 36590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 36592 $PACKER_GND_NET
.sym 36594 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36595 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 36596 soc.cpu.decoded_imm[30]
.sym 36597 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 36598 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 36599 soc.cpu.cpuregs_waddr[1]
.sym 36600 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 36601 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 36602 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 36603 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 36604 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36605 soc.cpu.instr_waitirq
.sym 36606 soc.cpu.is_lui_auipc_jal
.sym 36607 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 36608 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36609 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 36610 soc.cpu.instr_bge
.sym 36611 soc.cpu.decoded_imm[28]
.sym 36612 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 36618 soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 36620 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 36622 soc.cpu.is_lui_auipc_jal
.sym 36623 soc.cpu.decoded_imm[23]
.sym 36625 soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36626 soc.cpu.is_lui_auipc_jal
.sym 36628 soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O[0]
.sym 36630 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 36631 soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O[0]
.sym 36633 soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O[0]
.sym 36634 soc.cpu.decoded_imm[31]
.sym 36636 soc.cpu.decoded_imm[21]
.sym 36637 soc.cpu.decoded_imm[28]
.sym 36638 soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O[0]
.sym 36640 soc.cpu.decoded_imm[25]
.sym 36642 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36643 soc.cpu.decoded_imm[26]
.sym 36644 soc.cpu.decoded_imm[18]
.sym 36645 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 36647 soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O[0]
.sym 36651 soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O[0]
.sym 36652 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36653 soc.cpu.decoded_imm[25]
.sym 36654 soc.cpu.is_lui_auipc_jal
.sym 36658 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 36659 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 36663 soc.cpu.decoded_imm[26]
.sym 36664 soc.cpu.is_lui_auipc_jal
.sym 36665 soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O[0]
.sym 36666 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36669 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36670 soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 36671 soc.cpu.decoded_imm[23]
.sym 36672 soc.cpu.is_lui_auipc_jal
.sym 36675 soc.cpu.is_lui_auipc_jal
.sym 36676 soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O[0]
.sym 36677 soc.cpu.decoded_imm[21]
.sym 36678 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36681 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36682 soc.cpu.decoded_imm[31]
.sym 36683 soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 36684 soc.cpu.is_lui_auipc_jal
.sym 36687 soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O[0]
.sym 36688 soc.cpu.decoded_imm[28]
.sym 36689 soc.cpu.is_lui_auipc_jal
.sym 36690 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36693 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36694 soc.cpu.is_lui_auipc_jal
.sym 36695 soc.cpu.decoded_imm[18]
.sym 36696 soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O[0]
.sym 36697 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36700 soc.cpu.decoder_trigger
.sym 36701 soc.cpu.instr_bge_SB_LUT4_I0_O[1]
.sym 36702 soc.cpu.instr_bge_SB_LUT4_I2_O[2]
.sym 36703 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 36704 soc.cpu.instr_slt_SB_LUT4_I1_O[0]
.sym 36705 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36707 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 36708 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 36709 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 36711 soc.cpu.decoded_imm[31]
.sym 36712 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36713 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 36714 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 36715 soc.cpu.cpuregs.wen
.sym 36716 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 36717 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 36718 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36719 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 36720 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 36721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 36722 soc.cpu.reg_pc[26]
.sym 36723 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36724 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 36725 soc.cpu.pcpi_rs2[26]
.sym 36726 soc.cpu.instr_bge_SB_LUT4_I0_O[0]
.sym 36727 soc.cpu.cpu_state[1]
.sym 36729 soc.cpu.decoded_imm[26]
.sym 36730 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36731 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 36733 soc.cpu.decoder_trigger
.sym 36745 soc.cpu.instr_sltu
.sym 36747 soc.cpu.instr_blt
.sym 36749 soc.cpu.cpu_state[2]
.sym 36753 soc.cpu.instr_slt_SB_LUT4_I1_O[2]
.sym 36754 soc.cpu.instr_jalr
.sym 36758 soc.cpu.instr_bltu
.sym 36759 soc.cpu.instr_bge_SB_LUT4_I2_O[2]
.sym 36760 soc.cpu.instr_jalr
.sym 36761 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 36762 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 36763 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 36764 soc.cpu.instr_slt
.sym 36765 soc.cpu.instr_waitirq
.sym 36766 soc.cpu.cpu_state[3]
.sym 36769 soc.cpu.instr_slt_SB_LUT4_I1_O[0]
.sym 36770 soc.cpu.instr_sltiu
.sym 36771 soc.cpu.instr_slti
.sym 36772 soc.cpu.instr_fence
.sym 36777 soc.cpu.instr_slt_SB_LUT4_I1_O[0]
.sym 36780 soc.cpu.instr_waitirq
.sym 36781 soc.cpu.instr_jalr
.sym 36782 soc.cpu.instr_bltu
.sym 36783 soc.cpu.instr_fence
.sym 36787 soc.cpu.instr_slt
.sym 36788 soc.cpu.instr_blt
.sym 36789 soc.cpu.instr_slti
.sym 36792 soc.cpu.instr_jalr
.sym 36794 soc.cpu.cpu_state[2]
.sym 36795 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 36798 soc.cpu.cpu_state[3]
.sym 36799 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 36804 soc.cpu.instr_slt_SB_LUT4_I1_O[2]
.sym 36805 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 36806 soc.cpu.instr_slt_SB_LUT4_I1_O[0]
.sym 36807 soc.cpu.instr_bge_SB_LUT4_I2_O[2]
.sym 36810 soc.cpu.instr_sltu
.sym 36811 soc.cpu.instr_bltu
.sym 36812 soc.cpu.instr_sltiu
.sym 36821 clk$SB_IO_IN_$glb_clk
.sym 36823 soc.cpu.instr_bgeu
.sym 36824 soc.cpu.instr_bltu
.sym 36827 soc.cpu.instr_bge
.sym 36829 soc.cpu.instr_slti
.sym 36830 soc.cpu.instr_bge_SB_LUT4_I0_O[0]
.sym 36832 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36835 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 36836 soc.cpu.decoded_imm[13]
.sym 36837 soc.cpu.instr_srli_SB_LUT4_I2_O[3]
.sym 36838 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 36839 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 36840 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 36841 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 36842 soc.cpu.instr_jalr
.sym 36843 soc.cpu.instr_jalr
.sym 36844 soc.cpu.latched_store
.sym 36845 soc.cpu.cpu_state[2]
.sym 36846 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 36865 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36866 soc.cpu.instr_auipc
.sym 36868 soc.cpu.instr_sltu
.sym 36871 soc.cpu.instr_slt
.sym 36873 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36874 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36876 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 36877 soc.cpu.instr_sltiu
.sym 36878 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36881 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 36886 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 36889 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 36890 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36894 soc.cpu.instr_slti
.sym 36897 soc.cpu.instr_auipc
.sym 36898 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36899 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36900 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 36903 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36904 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36905 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 36906 soc.cpu.instr_auipc
.sym 36909 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 36910 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36911 soc.cpu.instr_auipc
.sym 36912 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36915 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36916 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36917 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 36918 soc.cpu.instr_auipc
.sym 36921 soc.cpu.instr_sltu
.sym 36922 soc.cpu.instr_slt
.sym 36923 soc.cpu.instr_sltiu
.sym 36924 soc.cpu.instr_slti
.sym 36927 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36928 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 36929 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36930 soc.cpu.instr_auipc
.sym 36933 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36934 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 36935 soc.cpu.instr_auipc
.sym 36936 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 36943 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 36944 clk$SB_IO_IN_$glb_clk
.sym 36945 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 36958 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 36959 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 36960 soc.cpu.instr_auipc
.sym 36961 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 36962 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 36965 soc.cpu.instr_bgeu
.sym 36966 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 36967 soc.cpu.decoded_imm[0]
.sym 36968 soc.cpu.instr_slt_SB_LUT4_I1_O[2]
.sym 36969 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 36979 soc.cpu.decoded_imm[20]
.sym 37081 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 37212 $PACKER_GND_NET
.sym 37416 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 37417 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 37418 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 37419 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 37420 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 37421 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37422 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 37425 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 37430 soc.cpu.irq_mask[1]
.sym 37433 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 37438 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[9]
.sym 37458 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 37459 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 37461 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 37462 soc.cpu.reg_sh[1]
.sym 37465 soc.cpu.reg_sh[3]
.sym 37469 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 37470 soc.cpu.reg_sh[4]
.sym 37472 $PACKER_VCC_NET
.sym 37475 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 37480 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 37481 soc.cpu.cpu_state[4]
.sym 37487 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37488 soc.cpu.reg_sh[0]
.sym 37489 $nextpnr_ICESTORM_LC_6$O
.sym 37492 soc.cpu.reg_sh[0]
.sym 37495 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 37497 $PACKER_VCC_NET
.sym 37498 soc.cpu.reg_sh[1]
.sym 37499 soc.cpu.reg_sh[0]
.sym 37501 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 37503 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 37504 $PACKER_VCC_NET
.sym 37505 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 37507 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 37509 $PACKER_VCC_NET
.sym 37510 soc.cpu.reg_sh[3]
.sym 37511 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 37514 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 37515 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37516 soc.cpu.reg_sh[4]
.sym 37517 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 37520 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 37522 soc.cpu.cpu_state[4]
.sym 37523 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 37526 soc.cpu.reg_sh[0]
.sym 37527 soc.cpu.reg_sh[3]
.sym 37528 soc.cpu.reg_sh[4]
.sym 37529 soc.cpu.reg_sh[1]
.sym 37532 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 37534 soc.cpu.cpu_state[4]
.sym 37535 soc.cpu.reg_sh[0]
.sym 37536 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 37537 clk$SB_IO_IN_$glb_clk
.sym 37543 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[1]
.sym 37547 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[1]
.sym 37549 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 37550 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 37553 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[3]
.sym 37565 soc.memory.wen[0]
.sym 37578 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 37580 $PACKER_VCC_NET
.sym 37588 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37593 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 37598 soc.cpu.reg_pc[10]
.sym 37599 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 37606 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37609 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 37620 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 37622 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 37623 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 37624 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 37625 soc.cpu.cpu_state[4]
.sym 37626 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37627 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 37629 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 37630 $PACKER_VCC_NET
.sym 37631 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 37633 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 37634 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 37635 soc.cpu.cpu_state[4]
.sym 37640 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 37642 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 37643 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 37644 soc.cpu.reg_sh[3]
.sym 37646 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 37647 soc.cpu.pcpi_rs1[6]
.sym 37648 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 37650 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 37653 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 37654 soc.cpu.cpu_state[4]
.sym 37655 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 37659 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 37660 soc.cpu.pcpi_rs1[6]
.sym 37661 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 37662 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37666 $PACKER_VCC_NET
.sym 37667 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 37668 soc.cpu.reg_sh[3]
.sym 37671 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 37672 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 37673 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 37678 soc.cpu.cpu_state[4]
.sym 37679 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 37680 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 37684 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37686 soc.cpu.cpu_state[4]
.sym 37689 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37691 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 37692 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 37695 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 37696 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 37697 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 37698 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 37700 clk$SB_IO_IN_$glb_clk
.sym 37702 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 37703 soc.cpu.pcpi_rs1[10]
.sym 37704 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[0]
.sym 37706 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[3]
.sym 37707 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[0]
.sym 37708 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 37709 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 37712 soc.cpu.reg_pc[22]
.sym 37713 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 37715 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 37716 $PACKER_VCC_NET
.sym 37718 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 37721 $PACKER_VCC_NET
.sym 37725 soc.memory.wen[1]
.sym 37726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 37728 soc.cpu.pcpi_rs1[12]
.sym 37730 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 37731 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 37732 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 37733 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 37734 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 37735 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 37737 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 37743 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 37744 soc.cpu.cpu_state[4]
.sym 37745 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[1]
.sym 37746 soc.cpu.cpu_state[4]
.sym 37747 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 37748 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 37749 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[1]
.sym 37751 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1[2]
.sym 37752 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1[0]
.sym 37753 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[0]
.sym 37755 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37758 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 37759 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 37760 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 37761 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[0]
.sym 37762 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[3]
.sym 37763 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[3]
.sym 37766 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 37767 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 37768 soc.cpu.pcpi_rs1[10]
.sym 37770 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 37772 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 37773 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 37774 soc.cpu.pcpi_rs1[12]
.sym 37776 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 37777 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 37778 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[1]
.sym 37779 soc.cpu.cpu_state[4]
.sym 37782 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37783 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 37784 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 37785 soc.cpu.pcpi_rs1[10]
.sym 37788 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 37789 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37790 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[1]
.sym 37791 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 37794 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[0]
.sym 37795 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 37796 soc.cpu.cpu_state[4]
.sym 37797 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[3]
.sym 37800 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[0]
.sym 37801 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[3]
.sym 37802 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[1]
.sym 37803 soc.cpu.cpu_state[4]
.sym 37806 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37807 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 37808 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 37809 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 37812 soc.cpu.pcpi_rs1[12]
.sym 37813 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37814 soc.cpu.pcpi_rs1[10]
.sym 37815 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 37818 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1[2]
.sym 37820 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 37821 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1[0]
.sym 37822 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 37823 clk$SB_IO_IN_$glb_clk
.sym 37825 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 37826 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[0]
.sym 37828 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[0]
.sym 37829 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 37830 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[1]
.sym 37831 soc.cpu.pcpi_rs1[6]
.sym 37832 soc.cpu.pcpi_rs1[12]
.sym 37835 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 37836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 37837 soc.memory.wen[1]
.sym 37838 iomem_addr[16]
.sym 37839 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[0]
.sym 37840 soc.cpu.cpu_state[4]
.sym 37841 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[1]
.sym 37842 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 37843 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 37844 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 37845 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 37846 soc.cpu.pcpi_rs1[10]
.sym 37847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 37848 soc.cpu.cpu_state[4]
.sym 37850 soc.cpu.irq_pending[4]
.sym 37852 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 37853 soc.cpu.irq_mask[10]
.sym 37854 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 37855 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 37856 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 37857 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 37858 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 37859 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 37866 soc.cpu.cpuregs_rs1[3]
.sym 37867 soc.cpu.is_lui_auipc_jal
.sym 37869 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 37870 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37873 soc.cpu.cpuregs_rs1[1]
.sym 37874 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 37875 soc.cpu.is_lui_auipc_jal
.sym 37877 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 37879 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 37882 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 37883 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37884 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 37887 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 37888 soc.cpu.cpuregs_rs1[5]
.sym 37889 soc.cpu.pcpi_rs1[12]
.sym 37891 soc.cpu.cpuregs_rs1[6]
.sym 37892 soc.cpu.reg_pc[1]
.sym 37893 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 37894 soc.cpu.reg_pc[6]
.sym 37895 soc.cpu.cpu_state[4]
.sym 37897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 37899 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37900 soc.cpu.is_lui_auipc_jal
.sym 37901 soc.cpu.cpuregs_rs1[6]
.sym 37902 soc.cpu.reg_pc[6]
.sym 37905 soc.cpu.reg_pc[1]
.sym 37906 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37907 soc.cpu.cpuregs_rs1[1]
.sym 37908 soc.cpu.is_lui_auipc_jal
.sym 37913 soc.cpu.cpuregs_rs1[5]
.sym 37917 soc.cpu.pcpi_rs1[12]
.sym 37918 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 37919 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37920 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 37924 soc.cpu.cpuregs_rs1[1]
.sym 37929 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 37930 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 37931 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 37932 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 37935 soc.cpu.cpu_state[4]
.sym 37936 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 37937 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 37938 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 37942 soc.cpu.cpuregs_rs1[3]
.sym 37945 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 37946 clk$SB_IO_IN_$glb_clk
.sym 37947 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 37948 soc.cpu.irq_mask[10]
.sym 37949 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2[3]
.sym 37950 soc.cpu.irq_mask[12]
.sym 37951 soc.cpu.irq_mask[4]
.sym 37952 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[3]
.sym 37953 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 37954 soc.cpu.irq_mask[7]
.sym 37955 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 37961 soc.cpu.pcpi_rs1[6]
.sym 37962 iomem_addr[6]
.sym 37965 soc.cpu.pcpi_rs1[12]
.sym 37967 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 37968 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 37969 iomem_addr[15]
.sym 37971 iomem_wdata[11]
.sym 37972 soc.cpu.cpu_state[2]
.sym 37973 soc.cpu.reg_pc[3]
.sym 37978 soc.cpu.cpu_state[3]
.sym 37980 soc.cpu.pcpi_rs1[6]
.sym 37981 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 37982 soc.cpu.pcpi_rs1[12]
.sym 37990 soc.cpu.irq_pending[5]
.sym 37991 soc.cpu.irq_mask[5]
.sym 37992 soc.cpu.irq_pending[3]
.sym 37993 soc.cpu.cpuregs_rs1[6]
.sym 37994 soc.cpu.irq_pending[6]
.sym 37996 soc.cpu.irq_mask[3]
.sym 37998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 37999 soc.cpu.irq_pending[7]
.sym 38000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 38001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 38002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 38007 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 38009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 38011 soc.cpu.irq_mask[6]
.sym 38012 soc.cpu.cpu_state[2]
.sym 38015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 38016 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 38022 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 38023 soc.cpu.cpu_state[2]
.sym 38024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 38025 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 38030 soc.cpu.irq_pending[5]
.sym 38031 soc.cpu.irq_mask[5]
.sym 38034 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 38035 soc.cpu.cpu_state[2]
.sym 38036 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 38037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 38040 soc.cpu.irq_pending[7]
.sym 38042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 38043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38046 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38047 soc.cpu.irq_pending[6]
.sym 38048 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38052 soc.cpu.irq_mask[3]
.sym 38054 soc.cpu.irq_pending[3]
.sym 38060 soc.cpu.cpuregs_rs1[6]
.sym 38064 soc.cpu.irq_pending[6]
.sym 38067 soc.cpu.irq_mask[6]
.sym 38068 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38069 clk$SB_IO_IN_$glb_clk
.sym 38070 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38071 soc.cpu.irq_pending[4]
.sym 38072 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 38073 soc.cpu.irq_pending[12]
.sym 38074 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 38075 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 38076 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 38077 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I2[3]
.sym 38078 soc.cpu.irq_pending[8]
.sym 38081 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[7]
.sym 38082 soc.cpu.reg_pc[13]
.sym 38083 iomem_addr[9]
.sym 38084 iomem_addr[8]
.sym 38087 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 38089 iomem_addr[12]
.sym 38090 soc.memory.wen[0]
.sym 38091 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 38093 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 38094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38095 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 38096 soc.cpu.reg_pc[7]
.sym 38097 soc.cpu.irq_mask[4]
.sym 38099 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[6]
.sym 38100 iomem_addr[7]
.sym 38101 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 38102 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2]
.sym 38103 soc.cpu.reg_pc[10]
.sym 38104 soc.cpu.irq_mask[15]
.sym 38105 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 38112 soc.cpu.cpuregs_rs1[0]
.sym 38113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[1]
.sym 38114 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 38118 soc.cpu.cpu_state[4]
.sym 38120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38123 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38125 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[6]
.sym 38129 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 38130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]
.sym 38131 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3]
.sym 38132 soc.cpu.cpu_state[2]
.sym 38134 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[7]
.sym 38135 soc.cpu.cpuregs_rs1[14]
.sym 38138 soc.cpu.cpu_state[3]
.sym 38139 soc.cpu.irq_pending[3]
.sym 38140 soc.cpu.pcpi_rs1[6]
.sym 38142 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[3]
.sym 38143 soc.cpu.cpuregs_rs1[8]
.sym 38145 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 38146 soc.cpu.cpu_state[3]
.sym 38147 soc.cpu.cpu_state[4]
.sym 38148 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[3]
.sym 38151 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[1]
.sym 38152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]
.sym 38153 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3]
.sym 38154 soc.cpu.cpu_state[2]
.sym 38160 soc.cpu.cpuregs_rs1[14]
.sym 38164 soc.cpu.irq_pending[3]
.sym 38165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38171 soc.cpu.cpuregs_rs1[0]
.sym 38175 soc.cpu.pcpi_rs1[6]
.sym 38176 soc.cpu.cpu_state[4]
.sym 38177 soc.cpu.cpu_state[3]
.sym 38178 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[6]
.sym 38183 soc.cpu.cpuregs_rs1[8]
.sym 38187 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 38188 soc.cpu.cpu_state[4]
.sym 38189 soc.cpu.cpu_state[3]
.sym 38190 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[7]
.sym 38191 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38192 clk$SB_IO_IN_$glb_clk
.sym 38193 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38194 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 38195 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 38196 soc.cpu.irq_pending[9]
.sym 38197 soc.cpu.irq_pending[14]
.sym 38198 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38199 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2]
.sym 38200 soc.cpu.irq_pending[15]
.sym 38201 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 38204 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 38205 soc.cpu.decoded_imm[5]
.sym 38211 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 38213 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 38214 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38218 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 38220 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 38221 soc.cpu.cpuregs_rs1[14]
.sym 38222 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 38223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 38224 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 38226 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I2[3]
.sym 38228 soc.cpu.irq_pending[8]
.sym 38229 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 38235 soc.cpu.irq_pending[13]
.sym 38236 soc.cpu.cpu_state[4]
.sym 38237 soc.cpu.cpu_state[4]
.sym 38238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38239 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 38240 soc.cpu.irq_pending[1]
.sym 38241 soc.cpu.irq_mask[13]
.sym 38242 soc.cpu.irq_pending[3]
.sym 38244 soc.cpu.cpu_state[3]
.sym 38245 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 38246 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38249 soc.cpu.cpuregs_rs1[9]
.sym 38251 soc.cpu.irq_pending[0]
.sym 38252 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[2]
.sym 38257 soc.cpu.irq_pending[2]
.sym 38259 soc.cpu.irq_pending[0]
.sym 38262 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 38263 soc.cpu.cpuregs_rs1[13]
.sym 38264 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38265 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 38269 soc.cpu.cpuregs_rs1[9]
.sym 38274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38277 soc.cpu.irq_pending[2]
.sym 38280 soc.cpu.cpu_state[4]
.sym 38281 soc.cpu.irq_pending[0]
.sym 38282 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 38283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38286 soc.cpu.cpu_state[4]
.sym 38288 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 38289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 38292 soc.cpu.irq_pending[13]
.sym 38294 soc.cpu.irq_mask[13]
.sym 38298 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 38299 soc.cpu.cpu_state[4]
.sym 38300 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[2]
.sym 38301 soc.cpu.cpu_state[3]
.sym 38307 soc.cpu.cpuregs_rs1[13]
.sym 38310 soc.cpu.irq_pending[3]
.sym 38311 soc.cpu.irq_pending[2]
.sym 38312 soc.cpu.irq_pending[1]
.sym 38313 soc.cpu.irq_pending[0]
.sym 38314 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38315 clk$SB_IO_IN_$glb_clk
.sym 38316 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38317 soc.cpu.reg_out[11]
.sym 38318 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 38320 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 38321 soc.cpu.reg_out[2]
.sym 38322 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 38324 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2]
.sym 38329 iomem_addr[11]
.sym 38330 soc.cpu.cpu_state[3]
.sym 38331 iomem_addr[16]
.sym 38333 soc.cpu.cpu_state[4]
.sym 38338 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 38340 soc.cpu.cpu_state[4]
.sym 38342 soc.cpu.reg_out[8]
.sym 38343 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[1]
.sym 38344 soc.cpu.irq_pending[10]
.sym 38345 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 38346 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 38347 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2]
.sym 38348 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 38349 soc.cpu.reg_next_pc[0]
.sym 38350 soc.cpu.irq_pending[4]
.sym 38351 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 38352 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 38359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 38360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 38364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 38365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 38368 soc.cpu.irq_pending[9]
.sym 38369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[3]
.sym 38370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[1]
.sym 38371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 38373 soc.cpu.irq_mask[11]
.sym 38374 soc.cpu.irq_pending[13]
.sym 38375 soc.cpu.cpu_state[2]
.sym 38376 soc.cpu.irq_pending[1]
.sym 38378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[3]
.sym 38379 soc.cpu.irq_pending[11]
.sym 38382 soc.cpu.irq_mask[1]
.sym 38383 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[9]
.sym 38384 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[11]
.sym 38385 soc.cpu.cpu_state[2]
.sym 38386 soc.cpu.cpu_state[3]
.sym 38387 soc.cpu.irq_pending[11]
.sym 38388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[0]
.sym 38389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 38391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 38392 soc.cpu.cpu_state[2]
.sym 38393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 38394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 38397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 38398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 38399 soc.cpu.cpu_state[2]
.sym 38400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[3]
.sym 38403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[3]
.sym 38404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[1]
.sym 38405 soc.cpu.cpu_state[2]
.sym 38406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[0]
.sym 38410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 38412 soc.cpu.irq_pending[13]
.sym 38415 soc.cpu.irq_pending[11]
.sym 38416 soc.cpu.cpu_state[3]
.sym 38417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38418 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[11]
.sym 38422 soc.cpu.irq_mask[11]
.sym 38423 soc.cpu.irq_pending[11]
.sym 38427 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[9]
.sym 38428 soc.cpu.irq_pending[9]
.sym 38429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38430 soc.cpu.cpu_state[3]
.sym 38433 soc.cpu.irq_mask[1]
.sym 38436 soc.cpu.irq_pending[1]
.sym 38440 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[3]
.sym 38441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 38442 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 38443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 38444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[3]
.sym 38445 soc.cpu.irq_delay
.sym 38446 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 38447 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 38450 soc.cpu.reg_pc[19]
.sym 38452 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 38454 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38455 iomem_wdata[10]
.sym 38456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 38457 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[15]
.sym 38463 iomem_addr[14]
.sym 38464 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[8]
.sym 38465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[3]
.sym 38466 soc.cpu.decoder_trigger
.sym 38467 soc.cpu.pcpi_rs1[12]
.sym 38468 soc.cpu.reg_pc[11]
.sym 38469 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 38470 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[11]
.sym 38471 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2]
.sym 38472 soc.cpu.reg_pc[3]
.sym 38473 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 38474 soc.cpu.cpu_state[3]
.sym 38475 soc.cpu.decoded_imm[6]
.sym 38481 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 38482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 38485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38486 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[5]
.sym 38487 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 38488 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 38489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 38490 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[8]
.sym 38491 soc.cpu.irq_pending[5]
.sym 38492 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 38493 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 38494 soc.cpu.is_lui_auipc_jal
.sym 38495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[3]
.sym 38496 soc.cpu.cpu_state[6]
.sym 38498 soc.cpu.cpu_state[3]
.sym 38499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3[2]
.sym 38500 soc.cpu.irq_pending[8]
.sym 38501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3[0]
.sym 38505 soc.cpu.cpuregs_rs1[8]
.sym 38506 soc.cpu.cpu_state[3]
.sym 38507 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[13]
.sym 38508 soc.cpu.reg_pc[8]
.sym 38509 soc.cpu.cpu_state[4]
.sym 38511 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 38514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3[0]
.sym 38516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3[2]
.sym 38517 soc.cpu.cpu_state[3]
.sym 38520 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 38521 soc.cpu.reg_pc[8]
.sym 38522 soc.cpu.cpuregs_rs1[8]
.sym 38523 soc.cpu.is_lui_auipc_jal
.sym 38526 soc.cpu.cpu_state[3]
.sym 38527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38528 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[8]
.sym 38529 soc.cpu.irq_pending[8]
.sym 38532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38534 soc.cpu.irq_pending[5]
.sym 38535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 38538 soc.cpu.cpu_state[3]
.sym 38539 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[5]
.sym 38540 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 38541 soc.cpu.cpu_state[4]
.sym 38544 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 38545 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 38546 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 38547 soc.cpu.cpu_state[3]
.sym 38550 soc.cpu.cpu_state[6]
.sym 38551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 38552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 38553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[3]
.sym 38556 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[13]
.sym 38557 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 38558 soc.cpu.cpu_state[4]
.sym 38559 soc.cpu.cpu_state[3]
.sym 38561 clk$SB_IO_IN_$glb_clk
.sym 38562 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38563 soc.cpu.reg_pc[11]
.sym 38564 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 38565 soc.cpu.reg_pc[5]
.sym 38566 soc.cpu.reg_pc[8]
.sym 38567 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 38568 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 38569 soc.cpu.cpuregs_wrdata[8]
.sym 38570 soc.cpu.reg_pc[10]
.sym 38573 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 38574 soc.cpu.reg_pc[23]
.sym 38575 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 38576 iomem_addr[10]
.sym 38578 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 38579 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 38580 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 38581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 38582 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 38583 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 38584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 38586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 38587 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 38588 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[1]
.sym 38589 soc.cpu.irq_mask[4]
.sym 38590 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 38591 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[6]
.sym 38592 soc.cpu.reg_pc[7]
.sym 38593 soc.cpu.decoded_imm[15]
.sym 38594 soc.cpu.reg_pc[10]
.sym 38595 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2]
.sym 38596 soc.cpu.compressed_instr
.sym 38597 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 38598 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 38605 soc.cpu.reg_pc[6]
.sym 38608 soc.cpu.reg_pc[7]
.sym 38610 soc.cpu.decoded_imm[0]
.sym 38614 soc.cpu.decoded_imm[7]
.sym 38616 soc.cpu.decoded_imm[4]
.sym 38619 soc.cpu.reg_pc[1]
.sym 38620 soc.cpu.decoded_imm[3]
.sym 38621 soc.cpu.reg_next_pc[0]
.sym 38622 soc.cpu.reg_pc[5]
.sym 38623 soc.cpu.reg_pc[2]
.sym 38624 soc.cpu.decoded_imm[2]
.sym 38628 soc.cpu.decoded_imm[5]
.sym 38630 soc.cpu.decoded_imm[1]
.sym 38631 soc.cpu.reg_pc[4]
.sym 38632 soc.cpu.reg_pc[3]
.sym 38635 soc.cpu.decoded_imm[6]
.sym 38636 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 38638 soc.cpu.reg_next_pc[0]
.sym 38639 soc.cpu.decoded_imm[0]
.sym 38642 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 38644 soc.cpu.reg_pc[1]
.sym 38645 soc.cpu.decoded_imm[1]
.sym 38646 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 38648 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 38650 soc.cpu.reg_pc[2]
.sym 38651 soc.cpu.decoded_imm[2]
.sym 38652 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 38654 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 38656 soc.cpu.decoded_imm[3]
.sym 38657 soc.cpu.reg_pc[3]
.sym 38658 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 38660 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 38662 soc.cpu.decoded_imm[4]
.sym 38663 soc.cpu.reg_pc[4]
.sym 38664 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 38666 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 38668 soc.cpu.reg_pc[5]
.sym 38669 soc.cpu.decoded_imm[5]
.sym 38670 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 38672 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 38674 soc.cpu.reg_pc[6]
.sym 38675 soc.cpu.decoded_imm[6]
.sym 38676 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 38678 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 38680 soc.cpu.reg_pc[7]
.sym 38681 soc.cpu.decoded_imm[7]
.sym 38682 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 38686 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 38687 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 38688 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 38689 soc.cpu.latched_compr
.sym 38690 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 38691 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[3]
.sym 38692 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 38693 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 38696 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 38699 soc.cpu.reg_pc[6]
.sym 38701 soc.cpu.reg_pc[8]
.sym 38702 iomem_wdata[8]
.sym 38705 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 38706 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 38707 soc.cpu.reg_pc[1]
.sym 38709 soc.cpu.reg_pc[5]
.sym 38710 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 38711 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I2[3]
.sym 38712 soc.cpu.decoded_imm[9]
.sym 38713 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 38714 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 38715 soc.cpu.decoded_imm[18]
.sym 38716 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 38717 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 38718 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 38719 soc.cpu.decoded_imm[10]
.sym 38720 soc.cpu.decoded_imm[16]
.sym 38721 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 38722 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 38728 soc.cpu.reg_pc[9]
.sym 38730 soc.cpu.reg_pc[8]
.sym 38732 soc.cpu.decoded_imm[14]
.sym 38734 soc.cpu.reg_pc[10]
.sym 38735 soc.cpu.reg_pc[11]
.sym 38738 soc.cpu.decoded_imm[9]
.sym 38742 soc.cpu.decoded_imm[11]
.sym 38743 soc.cpu.decoded_imm[10]
.sym 38747 soc.cpu.reg_pc[14]
.sym 38749 soc.cpu.reg_pc[15]
.sym 38751 soc.cpu.reg_pc[12]
.sym 38752 soc.cpu.decoded_imm[8]
.sym 38753 soc.cpu.decoded_imm[15]
.sym 38754 soc.cpu.decoded_imm[13]
.sym 38755 soc.cpu.reg_pc[13]
.sym 38758 soc.cpu.decoded_imm[12]
.sym 38759 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[9]
.sym 38761 soc.cpu.reg_pc[8]
.sym 38762 soc.cpu.decoded_imm[8]
.sym 38763 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 38765 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[10]
.sym 38767 soc.cpu.decoded_imm[9]
.sym 38768 soc.cpu.reg_pc[9]
.sym 38769 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[9]
.sym 38771 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[11]
.sym 38773 soc.cpu.reg_pc[10]
.sym 38774 soc.cpu.decoded_imm[10]
.sym 38775 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[10]
.sym 38777 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[12]
.sym 38779 soc.cpu.decoded_imm[11]
.sym 38780 soc.cpu.reg_pc[11]
.sym 38781 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[11]
.sym 38783 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[13]
.sym 38785 soc.cpu.reg_pc[12]
.sym 38786 soc.cpu.decoded_imm[12]
.sym 38787 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[12]
.sym 38789 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[14]
.sym 38791 soc.cpu.decoded_imm[13]
.sym 38792 soc.cpu.reg_pc[13]
.sym 38793 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[13]
.sym 38795 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[15]
.sym 38797 soc.cpu.decoded_imm[14]
.sym 38798 soc.cpu.reg_pc[14]
.sym 38799 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[14]
.sym 38801 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[16]
.sym 38803 soc.cpu.reg_pc[15]
.sym 38804 soc.cpu.decoded_imm[15]
.sym 38805 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[15]
.sym 38809 soc.cpu.reg_pc[12]
.sym 38810 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 38811 soc.cpu.reg_pc[7]
.sym 38812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 38813 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 38814 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 38815 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 38816 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3[2]
.sym 38819 soc.cpu.decoded_imm[19]
.sym 38820 soc.cpu.reg_pc[21]
.sym 38821 iomem_wdata[4]
.sym 38823 soc.cpu.decoded_imm[0]
.sym 38825 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 38826 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 38827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 38828 soc.cpu.cpu_state[1]
.sym 38829 soc.cpu.cpu_state[4]
.sym 38830 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 38831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[3]
.sym 38832 soc.cpu.reg_pc[9]
.sym 38833 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 38834 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 38835 soc.cpu.latched_compr
.sym 38836 soc.cpu.cpuregs_wrdata[4]
.sym 38837 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 38838 soc.cpu.decoded_imm[8]
.sym 38839 soc.cpu.reg_pc[31]
.sym 38840 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 38841 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 38842 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 38843 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[17]
.sym 38844 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 38845 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[16]
.sym 38850 soc.cpu.decoded_imm[20]
.sym 38852 soc.cpu.decoded_imm[21]
.sym 38858 soc.cpu.reg_pc[20]
.sym 38859 soc.cpu.reg_pc[16]
.sym 38860 soc.cpu.decoded_imm[23]
.sym 38861 soc.cpu.decoded_imm[22]
.sym 38862 soc.cpu.reg_pc[17]
.sym 38864 soc.cpu.reg_pc[18]
.sym 38867 soc.cpu.reg_pc[19]
.sym 38868 soc.cpu.decoded_imm[17]
.sym 38871 soc.cpu.reg_pc[22]
.sym 38872 soc.cpu.decoded_imm[19]
.sym 38873 soc.cpu.reg_pc[21]
.sym 38875 soc.cpu.decoded_imm[18]
.sym 38877 soc.cpu.reg_pc[23]
.sym 38880 soc.cpu.decoded_imm[16]
.sym 38882 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[17]
.sym 38884 soc.cpu.decoded_imm[16]
.sym 38885 soc.cpu.reg_pc[16]
.sym 38886 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[16]
.sym 38888 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[18]
.sym 38890 soc.cpu.decoded_imm[17]
.sym 38891 soc.cpu.reg_pc[17]
.sym 38892 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[17]
.sym 38894 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[19]
.sym 38896 soc.cpu.reg_pc[18]
.sym 38897 soc.cpu.decoded_imm[18]
.sym 38898 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[18]
.sym 38900 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[20]
.sym 38902 soc.cpu.decoded_imm[19]
.sym 38903 soc.cpu.reg_pc[19]
.sym 38904 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[19]
.sym 38906 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[21]
.sym 38908 soc.cpu.reg_pc[20]
.sym 38909 soc.cpu.decoded_imm[20]
.sym 38910 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[20]
.sym 38912 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[22]
.sym 38914 soc.cpu.decoded_imm[21]
.sym 38915 soc.cpu.reg_pc[21]
.sym 38916 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[21]
.sym 38918 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[23]
.sym 38920 soc.cpu.reg_pc[22]
.sym 38921 soc.cpu.decoded_imm[22]
.sym 38922 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[22]
.sym 38924 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[24]
.sym 38926 soc.cpu.reg_pc[23]
.sym 38927 soc.cpu.decoded_imm[23]
.sym 38928 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[23]
.sym 38932 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 38933 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 38934 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 38935 iomem_wdata[1]
.sym 38936 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 38937 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 38938 soc.cpu.cpuregs_wrdata[11]
.sym 38939 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[2]
.sym 38942 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 38943 soc.cpu.decoded_imm[30]
.sym 38944 soc.cpu.reg_pc[20]
.sym 38945 soc.cpu.pcpi_rs1[22]
.sym 38947 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 38948 soc.cpu.decoded_imm[11]
.sym 38949 soc.cpu.decoded_imm[22]
.sym 38950 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 38951 soc.cpu.reg_pc[12]
.sym 38952 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 38953 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 38954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[1]
.sym 38955 soc.cpu.reg_pc[7]
.sym 38956 soc.cpu.reg_pc[3]
.sym 38957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 38958 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38959 soc.cpu.decoded_imm[6]
.sym 38960 soc.cpu.reg_pc[11]
.sym 38961 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 38962 soc.cpu.decoder_trigger
.sym 38963 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 38964 soc.cpu.reg_pc[28]
.sym 38965 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 38966 soc.cpu.cpu_state[3]
.sym 38967 soc.cpu.decoded_imm[10]
.sym 38968 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[24]
.sym 38975 soc.cpu.reg_pc[28]
.sym 38976 soc.cpu.decoded_imm[31]
.sym 38980 soc.cpu.decoded_imm[29]
.sym 38983 soc.cpu.decoded_imm[26]
.sym 38984 soc.cpu.decoded_imm[24]
.sym 38985 soc.cpu.reg_pc[27]
.sym 38988 soc.cpu.reg_pc[26]
.sym 38990 soc.cpu.reg_pc[24]
.sym 38991 soc.cpu.decoded_imm[27]
.sym 38992 soc.cpu.decoded_imm[28]
.sym 38993 soc.cpu.reg_pc[25]
.sym 38996 soc.cpu.decoded_imm[30]
.sym 38997 soc.cpu.decoded_imm[25]
.sym 38999 soc.cpu.reg_pc[31]
.sym 39002 soc.cpu.reg_pc[29]
.sym 39004 soc.cpu.reg_pc[30]
.sym 39005 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[25]
.sym 39007 soc.cpu.reg_pc[24]
.sym 39008 soc.cpu.decoded_imm[24]
.sym 39009 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[24]
.sym 39011 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[26]
.sym 39013 soc.cpu.reg_pc[25]
.sym 39014 soc.cpu.decoded_imm[25]
.sym 39015 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[25]
.sym 39017 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[27]
.sym 39019 soc.cpu.decoded_imm[26]
.sym 39020 soc.cpu.reg_pc[26]
.sym 39021 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[26]
.sym 39023 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[28]
.sym 39025 soc.cpu.decoded_imm[27]
.sym 39026 soc.cpu.reg_pc[27]
.sym 39027 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[27]
.sym 39029 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[29]
.sym 39031 soc.cpu.decoded_imm[28]
.sym 39032 soc.cpu.reg_pc[28]
.sym 39033 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[28]
.sym 39035 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[30]
.sym 39037 soc.cpu.reg_pc[29]
.sym 39038 soc.cpu.decoded_imm[29]
.sym 39039 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[29]
.sym 39041 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[31]
.sym 39043 soc.cpu.decoded_imm[30]
.sym 39044 soc.cpu.reg_pc[30]
.sym 39045 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[30]
.sym 39048 soc.cpu.decoded_imm[31]
.sym 39050 soc.cpu.reg_pc[31]
.sym 39051 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[31]
.sym 39055 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3[2]
.sym 39056 soc.cpu.cpuregs_wrdata[4]
.sym 39057 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[1]
.sym 39058 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39059 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 39060 soc.cpu.reg_pc[4]
.sym 39061 soc.cpu.reg_pc[3]
.sym 39062 soc.cpu.cpuregs_wrdata[2]
.sym 39065 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39066 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 39068 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 39069 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 39070 iomem_wdata[1]
.sym 39071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 39073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 39074 soc.cpu.decoded_imm[3]
.sym 39075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 39076 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 39077 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[28]
.sym 39079 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 39080 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2]
.sym 39081 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 39082 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39083 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 39084 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 39085 soc.cpu.cpuregs_wrdata[3]
.sym 39086 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 39087 soc.cpu.cpuregs_wrdata[11]
.sym 39088 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 39089 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39090 soc.cpu.cpuregs_wrdata[4]
.sym 39096 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39097 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39099 soc.cpu.irq_pending[29]
.sym 39101 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 39102 soc.cpu.cpu_state[3]
.sym 39104 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 39105 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39106 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 39107 soc.cpu.latched_compr
.sym 39108 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 39109 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[29]
.sym 39110 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 39111 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 39114 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39115 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39117 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 39118 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 39123 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 39126 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39127 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 39129 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39130 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 39131 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39132 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39137 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 39141 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39142 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39143 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39144 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 39148 soc.cpu.latched_compr
.sym 39155 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 39159 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 39160 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 39161 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 39162 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 39165 soc.cpu.cpu_state[3]
.sym 39166 soc.cpu.irq_pending[29]
.sym 39167 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[29]
.sym 39168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 39171 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39172 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 39173 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39174 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 39175 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 39176 clk$SB_IO_IN_$glb_clk
.sym 39177 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39178 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 39179 soc.cpu.cpuregs_wrdata[3]
.sym 39180 soc.cpu.reg_out[24]
.sym 39181 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 39182 soc.cpu.cpuregs_wrdata[14]
.sym 39183 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 39184 soc.cpu.cpuregs_wrdata[15]
.sym 39185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 39188 soc.cpu.reg_pc[22]
.sym 39189 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 39190 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 39191 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 39192 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 39193 soc.cpu.next_pc[14]
.sym 39194 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 39195 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 39196 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 39197 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 39199 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 39200 soc.cpu.reg_pc[27]
.sym 39201 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 39202 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 39203 soc.cpu.cpuregs_wrdata[14]
.sym 39204 soc.cpu.decoded_imm[9]
.sym 39205 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 39206 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 39207 soc.cpu.cpuregs_wrdata[15]
.sym 39208 soc.cpu.reg_pc[29]
.sym 39209 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 39210 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 39211 soc.cpu.decoded_imm[10]
.sym 39212 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 39213 soc.cpu.cpuregs_wrdata[3]
.sym 39219 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 39222 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 39223 soc.cpu.irq_pending[24]
.sym 39224 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 39225 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 39226 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 39227 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[24]
.sym 39228 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 39230 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39231 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 39232 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 39234 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 39236 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 39238 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 39239 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 39241 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 39242 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 39243 soc.cpu.cpu_state[3]
.sym 39246 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 39249 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 39250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 39255 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 39258 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 39259 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 39260 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 39261 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 39265 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 39270 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 39271 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 39272 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 39273 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 39276 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 39277 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 39278 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 39279 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 39282 soc.cpu.cpu_state[3]
.sym 39283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 39284 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[24]
.sym 39285 soc.cpu.irq_pending[24]
.sym 39288 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 39289 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 39290 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 39291 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 39295 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 39298 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 39299 clk$SB_IO_IN_$glb_clk
.sym 39300 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39301 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 39302 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[2]
.sym 39303 soc.cpu.cpuregs_wrdata[0]
.sym 39304 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 39305 soc.cpu.decoder_trigger_SB_LUT4_I0_O[2]
.sym 39306 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3[2]
.sym 39307 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 39308 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 39309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 39312 soc.cpu.instr_bge_SB_LUT4_I0_O[2]
.sym 39313 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 39315 soc.cpu.cpu_state[4]
.sym 39316 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 39317 soc.cpu.decoded_imm[17]
.sym 39318 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 39319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 39322 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 39325 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 39326 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 39327 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 39328 soc.cpu.irq_mask[19]
.sym 39329 soc.cpu.cpuregs_wrdata[14]
.sym 39330 soc.cpu.decoded_imm[8]
.sym 39331 soc.cpu.reg_pc[31]
.sym 39332 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 39333 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 39334 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 39335 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 39336 soc.cpu.mem_la_wdata[6]
.sym 39342 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 39343 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 39344 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 39345 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 39346 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[1]
.sym 39347 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 39348 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 39349 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 39350 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 39351 soc.cpu.pcpi_rs2[26]
.sym 39352 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[0]
.sym 39353 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 39354 soc.cpu.pcpi_rs1[26]
.sym 39355 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 39356 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 39357 soc.cpu.pcpi_rs1[12]
.sym 39358 soc.cpu.pcpi_rs2[12]
.sym 39359 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 39361 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 39362 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[2]
.sym 39363 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 39365 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 39366 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 39367 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 39368 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 39369 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 39370 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[3]
.sym 39371 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 39372 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 39373 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 39375 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 39376 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 39377 soc.cpu.pcpi_rs2[26]
.sym 39378 soc.cpu.pcpi_rs1[26]
.sym 39381 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 39383 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 39387 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 39388 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 39389 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 39390 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 39393 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[3]
.sym 39394 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[1]
.sym 39395 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[0]
.sym 39396 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[2]
.sym 39399 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 39400 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 39401 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 39402 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 39405 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 39406 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 39407 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 39408 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 39411 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 39412 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 39413 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 39414 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 39417 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 39418 soc.cpu.pcpi_rs2[12]
.sym 39419 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 39420 soc.cpu.pcpi_rs1[12]
.sym 39422 clk$SB_IO_IN_$glb_clk
.sym 39424 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 39425 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 39426 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 39427 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 39428 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 39429 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 39430 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 39431 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 39436 soc.cpu.pcpi_rs1[26]
.sym 39437 soc.cpu.pcpi_rs2[17]
.sym 39438 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 39439 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 39440 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 39442 soc.cpu.pcpi_rs1[26]
.sym 39443 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 39444 soc.cpu.pcpi_rs1[22]
.sym 39446 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 39447 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 39448 soc.cpu.cpuregs_wrdata[0]
.sym 39449 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 39450 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39451 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 39452 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 39453 soc.cpu.decoder_trigger
.sym 39454 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 39455 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 39456 soc.cpu.reg_pc[28]
.sym 39457 soc.cpu.irq_pending[29]
.sym 39458 soc.cpu.decoded_imm[6]
.sym 39459 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 39465 soc.cpu.irq_pending[20]
.sym 39467 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 39468 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 39469 soc.cpu.irq_pending[19]
.sym 39470 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3[2]
.sym 39472 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 39473 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 39474 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 39475 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 39476 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3[2]
.sym 39478 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 39479 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 39482 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39484 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 39485 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39486 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[2]
.sym 39488 soc.cpu.irq_mask[19]
.sym 39490 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39491 soc.cpu.irq_mask[20]
.sym 39492 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 39493 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 39496 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39499 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 39500 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39501 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[2]
.sym 39504 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3[2]
.sym 39505 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39506 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 39510 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 39511 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39512 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 39516 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 39517 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39518 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 39519 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39522 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3[2]
.sym 39523 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 39524 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39528 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 39529 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39530 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 39531 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39534 soc.cpu.irq_pending[20]
.sym 39535 soc.cpu.irq_mask[19]
.sym 39536 soc.cpu.irq_pending[19]
.sym 39537 soc.cpu.irq_mask[20]
.sym 39541 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 39543 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 39544 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 39545 clk$SB_IO_IN_$glb_clk
.sym 39546 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39547 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 39548 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 39549 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 39550 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 39551 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 39552 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 39553 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 39554 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 39559 soc.cpu.irq_pending[20]
.sym 39560 soc.cpu.pcpi_rs2[26]
.sym 39561 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 39562 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 39563 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 39564 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 39565 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 39566 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 39567 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 39568 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 39569 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 39570 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 39571 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39572 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 39573 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 39574 soc.cpu.reg_pc[22]
.sym 39575 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 39576 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 39577 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39578 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39579 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 39580 soc.cpu.reg_pc[23]
.sym 39581 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 39582 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 39588 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 39589 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 39590 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39591 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 39593 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 39594 soc.cpu.instr_jal
.sym 39595 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 39596 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 39597 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39598 soc.cpu.decoded_imm_j[7]
.sym 39599 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 39600 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 39601 soc.cpu.decoded_imm_j[5]
.sym 39602 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.sym 39605 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 39606 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 39609 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 39610 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39611 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 39612 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 39613 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39614 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 39616 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 39617 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39618 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39619 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39621 soc.cpu.instr_jal
.sym 39622 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 39623 soc.cpu.decoded_imm_j[5]
.sym 39624 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 39627 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 39628 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39629 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39630 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 39633 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39634 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.sym 39635 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39636 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 39640 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 39641 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 39642 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 39645 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39646 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 39647 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 39648 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 39651 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 39652 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39653 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 39654 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39657 soc.cpu.instr_jal
.sym 39658 soc.cpu.decoded_imm_j[7]
.sym 39659 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 39660 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 39663 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 39664 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39665 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 39666 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39667 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 39668 clk$SB_IO_IN_$glb_clk
.sym 39669 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 39670 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 39671 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 39672 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 39673 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 39674 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 39675 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 39676 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 39677 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 39682 soc.cpu.cpuregs_waddr[3]
.sym 39683 soc.cpu.cpuregs_waddr[4]
.sym 39684 soc.cpu.decoded_imm_j[7]
.sym 39685 soc.cpu.mem_la_wdata[2]
.sym 39686 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 39687 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 39688 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 39689 soc.cpu.decoded_imm_j[5]
.sym 39690 soc.cpu.instr_jal
.sym 39691 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 39692 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 39693 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 39694 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 39695 soc.cpu.reg_pc[28]
.sym 39696 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 39697 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 39698 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 39699 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39700 soc.cpu.reg_pc[29]
.sym 39701 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 39702 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 39703 soc.cpu.decoded_imm[10]
.sym 39704 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 39705 soc.cpu.decoded_imm[9]
.sym 39715 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 39721 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 39723 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 39724 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 39726 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 39727 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 39730 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 39731 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 39734 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 39736 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 39739 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 39744 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 39745 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 39746 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 39747 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 39752 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 39758 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 39763 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 39768 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 39776 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 39781 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 39789 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 39790 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 39791 clk$SB_IO_IN_$glb_clk
.sym 39792 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39793 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 39794 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 39795 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 39796 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 39797 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 39798 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 39799 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 39800 soc.cpu.decoded_imm[6]
.sym 39805 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 39806 soc.cpu.cpu_state[4]
.sym 39807 soc.cpu.pcpi_rs1[25]
.sym 39808 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 39809 soc.cpu.pcpi_rs1[22]
.sym 39810 soc.cpu.cpu_state[6]
.sym 39811 soc.cpu.decoded_imm_j[3]
.sym 39812 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 39814 soc.cpu.pcpi_rs1[22]
.sym 39815 soc.cpu.decoded_imm_j[5]
.sym 39816 soc.cpu.cpu_state[3]
.sym 39817 soc.cpu.decoded_imm[8]
.sym 39818 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39819 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 39820 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 39821 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 39822 soc.cpu.reg_pc[31]
.sym 39823 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39824 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 39825 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 39826 soc.cpu.irq_pending[20]
.sym 39827 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 39828 soc.cpu.irq_mask[19]
.sym 39834 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[14]
.sym 39836 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 39838 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 39840 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 39841 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39842 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39844 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39845 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 39846 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 39847 soc.cpu.cpuregs_raddr2[0]
.sym 39848 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[11]
.sym 39849 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39851 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 39852 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 39854 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 39856 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 39857 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39858 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 39859 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39862 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 39863 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I0[1]
.sym 39865 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.sym 39867 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 39868 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 39870 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39873 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 39874 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[14]
.sym 39875 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39876 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39879 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.sym 39880 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39881 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 39885 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[11]
.sym 39886 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 39887 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39888 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39891 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 39892 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39893 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 39894 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39898 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 39899 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39900 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 39903 soc.cpu.cpuregs_raddr2[0]
.sym 39905 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I0[1]
.sym 39906 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 39909 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 39910 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 39911 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 39912 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 39913 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 39914 clk$SB_IO_IN_$glb_clk
.sym 39915 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39916 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 39917 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 39918 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2]
.sym 39919 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 39920 soc.cpu.decoded_imm[10]
.sym 39921 soc.cpu.decoded_imm[9]
.sym 39922 soc.cpu.decoded_imm[8]
.sym 39923 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 39924 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[14]
.sym 39928 soc.cpu.cpuregs_waddr[2]
.sym 39929 soc.cpu.decoded_imm_j[16]
.sym 39930 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 39931 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 39932 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 39933 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 39934 soc.cpu.pcpi_rs1[22]
.sym 39935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 39936 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 39937 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 39938 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 39939 soc.cpu.reg_pc[20]
.sym 39940 soc.cpu.reg_pc[28]
.sym 39941 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 39942 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39943 soc.cpu.instr_jal
.sym 39945 soc.cpu.decoder_trigger
.sym 39946 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 39947 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 39948 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 39949 soc.cpu.irq_pending[29]
.sym 39950 soc.cpu.decoded_imm[6]
.sym 39951 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 39957 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 39958 soc.cpu.cpuregs_raddr2[1]
.sym 39959 soc.cpu.pcpi_rs1[22]
.sym 39960 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39962 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 39963 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 39964 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 39966 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 39967 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39970 soc.cpu.pcpi_rs1[25]
.sym 39971 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 39972 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 39974 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 39976 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 39977 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 39978 soc.cpu.pcpi_rs2[22]
.sym 39979 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 39983 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 39984 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 39985 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 39986 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 39987 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 39988 soc.cpu.pcpi_rs2[25]
.sym 39990 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 39996 soc.cpu.cpuregs_raddr2[1]
.sym 39998 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 39999 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 40004 soc.cpu.pcpi_rs1[22]
.sym 40005 soc.cpu.pcpi_rs2[22]
.sym 40008 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 40014 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 40015 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 40016 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 40017 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 40020 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 40021 soc.cpu.pcpi_rs2[25]
.sym 40022 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 40023 soc.cpu.pcpi_rs1[25]
.sym 40026 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 40027 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40028 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 40029 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40032 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 40033 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 40034 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 40035 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 40036 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 40037 clk$SB_IO_IN_$glb_clk
.sym 40038 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40039 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 40040 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 40041 soc.cpu.reg_pc[31]
.sym 40042 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 40043 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 40044 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 40045 soc.cpu.reg_pc[28]
.sym 40046 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 40051 soc.cpu.decoded_imm_j[10]
.sym 40053 soc.cpu.pcpi_rs2[26]
.sym 40054 soc.cpu.decoded_imm[3]
.sym 40055 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 40056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40057 soc.cpu.cpu_state[6]
.sym 40058 soc.cpu.instr_jal
.sym 40059 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 40060 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 40061 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 40062 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 40063 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 40064 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 40065 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 40066 soc.cpu.irq_pending[19]
.sym 40068 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 40069 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 40070 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 40071 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 40072 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 40073 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 40074 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40080 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 40081 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 40082 soc.cpu.irq_pending[19]
.sym 40084 soc.cpu.cpuregs_raddr2[1]
.sym 40085 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 40086 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 40087 soc.cpu.alu_out_SB_LUT4_O_14_I1[0]
.sym 40088 soc.cpu.instr_auipc
.sym 40089 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 40090 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 40091 soc.cpu.cpuregs_raddr2[0]
.sym 40092 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 40093 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40094 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3[3]
.sym 40095 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40096 soc.cpu.irq_pending[20]
.sym 40097 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 40098 soc.cpu.irq_mask[19]
.sym 40100 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 40101 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40103 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40104 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 40105 soc.cpu.irq_mask[20]
.sym 40106 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 40107 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40109 soc.cpu.alu_out_SB_LUT4_O_14_I1[3]
.sym 40110 soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_O_I3[2]
.sym 40111 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 40113 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 40114 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 40115 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40116 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 40119 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40120 soc.cpu.irq_mask[19]
.sym 40121 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 40122 soc.cpu.irq_pending[19]
.sym 40125 soc.cpu.irq_pending[20]
.sym 40126 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3[3]
.sym 40127 soc.cpu.irq_mask[20]
.sym 40128 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40131 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40132 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40133 soc.cpu.instr_auipc
.sym 40134 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40137 soc.cpu.cpuregs_raddr2[0]
.sym 40138 soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_O_I3[2]
.sym 40139 soc.cpu.cpuregs_raddr2[1]
.sym 40143 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 40144 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 40145 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 40146 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 40149 soc.cpu.alu_out_SB_LUT4_O_14_I1[3]
.sym 40150 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 40151 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 40152 soc.cpu.alu_out_SB_LUT4_O_14_I1[0]
.sym 40155 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 40158 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 40159 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 40160 clk$SB_IO_IN_$glb_clk
.sym 40161 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 40162 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 40163 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 40164 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 40165 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 40166 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 40167 soc.cpu.cpuregs_wrdata[18]
.sym 40168 soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_O_I3[2]
.sym 40169 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 40171 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 40174 soc.cpu.pcpi_rs2[17]
.sym 40175 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 40176 soc.cpu.cpu_state[0]
.sym 40177 soc.cpu.cpuregs_raddr2[1]
.sym 40178 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 40180 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 40181 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 40182 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3[3]
.sym 40183 soc.cpu.alu_out_SB_LUT4_O_14_I1[0]
.sym 40185 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 40186 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 40187 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 40188 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 40189 soc.cpu.reg_pc[25]
.sym 40190 soc.cpu.instr_waitirq
.sym 40191 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40192 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 40193 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 40194 soc.cpu.reg_pc[28]
.sym 40195 soc.cpu.pcpi_rs2[25]
.sym 40196 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 40197 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 40203 soc.cpu.decoded_imm[16]
.sym 40205 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 40207 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 40208 soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O[0]
.sym 40209 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 40211 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[0]
.sym 40212 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 40213 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 40214 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 40215 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 40216 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[1]
.sym 40217 soc.cpu.irq_mask[29]
.sym 40219 soc.cpu.irq_pending[29]
.sym 40221 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 40223 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 40224 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40225 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 40226 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 40227 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40228 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 40229 soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O[0]
.sym 40230 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 40231 soc.cpu.is_lui_auipc_jal
.sym 40232 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40233 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 40234 soc.cpu.decoded_imm[20]
.sym 40236 soc.cpu.irq_pending[29]
.sym 40237 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40238 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 40239 soc.cpu.irq_mask[29]
.sym 40242 soc.cpu.is_lui_auipc_jal
.sym 40243 soc.cpu.decoded_imm[16]
.sym 40244 soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O[0]
.sym 40245 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 40248 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40249 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 40250 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 40251 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40254 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 40255 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 40256 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 40257 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 40262 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[1]
.sym 40263 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[0]
.sym 40266 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 40267 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 40268 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40269 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 40272 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 40273 soc.cpu.is_lui_auipc_jal
.sym 40274 soc.cpu.decoded_imm[20]
.sym 40275 soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O[0]
.sym 40278 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 40279 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 40280 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 40281 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 40282 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 40283 clk$SB_IO_IN_$glb_clk
.sym 40285 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 40286 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 40287 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 40288 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 40289 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 40290 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 40291 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 40292 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 40293 soc.cpu.cpuregs_raddr2[2]
.sym 40294 soc.cpu.decoded_imm[19]
.sym 40297 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40298 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 40299 soc.cpu.cpuregs_raddr2[4]
.sym 40300 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 40301 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 40302 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 40303 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 40304 soc.cpu.instr_waitirq
.sym 40305 soc.cpu.irq_mask[29]
.sym 40306 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 40307 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 40308 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 40309 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 40313 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 40315 soc.cpu.cpuregs_wrdata[18]
.sym 40316 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 40317 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40318 soc.cpu.cpuregs_waddr[1]
.sym 40319 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 40326 soc.cpu.decoder_trigger
.sym 40327 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 40328 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40329 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 40330 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 40331 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 40332 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 40333 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 40334 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 40340 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40341 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40343 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40344 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40345 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40346 soc.cpu.instr_auipc
.sym 40347 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 40348 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 40350 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40351 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 40353 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 40354 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 40355 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 40356 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 40357 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 40359 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40360 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40361 soc.cpu.instr_auipc
.sym 40362 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40365 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 40366 soc.cpu.decoder_trigger
.sym 40367 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 40368 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 40371 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 40372 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 40373 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 40374 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 40377 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 40378 soc.cpu.decoder_trigger
.sym 40379 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 40380 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40383 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40384 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40385 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 40386 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 40389 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 40390 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 40391 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 40392 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 40395 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 40396 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 40397 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40398 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 40401 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40402 soc.cpu.instr_auipc
.sym 40403 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40404 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 40405 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 40406 clk$SB_IO_IN_$glb_clk
.sym 40407 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 40408 soc.cpu.reg_pc[26]
.sym 40409 soc.cpu.reg_pc[25]
.sym 40410 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40411 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40412 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 40413 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 40414 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40415 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 40421 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 40422 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40423 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 40425 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 40426 soc.cpu.latched_is_lb
.sym 40427 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 40428 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 40429 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 40430 soc.cpu.decoder_trigger
.sym 40431 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 40432 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40433 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 40434 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 40435 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 40436 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 40437 soc.cpu.decoder_trigger
.sym 40438 soc.cpu.instr_retirq
.sym 40439 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 40440 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 40441 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 40442 soc.cpu.instr_jal
.sym 40443 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 40449 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 40452 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 40453 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 40455 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 40456 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 40457 soc.cpu.decoder_trigger
.sym 40458 soc.cpu.instr_bge_SB_LUT4_I0_O[1]
.sym 40460 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 40461 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 40462 soc.cpu.instr_waitirq
.sym 40463 soc.cpu.instr_bge_SB_LUT4_I0_O[3]
.sym 40464 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 40465 soc.cpu.do_waitirq
.sym 40467 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 40471 soc.cpu.instr_bge_SB_LUT4_I0_O[0]
.sym 40472 soc.cpu.cpu_state[1]
.sym 40473 soc.cpu.instr_bge
.sym 40474 soc.cpu.instr_bne_SB_LUT4_I0_O[1]
.sym 40475 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40477 soc.cpu.instr_bge_SB_LUT4_I0_O[2]
.sym 40482 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 40489 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 40491 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 40494 soc.cpu.instr_bne_SB_LUT4_I0_O[1]
.sym 40495 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 40496 soc.cpu.do_waitirq
.sym 40497 soc.cpu.decoder_trigger
.sym 40501 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 40502 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 40506 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 40507 soc.cpu.cpu_state[1]
.sym 40509 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 40512 soc.cpu.instr_bge_SB_LUT4_I0_O[2]
.sym 40513 soc.cpu.instr_bge_SB_LUT4_I0_O[0]
.sym 40514 soc.cpu.instr_bge_SB_LUT4_I0_O[3]
.sym 40515 soc.cpu.instr_bge_SB_LUT4_I0_O[1]
.sym 40518 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 40519 soc.cpu.instr_bge
.sym 40520 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 40521 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 40525 soc.cpu.do_waitirq
.sym 40526 soc.cpu.decoder_trigger
.sym 40527 soc.cpu.instr_waitirq
.sym 40529 clk$SB_IO_IN_$glb_clk
.sym 40530 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 40531 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 40532 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 40533 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40534 soc.cpu.reg_next_pc[0]
.sym 40535 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 40536 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40537 soc.cpu.reg_pc_SB_DFFESR_Q_E
.sym 40538 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 40539 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 40543 soc.cpu.cpu_state[4]
.sym 40545 soc.cpu.mem_do_rdata
.sym 40546 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 40547 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 40548 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 40549 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 40550 soc.cpu.reg_pc[26]
.sym 40551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40552 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 40554 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 40557 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 40558 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40559 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 40560 soc.cpu.reg_pc_SB_DFFESR_Q_E
.sym 40566 soc.cpu.reg_pc_SB_DFFESR_Q_E
.sym 40572 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 40574 soc.cpu.instr_bge_SB_LUT4_I2_O[2]
.sym 40575 soc.cpu.instr_auipc
.sym 40576 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 40577 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 40578 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 40580 soc.cpu.instr_bgeu
.sym 40581 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40582 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 40584 soc.cpu.instr_bge
.sym 40585 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40586 soc.cpu.decoder_pseudo_trigger
.sym 40587 soc.cpu.instr_bge_SB_LUT4_I0_O[0]
.sym 40588 soc.cpu.decoder_trigger
.sym 40589 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 40592 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40595 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 40601 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 40602 soc.cpu.instr_jal
.sym 40605 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40606 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 40607 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 40608 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 40611 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 40612 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 40614 soc.cpu.instr_bge_SB_LUT4_I2_O[2]
.sym 40617 soc.cpu.instr_bge_SB_LUT4_I0_O[0]
.sym 40618 soc.cpu.instr_bge
.sym 40620 soc.cpu.instr_bgeu
.sym 40624 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 40626 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40630 soc.cpu.instr_auipc
.sym 40631 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40632 soc.cpu.instr_jal
.sym 40637 soc.cpu.decoder_pseudo_trigger
.sym 40638 soc.cpu.decoder_trigger
.sym 40648 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 40649 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 40652 clk$SB_IO_IN_$glb_clk
.sym 40657 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 40659 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 40660 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 40663 soc.cpu.cpuregs_waddr[3]
.sym 40666 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 40668 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40669 soc.cpu.instr_auipc
.sym 40670 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 40671 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 40672 soc.cpu.cpu_state[3]
.sym 40673 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 40674 soc.cpu.instr_jalr
.sym 40675 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 40676 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 40677 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40680 soc.cpu.reg_next_pc[0]
.sym 40698 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40699 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 40706 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 40708 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40709 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 40716 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 40719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 40720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40721 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 40728 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 40729 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 40730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 40734 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 40735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 40737 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 40753 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 40755 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 40766 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40767 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 40770 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40772 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 40774 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 40775 clk$SB_IO_IN_$glb_clk
.sym 40776 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40791 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 40792 soc.cpu.cpu_state[1]
.sym 40793 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 40794 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 40795 soc.cpu.pcpi_rs1[25]
.sym 40796 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 40797 led2$SB_IO_OUT
.sym 40798 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 40799 soc.cpu.cpu_state[3]
.sym 40809 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 40810 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 40916 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 40918 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 40920 soc.cpu.pcpi_rs2[26]
.sym 40923 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 41248 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 41258 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41268 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 41269 soc.cpu.pcpi_rs1[10]
.sym 41270 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 41281 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 41289 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 41290 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 41292 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 41294 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 41295 soc.cpu.reg_sh[0]
.sym 41300 $PACKER_VCC_NET
.sym 41301 soc.cpu.reg_sh[1]
.sym 41303 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 41304 soc.cpu.reg_sh[3]
.sym 41308 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 41314 soc.cpu.reg_sh[4]
.sym 41315 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 41316 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 41320 $nextpnr_ICESTORM_LC_1$O
.sym 41323 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 41326 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 41329 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 41330 soc.cpu.reg_sh[1]
.sym 41332 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 41334 $PACKER_VCC_NET
.sym 41335 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 41336 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 41338 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 41340 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 41342 soc.cpu.reg_sh[3]
.sym 41344 $nextpnr_ICESTORM_LC_2$I3
.sym 41347 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 41348 soc.cpu.reg_sh[4]
.sym 41350 $nextpnr_ICESTORM_LC_2$COUT
.sym 41353 $PACKER_VCC_NET
.sym 41354 $nextpnr_ICESTORM_LC_2$I3
.sym 41357 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 41359 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 41360 $nextpnr_ICESTORM_LC_2$COUT
.sym 41365 soc.cpu.reg_sh[0]
.sym 41387 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 41391 iomem_wdata[7]
.sym 41392 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 41403 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41409 $PACKER_VCC_NET
.sym 41420 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41423 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 41428 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 41429 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 41431 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 41438 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41456 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 41457 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41465 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 41466 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 41469 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 41470 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 41471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 41477 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 41478 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 41481 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 41484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 41485 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 41486 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41487 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 41508 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 41509 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 41510 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41511 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 41520 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 41521 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 41523 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 41526 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 41527 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 41528 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 41529 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41533 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[0]
.sym 41534 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[0]
.sym 41536 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 41538 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[0]
.sym 41539 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 41540 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 41541 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 41543 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2[3]
.sym 41551 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 41552 iomem_addr[6]
.sym 41553 $PACKER_VCC_NET
.sym 41554 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 41557 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[3]
.sym 41560 soc.cpu.pcpi_rs1[12]
.sym 41563 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[3]
.sym 41564 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 41565 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[3]
.sym 41567 soc.cpu.pcpi_rs1[10]
.sym 41568 iomem_wdata[4]
.sym 41574 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[1]
.sym 41575 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[3]
.sym 41576 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[0]
.sym 41578 soc.cpu.cpu_state[4]
.sym 41579 soc.cpu.reg_pc[10]
.sym 41580 soc.cpu.pcpi_rs1[6]
.sym 41581 soc.cpu.pcpi_rs1[12]
.sym 41582 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 41584 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41585 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 41586 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[1]
.sym 41587 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41588 soc.cpu.cpu_state[4]
.sym 41590 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 41591 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[3]
.sym 41592 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 41593 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 41594 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 41595 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[0]
.sym 41596 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 41598 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 41602 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[3]
.sym 41603 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[0]
.sym 41604 soc.cpu.is_lui_auipc_jal
.sym 41605 soc.cpu.cpuregs_rs1[10]
.sym 41607 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 41608 soc.cpu.is_lui_auipc_jal
.sym 41609 soc.cpu.cpuregs_rs1[10]
.sym 41610 soc.cpu.reg_pc[10]
.sym 41613 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[3]
.sym 41614 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[1]
.sym 41615 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[0]
.sym 41616 soc.cpu.cpu_state[4]
.sym 41619 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41620 soc.cpu.pcpi_rs1[12]
.sym 41621 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 41622 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[1]
.sym 41631 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 41632 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 41633 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 41634 soc.cpu.cpu_state[4]
.sym 41637 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 41638 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[1]
.sym 41639 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41640 soc.cpu.pcpi_rs1[6]
.sym 41643 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[0]
.sym 41644 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[3]
.sym 41645 soc.cpu.cpu_state[4]
.sym 41646 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 41649 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[3]
.sym 41650 soc.cpu.cpu_state[4]
.sym 41651 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[1]
.sym 41652 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[0]
.sym 41653 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 41654 clk$SB_IO_IN_$glb_clk
.sym 41666 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2]
.sym 41667 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 41668 iomem_wdata[2]
.sym 41670 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41671 soc.memory.wen[0]
.sym 41672 soc.cpu.pcpi_rs1[10]
.sym 41673 $PACKER_VCC_NET
.sym 41674 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[2]
.sym 41675 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 41680 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 41684 soc.cpu.pcpi_rs1[6]
.sym 41685 soc.cpu.irq_mask[10]
.sym 41687 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 41688 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 41689 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 41690 soc.cpu.is_lui_auipc_jal
.sym 41691 $PACKER_VCC_NET
.sym 41698 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41701 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 41702 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[1]
.sym 41703 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[3]
.sym 41704 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 41705 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[0]
.sym 41708 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[0]
.sym 41709 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 41710 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 41711 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 41712 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 41713 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41714 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[0]
.sym 41715 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 41716 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 41717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 41718 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 41719 soc.cpu.cpu_state[4]
.sym 41723 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[3]
.sym 41724 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 41725 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 41727 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[3]
.sym 41730 soc.cpu.cpu_state[4]
.sym 41731 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[1]
.sym 41732 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[0]
.sym 41733 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[3]
.sym 41736 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 41737 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 41738 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41739 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 41748 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[1]
.sym 41749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 41750 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 41751 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41754 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41755 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 41756 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 41757 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 41760 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 41761 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41762 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 41763 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 41766 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[3]
.sym 41767 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 41768 soc.cpu.cpu_state[4]
.sym 41769 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[0]
.sym 41772 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[0]
.sym 41773 soc.cpu.cpu_state[4]
.sym 41774 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[3]
.sym 41775 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 41776 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 41777 clk$SB_IO_IN_$glb_clk
.sym 41785 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 41789 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 41790 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 41791 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 41792 $PACKER_VCC_NET
.sym 41796 iomem_addr[4]
.sym 41803 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 41804 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 41805 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 41806 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 41808 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 41809 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 41812 soc.cpu.pcpi_rs1[6]
.sym 41813 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[3]
.sym 41814 soc.cpu.pcpi_rs1[12]
.sym 41821 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 41822 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 41826 soc.cpu.irq_mask[7]
.sym 41828 soc.cpu.irq_pending[4]
.sym 41831 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 41834 soc.cpu.irq_mask[7]
.sym 41837 soc.cpu.cpuregs_rs1[10]
.sym 41838 soc.cpu.irq_pending[5]
.sym 41839 soc.cpu.irq_mask[4]
.sym 41840 soc.cpu.irq_pending[7]
.sym 41841 soc.cpu.cpuregs_rs1[4]
.sym 41844 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 41845 soc.cpu.cpu_state[4]
.sym 41846 soc.cpu.irq_pending[6]
.sym 41847 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 41849 soc.cpu.cpuregs_rs1[7]
.sym 41850 soc.cpu.cpuregs_rs1[12]
.sym 41854 soc.cpu.cpuregs_rs1[10]
.sym 41859 soc.cpu.irq_mask[7]
.sym 41860 soc.cpu.irq_pending[7]
.sym 41862 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 41866 soc.cpu.cpuregs_rs1[12]
.sym 41873 soc.cpu.cpuregs_rs1[4]
.sym 41877 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 41878 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 41879 soc.cpu.cpu_state[4]
.sym 41880 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 41883 soc.cpu.irq_pending[4]
.sym 41884 soc.cpu.irq_pending[5]
.sym 41885 soc.cpu.irq_pending[6]
.sym 41886 soc.cpu.irq_pending[7]
.sym 41891 soc.cpu.cpuregs_rs1[7]
.sym 41895 soc.cpu.irq_mask[4]
.sym 41896 soc.cpu.irq_pending[7]
.sym 41897 soc.cpu.irq_pending[4]
.sym 41898 soc.cpu.irq_mask[7]
.sym 41899 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 41900 clk$SB_IO_IN_$glb_clk
.sym 41901 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41907 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 41912 soc.cpu.reg_next_pc[0]
.sym 41913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 41914 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 41926 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 41927 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 41928 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 41929 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 41930 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 41931 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 41933 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 41935 soc.mem_valid
.sym 41936 soc.cpu.cpuregs_rs1[12]
.sym 41937 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 41943 soc.cpu.irq_pending[4]
.sym 41945 soc.cpu.irq_pending[12]
.sym 41946 soc.cpu.irq_mask[4]
.sym 41947 soc.cpu.irq_mask[0]
.sym 41949 soc.cpu.irq_mask[8]
.sym 41951 soc.cpu.irq_mask[10]
.sym 41953 soc.cpu.irq_mask[12]
.sym 41954 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41958 soc.cpu.irq_pending[8]
.sym 41959 soc.cpu.reg_pc[7]
.sym 41961 soc.cpu.irq_pending[10]
.sym 41964 soc.cpu.irq_pending[0]
.sym 41965 soc.cpu.cpuregs_rs1[7]
.sym 41966 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 41967 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 41969 soc.cpu.is_lui_auipc_jal
.sym 41976 soc.cpu.irq_pending[4]
.sym 41979 soc.cpu.irq_mask[4]
.sym 41982 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 41983 soc.cpu.reg_pc[7]
.sym 41984 soc.cpu.is_lui_auipc_jal
.sym 41985 soc.cpu.cpuregs_rs1[7]
.sym 41988 soc.cpu.irq_pending[12]
.sym 41989 soc.cpu.irq_mask[12]
.sym 41994 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 41996 soc.cpu.irq_pending[0]
.sym 41997 soc.cpu.irq_mask[0]
.sym 42000 soc.cpu.irq_pending[10]
.sym 42003 soc.cpu.irq_mask[10]
.sym 42006 soc.cpu.irq_pending[0]
.sym 42007 soc.cpu.irq_mask[0]
.sym 42008 soc.cpu.irq_mask[12]
.sym 42009 soc.cpu.irq_pending[12]
.sym 42012 soc.cpu.irq_pending[12]
.sym 42013 soc.cpu.irq_mask[12]
.sym 42015 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42019 soc.cpu.irq_pending[8]
.sym 42021 soc.cpu.irq_mask[8]
.sym 42022 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42023 clk$SB_IO_IN_$glb_clk
.sym 42024 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42031 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 42035 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 42043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 42045 iomem_ready_SB_LUT4_I3_I1[0]
.sym 42047 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 42049 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[3]
.sym 42050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 42051 soc.cpu.cpuregs_rs1[7]
.sym 42052 soc.cpu.pcpi_rs1[10]
.sym 42053 soc.cpu.pcpi_rs1[12]
.sym 42055 soc.cpu.pcpi_rs1[10]
.sym 42056 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 42057 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 42058 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 42059 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[3]
.sym 42060 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 42066 soc.cpu.irq_mask[9]
.sym 42068 soc.cpu.irq_pending[12]
.sym 42071 soc.cpu.irq_mask[15]
.sym 42073 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 42076 soc.cpu.irq_pending[9]
.sym 42077 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 42078 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42079 soc.cpu.irq_pending[11]
.sym 42080 soc.cpu.irq_pending[15]
.sym 42081 soc.cpu.irq_pending[8]
.sym 42082 soc.cpu.irq_pending[13]
.sym 42084 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42085 soc.cpu.irq_pending[14]
.sym 42089 soc.cpu.irq_pending[10]
.sym 42092 soc.cpu.irq_mask[14]
.sym 42096 soc.cpu.irq_mask[8]
.sym 42097 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 42100 soc.cpu.irq_pending[14]
.sym 42102 soc.cpu.irq_mask[14]
.sym 42105 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42106 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 42107 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 42108 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 42112 soc.cpu.irq_pending[9]
.sym 42113 soc.cpu.irq_mask[9]
.sym 42117 soc.cpu.irq_mask[14]
.sym 42119 soc.cpu.irq_pending[14]
.sym 42123 soc.cpu.irq_pending[12]
.sym 42124 soc.cpu.irq_pending[14]
.sym 42125 soc.cpu.irq_pending[13]
.sym 42126 soc.cpu.irq_pending[15]
.sym 42129 soc.cpu.irq_mask[8]
.sym 42132 soc.cpu.irq_pending[8]
.sym 42136 soc.cpu.irq_pending[15]
.sym 42138 soc.cpu.irq_mask[15]
.sym 42141 soc.cpu.irq_pending[9]
.sym 42142 soc.cpu.irq_pending[8]
.sym 42143 soc.cpu.irq_pending[10]
.sym 42144 soc.cpu.irq_pending[11]
.sym 42145 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42146 clk$SB_IO_IN_$glb_clk
.sym 42147 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42150 soc.cpu.irq_active
.sym 42153 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 42158 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42159 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 42160 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 42162 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 42164 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 42165 gpio[13]
.sym 42166 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 42167 soc.cpu.irq_pending[11]
.sym 42172 soc.cpu.reg_out[2]
.sym 42173 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 42175 soc.cpu.irq_pending[14]
.sym 42176 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 42177 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 42179 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 42180 soc.cpu.cpu_state[1]
.sym 42181 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 42182 soc.cpu.pcpi_rs1[6]
.sym 42183 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 42191 soc.cpu.irq_pending[9]
.sym 42193 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 42195 soc.cpu.irq_pending[15]
.sym 42198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 42199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[3]
.sym 42202 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 42203 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[15]
.sym 42206 soc.cpu.cpu_state[4]
.sym 42207 soc.cpu.irq_mask[15]
.sym 42208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 42209 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 42210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 42213 soc.cpu.irq_mask[9]
.sym 42214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[2]
.sym 42218 soc.cpu.cpu_state[4]
.sym 42219 soc.cpu.cpu_state[3]
.sym 42222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 42223 soc.cpu.cpu_state[4]
.sym 42224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[2]
.sym 42225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[3]
.sym 42229 soc.cpu.irq_mask[15]
.sym 42231 soc.cpu.irq_pending[15]
.sym 42240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 42241 soc.cpu.irq_pending[15]
.sym 42243 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 42247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 42248 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 42252 soc.cpu.cpu_state[3]
.sym 42253 soc.cpu.cpu_state[4]
.sym 42254 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[15]
.sym 42255 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 42264 soc.cpu.irq_mask[9]
.sym 42265 soc.cpu.irq_pending[9]
.sym 42269 clk$SB_IO_IN_$glb_clk
.sym 42270 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42271 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 42272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 42273 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42274 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 42275 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 42277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]
.sym 42278 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42284 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 42286 iomem_addr[7]
.sym 42287 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 42289 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[2]
.sym 42295 soc.cpu.pcpi_rs1[12]
.sym 42296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 42297 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 42298 soc.cpu.reg_pc[10]
.sym 42299 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 42300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[2]
.sym 42301 soc.cpu.latched_stalu
.sym 42302 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42303 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 42304 soc.cpu.pcpi_rs1[6]
.sym 42305 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[3]
.sym 42306 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 42314 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 42317 soc.cpu.irq_pending[4]
.sym 42319 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 42321 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 42322 soc.cpu.irq_active
.sym 42323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 42324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 42325 soc.cpu.irq_pending[4]
.sym 42327 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 42328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[2]
.sym 42329 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 42330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 42331 soc.cpu.cpu_state[3]
.sym 42332 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[4]
.sym 42334 soc.cpu.irq_mask[4]
.sym 42335 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42336 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 42337 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 42338 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 42339 soc.cpu.decoder_trigger
.sym 42340 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 42341 soc.cpu.irq_delay
.sym 42342 soc.cpu.cpu_state[4]
.sym 42345 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 42346 soc.cpu.cpu_state[4]
.sym 42347 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 42348 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 42351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 42352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 42353 soc.cpu.irq_pending[4]
.sym 42354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 42357 soc.cpu.irq_delay
.sym 42358 soc.cpu.irq_active
.sym 42359 soc.cpu.decoder_trigger
.sym 42363 soc.cpu.cpu_state[4]
.sym 42364 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[4]
.sym 42365 soc.cpu.cpu_state[3]
.sym 42366 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 42369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[2]
.sym 42370 soc.cpu.cpu_state[4]
.sym 42372 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 42377 soc.cpu.irq_active
.sym 42381 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 42382 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 42384 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 42387 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42388 soc.cpu.irq_pending[4]
.sym 42389 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 42390 soc.cpu.irq_mask[4]
.sym 42391 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 42392 clk$SB_IO_IN_$glb_clk
.sym 42393 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42394 soc.cpu.next_pc[8]
.sym 42395 soc.cpu.next_pc[2]
.sym 42396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 42397 soc.cpu.reg_out[10]
.sym 42398 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 42399 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 42400 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 42401 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 42402 iomem_addr[13]
.sym 42410 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42412 iomem_addr[13]
.sym 42417 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42418 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42419 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 42420 soc.cpu.cpuregs_rs1[12]
.sym 42421 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 42422 soc.mem_valid
.sym 42423 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 42424 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 42425 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 42426 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 42427 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 42428 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 42429 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 42435 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 42437 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42438 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[1]
.sym 42439 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 42442 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2]
.sym 42445 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42446 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2]
.sym 42450 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42453 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 42454 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 42455 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 42456 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 42458 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 42459 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 42464 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 42465 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 42466 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 42468 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 42474 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[1]
.sym 42475 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 42476 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2]
.sym 42477 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2]
.sym 42482 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 42487 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 42492 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42493 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2]
.sym 42494 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42495 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 42498 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 42499 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42500 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42501 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2]
.sym 42504 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 42505 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 42506 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 42507 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 42512 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 42514 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 42515 clk$SB_IO_IN_$glb_clk
.sym 42516 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42517 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[2]
.sym 42518 iomem_wdata[0]
.sym 42519 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 42520 iomem_wdata[5]
.sym 42521 iomem_wdata[4]
.sym 42522 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 42523 soc.cpu.next_pc[10]
.sym 42524 soc.cpu.next_pc[11]
.sym 42525 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42528 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42529 soc.cpu.reg_out[8]
.sym 42531 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 42532 iomem_wdata[9]
.sym 42535 soc.cpu.decoded_imm[1]
.sym 42536 soc.cpu.alu_out_q[8]
.sym 42537 soc.cpu.decoded_imm[2]
.sym 42538 soc.cpu.next_pc[5]
.sym 42541 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 42542 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 42543 soc.cpu.pcpi_rs1[10]
.sym 42544 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 42545 soc.cpu.pcpi_rs1[12]
.sym 42546 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42547 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 42549 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 42550 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 42551 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 42552 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 42558 soc.cpu.reg_pc[12]
.sym 42559 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 42560 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 42561 soc.cpu.cpu_state[4]
.sym 42562 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42563 soc.cpu.compressed_instr
.sym 42564 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 42566 soc.cpu.cpu_state[1]
.sym 42567 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 42568 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 42569 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 42570 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 42571 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 42572 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42573 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 42575 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 42576 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 42577 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 42578 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 42579 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 42580 soc.cpu.cpuregs_rs1[12]
.sym 42581 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 42582 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 42583 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 42584 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 42586 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 42588 soc.cpu.is_lui_auipc_jal
.sym 42589 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 42591 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 42592 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 42593 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 42594 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 42597 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 42599 soc.cpu.cpu_state[1]
.sym 42600 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 42603 soc.cpu.cpuregs_rs1[12]
.sym 42604 soc.cpu.is_lui_auipc_jal
.sym 42605 soc.cpu.reg_pc[12]
.sym 42606 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 42611 soc.cpu.compressed_instr
.sym 42615 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 42616 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 42617 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 42618 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 42621 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 42622 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 42623 soc.cpu.cpu_state[4]
.sym 42624 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 42627 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 42628 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42629 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42630 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 42633 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 42634 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 42635 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 42636 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 42637 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 42638 clk$SB_IO_IN_$glb_clk
.sym 42640 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I2[2]
.sym 42641 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[2]
.sym 42642 soc.cpu.reg_out[12]
.sym 42643 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 42644 soc.cpu.next_pc[12]
.sym 42645 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 42646 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 42647 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[2]
.sym 42649 iomem_addr[14]
.sym 42651 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 42653 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 42655 iomem_wdata[5]
.sym 42656 soc.cpu.pcpi_rs1[12]
.sym 42657 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 42658 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 42659 iomem_addr[25]
.sym 42660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[3]
.sym 42661 iomem_wdata[0]
.sym 42663 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 42664 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42665 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 42666 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 42667 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 42668 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 42669 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 42670 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 42671 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 42672 soc.cpu.reg_out[2]
.sym 42673 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 42674 soc.cpu.reg_pc[4]
.sym 42675 iomem_wdata[1]
.sym 42681 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[1]
.sym 42682 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2]
.sym 42683 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 42684 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 42685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3[0]
.sym 42689 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 42690 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42692 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 42694 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I2[3]
.sym 42695 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 42697 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 42698 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 42699 soc.cpu.reg_next_pc[0]
.sym 42700 soc.cpu.latched_compr
.sym 42702 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 42703 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2]
.sym 42704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3[2]
.sym 42705 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I2[2]
.sym 42706 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 42707 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42708 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 42709 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42711 soc.cpu.cpu_state[3]
.sym 42712 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 42714 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 42720 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 42721 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 42722 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 42723 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 42726 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 42732 soc.cpu.cpu_state[3]
.sym 42734 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3[2]
.sym 42735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3[0]
.sym 42738 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42739 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 42740 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[1]
.sym 42741 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42744 soc.cpu.latched_compr
.sym 42745 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 42746 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42747 soc.cpu.reg_next_pc[0]
.sym 42750 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2]
.sym 42751 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2]
.sym 42752 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 42753 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 42756 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 42757 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I2[3]
.sym 42758 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I2[2]
.sym 42759 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42760 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 42761 clk$SB_IO_IN_$glb_clk
.sym 42762 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42763 soc.cpu.alu_out_SB_LUT4_O_21_I1[3]
.sym 42764 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 42765 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 42766 soc.cpu.alu_out_q[11]
.sym 42767 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 42768 soc.cpu.alu_out_q[12]
.sym 42769 soc.cpu.alu_out_q[10]
.sym 42770 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 42773 soc.cpu.pcpi_rs1[10]
.sym 42776 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 42778 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 42779 soc.cpu.decoded_imm[15]
.sym 42780 soc.cpu.compressed_instr
.sym 42784 soc.cpu.latched_stalu
.sym 42785 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 42787 soc.cpu.pcpi_rs1[12]
.sym 42788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[0]
.sym 42789 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 42790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 42791 soc.cpu.decoded_imm[13]
.sym 42792 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 42793 soc.cpu.decoded_imm[12]
.sym 42794 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42795 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 42796 soc.cpu.pcpi_rs1[6]
.sym 42797 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 42798 soc.cpu.reg_pc[10]
.sym 42804 soc.cpu.alu_out_q[2]
.sym 42805 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 42806 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 42808 soc.cpu.latched_stalu
.sym 42810 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42811 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 42812 soc.cpu.alu_out_q[2]
.sym 42813 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42814 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 42815 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 42816 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 42817 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 42820 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 42821 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 42822 soc.cpu.trap_SB_LUT4_I2_O
.sym 42823 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 42824 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42825 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 42827 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[2]
.sym 42828 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 42829 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 42830 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 42832 soc.cpu.reg_out[2]
.sym 42833 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42834 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 42835 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 42837 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 42838 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 42839 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 42840 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 42843 soc.cpu.reg_out[2]
.sym 42844 soc.cpu.alu_out_q[2]
.sym 42845 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 42846 soc.cpu.latched_stalu
.sym 42849 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 42850 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 42851 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 42852 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 42857 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 42861 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42862 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 42863 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42864 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 42867 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 42869 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[2]
.sym 42870 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 42873 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 42874 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 42875 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 42876 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 42879 soc.cpu.reg_out[2]
.sym 42880 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42881 soc.cpu.alu_out_q[2]
.sym 42882 soc.cpu.latched_stalu
.sym 42883 soc.cpu.trap_SB_LUT4_I2_O
.sym 42884 clk$SB_IO_IN_$glb_clk
.sym 42886 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 42887 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 42888 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 42889 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 42890 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 42891 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 42892 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 42893 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 42897 soc.cpu.decoded_imm[10]
.sym 42898 soc.cpu.reg_pc[29]
.sym 42899 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 42901 soc.cpu.decoded_imm[18]
.sym 42902 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 42903 soc.cpu.alu_out_SB_LUT4_O_21_I1[2]
.sym 42904 soc.cpu.latched_stalu
.sym 42906 iomem_wdata[1]
.sym 42907 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 42908 soc.cpu.alu_out_q[2]
.sym 42909 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 42910 soc.cpu.pcpi_rs2[12]
.sym 42911 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 42912 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 42913 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 42914 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 42915 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42916 soc.cpu.cpuregs_wrdata[2]
.sym 42917 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 42918 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 42919 soc.cpu.reg_out[24]
.sym 42920 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 42921 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 42928 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 42929 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 42930 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42932 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 42934 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 42936 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2[2]
.sym 42937 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[1]
.sym 42938 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 42939 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42943 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 42945 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 42947 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 42948 soc.cpu.pcpi_rs1[10]
.sym 42949 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[3]
.sym 42950 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 42952 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2[3]
.sym 42954 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42956 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 42957 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 42960 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2[2]
.sym 42961 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42962 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2[3]
.sym 42963 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 42966 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[1]
.sym 42969 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 42972 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[3]
.sym 42973 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42974 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 42975 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 42980 soc.cpu.pcpi_rs1[10]
.sym 42981 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 42984 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 42985 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 42986 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 42987 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 42990 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 42999 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43002 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 43003 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 43004 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 43005 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 43006 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43009 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 43010 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 43011 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 43012 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 43013 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 43014 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 43015 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 43016 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 43019 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 43020 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 43022 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 43024 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 43025 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 43026 soc.cpu.mem_la_wdata[6]
.sym 43028 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 43032 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2[2]
.sym 43034 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 43035 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 43036 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 43037 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43038 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 43039 soc.cpu.reg_pc[30]
.sym 43040 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 43041 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 43042 soc.cpu.decoded_imm[27]
.sym 43043 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 43044 soc.cpu.cpuregs_wrdata[2]
.sym 43050 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 43051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 43052 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 43053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 43054 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 43055 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2]
.sym 43056 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 43057 soc.cpu.cpu_state[4]
.sym 43058 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 43059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 43061 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 43062 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 43063 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 43064 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43065 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 43066 soc.cpu.pcpi_rs1[6]
.sym 43067 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2]
.sym 43068 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 43069 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 43070 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 43072 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43073 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 43074 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 43075 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43077 soc.cpu.cpu_state[2]
.sym 43078 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 43081 soc.cpu.mem_la_wdata[6]
.sym 43083 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 43084 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2]
.sym 43085 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43086 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43089 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 43090 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 43091 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 43092 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 43095 soc.cpu.cpu_state[2]
.sym 43096 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 43097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 43098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 43101 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 43102 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43103 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2]
.sym 43104 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43107 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 43108 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 43109 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 43110 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 43114 soc.cpu.pcpi_rs1[6]
.sym 43116 soc.cpu.mem_la_wdata[6]
.sym 43119 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 43120 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 43121 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 43122 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 43125 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 43126 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 43127 soc.cpu.cpu_state[4]
.sym 43128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 43130 clk$SB_IO_IN_$glb_clk
.sym 43131 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43132 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 43133 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 43134 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 43135 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 43136 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 43137 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 43138 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 43139 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 43142 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 43143 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 43144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 43145 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43147 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 43148 soc.cpu.cpuregs_wrdata[3]
.sym 43151 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[3]
.sym 43154 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 43155 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 43156 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43157 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 43158 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43159 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 43160 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 43161 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 43162 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 43163 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 43164 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 43165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 43167 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 43173 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 43174 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[2]
.sym 43175 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 43177 soc.cpu.decoder_trigger_SB_LUT4_I0_O[2]
.sym 43179 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43180 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 43182 soc.cpu.compressed_instr
.sym 43183 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 43184 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43186 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3[2]
.sym 43187 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43188 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 43190 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 43191 soc.cpu.reg_next_pc[0]
.sym 43194 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 43195 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43197 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43198 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 43199 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43200 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 43203 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 43207 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[2]
.sym 43208 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43209 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 43212 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43213 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43214 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43215 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 43218 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 43219 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 43220 soc.cpu.reg_next_pc[0]
.sym 43221 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 43224 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43226 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 43227 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3[2]
.sym 43230 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 43231 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43232 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43233 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 43236 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43237 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 43238 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43239 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 43243 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 43244 soc.cpu.decoder_trigger_SB_LUT4_I0_O[2]
.sym 43245 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 43251 soc.cpu.compressed_instr
.sym 43252 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43255 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 43256 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 43257 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 43258 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 43259 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 43260 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 43261 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 43262 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 43265 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 43267 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 43268 soc.cpu.compressed_instr
.sym 43270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 43271 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 43272 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 43273 soc.cpu.cpuregs_wrdata[0]
.sym 43274 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 43275 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43276 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 43278 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 43279 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43280 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 43281 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43282 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43283 soc.cpu.decoded_imm[13]
.sym 43284 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 43285 soc.cpu.decoded_imm[12]
.sym 43286 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 43287 soc.cpu.latched_stalu
.sym 43288 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 43289 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 43290 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 43296 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 43299 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43303 soc.cpu.compressed_instr
.sym 43304 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 43307 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 43311 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 43314 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 43322 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43323 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43327 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43328 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 43330 soc.cpu.compressed_instr
.sym 43331 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 43334 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 43336 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 43337 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43338 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 43340 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 43343 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43344 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 43346 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 43349 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 43350 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 43352 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 43354 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 43356 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 43358 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 43360 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43362 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 43364 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 43367 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 43368 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 43370 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 43372 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 43374 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 43378 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[31]
.sym 43379 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 43380 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 43381 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 43382 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 43383 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[2]
.sym 43384 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 43385 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[2]
.sym 43388 soc.cpu.reg_next_pc[0]
.sym 43390 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 43391 soc.cpu.irq_pending[19]
.sym 43392 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 43393 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 43394 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 43395 soc.cpu.decoded_imm[9]
.sym 43398 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 43399 soc.cpu.compressed_instr
.sym 43400 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 43401 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 43402 soc.cpu.pcpi_rs2[12]
.sym 43403 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 43404 soc.cpu.decoded_imm_j[7]
.sym 43405 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43406 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 43407 soc.cpu.reg_out[24]
.sym 43408 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 43409 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43410 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 43411 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 43412 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43413 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 43414 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 43425 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43429 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43430 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43433 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 43439 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43442 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 43444 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43445 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 43451 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 43454 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43455 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 43457 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 43459 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 43461 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 43463 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 43465 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 43467 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 43469 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 43472 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 43473 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 43475 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 43477 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43479 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 43481 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 43483 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 43485 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 43487 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 43490 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 43491 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 43493 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 43496 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 43497 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 43501 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 43502 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 43503 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 43504 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 43505 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 43506 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 43507 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 43508 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 43512 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 43513 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43516 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 43517 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 43518 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 43519 soc.cpu.decoded_imm[2]
.sym 43520 soc.cpu.irq_pending[20]
.sym 43521 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 43522 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 43524 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 43525 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 43526 soc.cpu.decoded_imm[27]
.sym 43527 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 43528 soc.cpu.decoded_imm_j[9]
.sym 43529 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43530 soc.cpu.reg_pc[30]
.sym 43531 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 43532 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 43533 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 43534 soc.cpu.reg_pc[31]
.sym 43535 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 43536 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 43537 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 43553 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 43558 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 43559 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 43560 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 43561 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 43563 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 43566 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43572 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 43574 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 43576 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 43578 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 43580 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 43583 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 43584 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 43586 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 43588 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43590 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 43592 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 43594 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 43596 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 43598 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 43600 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 43602 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 43604 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 43606 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 43608 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 43610 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 43613 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 43614 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 43616 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 43619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 43620 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 43624 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 43625 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 43626 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 43627 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[11]
.sym 43628 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[12]
.sym 43629 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.sym 43630 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[14]
.sym 43631 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[15]
.sym 43634 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43636 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 43637 soc.cpu.decoded_imm_j[2]
.sym 43638 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 43639 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 43640 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43641 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 43642 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 43643 soc.cpu.decoded_imm_j[8]
.sym 43644 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 43645 soc.cpu.pcpi_rs1[26]
.sym 43646 soc.cpu.decoded_imm_j[4]
.sym 43647 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 43648 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 43649 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 43650 soc.cpu.decoded_imm_j[1]
.sym 43651 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 43652 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43653 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 43654 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 43655 soc.cpu.decoded_imm_j[11]
.sym 43656 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 43657 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43658 soc.cpu.decoded_imm_j[14]
.sym 43659 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 43660 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 43670 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 43672 soc.cpu.decoded_imm_j[6]
.sym 43677 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 43679 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 43681 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 43688 soc.cpu.instr_jal
.sym 43691 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 43692 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 43694 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 43696 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43697 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 43699 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 43701 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 43703 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 43705 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 43707 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 43709 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 43711 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 43713 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 43715 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 43717 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 43719 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 43721 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 43723 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 43725 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 43727 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 43729 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 43731 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 43735 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 43737 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 43740 soc.cpu.decoded_imm_j[6]
.sym 43741 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 43742 soc.cpu.instr_jal
.sym 43743 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43744 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43746 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 43747 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[16]
.sym 43748 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[17]
.sym 43749 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[18]
.sym 43750 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[19]
.sym 43751 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[20]
.sym 43752 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[21]
.sym 43753 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[22]
.sym 43754 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[23]
.sym 43759 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 43760 soc.cpu.decoded_imm[15]
.sym 43761 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 43762 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 43763 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 43764 soc.cpu.decoded_imm_j[15]
.sym 43765 soc.cpu.pcpi_rs2[12]
.sym 43766 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 43767 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 43768 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43769 soc.cpu.pcpi_rs2[11]
.sym 43770 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 43771 soc.cpu.latched_stalu
.sym 43772 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 43773 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 43774 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 43775 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43776 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 43777 soc.cpu.decoded_imm[12]
.sym 43778 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[23]
.sym 43779 soc.cpu.decoded_imm[13]
.sym 43780 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 43781 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[15]
.sym 43782 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[17]
.sym 43788 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 43791 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43792 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43793 soc.cpu.decoded_imm_j[10]
.sym 43796 soc.cpu.instr_jal
.sym 43797 soc.cpu.decoded_imm_j[8]
.sym 43798 soc.cpu.decoded_imm_j[9]
.sym 43799 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 43800 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[12]
.sym 43801 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43804 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[16]
.sym 43805 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 43806 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[18]
.sym 43807 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[19]
.sym 43808 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43809 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 43811 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 43812 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43816 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 43817 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 43818 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43819 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43821 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[16]
.sym 43822 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43823 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43824 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 43827 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[19]
.sym 43828 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43829 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 43830 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43833 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 43834 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43835 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43836 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43839 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43840 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43841 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[12]
.sym 43842 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43845 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43846 soc.cpu.decoded_imm_j[10]
.sym 43847 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 43848 soc.cpu.instr_jal
.sym 43851 soc.cpu.decoded_imm_j[9]
.sym 43852 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 43853 soc.cpu.instr_jal
.sym 43854 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43857 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43858 soc.cpu.instr_jal
.sym 43859 soc.cpu.decoded_imm_j[8]
.sym 43860 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 43863 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43864 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 43865 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 43866 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[18]
.sym 43867 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 43868 clk$SB_IO_IN_$glb_clk
.sym 43869 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 43870 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[24]
.sym 43871 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[25]
.sym 43872 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[26]
.sym 43873 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[27]
.sym 43874 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[28]
.sym 43875 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[29]
.sym 43876 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[30]
.sym 43877 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 43878 soc.cpu.decoded_imm_j[20]
.sym 43883 soc.cpu.decoded_imm_j[8]
.sym 43884 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43885 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 43886 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 43887 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 43888 soc.cpu.decoded_imm_j[17]
.sym 43889 soc.cpu.instr_waitirq
.sym 43890 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 43892 soc.cpu.pcpi_rs2[25]
.sym 43893 soc.cpu.decoded_imm_j[18]
.sym 43894 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 43895 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 43896 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 43898 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[20]
.sym 43899 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[30]
.sym 43900 soc.cpu.reg_out[24]
.sym 43901 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 43902 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 43903 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 43904 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 43905 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[25]
.sym 43911 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 43912 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 43913 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2]
.sym 43914 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 43915 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43916 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43919 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 43923 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 43925 soc.cpu.alu_out_q[17]
.sym 43926 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 43927 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 43928 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43929 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 43931 soc.cpu.latched_stalu
.sym 43938 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 43939 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43941 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 43944 soc.cpu.latched_stalu
.sym 43945 soc.cpu.alu_out_q[17]
.sym 43946 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 43947 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43950 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 43951 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 43953 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 43959 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 43962 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 43964 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 43965 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 43968 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 43970 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2]
.sym 43971 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 43974 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 43975 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 43977 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 43980 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 43986 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 43987 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 43989 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 43990 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 43991 clk$SB_IO_IN_$glb_clk
.sym 43992 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43993 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 43994 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 43995 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 43996 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 43997 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 43998 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 43999 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 44000 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 44001 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 44004 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44006 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 44007 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 44009 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 44010 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 44011 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44012 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 44013 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 44014 soc.cpu.cpuregs.regs.1.0_RADDR_2
.sym 44015 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 44016 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 44017 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 44018 soc.cpu.reg_pc[31]
.sym 44019 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 44020 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 44021 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 44022 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 44023 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[29]
.sym 44024 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 44025 soc.cpu.decoded_imm[27]
.sym 44026 soc.cpu.reg_pc[30]
.sym 44027 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44028 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 44037 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 44039 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44040 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 44041 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 44042 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 44045 soc.cpu.cpuregs_raddr2[2]
.sym 44046 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 44047 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44048 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[23]
.sym 44049 soc.cpu.cpuregs_raddr2[4]
.sym 44050 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 44051 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 44052 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[17]
.sym 44053 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 44054 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 44055 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 44056 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 44057 soc.cpu.cpuregs_raddr2[3]
.sym 44058 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[20]
.sym 44059 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 44060 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 44061 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 44062 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 44063 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44067 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 44068 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44069 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 44070 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[20]
.sym 44073 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44074 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 44075 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[23]
.sym 44076 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 44079 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 44080 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 44082 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 44085 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44086 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 44087 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 44088 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[17]
.sym 44091 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44092 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 44093 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44094 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 44097 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 44098 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 44099 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 44100 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 44103 soc.cpu.cpuregs_raddr2[4]
.sym 44104 soc.cpu.cpuregs_raddr2[3]
.sym 44105 soc.cpu.cpuregs_raddr2[2]
.sym 44109 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 44110 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 44111 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 44113 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 44114 clk$SB_IO_IN_$glb_clk
.sym 44115 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44116 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 44117 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 44118 soc.cpu.decoded_imm[27]
.sym 44119 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 44120 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[2]
.sym 44121 soc.cpu.next_pc[24]
.sym 44122 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 44123 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 44129 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44130 soc.cpu.instr_retirq
.sym 44132 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 44133 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 44134 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 44135 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 44136 soc.cpu.cpuregs.regs.1.0_RADDR_1
.sym 44137 soc.cpu.instr_retirq
.sym 44139 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 44140 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44141 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 44142 soc.cpu.cpuregs.wen
.sym 44143 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 44144 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 44145 soc.cpu.cpu_state[1]
.sym 44146 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 44148 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 44149 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 44150 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44158 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 44161 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 44162 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 44163 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 44164 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 44165 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 44166 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 44167 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 44169 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[30]
.sym 44170 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44173 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 44174 soc.cpu.instr_bne_SB_LUT4_I0_O[1]
.sym 44175 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[25]
.sym 44176 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 44177 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44178 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 44181 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 44182 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44183 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[29]
.sym 44184 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 44185 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 44190 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44191 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 44192 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 44193 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[30]
.sym 44196 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 44197 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[25]
.sym 44198 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 44199 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44202 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 44203 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[29]
.sym 44204 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 44205 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 44208 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 44209 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44210 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 44211 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44214 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 44215 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 44216 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 44220 soc.cpu.instr_bne_SB_LUT4_I0_O[1]
.sym 44223 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 44226 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44227 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 44228 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44229 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 44232 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 44233 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44234 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 44235 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44236 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 44237 clk$SB_IO_IN_$glb_clk
.sym 44238 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44239 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 44240 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 44241 soc.cpu.cpuregs.wen_SB_LUT4_O_I1[0]
.sym 44242 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 44243 soc.cpu.reg_pc[30]
.sym 44244 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 44245 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 44246 soc.cpu.cpuregs.wen
.sym 44251 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 44252 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44253 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 44254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 44255 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 44258 soc.cpu.latched_stalu
.sym 44259 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 44260 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44261 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 44262 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 44263 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44264 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 44265 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 44267 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 44268 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44269 soc.cpu.instr_jal
.sym 44270 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 44271 soc.cpu.decoded_imm[13]
.sym 44272 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 44273 soc.cpu.decoded_imm[12]
.sym 44274 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 44280 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44283 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44287 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 44288 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 44289 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 44290 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 44298 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 44299 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44300 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 44304 soc.cpu.decoder_trigger
.sym 44305 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 44307 soc.cpu.instr_jal
.sym 44308 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 44314 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 44320 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 44326 soc.cpu.decoder_trigger
.sym 44327 soc.cpu.instr_jal
.sym 44328 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44331 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 44333 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 44337 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 44339 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 44340 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 44344 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 44345 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 44346 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 44350 soc.cpu.decoder_trigger
.sym 44351 soc.cpu.instr_jal
.sym 44352 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44355 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 44356 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44358 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 44359 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 44360 clk$SB_IO_IN_$glb_clk
.sym 44361 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44362 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 44363 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I3[3]
.sym 44364 soc.cpu.decoded_imm[13]
.sym 44365 soc.cpu.decoded_imm[12]
.sym 44366 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 44367 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44368 soc.cpu.decoded_imm[14]
.sym 44369 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I3[3]
.sym 44370 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 44374 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 44375 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 44376 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 44377 soc.cpu.pcpi_rs2[25]
.sym 44378 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 44379 soc.cpu.cpuregs.wen
.sym 44380 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 44381 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 44382 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 44383 soc.cpu.decoded_imm[18]
.sym 44384 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 44385 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 44386 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 44387 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 44388 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 44390 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 44391 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 44393 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 44394 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 44395 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 44397 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 44403 soc.cpu.decoder_trigger
.sym 44405 soc.cpu.instr_retirq
.sym 44406 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44412 soc.cpu.cpu_state[3]
.sym 44415 soc.cpu.cpu_state[1]
.sym 44416 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44417 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 44420 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 44421 soc.cpu.reg_pc_SB_DFFESR_Q_E
.sym 44422 soc.cpu.reg_next_pc[0]
.sym 44424 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44427 soc.cpu.cpu_state[2]
.sym 44428 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44430 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 44432 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 44434 soc.cpu.latched_store
.sym 44436 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44437 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44438 soc.cpu.latched_store
.sym 44442 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 44443 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 44444 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 44445 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 44448 soc.cpu.cpu_state[3]
.sym 44449 soc.cpu.cpu_state[2]
.sym 44450 soc.cpu.instr_retirq
.sym 44451 soc.cpu.cpu_state[1]
.sym 44454 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44455 soc.cpu.latched_store
.sym 44456 soc.cpu.reg_next_pc[0]
.sym 44462 soc.cpu.latched_store
.sym 44463 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44466 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44469 soc.cpu.latched_store
.sym 44472 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 44473 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44474 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44475 soc.cpu.cpu_state[1]
.sym 44478 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 44479 soc.cpu.decoder_trigger
.sym 44480 soc.cpu.cpu_state[1]
.sym 44481 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44482 soc.cpu.reg_pc_SB_DFFESR_Q_E
.sym 44483 clk$SB_IO_IN_$glb_clk
.sym 44484 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44485 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 44490 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44491 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 44493 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 44497 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 44498 soc.cpu.decoded_imm_j[13]
.sym 44499 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44500 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 44501 soc.cpu.cpuregs_waddr[2]
.sym 44502 soc.cpu.cpuregs_waddr[1]
.sym 44503 soc.cpu.cpuregs_waddr[4]
.sym 44504 soc.cpu.reg_out[25]
.sym 44506 soc.cpu.alu_out_q[27]
.sym 44507 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 44508 soc.cpu.is_alu_reg_reg
.sym 44511 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 44514 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 44536 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44540 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 44542 soc.cpu.instr_slt_SB_LUT4_I1_O[2]
.sym 44546 soc.cpu.instr_slt_SB_LUT4_I1_O[0]
.sym 44548 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 44555 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 44556 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44578 soc.cpu.instr_slt_SB_LUT4_I1_O[0]
.sym 44580 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 44589 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44591 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44597 soc.cpu.instr_slt_SB_LUT4_I1_O[2]
.sym 44598 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 44606 clk$SB_IO_IN_$glb_clk
.sym 44607 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 44616 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 44617 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44620 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 44621 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 44622 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 44623 soc.cpu.instr_jal
.sym 44624 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 44625 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 44626 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 44628 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 44629 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 44630 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 44631 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 44640 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 44745 soc.cpu.reg_pc_SB_DFFESR_Q_E
.sym 44748 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 44749 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 44752 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 44753 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 44866 led3$SB_IO_OUT
.sym 44885 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 45128 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 45130 $PACKER_VCC_NET
.sym 45142 soc.cpu.reg_sh[4]
.sym 45149 soc.cpu.reg_sh[3]
.sym 45151 $nextpnr_ICESTORM_LC_8$O
.sym 45154 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 45157 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 45159 $PACKER_VCC_NET
.sym 45160 soc.cpu.reg_sh[3]
.sym 45164 $PACKER_VCC_NET
.sym 45165 soc.cpu.reg_sh[4]
.sym 45167 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 45214 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 45217 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[2]
.sym 45219 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 45221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 45222 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 45227 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 45244 soc.cpu.reg_sh[3]
.sym 45265 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 45368 iomem_wdata[2]
.sym 45371 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 45379 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 45382 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 45383 soc.cpu.is_lui_auipc_jal
.sym 45384 $PACKER_VCC_NET
.sym 45389 iomem_wdata[2]
.sym 45390 iomem_wdata[10]
.sym 45393 iomem_addr[5]
.sym 45395 iomem_addr[2]
.sym 45398 iomem_addr[5]
.sym 45399 soc.cpu.trap_SB_LUT4_I2_O
.sym 45408 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 45410 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 45411 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 45412 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 45413 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 45414 soc.cpu.pcpi_rs1[10]
.sym 45416 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 45418 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 45419 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 45426 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 45427 soc.cpu.pcpi_rs1[6]
.sym 45428 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 45429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 45430 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 45436 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 45438 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 45439 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 45440 soc.cpu.pcpi_rs1[10]
.sym 45441 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 45444 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 45445 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 45446 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 45447 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 45456 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 45457 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 45458 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 45459 soc.cpu.pcpi_rs1[6]
.sym 45468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 45469 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 45470 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 45471 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 45474 soc.cpu.pcpi_rs1[10]
.sym 45475 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 45476 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 45477 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 45480 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 45481 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 45482 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 45483 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 45488 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 45489 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 45490 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 45491 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 45492 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 45493 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 45494 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 45498 iomem_wdata[4]
.sym 45499 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 45504 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 45505 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 45507 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 45510 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 45512 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 45513 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 45515 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 45516 iomem_addr[13]
.sym 45518 iomem_addr[3]
.sym 45519 iomem_addr[10]
.sym 45521 soc.cpu.mem_la_wdata[2]
.sym 45522 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 45535 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 45546 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 45547 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 45548 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 45553 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 45557 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 45558 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 45559 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 45560 $nextpnr_ICESTORM_LC_20$O
.sym 45562 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 45566 soc.memory.cs_0_SB_CARRY_I1_1_CO[2]
.sym 45568 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 45572 soc.memory.cs_0_SB_CARRY_I1_1_CO[3]
.sym 45575 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 45578 soc.memory.cs_0_SB_CARRY_I1_1_CO[4]
.sym 45581 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 45584 soc.memory.cs_0_SB_CARRY_I1_1_CO[5]
.sym 45587 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 45590 soc.memory.cs_0_SB_CARRY_I1_1_CO[6]
.sym 45592 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 45596 soc.memory.cs_0_SB_CARRY_I1_1_CO[7]
.sym 45598 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 45602 soc.memory.cs_0_SB_CARRY_I1_1_CO[8]
.sym 45604 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 45610 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 45611 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 45612 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 45613 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 45614 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 45615 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 45617 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 45620 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 45621 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 45626 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 45628 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 45629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 45635 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 45637 iomem_addr[3]
.sym 45638 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 45639 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 45642 iomem_addr[16]
.sym 45644 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 45645 soc.cpu.pcpi_rs1[10]
.sym 45646 soc.memory.cs_0_SB_CARRY_I1_1_CO[8]
.sym 45665 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 45668 iomem_addr[16]
.sym 45670 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 45674 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 45675 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 45676 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 45677 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 45679 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 45680 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 45683 soc.memory.cs_0_SB_CARRY_I1_1_CO[9]
.sym 45685 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 45689 soc.memory.cs_0_SB_CARRY_I1_1_CO[10]
.sym 45691 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 45695 soc.memory.cs_0_SB_CARRY_I1_1_CO[11]
.sym 45697 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 45701 soc.memory.cs_0_SB_CARRY_I1_1_CO[12]
.sym 45704 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 45707 soc.memory.cs_0_SB_CARRY_I1_1_CO[13]
.sym 45709 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 45713 soc.memory.cs_0_SB_CARRY_I1_1_CO[14]
.sym 45715 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 45719 soc.memory.cs_0_SB_CARRY_I1_1_CO[15]
.sym 45721 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 45723 iomem_addr[16]
.sym 45725 soc.memory.cs_0_SB_CARRY_I1_1_CO[16]
.sym 45728 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 45733 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 45734 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 45735 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 45736 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 45737 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 45739 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 45740 iomem_ready_SB_LUT4_I3_I1[0]
.sym 45743 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 45745 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 45748 soc.cpu.pcpi_rs1[10]
.sym 45757 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 45758 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 45759 iomem_addr[23]
.sym 45760 iomem_wdata[3]
.sym 45761 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 45763 iomem_addr[4]
.sym 45764 iomem_addr[23]
.sym 45768 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 45769 soc.memory.cs_0_SB_CARRY_I1_1_CO[16]
.sym 45776 $PACKER_VCC_NET
.sym 45785 iomem_addr[23]
.sym 45790 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 45791 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 45794 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 45795 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 45796 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 45797 iomem_ready_SB_LUT4_I3_I1[0]
.sym 45800 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 45801 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 45806 soc.memory.cs_0_SB_CARRY_I1_1_CO[17]
.sym 45809 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 45812 soc.memory.cs_0_SB_CARRY_I1_1_CO[18]
.sym 45815 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 45818 soc.memory.cs_0_SB_CARRY_I1_1_CO[19]
.sym 45820 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 45824 soc.memory.cs_0_SB_CARRY_I1_1_CO[20]
.sym 45826 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 45830 soc.memory.cs_0_SB_CARRY_I1_1_CO[21]
.sym 45833 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 45836 soc.memory.cs_0_SB_CARRY_I1_1_CO[22]
.sym 45839 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 45840 iomem_addr[23]
.sym 45842 soc.memory.cs_0_SB_CARRY_I1_1_CO[23]
.sym 45845 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 45848 soc.memory.cs_0_SB_CARRY_I1_1_CO[24]
.sym 45850 $PACKER_VCC_NET
.sym 45851 iomem_ready_SB_LUT4_I3_I1[0]
.sym 45862 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 45867 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 45870 gpio[6]
.sym 45871 soc.cpu.pcpi_rs1[6]
.sym 45873 iomem_wdata[1]
.sym 45876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 45882 iomem_wdata[10]
.sym 45883 soc.cpu.irq_pending[5]
.sym 45884 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 45885 iomem_addr[10]
.sym 45886 soc.cpu.trap_SB_LUT4_I2_O
.sym 45887 iomem_addr[2]
.sym 45888 iomem_wdata[13]
.sym 45889 iomem_addr[5]
.sym 45890 iomem_wdata[0]
.sym 45892 soc.memory.cs_0_SB_CARRY_I1_1_CO[24]
.sym 45902 soc.mem_valid
.sym 45904 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 45910 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 45912 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 45913 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 45920 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 45928 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 45929 soc.memory.cs_0_SB_CARRY_I1_1_CO[25]
.sym 45932 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 45935 soc.memory.cs_0_SB_CARRY_I1_1_CO[26]
.sym 45938 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 45941 soc.memory.cs_0_SB_CARRY_I1_1_CO[27]
.sym 45944 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 45947 soc.memory.cs_0_SB_CARRY_I1_1_CO[28]
.sym 45949 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 45953 soc.memory.cs_0_SB_CARRY_I1_1_CO[29]
.sym 45955 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 45959 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 45961 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 45967 soc.mem_valid
.sym 45969 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 45980 iomem_wdata[3]
.sym 45981 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[3]
.sym 45983 iomem_wdata[11]
.sym 45984 iomem_wdata[27]
.sym 45986 iomem_wdata[10]
.sym 45990 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 45992 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 46000 soc.cpu.instr_retirq
.sym 46002 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 46003 iomem_addr[13]
.sym 46004 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 46005 iomem_addr[3]
.sym 46006 iomem_wdata[27]
.sym 46007 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 46008 soc.cpu.next_pc[4]
.sym 46009 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 46011 iomem_addr[10]
.sym 46012 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 46013 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 46014 soc.cpu.irq_pending[10]
.sym 46022 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 46031 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 46049 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 46051 soc.cpu.cpu_state[2]
.sym 46065 soc.cpu.cpu_state[2]
.sym 46084 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 46086 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 46099 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 46100 clk$SB_IO_IN_$glb_clk
.sym 46101 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46104 iomem_addr[10]
.sym 46105 iomem_addr[2]
.sym 46106 iomem_addr[5]
.sym 46108 iomem_addr[13]
.sym 46109 iomem_addr[3]
.sym 46111 iomem_wdata[27]
.sym 46112 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 46113 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 46116 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 46118 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 46120 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 46122 iomem_addr[7]
.sym 46123 iomem_wdata[3]
.sym 46125 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 46126 soc.cpu.pcpi_rs1[10]
.sym 46127 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 46128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 46129 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 46130 soc.cpu.instr_retirq
.sym 46131 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 46132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 46133 iomem_addr[3]
.sym 46134 iomem_addr[16]
.sym 46135 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 46136 soc.cpu.next_pc[9]
.sym 46137 soc.cpu.cpu_state[2]
.sym 46144 soc.cpu.cpu_state[2]
.sym 46145 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 46149 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 46150 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46151 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 46153 soc.cpu.pcpi_rs1[10]
.sym 46155 soc.cpu.cpu_state[1]
.sym 46156 soc.cpu.instr_retirq
.sym 46158 soc.cpu.irq_pending[14]
.sym 46159 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 46161 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 46162 soc.cpu.cpu_state[4]
.sym 46164 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 46168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 46169 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 46174 soc.cpu.irq_pending[10]
.sym 46177 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 46179 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46182 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 46183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 46184 soc.cpu.cpu_state[4]
.sym 46185 soc.cpu.irq_pending[14]
.sym 46191 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 46194 soc.cpu.cpu_state[1]
.sym 46195 soc.cpu.instr_retirq
.sym 46196 soc.cpu.cpu_state[2]
.sym 46197 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 46200 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 46202 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 46203 soc.cpu.cpu_state[1]
.sym 46212 soc.cpu.irq_pending[10]
.sym 46213 soc.cpu.pcpi_rs1[10]
.sym 46214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 46215 soc.cpu.cpu_state[4]
.sym 46218 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 46220 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46222 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 46223 clk$SB_IO_IN_$glb_clk
.sym 46224 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46225 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[0]
.sym 46226 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[1]
.sym 46227 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[2]
.sym 46228 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[3]
.sym 46229 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[4]
.sym 46230 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[5]
.sym 46231 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6]
.sym 46232 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[7]
.sym 46235 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 46238 soc.cpu.pcpi_rs1[10]
.sym 46240 soc.cpu.pcpi_rs1[12]
.sym 46241 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 46242 iomem_addr[3]
.sym 46243 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 46246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 46249 soc.cpu.reg_out[11]
.sym 46250 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 46251 iomem_addr[23]
.sym 46252 soc.cpu.pcpi_rs2[11]
.sym 46253 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 46254 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 46255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[3]
.sym 46256 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 46257 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 46258 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 46260 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46266 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 46267 soc.cpu.reg_out[2]
.sym 46268 soc.cpu.latched_stalu
.sym 46271 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 46272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 46274 soc.cpu.alu_out_q[8]
.sym 46276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 46277 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46279 soc.cpu.reg_out[8]
.sym 46280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]
.sym 46281 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46284 soc.cpu.cpu_state[3]
.sym 46287 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 46288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 46289 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 46294 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 46296 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 46297 soc.cpu.cpu_state[2]
.sym 46299 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46300 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 46301 soc.cpu.reg_out[8]
.sym 46305 soc.cpu.reg_out[2]
.sym 46306 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46307 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 46311 soc.cpu.cpu_state[3]
.sym 46312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]
.sym 46313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 46314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 46318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 46319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 46320 soc.cpu.cpu_state[2]
.sym 46323 soc.cpu.reg_out[8]
.sym 46324 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46325 soc.cpu.latched_stalu
.sym 46326 soc.cpu.alu_out_q[8]
.sym 46329 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 46330 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46331 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 46335 soc.cpu.latched_stalu
.sym 46336 soc.cpu.alu_out_q[8]
.sym 46337 soc.cpu.reg_out[8]
.sym 46338 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 46342 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 46343 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 46346 clk$SB_IO_IN_$glb_clk
.sym 46347 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46348 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[8]
.sym 46349 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[9]
.sym 46350 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[10]
.sym 46351 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11]
.sym 46352 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[12]
.sym 46353 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[13]
.sym 46354 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[14]
.sym 46355 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[15]
.sym 46358 soc.cpu.pcpi_rs2[22]
.sym 46365 iomem_wdata[1]
.sym 46367 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 46368 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 46372 iomem_wdata[4]
.sym 46374 soc.cpu.trap_SB_LUT4_I2_O
.sym 46378 soc.cpu.trap_SB_LUT4_I2_O
.sym 46379 iomem_wdata[13]
.sym 46380 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 46381 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 46382 iomem_wdata[0]
.sym 46389 soc.cpu.latched_stalu
.sym 46392 soc.cpu.reg_out[10]
.sym 46399 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 46400 soc.cpu.trap_SB_LUT4_I2_O
.sym 46401 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 46403 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46405 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[2]
.sym 46409 soc.cpu.reg_out[11]
.sym 46410 soc.cpu.alu_out_q[10]
.sym 46413 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 46414 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46415 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 46417 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46418 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 46422 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46423 soc.cpu.alu_out_q[10]
.sym 46424 soc.cpu.latched_stalu
.sym 46425 soc.cpu.reg_out[10]
.sym 46428 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 46434 soc.cpu.latched_stalu
.sym 46435 soc.cpu.reg_out[10]
.sym 46436 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 46437 soc.cpu.alu_out_q[10]
.sym 46440 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 46449 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46452 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 46454 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46455 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[2]
.sym 46458 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46459 soc.cpu.reg_out[10]
.sym 46461 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 46464 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 46465 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46467 soc.cpu.reg_out[11]
.sym 46468 soc.cpu.trap_SB_LUT4_I2_O
.sym 46469 clk$SB_IO_IN_$glb_clk
.sym 46471 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[16]
.sym 46472 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[17]
.sym 46473 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[18]
.sym 46474 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[19]
.sym 46475 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[20]
.sym 46476 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[21]
.sym 46477 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[22]
.sym 46478 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[23]
.sym 46479 iomem_wdata[4]
.sym 46481 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 46483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 46484 soc.cpu.instr_retirq
.sym 46485 iomem_addr[17]
.sym 46486 soc.cpu.decoded_imm[15]
.sym 46487 soc.cpu.latched_stalu
.sym 46489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[2]
.sym 46491 soc.cpu.irq_pending[18]
.sym 46493 soc.cpu.latched_stalu
.sym 46495 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 46496 soc.cpu.alu_out_q[10]
.sym 46497 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 46498 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 46499 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 46500 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46501 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 46502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 46503 soc.cpu.pcpi_rs2[25]
.sym 46504 soc.cpu.next_pc[4]
.sym 46505 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 46506 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 46513 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[2]
.sym 46514 soc.cpu.latched_stalu
.sym 46515 soc.cpu.alu_out_q[11]
.sym 46517 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 46521 soc.cpu.reg_out[11]
.sym 46522 soc.cpu.latched_stalu
.sym 46524 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46525 soc.cpu.alu_out_q[12]
.sym 46527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[3]
.sym 46528 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 46529 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[2]
.sym 46534 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 46536 soc.cpu.cpu_state[3]
.sym 46538 soc.cpu.reg_out[12]
.sym 46541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[0]
.sym 46543 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[2]
.sym 46545 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 46546 soc.cpu.reg_out[12]
.sym 46547 soc.cpu.alu_out_q[12]
.sym 46548 soc.cpu.latched_stalu
.sym 46551 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46552 soc.cpu.latched_stalu
.sym 46553 soc.cpu.reg_out[12]
.sym 46554 soc.cpu.alu_out_q[12]
.sym 46557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[3]
.sym 46558 soc.cpu.cpu_state[3]
.sym 46559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[0]
.sym 46560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[2]
.sym 46563 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[2]
.sym 46565 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46566 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 46570 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46571 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 46572 soc.cpu.reg_out[12]
.sym 46575 soc.cpu.latched_stalu
.sym 46576 soc.cpu.reg_out[11]
.sym 46577 soc.cpu.alu_out_q[11]
.sym 46578 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 46581 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[2]
.sym 46582 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 46584 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 46587 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46588 soc.cpu.reg_out[11]
.sym 46589 soc.cpu.alu_out_q[11]
.sym 46590 soc.cpu.latched_stalu
.sym 46592 clk$SB_IO_IN_$glb_clk
.sym 46593 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46594 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[24]
.sym 46595 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[25]
.sym 46596 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[26]
.sym 46597 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[27]
.sym 46598 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[28]
.sym 46599 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[29]
.sym 46600 soc.cpu.next_pc[15]
.sym 46601 iomem_addr[31]
.sym 46606 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 46608 soc.cpu.next_pc[20]
.sym 46611 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 46613 soc.mem_valid
.sym 46617 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 46618 soc.cpu.latched_stalu
.sym 46619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[2]
.sym 46620 soc.cpu.next_pc[9]
.sym 46621 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 46622 soc.cpu.cpu_state[3]
.sym 46624 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 46625 soc.cpu.decoded_imm[14]
.sym 46626 soc.cpu.pcpi_rs1[10]
.sym 46627 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 46628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 46635 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 46638 soc.cpu.pcpi_rs1[10]
.sym 46639 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 46640 soc.cpu.pcpi_rs1[12]
.sym 46641 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 46642 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 46643 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 46644 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 46646 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 46647 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 46648 soc.cpu.pcpi_rs1[12]
.sym 46649 soc.cpu.alu_out_SB_LUT4_O_21_I1[2]
.sym 46651 soc.cpu.alu_out_SB_LUT4_O_21_I1[3]
.sym 46652 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 46653 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 46654 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 46658 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 46661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 46662 soc.cpu.pcpi_rs2[11]
.sym 46663 soc.cpu.pcpi_rs2[12]
.sym 46666 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 46668 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 46669 soc.cpu.pcpi_rs1[10]
.sym 46670 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 46671 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 46674 soc.cpu.pcpi_rs2[12]
.sym 46675 soc.cpu.pcpi_rs1[12]
.sym 46677 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 46680 soc.cpu.pcpi_rs2[11]
.sym 46681 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 46682 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 46683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 46686 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 46687 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 46688 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 46689 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 46692 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 46693 soc.cpu.pcpi_rs2[12]
.sym 46694 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 46695 soc.cpu.pcpi_rs1[12]
.sym 46698 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 46699 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 46701 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 46704 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 46705 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 46706 soc.cpu.alu_out_SB_LUT4_O_21_I1[3]
.sym 46707 soc.cpu.alu_out_SB_LUT4_O_21_I1[2]
.sym 46710 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 46711 soc.cpu.pcpi_rs2[11]
.sym 46715 clk$SB_IO_IN_$glb_clk
.sym 46717 soc.cpu.next_pc[7]
.sym 46718 soc.cpu.reg_out[14]
.sym 46719 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 46720 soc.cpu.next_pc[13]
.sym 46721 soc.cpu.next_pc[4]
.sym 46722 soc.cpu.reg_out[15]
.sym 46723 soc.cpu.next_pc[6]
.sym 46724 soc.cpu.next_pc[14]
.sym 46726 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 46727 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 46732 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 46733 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 46735 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 46737 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 46739 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 46740 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 46741 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 46742 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 46743 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 46744 soc.cpu.next_pc[27]
.sym 46745 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 46746 soc.cpu.reg_pc[16]
.sym 46747 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 46748 soc.cpu.pcpi_rs2[11]
.sym 46749 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 46750 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 46751 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 46752 soc.cpu.next_pc[24]
.sym 46758 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 46759 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 46761 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 46763 soc.cpu.pcpi_rs1[6]
.sym 46764 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 46766 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 46767 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 46768 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 46769 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 46770 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 46771 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 46772 soc.cpu.mem_la_wdata[6]
.sym 46774 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 46776 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 46777 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 46778 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 46779 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46780 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 46783 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 46784 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 46786 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 46787 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 46788 soc.cpu.mem_la_wdata[2]
.sym 46789 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 46790 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 46792 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 46793 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 46794 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 46796 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 46798 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 46799 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 46800 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 46802 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 46804 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 46805 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 46806 soc.cpu.mem_la_wdata[2]
.sym 46808 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 46810 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 46811 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 46812 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 46814 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[4]
.sym 46816 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 46817 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 46818 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46820 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[5]
.sym 46822 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 46823 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 46824 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 46826 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[6]
.sym 46828 soc.cpu.pcpi_rs1[6]
.sym 46829 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 46830 soc.cpu.mem_la_wdata[6]
.sym 46832 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 46834 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 46835 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 46836 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 46840 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 46841 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 46842 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 46843 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 46844 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[2]
.sym 46845 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 46846 soc.cpu.alu_out_q[15]
.sym 46847 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 46851 soc.cpu.decoded_imm_j[13]
.sym 46852 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 46854 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 46855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[3]
.sym 46856 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 46859 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 46860 iomem_ready_SB_LUT4_I3_I1[6]
.sym 46861 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 46862 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 46864 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 46865 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 46866 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 46867 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 46868 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 46869 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 46870 soc.cpu.alu_out_q[4]
.sym 46871 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 46872 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 46873 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 46874 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 46875 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 46876 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 46881 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 46883 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 46884 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 46886 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 46887 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 46888 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 46890 soc.cpu.pcpi_rs1[12]
.sym 46891 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 46892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 46893 soc.cpu.pcpi_rs2[12]
.sym 46895 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 46896 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 46897 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 46898 soc.cpu.pcpi_rs1[10]
.sym 46899 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 46900 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 46901 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 46902 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 46905 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 46906 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 46907 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 46908 soc.cpu.pcpi_rs2[11]
.sym 46909 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 46910 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 46913 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[8]
.sym 46915 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 46916 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 46917 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 46919 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 46921 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 46922 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 46923 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 46925 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[10]
.sym 46927 soc.cpu.pcpi_rs1[10]
.sym 46928 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 46929 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 46931 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[11]
.sym 46933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 46934 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 46935 soc.cpu.pcpi_rs2[11]
.sym 46937 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[12]
.sym 46939 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 46940 soc.cpu.pcpi_rs1[12]
.sym 46941 soc.cpu.pcpi_rs2[12]
.sym 46943 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[13]
.sym 46945 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 46946 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 46947 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 46949 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[14]
.sym 46951 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 46952 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 46953 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 46955 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[15]
.sym 46957 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 46958 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 46959 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 46963 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 46964 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 46965 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 46966 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 46967 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 46968 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 46969 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 46970 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 46974 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[22]
.sym 46975 soc.cpu.latched_stalu
.sym 46976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 46978 soc.cpu.instr_retirq
.sym 46980 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 46981 soc.cpu.reg_out[18]
.sym 46982 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 46983 soc.cpu.irq_pending[18]
.sym 46984 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 46985 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 46986 soc.cpu.alu_out_q[4]
.sym 46987 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46988 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 46989 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 46990 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 46991 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 46992 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 46993 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 46994 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 46995 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 46996 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 46997 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 46998 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 46999 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[15]
.sym 47004 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 47008 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 47010 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 47011 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 47012 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 47013 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 47014 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 47015 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 47016 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 47018 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 47019 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 47021 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 47022 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 47023 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 47024 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 47025 soc.cpu.pcpi_rs2[22]
.sym 47027 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 47028 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 47029 soc.cpu.pcpi_rs2[17]
.sym 47031 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 47032 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 47033 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 47034 soc.cpu.pcpi_rs1[22]
.sym 47035 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 47036 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[16]
.sym 47038 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 47039 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 47040 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 47042 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[17]
.sym 47044 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 47045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 47046 soc.cpu.pcpi_rs2[17]
.sym 47048 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[18]
.sym 47050 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 47051 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 47052 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 47054 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[19]
.sym 47056 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 47057 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 47058 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 47060 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[20]
.sym 47062 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 47063 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 47064 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 47066 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[21]
.sym 47068 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 47069 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 47070 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 47072 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[22]
.sym 47074 soc.cpu.pcpi_rs1[22]
.sym 47075 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 47076 soc.cpu.pcpi_rs2[22]
.sym 47078 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[23]
.sym 47080 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 47081 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 47082 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 47086 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 47087 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 47088 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 47089 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 47090 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 47091 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 47092 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 47093 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 47096 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 47097 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 47098 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 47101 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 47102 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 47103 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 47104 soc.cpu.instr_retirq
.sym 47105 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 47106 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 47107 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 47110 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47111 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 47112 soc.cpu.decoded_imm[14]
.sym 47113 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 47114 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 47115 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 47116 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 47117 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 47118 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47119 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 47120 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 47121 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 47122 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[23]
.sym 47128 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 47130 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 47131 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 47132 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 47133 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 47134 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 47135 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[31]
.sym 47136 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 47137 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 47141 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 47143 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 47144 soc.cpu.pcpi_rs2[26]
.sym 47145 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 47146 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 47147 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 47148 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 47149 soc.cpu.pcpi_rs1[26]
.sym 47150 soc.cpu.pcpi_rs1[25]
.sym 47152 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 47154 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 47155 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 47156 soc.cpu.pcpi_rs2[25]
.sym 47157 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 47158 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 47159 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[24]
.sym 47161 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 47162 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 47163 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 47165 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[25]
.sym 47167 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 47168 soc.cpu.pcpi_rs1[25]
.sym 47169 soc.cpu.pcpi_rs2[25]
.sym 47171 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[26]
.sym 47173 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 47174 soc.cpu.pcpi_rs1[26]
.sym 47175 soc.cpu.pcpi_rs2[26]
.sym 47177 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[27]
.sym 47179 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 47180 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 47181 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 47183 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[28]
.sym 47185 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 47186 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 47187 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 47189 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[29]
.sym 47191 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 47192 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 47193 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 47195 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[30]
.sym 47197 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 47198 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 47199 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 47201 $nextpnr_ICESTORM_LC_18$I3
.sym 47202 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[31]
.sym 47203 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 47204 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 47205 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[30]
.sym 47209 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 47210 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 47211 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 47212 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 47213 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 47214 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 47215 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 47216 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 47219 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 47221 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 47222 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 47224 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 47225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[3]
.sym 47226 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 47228 soc.cpu.pcpi_rs1[12]
.sym 47229 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 47230 soc.cpu.pcpi_rs1[10]
.sym 47231 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 47233 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 47234 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 47235 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 47236 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 47237 soc.cpu.alu_out_q[6]
.sym 47238 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 47239 soc.cpu.next_pc[24]
.sym 47240 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 47241 soc.cpu.decoded_imm_j[6]
.sym 47242 soc.cpu.reg_pc[16]
.sym 47243 soc.cpu.next_pc[27]
.sym 47244 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 47245 $nextpnr_ICESTORM_LC_18$I3
.sym 47250 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 47251 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47254 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 47256 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 47257 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 47259 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47260 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 47262 soc.cpu.latched_stalu
.sym 47263 soc.cpu.alu_out_q[6]
.sym 47264 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 47265 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[2]
.sym 47266 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47269 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 47272 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 47274 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47275 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 47276 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47279 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[2]
.sym 47280 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47281 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47286 $nextpnr_ICESTORM_LC_18$I3
.sym 47289 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47291 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 47292 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[2]
.sym 47295 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 47296 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47297 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 47301 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47303 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 47304 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[2]
.sym 47307 soc.cpu.alu_out_q[6]
.sym 47308 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 47309 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47310 soc.cpu.latched_stalu
.sym 47313 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 47314 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47315 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 47316 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47319 soc.cpu.alu_out_q[6]
.sym 47320 soc.cpu.latched_stalu
.sym 47321 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 47322 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 47325 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 47326 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 47327 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47328 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 47329 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 47330 clk$SB_IO_IN_$glb_clk
.sym 47331 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47332 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 47333 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 47334 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 47335 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 47336 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 47337 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 47338 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 47339 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 47341 iomem_wdata[21]
.sym 47343 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[24]
.sym 47344 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 47345 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 47348 soc.cpu.mem_la_wdata[2]
.sym 47349 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 47350 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 47351 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 47353 soc.cpu.cpuregs_raddr2[2]
.sym 47354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 47355 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 47356 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 47357 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 47358 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 47359 soc.cpu.decoded_imm_j[12]
.sym 47360 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 47361 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 47362 soc.cpu.reg_pc[27]
.sym 47363 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 47364 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 47365 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47366 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 47367 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 47373 soc.cpu.decoded_imm_j[8]
.sym 47376 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 47377 soc.cpu.decoded_imm_j[2]
.sym 47378 soc.cpu.decoded_imm_j[4]
.sym 47379 soc.cpu.decoded_imm_j[7]
.sym 47380 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47382 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 47383 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47384 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47386 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47390 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47392 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47393 soc.cpu.decoded_imm_j[3]
.sym 47395 soc.cpu.decoded_imm_j[1]
.sym 47397 soc.cpu.decoded_imm_j[5]
.sym 47401 soc.cpu.decoded_imm_j[6]
.sym 47405 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 47407 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 47408 soc.cpu.decoded_imm_j[1]
.sym 47411 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47413 soc.cpu.decoded_imm_j[2]
.sym 47414 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47415 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 47417 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47419 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47420 soc.cpu.decoded_imm_j[3]
.sym 47421 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47423 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 47425 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 47426 soc.cpu.decoded_imm_j[4]
.sym 47427 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47429 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 47431 soc.cpu.decoded_imm_j[5]
.sym 47432 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47433 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 47435 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47437 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 47438 soc.cpu.decoded_imm_j[6]
.sym 47439 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 47441 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 47443 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 47444 soc.cpu.decoded_imm_j[7]
.sym 47445 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47447 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 47449 soc.cpu.decoded_imm_j[8]
.sym 47450 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 47451 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 47455 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 47456 soc.cpu.reg_pc[27]
.sym 47457 soc.cpu.alu_out_SB_LUT4_O_9_I1[2]
.sym 47458 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 47459 soc.cpu.reg_pc[16]
.sym 47460 soc.cpu.alu_out_SB_LUT4_O_14_I2[2]
.sym 47461 soc.cpu.reg_pc[20]
.sym 47462 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 47466 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 47468 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 47470 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 47471 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 47474 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 47475 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 47476 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 47478 soc.cpu.pcpi_rs1[26]
.sym 47479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 47480 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 47481 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.sym 47482 soc.cpu.decoded_imm_j[19]
.sym 47483 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47484 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 47485 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 47486 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 47487 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 47488 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47489 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47490 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 47491 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 47496 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47498 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 47504 soc.cpu.decoded_imm_j[10]
.sym 47506 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 47510 soc.cpu.decoded_imm_j[15]
.sym 47511 soc.cpu.decoded_imm_j[9]
.sym 47513 soc.cpu.decoded_imm_j[16]
.sym 47515 soc.cpu.decoded_imm_j[14]
.sym 47516 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47518 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 47519 soc.cpu.decoded_imm_j[12]
.sym 47521 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 47524 soc.cpu.decoded_imm_j[13]
.sym 47525 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47526 soc.cpu.decoded_imm_j[11]
.sym 47527 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 47528 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 47530 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 47531 soc.cpu.decoded_imm_j[9]
.sym 47532 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 47534 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 47536 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 47537 soc.cpu.decoded_imm_j[10]
.sym 47538 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 47540 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 47542 soc.cpu.decoded_imm_j[11]
.sym 47543 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 47544 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 47546 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 47548 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 47549 soc.cpu.decoded_imm_j[12]
.sym 47550 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 47552 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 47554 soc.cpu.decoded_imm_j[13]
.sym 47555 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47556 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 47558 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 47560 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 47561 soc.cpu.decoded_imm_j[14]
.sym 47562 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 47564 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 47566 soc.cpu.decoded_imm_j[15]
.sym 47567 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 47568 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 47570 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 47572 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47573 soc.cpu.decoded_imm_j[16]
.sym 47574 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 47578 soc.cpu.alu_out_SB_LUT4_O_9_I1[3]
.sym 47579 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47580 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 47581 soc.cpu.next_pc[22]
.sym 47582 soc.cpu.next_pc[17]
.sym 47583 soc.cpu.next_pc[16]
.sym 47584 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 47585 soc.cpu.alu_out_q[22]
.sym 47589 soc.cpu.decoded_imm[14]
.sym 47591 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 47592 soc.cpu.decoded_imm_j[7]
.sym 47593 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 47594 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 47595 soc.cpu.irq_pending[25]
.sym 47596 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 47597 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 47598 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 47599 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 47600 soc.cpu.decoded_imm_j[10]
.sym 47601 soc.cpu.decoded_imm[4]
.sym 47602 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47603 soc.cpu.decoded_imm[14]
.sym 47604 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 47605 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 47606 soc.cpu.instr_bgeu
.sym 47607 soc.cpu.reg_out[29]
.sym 47608 soc.cpu.alu_out_SB_LUT4_O_14_I2[2]
.sym 47609 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47610 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 47611 soc.cpu.reg_out[28]
.sym 47612 soc.cpu.latched_stalu
.sym 47613 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47614 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 47622 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 47623 soc.cpu.decoded_imm_j[18]
.sym 47627 soc.cpu.decoded_imm_j[20]
.sym 47628 soc.cpu.decoded_imm_j[17]
.sym 47630 soc.cpu.decoded_imm_j[20]
.sym 47633 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47634 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47639 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 47642 soc.cpu.decoded_imm_j[19]
.sym 47644 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47645 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 47646 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 47648 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47651 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 47653 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 47654 soc.cpu.decoded_imm_j[17]
.sym 47655 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 47657 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 47659 soc.cpu.decoded_imm_j[18]
.sym 47660 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 47661 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 47663 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 47665 soc.cpu.decoded_imm_j[19]
.sym 47666 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47667 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 47669 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 47671 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 47672 soc.cpu.decoded_imm_j[20]
.sym 47673 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 47675 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 47677 soc.cpu.decoded_imm_j[20]
.sym 47678 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 47679 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 47681 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 47683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47684 soc.cpu.decoded_imm_j[20]
.sym 47685 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 47687 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 47689 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47690 soc.cpu.decoded_imm_j[20]
.sym 47691 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 47693 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 47695 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 47696 soc.cpu.decoded_imm_j[20]
.sym 47697 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 47701 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[2]
.sym 47702 soc.cpu.alu_out_q[17]
.sym 47703 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 47704 soc.cpu.next_pc[23]
.sym 47705 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47706 soc.cpu.alu_out_SB_LUT4_O_14_I1[0]
.sym 47707 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 47708 soc.cpu.alu_out_SB_LUT4_O_14_I2[3]
.sym 47713 soc.cpu.cpu_state[6]
.sym 47714 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 47715 soc.cpu.decoded_imm[1]
.sym 47716 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 47717 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 47718 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 47719 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 47720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 47721 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 47722 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 47723 soc.cpu.decoded_imm_j[20]
.sym 47724 soc.cpu.decoded_imm_j[9]
.sym 47725 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 47726 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 47727 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 47728 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 47729 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47730 soc.cpu.pcpi_rs2[22]
.sym 47731 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 47732 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[21]
.sym 47733 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 47734 soc.cpu.next_pc[27]
.sym 47735 soc.cpu.next_pc[24]
.sym 47736 soc.cpu.decoded_imm[11]
.sym 47737 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 47747 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47749 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 47751 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47752 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 47753 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 47754 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 47763 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47764 soc.cpu.decoded_imm_j[20]
.sym 47765 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 47768 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 47772 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 47774 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 47776 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 47777 soc.cpu.decoded_imm_j[20]
.sym 47778 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 47780 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 47782 soc.cpu.decoded_imm_j[20]
.sym 47783 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 47784 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 47786 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 47788 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 47789 soc.cpu.decoded_imm_j[20]
.sym 47790 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 47792 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 47794 soc.cpu.decoded_imm_j[20]
.sym 47795 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 47796 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 47798 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 47800 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47801 soc.cpu.decoded_imm_j[20]
.sym 47802 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 47804 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 47806 soc.cpu.decoded_imm_j[20]
.sym 47807 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 47808 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 47812 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 47813 soc.cpu.decoded_imm_j[20]
.sym 47814 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 47817 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 47818 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 47820 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 47821 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 47822 clk$SB_IO_IN_$glb_clk
.sym 47823 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47824 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[2]
.sym 47825 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 47826 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 47827 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47828 soc.cpu.next_pc[18]
.sym 47829 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47830 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[2]
.sym 47831 soc.cpu.next_pc[29]
.sym 47836 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 47837 soc.cpu.decoded_imm_j[11]
.sym 47838 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47839 soc.cpu.decoded_imm_j[14]
.sym 47840 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 47841 soc.cpu.decoded_imm_j[1]
.sym 47842 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47843 soc.cpu.decoded_imm[22]
.sym 47844 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47845 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 47846 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 47847 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 47848 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 47849 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[26]
.sym 47850 soc.cpu.decoded_imm_j[20]
.sym 47851 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[27]
.sym 47852 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47853 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 47854 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 47855 soc.cpu.decoded_imm_j[12]
.sym 47856 soc.cpu.reg_pc[30]
.sym 47857 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 47858 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 47859 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 47865 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 47867 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 47869 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 47872 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47875 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 47876 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[15]
.sym 47877 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[28]
.sym 47878 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47880 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 47883 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 47884 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47885 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 47886 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 47887 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[2]
.sym 47889 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[22]
.sym 47891 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 47892 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[21]
.sym 47893 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47894 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47895 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 47898 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 47899 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[22]
.sym 47900 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47901 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 47904 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 47905 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[2]
.sym 47907 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 47910 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47911 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 47912 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[15]
.sym 47913 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 47916 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 47917 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47918 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 47919 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[21]
.sym 47922 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 47923 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 47924 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 47925 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[28]
.sym 47928 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 47929 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 47930 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 47934 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 47935 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 47937 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 47941 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 47942 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 47943 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 47944 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 47945 clk$SB_IO_IN_$glb_clk
.sym 47946 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47947 soc.cpu.next_pc[26]
.sym 47948 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 47949 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[2]
.sym 47950 soc.cpu.next_pc[28]
.sym 47951 soc.cpu.next_pc[27]
.sym 47952 soc.cpu.decoded_imm[11]
.sym 47953 soc.cpu.next_pc[21]
.sym 47954 soc.cpu.next_pc[30]
.sym 47960 soc.cpu.latched_stalu
.sym 47961 soc.cpu.reg_out[18]
.sym 47963 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 47964 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 47965 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 47966 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 47967 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 47968 soc.cpu.latched_stalu
.sym 47969 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 47970 soc.cpu.cpu_state[4]
.sym 47971 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 47973 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 47974 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47976 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 47977 soc.cpu.instr_auipc
.sym 47978 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 47979 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 47980 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 47981 soc.cpu.cpuregs_waddr[1]
.sym 47982 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 47988 soc.cpu.latched_stalu
.sym 47990 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 47992 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[2]
.sym 47993 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 47995 soc.cpu.instr_auipc
.sym 47996 soc.cpu.latched_stalu
.sym 47997 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 47998 soc.cpu.alu_out_q[24]
.sym 47999 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48000 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 48003 soc.cpu.reg_out[24]
.sym 48005 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48006 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 48007 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48009 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[26]
.sym 48011 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[27]
.sym 48013 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 48014 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48016 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[24]
.sym 48017 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 48019 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48021 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48022 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 48023 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 48024 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[27]
.sym 48027 soc.cpu.alu_out_q[24]
.sym 48028 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 48029 soc.cpu.latched_stalu
.sym 48030 soc.cpu.reg_out[24]
.sym 48033 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 48034 soc.cpu.instr_auipc
.sym 48035 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 48036 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48039 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48041 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 48042 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[2]
.sym 48045 soc.cpu.latched_stalu
.sym 48046 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48047 soc.cpu.reg_out[24]
.sym 48048 soc.cpu.alu_out_q[24]
.sym 48051 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48053 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 48054 soc.cpu.reg_out[24]
.sym 48057 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 48058 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 48059 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 48060 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[26]
.sym 48063 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[24]
.sym 48064 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 48065 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 48066 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 48067 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 48068 clk$SB_IO_IN_$glb_clk
.sym 48069 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 48070 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 48071 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[2]
.sym 48072 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48073 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 48074 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 48075 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.sym 48076 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 48077 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 48079 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 48082 soc.cpu.latched_stalu
.sym 48083 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 48084 soc.cpu.alu_out_q[24]
.sym 48085 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 48086 soc.cpu.reg_out[30]
.sym 48088 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 48089 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 48090 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 48091 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 48092 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 48093 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 48094 soc.cpu.latched_stalu
.sym 48095 soc.cpu.decoded_imm[14]
.sym 48096 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 48097 soc.cpu.decoded_imm[0]
.sym 48098 soc.cpu.instr_bgeu
.sym 48099 soc.cpu.reg_out[28]
.sym 48100 soc.cpu.reg_out[29]
.sym 48101 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 48103 soc.cpu.latched_stalu
.sym 48104 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 48105 soc.cpu.decoded_imm[12]
.sym 48112 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 48114 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 48116 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 48119 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 48120 soc.cpu.cpu_state[1]
.sym 48121 soc.cpu.cpuregs.wen_SB_LUT4_O_I1[0]
.sym 48122 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 48123 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 48124 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 48125 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 48126 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 48127 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48128 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[2]
.sym 48129 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48130 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 48134 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 48135 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 48136 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 48138 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 48141 soc.cpu.cpuregs_waddr[1]
.sym 48144 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 48145 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 48146 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 48151 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48152 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 48153 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 48156 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 48157 soc.cpu.cpuregs_waddr[1]
.sym 48158 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 48159 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 48162 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 48163 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 48164 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 48169 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 48174 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 48175 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 48177 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 48180 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48181 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[2]
.sym 48183 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 48186 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 48188 soc.cpu.cpuregs.wen_SB_LUT4_O_I1[0]
.sym 48189 soc.cpu.cpu_state[1]
.sym 48190 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 48191 clk$SB_IO_IN_$glb_clk
.sym 48192 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48193 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 48194 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 48195 soc.cpu.next_pc[25]
.sym 48196 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 48197 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[2]
.sym 48198 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 48199 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[2]
.sym 48200 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 48205 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 48206 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 48207 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 48208 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 48209 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 48210 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 48211 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 48212 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 48213 soc.cpu.cpu_state[6]
.sym 48216 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 48219 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 48221 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 48222 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 48224 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 48225 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 48234 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48235 soc.cpu.decoded_imm_j[14]
.sym 48236 soc.cpu.instr_jal
.sym 48237 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48240 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48241 soc.cpu.cpuregs_waddr[2]
.sym 48242 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 48243 soc.cpu.cpuregs_waddr[4]
.sym 48244 soc.cpu.cpuregs_waddr[0]
.sym 48245 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48246 soc.cpu.decoded_imm_j[13]
.sym 48247 soc.cpu.cpuregs_waddr[3]
.sym 48248 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48249 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 48250 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48251 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I3[3]
.sym 48253 soc.cpu.instr_auipc
.sym 48254 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[2]
.sym 48255 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 48257 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I3[3]
.sym 48260 soc.cpu.decoded_imm_j[12]
.sym 48261 soc.cpu.instr_auipc
.sym 48267 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 48268 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48274 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48275 soc.cpu.instr_auipc
.sym 48276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 48279 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48280 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I3[3]
.sym 48281 soc.cpu.instr_jal
.sym 48282 soc.cpu.decoded_imm_j[13]
.sym 48285 soc.cpu.decoded_imm_j[12]
.sym 48286 soc.cpu.instr_jal
.sym 48287 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 48288 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48291 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 48292 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 48293 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[2]
.sym 48297 soc.cpu.cpuregs_waddr[0]
.sym 48298 soc.cpu.cpuregs_waddr[3]
.sym 48299 soc.cpu.cpuregs_waddr[2]
.sym 48300 soc.cpu.cpuregs_waddr[4]
.sym 48303 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48304 soc.cpu.decoded_imm_j[14]
.sym 48305 soc.cpu.instr_jal
.sym 48306 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I3[3]
.sym 48309 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48310 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48312 soc.cpu.instr_auipc
.sym 48313 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 48314 clk$SB_IO_IN_$glb_clk
.sym 48315 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 48317 soc.cpu.decoded_imm[0]
.sym 48319 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 48324 soc.cpu.decoded_imm_j[13]
.sym 48325 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 48328 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48330 soc.cpu.cpuregs_waddr[0]
.sym 48331 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48332 soc.cpu.cpuregs_waddr[3]
.sym 48333 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 48334 soc.cpu.cpu_state[1]
.sym 48335 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 48336 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48338 soc.cpu.latched_is_lh
.sym 48339 soc.cpu.decoded_imm_j[14]
.sym 48340 $PACKER_GND_NET
.sym 48346 soc.cpu.decoded_imm_j[12]
.sym 48358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48362 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 48368 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 48370 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 48373 soc.cpu.cpu_state[3]
.sym 48378 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 48379 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 48382 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48383 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 48384 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 48388 soc.cpu.instr_auipc
.sym 48390 soc.cpu.instr_auipc
.sym 48391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48392 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 48420 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 48421 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 48422 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 48423 soc.cpu.cpu_state[3]
.sym 48426 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 48427 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 48428 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 48436 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 48437 clk$SB_IO_IN_$glb_clk
.sym 48438 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48448 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 48451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 48452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48453 soc.cpu.pcpi_rs1[26]
.sym 48454 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 48455 soc.cpu.instr_jal
.sym 48459 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 48460 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 48461 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 48462 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48465 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 48577 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 48579 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 48582 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 48810 clk$SB_IO_IN
.sym 48881 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 48882 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 48895 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 48929 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[8]
.sym 48931 soc.cpu.next_pc[22]
.sym 49036 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 49037 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 49038 soc.spimemio.rd_addr[12]
.sym 49039 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 49040 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
.sym 49041 soc.spimemio.rd_addr[16]
.sym 49042 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 49043 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 49046 soc.cpu.next_pc[23]
.sym 49047 soc.cpu.next_pc[17]
.sym 49052 flash_clk_SB_LUT4_I0_O[2]
.sym 49054 iomem_addr[5]
.sym 49055 iomem_wdata[2]
.sym 49058 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 49070 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 49080 iomem_addr[16]
.sym 49082 iomem_addr[5]
.sym 49087 iomem_wdata[2]
.sym 49093 soc.spimemio.rd_addr[16]
.sym 49095 iomem_addr[22]
.sym 49096 iomem_addr[20]
.sym 49098 iomem_addr[6]
.sym 49101 iomem_addr[14]
.sym 49102 iomem_addr[6]
.sym 49195 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 49196 soc.spimemio.rd_addr[9]
.sym 49197 soc.spimemio.rd_valid_SB_LUT4_I3_1_I0[1]
.sym 49198 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 49199 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[3]
.sym 49200 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[2]
.sym 49201 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 49202 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
.sym 49205 $PACKER_VCC_NET
.sym 49206 soc.cpu.next_pc[7]
.sym 49207 flash_clk_SB_LUT4_I0_O[3]
.sym 49208 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 49210 iomem_addr[3]
.sym 49211 iomem_addr[10]
.sym 49212 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 49215 flash_clk_SB_LUT4_I0_O[3]
.sym 49218 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 49219 soc.spimemio.rd_addr[2]
.sym 49220 iomem_addr[12]
.sym 49221 iomem_addr[7]
.sym 49222 soc.memory.wen[0]
.sym 49224 iomem_addr[8]
.sym 49226 iomem_addr[9]
.sym 49227 iomem_addr[8]
.sym 49229 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 49230 iomem_addr[2]
.sym 49254 soc.cpu.trap_SB_LUT4_I2_O
.sym 49258 iomem_addr[2]
.sym 49266 soc.cpu.mem_la_wdata[2]
.sym 49294 soc.cpu.mem_la_wdata[2]
.sym 49312 iomem_addr[2]
.sym 49315 soc.cpu.trap_SB_LUT4_I2_O
.sym 49316 clk$SB_IO_IN_$glb_clk
.sym 49320 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 49321 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[3]
.sym 49322 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 49323 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 49324 soc.spimemio.rd_addr[2]
.sym 49325 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 49328 soc.cpu.next_pc[28]
.sym 49330 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 49332 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 49333 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 49334 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 49335 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 49340 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 49344 soc.memory.wen[1]
.sym 49346 $PACKER_VCC_NET
.sym 49348 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 49360 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 49362 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 49363 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 49366 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 49368 iomem_addr[5]
.sym 49373 iomem_addr[6]
.sym 49378 iomem_addr[4]
.sym 49381 iomem_addr[7]
.sym 49382 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 49385 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 49386 iomem_addr[9]
.sym 49387 iomem_addr[8]
.sym 49388 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 49389 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 49390 iomem_addr[3]
.sym 49391 $nextpnr_ICESTORM_LC_15$O
.sym 49393 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 49397 soc.memory.cs_0_SB_CARRY_I1_CO[2]
.sym 49400 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 49401 iomem_addr[3]
.sym 49403 soc.memory.cs_0_SB_CARRY_I1_CO[3]
.sym 49405 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 49407 iomem_addr[4]
.sym 49409 soc.memory.cs_0_SB_CARRY_I1_CO[4]
.sym 49412 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 49413 iomem_addr[5]
.sym 49415 soc.memory.cs_0_SB_CARRY_I1_CO[5]
.sym 49418 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 49419 iomem_addr[6]
.sym 49421 soc.memory.cs_0_SB_CARRY_I1_CO[6]
.sym 49423 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 49425 iomem_addr[7]
.sym 49427 soc.memory.cs_0_SB_CARRY_I1_CO[7]
.sym 49429 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 49431 iomem_addr[8]
.sym 49433 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 49436 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 49437 iomem_addr[9]
.sym 49442 soc.memory.wen[0]
.sym 49444 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 49447 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[0]
.sym 49448 soc.memory.wen[1]
.sym 49452 soc.cpu.next_pc[25]
.sym 49455 $PACKER_GND_NET
.sym 49456 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 49458 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 49461 iomem_addr[23]
.sym 49463 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 49464 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 49465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 49466 iomem_addr[24]
.sym 49467 iomem_wstrb[0]
.sym 49468 iomem_addr[11]
.sym 49469 iomem_addr[17]
.sym 49470 iomem_addr[25]
.sym 49471 iomem_addr[16]
.sym 49472 soc.memory.wen[1]
.sym 49473 iomem_addr[5]
.sym 49474 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 49475 iomem_wdata[4]
.sym 49477 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 49482 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 49483 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 49484 iomem_addr[11]
.sym 49490 iomem_addr[12]
.sym 49491 iomem_addr[13]
.sym 49494 iomem_addr[10]
.sym 49495 iomem_addr[17]
.sym 49496 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 49501 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 49502 iomem_addr[15]
.sym 49506 $PACKER_VCC_NET
.sym 49508 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 49510 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 49511 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 49512 iomem_addr[14]
.sym 49513 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 49514 soc.memory.cs_0_SB_CARRY_I1_CO[9]
.sym 49517 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 49518 iomem_addr[10]
.sym 49520 soc.memory.cs_0_SB_CARRY_I1_CO[10]
.sym 49523 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 49524 iomem_addr[11]
.sym 49526 soc.memory.cs_0_SB_CARRY_I1_CO[11]
.sym 49528 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 49530 iomem_addr[12]
.sym 49532 soc.memory.cs_0_SB_CARRY_I1_CO[12]
.sym 49535 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 49536 iomem_addr[13]
.sym 49538 soc.memory.cs_0_SB_CARRY_I1_CO[13]
.sym 49540 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 49542 iomem_addr[14]
.sym 49544 soc.memory.cs_0_SB_CARRY_I1_CO[14]
.sym 49546 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 49548 iomem_addr[15]
.sym 49550 soc.memory.cs_0_SB_CARRY_I1_CO[15]
.sym 49552 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 49556 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 49558 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 49559 $PACKER_VCC_NET
.sym 49560 iomem_addr[17]
.sym 49564 led1$SB_IO_OUT
.sym 49565 gpio[6]
.sym 49566 gpio[7]
.sym 49567 gpio[4]
.sym 49568 gpio[5]
.sym 49571 gpio[0]
.sym 49574 soc.cpu.next_pc[13]
.sym 49576 iomem_wdata[2]
.sym 49577 iomem_addr[5]
.sym 49581 iomem_wstrb[1]
.sym 49582 iomem_addr[10]
.sym 49586 iomem_wdata[14]
.sym 49588 iomem_addr[15]
.sym 49589 iomem_addr[19]
.sym 49590 iomem_wdata[3]
.sym 49591 iomem_addr[21]
.sym 49592 iomem_addr[22]
.sym 49593 iomem_addr[20]
.sym 49595 soc.cpu.pcpi_rs1[6]
.sym 49596 iomem_wdata[11]
.sym 49597 iomem_addr[19]
.sym 49598 iomem_addr[14]
.sym 49599 iomem_addr[6]
.sym 49600 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 49607 iomem_addr[21]
.sym 49609 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 49610 iomem_addr[22]
.sym 49612 iomem_ready_SB_LUT4_I3_I1[0]
.sym 49613 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 49617 iomem_addr[20]
.sym 49618 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 49619 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 49621 iomem_addr[19]
.sym 49622 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 49626 iomem_addr[24]
.sym 49630 iomem_addr[25]
.sym 49631 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 49632 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 49633 iomem_addr[18]
.sym 49637 soc.memory.cs_0_SB_CARRY_I1_CO[17]
.sym 49639 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 49641 iomem_addr[18]
.sym 49643 soc.memory.cs_0_SB_CARRY_I1_CO[18]
.sym 49646 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 49647 iomem_addr[19]
.sym 49649 soc.memory.cs_0_SB_CARRY_I1_CO[19]
.sym 49651 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 49653 iomem_addr[20]
.sym 49655 soc.memory.cs_0_SB_CARRY_I1_CO[20]
.sym 49657 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 49659 iomem_addr[21]
.sym 49661 soc.memory.cs_0_SB_CARRY_I1_CO[21]
.sym 49664 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 49665 iomem_addr[22]
.sym 49667 soc.memory.cs_0_SB_CARRY_I1_CO[22]
.sym 49669 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 49673 soc.memory.cs_0_SB_CARRY_I1_CO[23]
.sym 49675 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 49677 iomem_addr[24]
.sym 49679 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 49682 iomem_ready_SB_LUT4_I3_I1[0]
.sym 49683 iomem_addr[25]
.sym 49687 gpio[11]
.sym 49690 gpio[13]
.sym 49691 gpio[10]
.sym 49697 soc.cpu.next_pc[29]
.sym 49698 soc.cpu.next_pc[21]
.sym 49699 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 49703 iomem_addr[10]
.sym 49704 iomem_addr[3]
.sym 49707 iomem_addr[13]
.sym 49708 iomem_wdata[27]
.sym 49709 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 49711 iomem_addr[8]
.sym 49712 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 49713 iomem_addr[7]
.sym 49714 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 49715 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 49716 iomem_addr[12]
.sym 49717 iomem_addr[2]
.sym 49718 iomem_addr[9]
.sym 49719 iomem_addr[18]
.sym 49720 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 49721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 49722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 49723 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 49728 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 49747 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 49748 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 49751 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 49752 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 49753 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 49754 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 49755 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 49757 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 49760 soc.memory.cs_0_SB_CARRY_I1_CO[25]
.sym 49762 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 49766 soc.memory.cs_0_SB_CARRY_I1_CO[26]
.sym 49769 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 49772 soc.memory.cs_0_SB_CARRY_I1_CO[27]
.sym 49775 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 49778 soc.memory.cs_0_SB_CARRY_I1_CO[28]
.sym 49780 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 49784 soc.memory.cs_0_SB_CARRY_I1_CO[29]
.sym 49787 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 49790 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 49793 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 49797 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 49798 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 49799 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 49800 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 49810 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 49811 iomem_addr[4]
.sym 49812 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 49813 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 49814 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 49815 iomem_addr[6]
.sym 49816 iomem_addr[8]
.sym 49817 iomem_addr[7]
.sym 49820 soc.cpu.next_pc[30]
.sym 49822 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 49823 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 49826 iomem_wdata[13]
.sym 49828 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 49834 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 49835 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 49836 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 49837 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 49838 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[2]
.sym 49839 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 49840 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 49841 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 49842 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[4]
.sym 49843 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 49844 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[5]
.sym 49845 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 49853 soc.cpu.trap_SB_LUT4_I2_O
.sym 49859 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 49860 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 49861 soc.cpu.pcpi_rs2[11]
.sym 49872 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 49875 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 49877 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[3]
.sym 49880 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 49882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 49892 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 49896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 49897 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 49898 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 49899 soc.cpu.pcpi_rs2[11]
.sym 49908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 49909 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[3]
.sym 49911 soc.cpu.pcpi_rs2[11]
.sym 49914 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 49915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 49916 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[3]
.sym 49917 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 49927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 49928 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 49929 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 49930 soc.cpu.trap_SB_LUT4_I2_O
.sym 49931 clk$SB_IO_IN_$glb_clk
.sym 49935 iomem_addr[12]
.sym 49936 iomem_addr[9]
.sym 49937 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 49940 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 49944 soc.cpu.next_pc[6]
.sym 49945 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 49947 iomem_wdata[27]
.sym 49949 soc.cpu.pcpi_rs2[11]
.sym 49951 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 49953 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 49954 iomem_addr[4]
.sym 49955 iomem_wdata[11]
.sym 49956 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 49957 iomem_addr[5]
.sym 49958 iomem_addr[24]
.sym 49959 iomem_wdata[4]
.sym 49960 iomem_addr[17]
.sym 49961 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[10]
.sym 49962 iomem_addr[16]
.sym 49963 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 49964 iomem_addr[11]
.sym 49965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 49966 iomem_addr[25]
.sym 49967 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 49968 soc.cpu.next_pc[3]
.sym 49974 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 49978 soc.cpu.pcpi_rs1[10]
.sym 49980 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 49982 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[0]
.sym 49983 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[1]
.sym 49985 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[3]
.sym 49987 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 49992 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 49994 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[8]
.sym 49995 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 49996 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 50001 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 50004 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 50005 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11]
.sym 50019 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[8]
.sym 50020 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 50021 soc.cpu.pcpi_rs1[10]
.sym 50022 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 50025 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 50026 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 50027 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[0]
.sym 50028 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 50031 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 50032 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 50033 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[3]
.sym 50034 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 50043 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11]
.sym 50044 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 50045 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 50046 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 50049 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 50050 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 50051 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 50052 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[1]
.sym 50053 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50054 clk$SB_IO_IN_$glb_clk
.sym 50056 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 50057 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 50058 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 50059 iomem_wdata[8]
.sym 50060 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 50061 iomem_wdata[25]
.sym 50062 iomem_wdata[6]
.sym 50063 iomem_wdata[9]
.sym 50066 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 50068 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50069 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 50071 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 50073 iomem_wdata[10]
.sym 50074 iomem_wdata[0]
.sym 50076 iomem_wdata[4]
.sym 50079 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 50080 iomem_addr[15]
.sym 50081 iomem_addr[19]
.sym 50082 iomem_addr[14]
.sym 50083 iomem_addr[22]
.sym 50084 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6]
.sym 50085 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50086 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 50087 iomem_addr[21]
.sym 50088 soc.cpu.pcpi_rs1[6]
.sym 50089 iomem_addr[20]
.sym 50090 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 50091 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11]
.sym 50097 soc.cpu.next_pc[8]
.sym 50098 soc.cpu.next_pc[2]
.sym 50101 soc.cpu.next_pc[4]
.sym 50103 soc.cpu.next_pc[9]
.sym 50113 soc.cpu.next_pc[7]
.sym 50117 soc.cpu.next_pc[6]
.sym 50119 soc.cpu.mem_la_firstword_xfer
.sym 50120 soc.cpu.next_pc[5]
.sym 50128 soc.cpu.next_pc[3]
.sym 50129 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 50131 soc.cpu.next_pc[2]
.sym 50132 soc.cpu.mem_la_firstword_xfer
.sym 50135 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 50137 soc.cpu.next_pc[3]
.sym 50139 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 50141 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 50144 soc.cpu.next_pc[4]
.sym 50145 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 50147 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 50150 soc.cpu.next_pc[5]
.sym 50151 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 50153 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 50156 soc.cpu.next_pc[6]
.sym 50157 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 50159 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 50161 soc.cpu.next_pc[7]
.sym 50163 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 50165 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 50168 soc.cpu.next_pc[8]
.sym 50169 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 50171 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 50173 soc.cpu.next_pc[9]
.sym 50175 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 50179 iomem_addr[24]
.sym 50180 iomem_addr[17]
.sym 50181 iomem_addr[16]
.sym 50182 iomem_addr[11]
.sym 50183 iomem_addr[25]
.sym 50184 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 50185 iomem_addr[15]
.sym 50186 iomem_addr[14]
.sym 50188 iomem_wdata[25]
.sym 50189 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 50191 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 50192 iomem_wdata[6]
.sym 50193 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 50195 soc.cpu.pcpi_rs2[25]
.sym 50196 iomem_wdata[9]
.sym 50199 soc.cpu.trap_SB_LUT4_I2_O
.sym 50202 soc.cpu.decoded_imm[4]
.sym 50203 iomem_addr[18]
.sym 50204 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 50205 soc.cpu.mem_la_firstword_xfer
.sym 50206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 50207 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 50208 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 50209 soc.cpu.next_pc[16]
.sym 50210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 50211 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50213 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 50214 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 50215 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 50226 soc.cpu.next_pc[10]
.sym 50227 soc.cpu.next_pc[16]
.sym 50235 soc.cpu.next_pc[11]
.sym 50240 soc.cpu.next_pc[12]
.sym 50241 soc.cpu.next_pc[15]
.sym 50248 soc.cpu.next_pc[17]
.sym 50249 soc.cpu.next_pc[13]
.sym 50250 soc.cpu.next_pc[14]
.sym 50252 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 50255 soc.cpu.next_pc[10]
.sym 50256 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 50258 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 50260 soc.cpu.next_pc[11]
.sym 50262 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 50264 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 50267 soc.cpu.next_pc[12]
.sym 50268 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 50270 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 50272 soc.cpu.next_pc[13]
.sym 50274 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 50276 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 50278 soc.cpu.next_pc[14]
.sym 50280 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 50282 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 50285 soc.cpu.next_pc[15]
.sym 50286 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 50288 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 50290 soc.cpu.next_pc[16]
.sym 50292 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 50294 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 50297 soc.cpu.next_pc[17]
.sym 50298 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 50302 iomem_addr[19]
.sym 50303 iomem_addr[22]
.sym 50304 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50305 iomem_addr[21]
.sym 50306 iomem_addr[20]
.sym 50307 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 50308 iomem_addr[18]
.sym 50309 iomem_addr[23]
.sym 50312 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 50313 soc.cpu.next_pc[18]
.sym 50314 soc.cpu.pcpi_rs1[25]
.sym 50315 iomem_addr[15]
.sym 50316 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 50317 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 50319 iomem_addr[14]
.sym 50321 soc.cpu.instr_retirq
.sym 50322 iomem_wdata[5]
.sym 50324 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50325 iomem_addr[16]
.sym 50326 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 50327 soc.cpu.next_pc[15]
.sym 50328 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 50329 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 50330 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 50331 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 50332 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 50333 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 50334 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 50335 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 50336 soc.cpu.next_pc[14]
.sym 50337 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 50338 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 50350 soc.cpu.next_pc[20]
.sym 50353 soc.cpu.next_pc[24]
.sym 50360 soc.cpu.next_pc[22]
.sym 50361 soc.cpu.next_pc[23]
.sym 50363 soc.cpu.next_pc[21]
.sym 50366 soc.cpu.next_pc[18]
.sym 50367 soc.cpu.next_pc[25]
.sym 50370 soc.cpu.next_pc[19]
.sym 50375 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 50377 soc.cpu.next_pc[18]
.sym 50379 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 50381 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 50383 soc.cpu.next_pc[19]
.sym 50385 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 50387 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 50389 soc.cpu.next_pc[20]
.sym 50391 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 50393 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 50395 soc.cpu.next_pc[21]
.sym 50397 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 50399 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 50401 soc.cpu.next_pc[22]
.sym 50403 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 50405 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 50407 soc.cpu.next_pc[23]
.sym 50409 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 50411 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 50413 soc.cpu.next_pc[24]
.sym 50415 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 50417 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 50420 soc.cpu.next_pc[25]
.sym 50421 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 50425 iomem_addr[29]
.sym 50426 iomem_addr[30]
.sym 50427 iomem_addr[26]
.sym 50428 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 50429 iomem_addr[28]
.sym 50430 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 50431 iomem_addr[27]
.sym 50432 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 50435 soc.cpu.next_pc[22]
.sym 50436 soc.cpu.next_pc[26]
.sym 50437 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 50438 iomem_addr[18]
.sym 50439 soc.cpu.next_pc[24]
.sym 50440 soc.cpu.decoded_imm[23]
.sym 50441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 50442 iomem_addr[23]
.sym 50443 iomem_wdata[14]
.sym 50444 iomem_wdata[12]
.sym 50445 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 50446 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 50448 soc.cpu.decoded_imm[19]
.sym 50450 iomem_wdata[4]
.sym 50451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 50452 soc.cpu.next_pc[3]
.sym 50453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 50454 soc.cpu.reg_out[31]
.sym 50455 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 50456 soc.cpu.next_pc[19]
.sym 50457 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 50458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[3]
.sym 50459 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 50460 soc.cpu.decoded_imm[0]
.sym 50461 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 50467 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 50468 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50471 soc.cpu.reg_out[15]
.sym 50475 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50476 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 50478 soc.cpu.reg_out[31]
.sym 50479 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[29]
.sym 50486 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 50487 soc.cpu.next_pc[28]
.sym 50488 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 50489 soc.cpu.next_pc[26]
.sym 50492 soc.cpu.next_pc[29]
.sym 50494 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 50495 soc.cpu.next_pc[30]
.sym 50497 soc.cpu.next_pc[27]
.sym 50498 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 50500 soc.cpu.next_pc[26]
.sym 50502 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 50504 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 50506 soc.cpu.next_pc[27]
.sym 50508 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 50510 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 50512 soc.cpu.next_pc[28]
.sym 50514 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 50516 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 50519 soc.cpu.next_pc[29]
.sym 50520 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 50522 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 50525 soc.cpu.next_pc[30]
.sym 50526 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 50529 soc.cpu.reg_out[31]
.sym 50530 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50531 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 50532 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 50535 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 50536 soc.cpu.reg_out[15]
.sym 50537 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50541 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 50542 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 50543 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 50544 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[29]
.sym 50545 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50546 clk$SB_IO_IN_$glb_clk
.sym 50549 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 50550 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 50551 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 50552 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 50553 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 50554 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 50555 iomem_ready_SB_LUT4_I3_I1[6]
.sym 50558 soc.cpu.next_pc[23]
.sym 50559 soc.cpu.next_pc[17]
.sym 50560 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 50561 soc.cpu.decoded_imm[16]
.sym 50562 soc.cpu.trap_SB_LUT4_I2_O
.sym 50563 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 50565 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50568 iomem_wdata[13]
.sym 50569 soc.cpu.trap_SB_LUT4_I2_O
.sym 50570 soc.cpu.decoded_imm[18]
.sym 50572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[1]
.sym 50573 soc.cpu.alu_out_q[14]
.sym 50574 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 50575 soc.cpu.decoded_imm[11]
.sym 50576 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 50578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 50579 soc.cpu.pcpi_rs1[26]
.sym 50580 soc.cpu.pcpi_rs1[6]
.sym 50581 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 50582 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 50589 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 50590 soc.cpu.cpu_state[6]
.sym 50591 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 50593 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50597 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 50599 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 50601 soc.cpu.latched_stalu
.sym 50603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 50606 soc.cpu.reg_out[14]
.sym 50607 soc.cpu.alu_out_q[4]
.sym 50608 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 50611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 50612 soc.cpu.reg_out[7]
.sym 50613 soc.cpu.reg_out[13]
.sym 50614 soc.cpu.reg_out[4]
.sym 50615 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 50616 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 50617 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 50618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[3]
.sym 50619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 50622 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 50623 soc.cpu.reg_out[7]
.sym 50624 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50628 soc.cpu.cpu_state[6]
.sym 50629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[3]
.sym 50630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 50631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 50634 soc.cpu.alu_out_q[4]
.sym 50635 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 50636 soc.cpu.reg_out[4]
.sym 50637 soc.cpu.latched_stalu
.sym 50640 soc.cpu.reg_out[13]
.sym 50641 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 50643 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50646 soc.cpu.reg_out[4]
.sym 50648 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50649 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 50652 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 50654 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 50658 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50659 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 50660 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 50664 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 50665 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50666 soc.cpu.reg_out[14]
.sym 50669 clk$SB_IO_IN_$glb_clk
.sym 50670 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50671 soc.cpu.reg_out[13]
.sym 50672 soc.cpu.next_pc[3]
.sym 50673 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 50674 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[2]
.sym 50675 soc.cpu.reg_out[9]
.sym 50676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 50677 soc.cpu.reg_out[18]
.sym 50678 soc.cpu.reg_out[7]
.sym 50681 $PACKER_VCC_NET
.sym 50683 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 50684 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 50685 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 50687 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 50689 soc.cpu.pcpi_rs2[25]
.sym 50690 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 50691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 50693 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 50694 iomem_wstrb[0]
.sym 50695 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 50696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 50697 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 50698 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 50699 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 50700 soc.cpu.reg_out[4]
.sym 50701 soc.cpu.next_pc[16]
.sym 50702 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 50703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 50704 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 50705 soc.cpu.decoded_imm[3]
.sym 50706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 50713 soc.cpu.reg_out[14]
.sym 50716 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[2]
.sym 50717 soc.cpu.reg_out[15]
.sym 50720 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 50721 soc.cpu.reg_out[14]
.sym 50725 soc.cpu.latched_stalu
.sym 50726 soc.cpu.alu_out_q[15]
.sym 50728 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 50729 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 50731 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 50732 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50733 soc.cpu.alu_out_q[14]
.sym 50737 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 50738 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 50739 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[2]
.sym 50740 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50741 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 50742 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 50745 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 50746 soc.cpu.reg_out[15]
.sym 50747 soc.cpu.latched_stalu
.sym 50748 soc.cpu.alu_out_q[15]
.sym 50751 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 50752 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 50754 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 50757 soc.cpu.latched_stalu
.sym 50758 soc.cpu.alu_out_q[15]
.sym 50759 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50760 soc.cpu.reg_out[15]
.sym 50763 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 50764 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 50766 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[2]
.sym 50769 soc.cpu.reg_out[14]
.sym 50770 soc.cpu.alu_out_q[14]
.sym 50771 soc.cpu.latched_stalu
.sym 50772 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 50775 soc.cpu.reg_out[14]
.sym 50776 soc.cpu.latched_stalu
.sym 50777 soc.cpu.alu_out_q[14]
.sym 50778 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 50782 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 50784 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 50787 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 50788 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 50790 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[2]
.sym 50792 clk$SB_IO_IN_$glb_clk
.sym 50794 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 50795 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 50796 soc.cpu.alu_out_q[2]
.sym 50797 soc.cpu.alu_out_q[6]
.sym 50798 soc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.sym 50799 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 50800 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 50801 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 50804 soc.cpu.next_pc[28]
.sym 50805 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 50807 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50808 soc.cpu.next_pc[9]
.sym 50809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 50813 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 50814 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 50815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[2]
.sym 50816 soc.cpu.latched_stalu
.sym 50817 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 50818 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 50820 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 50821 soc.cpu.reg_pc[27]
.sym 50822 soc.cpu.mem_la_wdata[2]
.sym 50823 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 50824 soc.cpu.reg_out[3]
.sym 50825 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 50826 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 50827 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 50828 soc.cpu.reg_out[26]
.sym 50829 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 50835 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 50836 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 50838 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 50840 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 50842 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 50843 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 50844 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 50846 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 50847 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 50848 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 50850 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 50852 soc.cpu.pcpi_rs1[6]
.sym 50855 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 50856 $PACKER_VCC_NET
.sym 50857 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 50858 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 50864 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 50867 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 50869 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 50870 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 50871 $PACKER_VCC_NET
.sym 50873 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 50875 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 50876 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 50877 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 50879 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 50881 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 50882 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 50883 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 50885 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 50887 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 50888 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 50889 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 50891 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[4]
.sym 50893 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 50894 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 50895 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 50897 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[5]
.sym 50899 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 50900 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 50901 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[4]
.sym 50903 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[6]
.sym 50905 soc.cpu.pcpi_rs1[6]
.sym 50906 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 50907 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[5]
.sym 50909 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[7]
.sym 50911 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 50912 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 50913 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[6]
.sym 50917 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 50918 soc.cpu.alu_out_SB_LUT4_O_21_I1[2]
.sym 50919 soc.cpu.reg_out[4]
.sym 50920 soc.cpu.reg_out[26]
.sym 50921 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 50922 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 50923 soc.cpu.reg_out[31]
.sym 50924 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 50926 $PACKER_GND_NET
.sym 50927 $PACKER_GND_NET
.sym 50928 soc.cpu.next_pc[25]
.sym 50931 soc.cpu.reg_out[0]
.sym 50932 soc.cpu.alu_out_q[6]
.sym 50933 iomem_wdata[16]
.sym 50936 soc.cpu.pcpi_rs2[22]
.sym 50937 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 50938 soc.cpu.trap_SB_LUT4_I2_O
.sym 50939 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 50940 soc.cpu.mem_la_wdata[6]
.sym 50941 soc.cpu.cpu_state[4]
.sym 50942 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 50943 soc.cpu.next_pc[19]
.sym 50944 soc.cpu.decoded_imm[0]
.sym 50945 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 50946 soc.cpu.reg_out[31]
.sym 50947 soc.cpu.pcpi_rs1[22]
.sym 50948 soc.cpu.cpu_state[6]
.sym 50949 soc.cpu.cpu_state[3]
.sym 50950 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 50951 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 50952 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 50953 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[7]
.sym 50958 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 50959 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 50960 soc.cpu.pcpi_rs1[10]
.sym 50961 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 50963 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 50965 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 50966 soc.cpu.pcpi_rs1[12]
.sym 50967 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 50969 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 50971 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 50972 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 50973 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 50976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 50978 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 50981 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 50986 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 50990 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[8]
.sym 50992 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 50993 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 50994 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[7]
.sym 50996 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[9]
.sym 50998 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 50999 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 51000 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[8]
.sym 51002 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[10]
.sym 51004 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 51005 soc.cpu.pcpi_rs1[10]
.sym 51006 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[9]
.sym 51008 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[11]
.sym 51010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 51011 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 51012 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[10]
.sym 51014 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[12]
.sym 51016 soc.cpu.pcpi_rs1[12]
.sym 51017 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 51018 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[11]
.sym 51020 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[13]
.sym 51022 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 51023 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 51024 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[12]
.sym 51026 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[14]
.sym 51028 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 51029 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 51030 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[13]
.sym 51032 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[15]
.sym 51034 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 51035 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 51036 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[14]
.sym 51041 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 51042 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 51043 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 51044 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 51045 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 51046 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 51047 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 51048 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 51055 soc.mem_rdata[31]
.sym 51056 soc.cpu.alu_out_q[4]
.sym 51064 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 51065 soc.cpu.alu_out_q[14]
.sym 51066 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 51067 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 51068 soc.cpu.pcpi_rs1[6]
.sym 51069 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 51070 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 51071 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 51072 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 51073 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 51074 soc.cpu.decoded_imm[11]
.sym 51075 soc.cpu.latched_is_lb
.sym 51076 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[15]
.sym 51081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 51082 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 51084 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 51085 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 51086 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 51087 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 51088 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 51090 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 51092 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 51093 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 51094 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 51096 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 51100 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 51106 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 51107 soc.cpu.pcpi_rs1[22]
.sym 51109 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 51113 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[16]
.sym 51115 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 51116 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 51117 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[15]
.sym 51119 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[17]
.sym 51121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 51122 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 51123 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[16]
.sym 51125 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[18]
.sym 51127 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 51128 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 51129 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[17]
.sym 51131 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[19]
.sym 51133 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 51134 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 51135 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[18]
.sym 51137 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[20]
.sym 51139 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 51140 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 51141 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[19]
.sym 51143 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[21]
.sym 51145 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 51146 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 51147 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[20]
.sym 51149 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[22]
.sym 51151 soc.cpu.pcpi_rs1[22]
.sym 51152 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 51153 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[21]
.sym 51155 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[23]
.sym 51157 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 51158 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 51159 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[22]
.sym 51163 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 51164 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 51165 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 51166 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 51167 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 51168 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 51169 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 51170 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 51173 soc.cpu.next_pc[29]
.sym 51174 soc.cpu.next_pc[21]
.sym 51175 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 51176 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 51177 soc.cpu.cpuregs_waddr[2]
.sym 51178 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 51179 soc.cpu.decoded_imm_j[19]
.sym 51180 soc.cpu.latched_is_lh
.sym 51182 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 51184 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 51185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 51186 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 51187 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 51188 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 51189 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 51190 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 51191 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 51192 soc.cpu.cpu_state[6]
.sym 51193 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 51194 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 51195 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 51196 soc.cpu.decoded_imm[3]
.sym 51197 soc.cpu.next_pc[16]
.sym 51198 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 51199 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[23]
.sym 51204 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 51205 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 51207 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 51208 soc.cpu.pcpi_rs1[26]
.sym 51209 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 51210 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 51211 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 51213 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 51215 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 51216 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 51217 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 51219 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 51223 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 51225 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 51226 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 51227 soc.cpu.pcpi_rs1[25]
.sym 51236 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[24]
.sym 51238 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 51239 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 51240 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[23]
.sym 51242 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[25]
.sym 51244 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 51245 soc.cpu.pcpi_rs1[25]
.sym 51246 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[24]
.sym 51248 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[26]
.sym 51250 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 51251 soc.cpu.pcpi_rs1[26]
.sym 51252 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[25]
.sym 51254 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[27]
.sym 51256 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 51257 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 51258 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[26]
.sym 51260 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[28]
.sym 51262 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 51263 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 51264 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[27]
.sym 51266 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[29]
.sym 51268 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 51269 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 51270 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[28]
.sym 51272 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[30]
.sym 51274 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 51275 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 51276 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[29]
.sym 51278 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[31]
.sym 51280 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 51281 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 51282 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[30]
.sym 51286 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 51287 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 51288 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 51289 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 51290 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 51291 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 51292 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 51293 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 51296 soc.cpu.next_pc[30]
.sym 51298 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 51300 soc.cpu.cpuregs_raddr2[3]
.sym 51301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 51302 soc.cpu.reg_out[28]
.sym 51303 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 51304 soc.cpu.reg_out[29]
.sym 51306 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 51307 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 51308 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51309 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 51310 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 51311 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 51312 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 51313 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 51314 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51315 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 51316 soc.cpu.reg_out[26]
.sym 51317 soc.cpu.pcpi_rs2[17]
.sym 51318 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 51319 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 51320 soc.cpu.reg_pc[27]
.sym 51321 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 51322 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[31]
.sym 51327 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 51330 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 51331 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 51332 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 51334 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 51337 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 51339 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 51343 soc.cpu.instr_bgeu
.sym 51344 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 51345 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 51349 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 51350 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 51351 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51352 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 51358 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 51360 soc.cpu.instr_bgeu
.sym 51362 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 51363 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[31]
.sym 51366 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 51372 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 51373 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 51374 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 51375 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 51378 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 51379 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 51381 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 51385 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 51390 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 51391 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 51392 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 51393 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 51399 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51402 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 51406 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]_$glb_ce
.sym 51407 clk$SB_IO_IN_$glb_clk
.sym 51408 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51409 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 51410 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 51411 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 51412 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 51413 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 51414 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 51415 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 51416 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 51418 iomem_wdata[28]
.sym 51421 soc.cpu.cpuregs_raddr2[0]
.sym 51423 soc.cpu.pcpi_rs2[22]
.sym 51424 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 51425 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 51426 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 51428 soc.cpu.pcpi_rs2[22]
.sym 51429 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51430 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 51431 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 51432 soc.cpu.decoded_imm_j[6]
.sym 51433 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 51434 soc.cpu.reg_out[31]
.sym 51435 soc.cpu.next_pc[19]
.sym 51436 soc.cpu.pcpi_rs1[22]
.sym 51437 soc.cpu.reg_out[16]
.sym 51438 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 51439 soc.cpu.reg_out[23]
.sym 51440 soc.cpu.decoded_imm[0]
.sym 51441 soc.cpu.reg_out[21]
.sym 51442 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 51443 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 51444 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 51450 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51451 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 51452 soc.cpu.alu_out_SB_LUT4_O_9_I1[2]
.sym 51453 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 51454 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 51455 soc.cpu.reg_out[16]
.sym 51457 soc.cpu.alu_out_q[22]
.sym 51458 soc.cpu.alu_out_SB_LUT4_O_9_I1[3]
.sym 51460 soc.cpu.pcpi_rs1[22]
.sym 51461 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 51463 soc.cpu.reg_out[22]
.sym 51464 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 51468 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 51469 soc.cpu.latched_stalu
.sym 51471 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 51473 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 51474 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51475 soc.cpu.pcpi_rs2[22]
.sym 51479 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 51481 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 51483 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 51484 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 51485 soc.cpu.pcpi_rs2[22]
.sym 51486 soc.cpu.pcpi_rs1[22]
.sym 51489 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51491 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 51492 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 51495 soc.cpu.reg_out[22]
.sym 51496 soc.cpu.alu_out_q[22]
.sym 51497 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51498 soc.cpu.latched_stalu
.sym 51502 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51503 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 51504 soc.cpu.reg_out[22]
.sym 51508 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 51509 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51510 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 51513 soc.cpu.reg_out[16]
.sym 51514 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51516 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 51519 soc.cpu.reg_out[22]
.sym 51520 soc.cpu.alu_out_q[22]
.sym 51521 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 51522 soc.cpu.latched_stalu
.sym 51525 soc.cpu.alu_out_SB_LUT4_O_9_I1[3]
.sym 51526 soc.cpu.alu_out_SB_LUT4_O_9_I1[2]
.sym 51527 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 51528 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 51530 clk$SB_IO_IN_$glb_clk
.sym 51532 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 51533 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 51534 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 51535 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 51536 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 51537 soc.cpu.alu_out_SB_LUT4_O_6_I1[0]
.sym 51538 soc.cpu.reg_out[27]
.sym 51539 soc.cpu.next_pc[19]
.sym 51544 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 51547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 51548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 51549 soc.cpu.decoded_imm_j[20]
.sym 51550 soc.cpu.pcpi_rs1[25]
.sym 51551 soc.cpu.reg_out[22]
.sym 51552 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 51553 soc.cpu.trap_SB_LUT4_I2_O
.sym 51554 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 51555 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 51557 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 51558 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 51559 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 51560 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 51561 soc.cpu.reg_out[27]
.sym 51562 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 51563 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 51564 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 51565 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 51566 soc.cpu.decoded_imm[11]
.sym 51567 soc.cpu.latched_is_lb
.sym 51573 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 51574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 51575 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 51576 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51579 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 51580 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 51581 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[2]
.sym 51582 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51583 soc.cpu.alu_out_SB_LUT4_O_14_I2[2]
.sym 51585 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 51586 soc.cpu.alu_out_SB_LUT4_O_14_I1[0]
.sym 51587 soc.cpu.latched_stalu
.sym 51588 soc.cpu.alu_out_SB_LUT4_O_14_I2[3]
.sym 51589 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 51595 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 51596 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 51597 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 51598 soc.cpu.alu_out_q[17]
.sym 51599 soc.cpu.reg_out[23]
.sym 51602 soc.cpu.pcpi_rs2[17]
.sym 51603 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 51606 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51607 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 51608 soc.cpu.alu_out_q[17]
.sym 51609 soc.cpu.latched_stalu
.sym 51612 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 51613 soc.cpu.alu_out_SB_LUT4_O_14_I1[0]
.sym 51614 soc.cpu.alu_out_SB_LUT4_O_14_I2[2]
.sym 51615 soc.cpu.alu_out_SB_LUT4_O_14_I2[3]
.sym 51619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[2]
.sym 51620 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 51621 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51624 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 51626 soc.cpu.reg_out[23]
.sym 51627 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51631 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51632 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 51633 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 51636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 51637 soc.cpu.pcpi_rs2[17]
.sym 51642 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 51644 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 51645 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 51649 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 51650 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 51651 soc.cpu.pcpi_rs2[17]
.sym 51653 clk$SB_IO_IN_$glb_clk
.sym 51655 soc.cpu.alu_out_q[23]
.sym 51656 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 51657 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 51658 soc.cpu.alu_out_q[18]
.sym 51659 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 51660 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 51661 soc.cpu.alu_out_SB_LUT4_O_15_I2[0]
.sym 51662 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 51668 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 51669 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 51671 soc.cpu.instr_auipc
.sym 51673 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 51675 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 51676 soc.cpu.decoded_imm[17]
.sym 51677 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 51678 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 51679 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 51680 soc.cpu.cpu_state[4]
.sym 51681 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 51683 soc.cpu.decoded_imm[3]
.sym 51684 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 51686 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 51687 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 51689 soc.cpu.reg_out[30]
.sym 51690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 51698 soc.cpu.latched_stalu
.sym 51700 soc.cpu.reg_out[29]
.sym 51702 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 51703 soc.cpu.reg_out[18]
.sym 51704 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[2]
.sym 51706 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[2]
.sym 51708 soc.cpu.latched_stalu
.sym 51709 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 51711 soc.cpu.reg_out[23]
.sym 51712 soc.cpu.alu_out_q[23]
.sym 51715 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 51718 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 51719 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51720 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51723 soc.cpu.alu_out_q[18]
.sym 51729 soc.cpu.alu_out_q[23]
.sym 51730 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51731 soc.cpu.reg_out[23]
.sym 51732 soc.cpu.latched_stalu
.sym 51735 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 51736 soc.cpu.reg_out[23]
.sym 51737 soc.cpu.latched_stalu
.sym 51738 soc.cpu.alu_out_q[23]
.sym 51741 soc.cpu.latched_stalu
.sym 51742 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 51743 soc.cpu.alu_out_q[18]
.sym 51744 soc.cpu.reg_out[18]
.sym 51747 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51748 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 51749 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[2]
.sym 51754 soc.cpu.reg_out[18]
.sym 51755 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 51756 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51759 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51761 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[2]
.sym 51762 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 51765 soc.cpu.latched_stalu
.sym 51766 soc.cpu.reg_out[18]
.sym 51767 soc.cpu.alu_out_q[18]
.sym 51768 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51772 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 51773 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51774 soc.cpu.reg_out[29]
.sym 51778 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 51779 soc.cpu.alu_out_q[24]
.sym 51780 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 51781 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 51782 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 51783 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 51784 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 51785 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 51786 soc.cpu.next_pc[18]
.sym 51790 soc.cpu.instr_ecall_ebreak
.sym 51791 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 51794 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 51795 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 51796 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 51797 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 51799 soc.cpu.cpuregs_raddr2[3]
.sym 51800 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 51801 soc.cpu.decoded_imm[16]
.sym 51802 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 51803 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 51804 soc.cpu.reg_out[26]
.sym 51805 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 51806 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51807 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 51808 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 51809 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 51811 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 51812 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51813 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 51822 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 51823 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 51824 soc.cpu.latched_stalu
.sym 51825 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 51830 soc.cpu.reg_out[26]
.sym 51831 soc.cpu.reg_out[27]
.sym 51834 soc.cpu.reg_out[30]
.sym 51836 soc.cpu.reg_out[28]
.sym 51837 soc.cpu.reg_out[29]
.sym 51838 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 51839 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 51840 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 51842 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51843 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 51844 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 51846 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 51847 soc.cpu.reg_out[21]
.sym 51848 soc.cpu.alu_out_q[29]
.sym 51849 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 51850 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51853 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 51854 soc.cpu.reg_out[26]
.sym 51855 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51858 soc.cpu.latched_stalu
.sym 51859 soc.cpu.alu_out_q[29]
.sym 51860 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 51861 soc.cpu.reg_out[29]
.sym 51864 soc.cpu.reg_out[29]
.sym 51865 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51866 soc.cpu.alu_out_q[29]
.sym 51867 soc.cpu.latched_stalu
.sym 51870 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51871 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 51872 soc.cpu.reg_out[28]
.sym 51877 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 51878 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51879 soc.cpu.reg_out[27]
.sym 51882 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 51883 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 51884 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 51885 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 51888 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51889 soc.cpu.reg_out[21]
.sym 51890 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 51895 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 51896 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51897 soc.cpu.reg_out[30]
.sym 51898 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 51899 clk$SB_IO_IN_$glb_clk
.sym 51900 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 51901 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 51902 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 51903 soc.cpu.alu_out_q[30]
.sym 51904 soc.cpu.alu_out_q[21]
.sym 51905 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 51906 soc.cpu.alu_out_q[29]
.sym 51907 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 51908 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 51913 soc.cpu.cpuregs_waddr[1]
.sym 51914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 51916 $PACKER_GND_NET
.sym 51917 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 51918 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 51919 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 51921 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 51922 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 51923 soc.cpu.cpuregs_waddr[4]
.sym 51924 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 51925 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 51926 soc.cpu.reg_out[21]
.sym 51927 soc.cpu.decoded_imm[0]
.sym 51929 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 51933 soc.cpu.reg_out[21]
.sym 51934 soc.cpu.reg_out[31]
.sym 51936 soc.cpu.pcpi_rs1[25]
.sym 51942 soc.cpu.reg_out[21]
.sym 51944 soc.cpu.reg_out[21]
.sym 51945 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 51947 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 51948 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[2]
.sym 51949 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51953 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 51958 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 51959 soc.cpu.latched_stalu
.sym 51960 soc.cpu.alu_out_q[30]
.sym 51961 soc.cpu.reg_out[30]
.sym 51964 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 51966 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51967 soc.cpu.latched_stalu
.sym 51968 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 51969 soc.cpu.alu_out_q[21]
.sym 51971 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.sym 51973 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[2]
.sym 51975 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 51977 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.sym 51978 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51981 soc.cpu.latched_stalu
.sym 51982 soc.cpu.reg_out[21]
.sym 51983 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51984 soc.cpu.alu_out_q[21]
.sym 51987 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[2]
.sym 51988 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 51990 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51993 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 51994 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 51996 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 51999 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[2]
.sym 52000 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 52002 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 52005 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52006 soc.cpu.latched_stalu
.sym 52007 soc.cpu.reg_out[30]
.sym 52008 soc.cpu.alu_out_q[30]
.sym 52011 soc.cpu.alu_out_q[30]
.sym 52012 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 52013 soc.cpu.latched_stalu
.sym 52014 soc.cpu.reg_out[30]
.sym 52017 soc.cpu.latched_stalu
.sym 52018 soc.cpu.alu_out_q[21]
.sym 52019 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 52020 soc.cpu.reg_out[21]
.sym 52024 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 52025 soc.cpu.alu_out_q[25]
.sym 52026 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 52027 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 52028 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 52029 soc.cpu.alu_out_q[27]
.sym 52030 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 52031 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[2]
.sym 52032 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 52036 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 52037 soc.cpu.decoded_imm_j[12]
.sym 52039 soc.cpu.cpuregs.wen
.sym 52040 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 52042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 52044 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52046 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 52049 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 52050 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 52051 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 52052 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 52053 soc.cpu.reg_out[27]
.sym 52054 soc.cpu.reg_out[27]
.sym 52055 soc.cpu.pcpi_rs2[26]
.sym 52056 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 52057 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 52058 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 52059 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 52065 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 52069 soc.cpu.latched_stalu
.sym 52072 soc.cpu.reg_out[27]
.sym 52073 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 52076 soc.cpu.reg_out[26]
.sym 52077 soc.cpu.latched_stalu
.sym 52082 soc.cpu.alu_out_q[26]
.sym 52083 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52084 soc.cpu.alu_out_q[31]
.sym 52086 soc.cpu.reg_out[25]
.sym 52089 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 52090 soc.cpu.alu_out_q[25]
.sym 52091 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52092 soc.cpu.alu_out_q[31]
.sym 52094 soc.cpu.reg_out[31]
.sym 52096 soc.cpu.alu_out_q[27]
.sym 52098 soc.cpu.reg_out[26]
.sym 52099 soc.cpu.alu_out_q[26]
.sym 52100 soc.cpu.latched_stalu
.sym 52101 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 52104 soc.cpu.latched_stalu
.sym 52105 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 52106 soc.cpu.reg_out[25]
.sym 52107 soc.cpu.alu_out_q[25]
.sym 52110 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52111 soc.cpu.reg_out[25]
.sym 52113 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 52116 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52117 soc.cpu.alu_out_q[31]
.sym 52118 soc.cpu.latched_stalu
.sym 52119 soc.cpu.reg_out[31]
.sym 52122 soc.cpu.alu_out_q[25]
.sym 52123 soc.cpu.latched_stalu
.sym 52124 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52125 soc.cpu.reg_out[25]
.sym 52128 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 52129 soc.cpu.latched_stalu
.sym 52130 soc.cpu.reg_out[27]
.sym 52131 soc.cpu.alu_out_q[27]
.sym 52134 soc.cpu.reg_out[26]
.sym 52135 soc.cpu.latched_stalu
.sym 52136 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52137 soc.cpu.alu_out_q[26]
.sym 52140 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 52141 soc.cpu.reg_out[31]
.sym 52142 soc.cpu.alu_out_q[31]
.sym 52143 soc.cpu.latched_stalu
.sym 52147 soc.cpu.alu_out_SB_LUT4_O_5_I1[2]
.sym 52148 soc.cpu.alu_out_q[26]
.sym 52149 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 52150 soc.cpu.alu_out_q[31]
.sym 52152 soc.cpu.alu_out_SB_LUT4_O_5_I1[1]
.sym 52153 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 52155 soc.cpu.decoded_rd[0]
.sym 52156 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 52159 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 52162 soc.cpu.cpuregs_waddr[1]
.sym 52163 soc.cpu.instr_auipc
.sym 52164 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 52165 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 52166 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 52167 soc.cpu.instr_jalr
.sym 52168 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 52170 soc.cpu.instr_jalr
.sym 52181 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 52192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 52194 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 52198 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52200 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 52201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 52218 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 52219 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 52227 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 52228 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 52229 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 52230 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 52239 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 52242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 52267 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 52268 clk$SB_IO_IN_$glb_clk
.sym 52283 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52284 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52285 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52286 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 52287 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 52288 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 52290 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 52291 soc.cpu.instr_auipc
.sym 52292 soc.cpu.latched_stalu
.sym 52293 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52296 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 52301 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 52411 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 52415 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 52683 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 52700 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 52711 clk$SB_IO_IN
.sym 52713 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 52733 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 52739 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 52740 soc.spimemio.rd_addr[3]
.sym 52741 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 52742 soc.spimemio.rd_addr[5]
.sym 52743 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 52744 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2]
.sym 52745 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 52746 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 52756 iomem_addr[4]
.sym 52760 iomem_addr[12]
.sym 52867 soc.spimemio.rd_addr[10]
.sym 52868 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 52869 soc.spimemio.rd_addr[4]
.sym 52870 soc.spimemio.rd_addr[8]
.sym 52871 soc.spimemio.rd_addr[7]
.sym 52872 soc.spimemio.rd_addr[6]
.sym 52873 soc.spimemio.rd_addr[11]
.sym 52874 soc.spimemio.rd_addr[14]
.sym 52875 iomem_addr[16]
.sym 52877 iomem_addr[22]
.sym 52878 iomem_addr[16]
.sym 52879 iomem_addr[12]
.sym 52884 iomem_addr[7]
.sym 52885 iomem_addr[8]
.sym 52887 soc.spimemio.rd_addr[2]
.sym 52890 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 52899 iomem_addr[8]
.sym 52908 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52910 soc.spimemio.rd_inc
.sym 52918 $PACKER_VCC_NET
.sym 52919 iomem_addr[11]
.sym 52921 iomem_addr[21]
.sym 52924 iomem_addr[6]
.sym 52926 iomem_addr[14]
.sym 52929 iomem_addr[4]
.sym 52930 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 52944 iomem_addr[5]
.sym 52945 soc.spimemio.rd_addr[9]
.sym 52946 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 52947 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 52948 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 52950 iomem_addr[16]
.sym 52951 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
.sym 52953 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 52955 soc.spimemio.rd_addr[5]
.sym 52956 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 52958 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 52959 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 52961 soc.spimemio.rd_inc
.sym 52962 soc.spimemio.rd_addr[12]
.sym 52963 soc.spimemio.rd_addr[8]
.sym 52964 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
.sym 52965 iomem_addr[12]
.sym 52966 iomem_addr[7]
.sym 52969 iomem_addr[8]
.sym 52970 iomem_addr[6]
.sym 52971 iomem_addr[9]
.sym 52972 soc.spimemio.rd_addr[7]
.sym 52973 soc.spimemio.rd_addr[6]
.sym 52974 iomem_addr[7]
.sym 52977 soc.spimemio.rd_addr[12]
.sym 52978 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 52979 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 52980 iomem_addr[12]
.sym 52983 iomem_addr[12]
.sym 52984 soc.spimemio.rd_addr[12]
.sym 52985 soc.spimemio.rd_addr[9]
.sym 52986 iomem_addr[9]
.sym 52989 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 52990 iomem_addr[12]
.sym 52992 soc.spimemio.rd_inc
.sym 52995 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 52996 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
.sym 52997 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
.sym 52998 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 53001 iomem_addr[7]
.sym 53002 soc.spimemio.rd_addr[9]
.sym 53003 iomem_addr[9]
.sym 53004 soc.spimemio.rd_addr[7]
.sym 53007 soc.spimemio.rd_inc
.sym 53009 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 53010 iomem_addr[16]
.sym 53013 iomem_addr[5]
.sym 53014 iomem_addr[7]
.sym 53015 soc.spimemio.rd_addr[5]
.sym 53016 soc.spimemio.rd_addr[7]
.sym 53019 iomem_addr[6]
.sym 53020 iomem_addr[8]
.sym 53021 soc.spimemio.rd_addr[8]
.sym 53022 soc.spimemio.rd_addr[6]
.sym 53023 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 53024 clk$SB_IO_IN_$glb_clk
.sym 53026 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 53027 soc.spimemio.rd_inc
.sym 53028 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 53029 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 53030 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 53031 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 53032 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 53033 soc.spimemio.rd_valid_SB_LUT4_I3_1_I0[2]
.sym 53037 led1$SB_IO_OUT
.sym 53039 $PACKER_VCC_NET
.sym 53040 soc.spimemio.rd_addr[16]
.sym 53042 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 53044 soc.spimemio.rd_addr[12]
.sym 53045 $PACKER_VCC_NET
.sym 53050 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 53051 soc.spimemio.rd_addr[5]
.sym 53052 iomem_wdata[7]
.sym 53053 iomem_addr[4]
.sym 53054 iomem_addr[23]
.sym 53055 iomem_addr[18]
.sym 53056 iomem_wdata[26]
.sym 53057 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 53060 soc.spimemio.rd_addr[9]
.sym 53067 iomem_addr[16]
.sym 53069 soc.spimemio.rd_addr[12]
.sym 53070 iomem_addr[6]
.sym 53071 soc.spimemio.rd_addr[7]
.sym 53072 soc.spimemio.rd_addr[16]
.sym 53073 soc.spimemio.rd_addr[11]
.sym 53074 iomem_addr[11]
.sym 53075 iomem_addr[22]
.sym 53076 iomem_addr[20]
.sym 53077 soc.spimemio.rd_addr[4]
.sym 53078 soc.spimemio.rd_addr[8]
.sym 53080 soc.spimemio.rd_addr[6]
.sym 53081 iomem_addr[14]
.sym 53082 soc.spimemio.rd_addr[14]
.sym 53084 iomem_addr[8]
.sym 53086 iomem_addr[7]
.sym 53087 iomem_addr[8]
.sym 53088 soc.spimemio.rd_addr[22]
.sym 53089 iomem_addr[9]
.sym 53090 soc.spimemio.rd_addr[20]
.sym 53091 iomem_addr[12]
.sym 53092 soc.spimemio.rd_inc
.sym 53094 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 53096 iomem_addr[4]
.sym 53097 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 53100 iomem_addr[4]
.sym 53101 soc.spimemio.rd_addr[4]
.sym 53102 soc.spimemio.rd_addr[7]
.sym 53103 iomem_addr[7]
.sym 53107 iomem_addr[9]
.sym 53108 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 53109 soc.spimemio.rd_inc
.sym 53112 soc.spimemio.rd_addr[14]
.sym 53113 iomem_addr[14]
.sym 53114 soc.spimemio.rd_addr[11]
.sym 53115 iomem_addr[11]
.sym 53118 iomem_addr[6]
.sym 53119 soc.spimemio.rd_addr[6]
.sym 53120 soc.spimemio.rd_addr[20]
.sym 53121 iomem_addr[20]
.sym 53124 iomem_addr[16]
.sym 53125 soc.spimemio.rd_addr[4]
.sym 53126 iomem_addr[4]
.sym 53127 soc.spimemio.rd_addr[16]
.sym 53130 iomem_addr[12]
.sym 53131 soc.spimemio.rd_addr[14]
.sym 53132 iomem_addr[14]
.sym 53133 soc.spimemio.rd_addr[12]
.sym 53136 soc.spimemio.rd_addr[8]
.sym 53137 iomem_addr[8]
.sym 53138 soc.spimemio.rd_addr[11]
.sym 53139 iomem_addr[11]
.sym 53142 iomem_addr[22]
.sym 53143 soc.spimemio.rd_addr[8]
.sym 53144 soc.spimemio.rd_addr[22]
.sym 53145 iomem_addr[8]
.sym 53146 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 53147 clk$SB_IO_IN_$glb_clk
.sym 53149 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 53150 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[2]
.sym 53151 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 53152 soc.spimemio.rd_addr[21]
.sym 53153 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[3]
.sym 53154 soc.spimemio.rd_addr[22]
.sym 53155 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 53156 soc.spimemio.rd_addr[20]
.sym 53161 iomem_addr[16]
.sym 53165 iomem_addr[5]
.sym 53166 iomem_wdata[2]
.sym 53170 iomem_addr[11]
.sym 53173 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 53174 soc.spimemio.rd_addr[10]
.sym 53177 iomem_addr[8]
.sym 53178 soc.spimemio.rd_addr[6]
.sym 53179 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 53180 iomem_addr[9]
.sym 53181 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 53183 iomem_addr[6]
.sym 53190 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 53192 soc.spimemio.rd_addr[16]
.sym 53194 iomem_addr[20]
.sym 53195 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[2]
.sym 53196 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[0]
.sym 53197 iomem_addr[2]
.sym 53199 soc.spimemio.rd_inc
.sym 53200 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 53202 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[3]
.sym 53203 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[2]
.sym 53204 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 53205 iomem_addr[21]
.sym 53208 iomem_addr[22]
.sym 53209 soc.spimemio.rd_addr[21]
.sym 53211 soc.spimemio.rd_addr[22]
.sym 53213 soc.spimemio.rd_addr[20]
.sym 53216 iomem_addr[16]
.sym 53217 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 53220 soc.spimemio.rd_addr[2]
.sym 53221 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 53235 iomem_addr[21]
.sym 53236 soc.spimemio.rd_addr[21]
.sym 53237 iomem_addr[22]
.sym 53238 soc.spimemio.rd_addr[22]
.sym 53241 soc.spimemio.rd_addr[20]
.sym 53242 soc.spimemio.rd_addr[16]
.sym 53243 iomem_addr[16]
.sym 53244 iomem_addr[20]
.sym 53247 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 53248 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 53249 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[2]
.sym 53250 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 53253 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[2]
.sym 53254 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 53255 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[3]
.sym 53256 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[0]
.sym 53259 soc.spimemio.rd_inc
.sym 53260 iomem_addr[2]
.sym 53262 soc.spimemio.rd_addr[2]
.sym 53265 soc.spimemio.rd_addr[2]
.sym 53267 iomem_addr[2]
.sym 53269 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 53270 clk$SB_IO_IN_$glb_clk
.sym 53272 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 53273 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 53274 soc.spimemio_cfgreg_do[18]
.sym 53275 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 53276 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 53277 soc.spimemio_cfgreg_do[17]
.sym 53278 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 53279 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 53282 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 53283 iomem_wdata[6]
.sym 53284 iomem_addr[19]
.sym 53285 iomem_addr[15]
.sym 53289 iomem_wdata[3]
.sym 53290 iomem_addr[20]
.sym 53291 iomem_addr[22]
.sym 53293 iomem_addr[21]
.sym 53295 iomem_addr[20]
.sym 53296 iomem_wdata[0]
.sym 53297 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 53298 iomem_addr[17]
.sym 53299 soc.cpu.pcpi_rs1[10]
.sym 53300 iomem_wdata[5]
.sym 53301 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[2]
.sym 53302 iomem_addr[11]
.sym 53303 led1_SB_DFFESR_Q_E
.sym 53305 gpio[7]
.sym 53306 soc.memory.wen[0]
.sym 53318 soc.spimemio.rd_addr[22]
.sym 53319 iomem_wstrb[1]
.sym 53323 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 53324 soc.spimemio.rd_addr[21]
.sym 53328 soc.spimemio.rd_addr[20]
.sym 53329 iomem_addr[22]
.sym 53330 iomem_addr[20]
.sym 53332 iomem_wstrb[0]
.sym 53336 iomem_addr[21]
.sym 53340 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 53352 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 53354 iomem_wstrb[0]
.sym 53364 iomem_addr[20]
.sym 53365 soc.spimemio.rd_addr[20]
.sym 53366 iomem_addr[21]
.sym 53367 soc.spimemio.rd_addr[21]
.sym 53382 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 53384 iomem_addr[22]
.sym 53385 soc.spimemio.rd_addr[22]
.sym 53389 iomem_wstrb[1]
.sym 53390 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 53395 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 53396 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 53397 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 53398 soc.spimemio.buffer[14]
.sym 53399 soc.spimemio.buffer[13]
.sym 53401 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 53402 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 53403 soc.spimemio.dout_data[0]
.sym 53404 iomem_addr[4]
.sym 53405 iomem_addr[4]
.sym 53408 iomem_addr[8]
.sym 53410 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 53411 soc.memory.wen[0]
.sym 53413 iomem_addr[12]
.sym 53415 iomem_addr[9]
.sym 53416 iomem_addr[2]
.sym 53417 iomem_addr[7]
.sym 53418 iomem_addr[18]
.sym 53419 gpio[5]
.sym 53421 iomem_addr[4]
.sym 53422 iomem_addr[14]
.sym 53423 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 53424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53425 iomem_addr[21]
.sym 53426 iomem_addr[22]
.sym 53427 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 53428 iomem_addr[15]
.sym 53429 iomem_addr[6]
.sym 53430 iomem_addr[21]
.sym 53450 iomem_wdata[4]
.sym 53455 iomem_wdata[1]
.sym 53456 iomem_wdata[0]
.sym 53458 iomem_wdata[7]
.sym 53460 iomem_wdata[5]
.sym 53463 led1_SB_DFFESR_Q_E
.sym 53464 iomem_wdata[6]
.sym 53470 iomem_wdata[1]
.sym 53475 iomem_wdata[6]
.sym 53481 iomem_wdata[7]
.sym 53489 iomem_wdata[4]
.sym 53496 iomem_wdata[5]
.sym 53514 iomem_wdata[0]
.sym 53515 led1_SB_DFFESR_Q_E
.sym 53516 clk$SB_IO_IN_$glb_clk
.sym 53517 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53519 iomem_rdata[1]
.sym 53520 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 53521 iomem_rdata[10]
.sym 53522 iomem_rdata[0]
.sym 53524 iomem_rdata[4]
.sym 53525 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 53528 soc.cpu.mem_la_wdata[2]
.sym 53533 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 53534 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 53535 soc.spimemio.dout_data[6]
.sym 53536 soc.spimemio.dout_data[5]
.sym 53542 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 53543 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 53544 iomem_wdata[7]
.sym 53545 iomem_addr[23]
.sym 53546 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 53547 iomem_addr[13]
.sym 53548 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53549 iomem_addr[4]
.sym 53550 iomem_wdata[19]
.sym 53551 iomem_addr[18]
.sym 53552 iomem_wdata[26]
.sym 53553 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 53570 gpio_SB_DFFESR_Q_9_E
.sym 53574 iomem_wdata[13]
.sym 53579 iomem_wdata[11]
.sym 53590 iomem_wdata[10]
.sym 53594 iomem_wdata[11]
.sym 53611 iomem_wdata[13]
.sym 53616 iomem_wdata[10]
.sym 53638 gpio_SB_DFFESR_Q_9_E
.sym 53639 clk$SB_IO_IN_$glb_clk
.sym 53640 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53641 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[0]
.sym 53642 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 53643 iomem_wdata[19]
.sym 53644 iomem_wdata[26]
.sym 53645 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 53646 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 53647 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 53648 iomem_wdata[7]
.sym 53653 gpio[11]
.sym 53655 iomem_wstrb[0]
.sym 53656 gpio_SB_DFFESR_Q_9_E
.sym 53659 iomem_addr[16]
.sym 53661 iomem_addr[11]
.sym 53662 iomem_addr[17]
.sym 53664 iomem_addr[16]
.sym 53665 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 53666 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 53667 iomem_addr[6]
.sym 53668 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 53669 iomem_addr[8]
.sym 53670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 53671 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 53672 iomem_ready_SB_LUT4_I3_I1[0]
.sym 53673 soc.cpu.mem_la_wdata[6]
.sym 53674 flash_clk_SB_LUT4_I0_O[3]
.sym 53675 iomem_addr[4]
.sym 53676 iomem_addr[9]
.sym 53682 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 53683 iomem_addr[4]
.sym 53684 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53685 iomem_addr[9]
.sym 53686 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 53687 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6]
.sym 53689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53690 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 53695 iomem_addr[6]
.sym 53696 soc.cpu.pcpi_rs1[6]
.sym 53697 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 53699 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 53700 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 53701 iomem_addr[2]
.sym 53702 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 53703 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[2]
.sym 53704 iomem_addr[8]
.sym 53705 iomem_addr[7]
.sym 53706 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 53707 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[4]
.sym 53708 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 53709 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[5]
.sym 53710 iomem_addr[5]
.sym 53711 soc.cpu.mem_la_wdata[2]
.sym 53713 iomem_addr[3]
.sym 53715 soc.cpu.mem_la_wdata[2]
.sym 53716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53717 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 53718 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 53721 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 53722 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 53723 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[2]
.sym 53724 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 53728 iomem_addr[4]
.sym 53730 iomem_addr[5]
.sym 53733 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 53734 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 53735 iomem_addr[2]
.sym 53736 iomem_addr[3]
.sym 53739 iomem_addr[6]
.sym 53740 iomem_addr[7]
.sym 53741 iomem_addr[8]
.sym 53742 iomem_addr[9]
.sym 53745 soc.cpu.pcpi_rs1[6]
.sym 53746 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 53747 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 53748 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[4]
.sym 53751 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 53752 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 53753 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 53754 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6]
.sym 53757 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 53758 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 53759 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 53760 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[5]
.sym 53761 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53762 clk$SB_IO_IN_$glb_clk
.sym 53764 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 53765 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 53766 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 53767 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53768 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 53769 iomem_rdata[3]
.sym 53770 flash_csb_SB_LUT4_I3_I0[1]
.sym 53775 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 53778 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53779 iomem_wdata[26]
.sym 53780 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 53781 gpio_SB_DFFESR_Q_9_E
.sym 53782 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 53783 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6]
.sym 53784 soc.cpu.trap_SB_LUT4_I2_O
.sym 53785 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 53786 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 53788 iomem_wdata[0]
.sym 53789 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 53790 iomem_addr[17]
.sym 53791 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 53792 iomem_wdata[5]
.sym 53793 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 53794 iomem_addr[11]
.sym 53795 led1_SB_DFFESR_Q_E
.sym 53796 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 53797 gpio[13]
.sym 53798 gpio[7]
.sym 53799 soc.cpu.pcpi_rs1[10]
.sym 53807 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53809 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 53810 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 53812 iomem_addr[3]
.sym 53815 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 53816 iomem_addr[2]
.sym 53818 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 53825 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 53826 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[10]
.sym 53828 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[7]
.sym 53832 soc.cpu.pcpi_rs1[12]
.sym 53850 soc.cpu.pcpi_rs1[12]
.sym 53851 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[10]
.sym 53852 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 53853 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 53856 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 53857 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 53858 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[7]
.sym 53859 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 53862 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 53863 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 53864 iomem_addr[2]
.sym 53865 iomem_addr[3]
.sym 53880 iomem_addr[3]
.sym 53881 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 53882 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 53883 iomem_addr[2]
.sym 53884 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53885 clk$SB_IO_IN_$glb_clk
.sym 53887 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[0]
.sym 53888 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 53889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 53890 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 53891 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 53892 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 53893 soc.simpleuart.recv_buf_data[2]
.sym 53894 soc.simpleuart.recv_buf_data[6]
.sym 53898 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 53900 iomem_addr[10]
.sym 53901 flash_csb_SB_LUT4_I3_I0[2]
.sym 53902 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53903 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53905 iomem_addr[12]
.sym 53907 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 53908 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 53911 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 53912 iomem_addr[15]
.sym 53913 iomem_addr[22]
.sym 53914 iomem_addr[14]
.sym 53915 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 53916 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 53917 iomem_addr[21]
.sym 53918 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 53919 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[2]
.sym 53920 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 53921 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 53922 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 53928 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 53930 iomem_addr[12]
.sym 53931 iomem_addr[11]
.sym 53933 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 53934 iomem_addr[15]
.sym 53935 soc.cpu.pcpi_rs2[25]
.sym 53937 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 53938 iomem_addr[16]
.sym 53939 soc.cpu.trap_SB_LUT4_I2_O
.sym 53941 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 53943 iomem_addr[14]
.sym 53944 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 53945 soc.cpu.mem_la_wdata[6]
.sym 53946 iomem_addr[10]
.sym 53947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53952 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 53954 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 53955 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 53957 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 53958 iomem_addr[13]
.sym 53961 iomem_addr[15]
.sym 53962 iomem_addr[16]
.sym 53963 iomem_addr[14]
.sym 53967 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 53968 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 53969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53970 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 53973 iomem_addr[10]
.sym 53974 iomem_addr[13]
.sym 53975 iomem_addr[12]
.sym 53976 iomem_addr[11]
.sym 53979 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53980 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 53982 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 53986 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 53987 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 53988 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 53991 soc.cpu.pcpi_rs2[25]
.sym 53992 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 53993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53994 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 54000 soc.cpu.mem_la_wdata[6]
.sym 54004 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 54005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 54006 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 54007 soc.cpu.trap_SB_LUT4_I2_O
.sym 54008 clk$SB_IO_IN_$glb_clk
.sym 54010 iomem_rdata[7]
.sym 54011 iomem_rdata[13]
.sym 54012 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 54013 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 54014 iomem_rdata[14]
.sym 54015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 54016 iomem_rdata[6]
.sym 54017 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 54022 soc.simpleuart_reg_div_do[6]
.sym 54024 iomem_wdata[25]
.sym 54027 soc.simpleuart.recv_pattern[6]
.sym 54030 iomem_wdata[8]
.sym 54031 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 54033 flash_clk_SB_LUT4_I0_O[3]
.sym 54034 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 54035 iomem_addr[18]
.sym 54036 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 54037 iomem_addr[23]
.sym 54038 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 54039 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 54041 soc.mem_valid
.sym 54042 iomem_addr[24]
.sym 54043 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54044 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 54045 iomem_rdata[13]
.sym 54051 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54052 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 54053 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54054 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 54055 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[12]
.sym 54056 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[13]
.sym 54057 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[14]
.sym 54058 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[15]
.sym 54059 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54060 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[9]
.sym 54063 iomem_addr[25]
.sym 54064 soc.cpu.pcpi_rs1[25]
.sym 54065 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 54066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 54069 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 54071 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 54073 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[22]
.sym 54075 iomem_addr[24]
.sym 54076 iomem_addr[17]
.sym 54079 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54082 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[23]
.sym 54084 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[22]
.sym 54085 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54086 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54087 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 54090 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[15]
.sym 54091 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54092 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54093 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 54096 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[14]
.sym 54097 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54098 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54099 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 54102 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54103 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 54105 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[9]
.sym 54108 soc.cpu.pcpi_rs1[25]
.sym 54109 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54110 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[23]
.sym 54111 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54114 iomem_addr[24]
.sym 54115 iomem_addr[17]
.sym 54116 iomem_addr[25]
.sym 54120 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54121 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54122 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 54123 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[13]
.sym 54126 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54127 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 54128 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54129 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[12]
.sym 54130 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54131 clk$SB_IO_IN_$glb_clk
.sym 54133 gpio[14]
.sym 54134 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 54135 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 54136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 54137 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 54138 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 54139 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 54140 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 54141 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 54143 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 54144 soc.cpu.reg_out[13]
.sym 54149 flash_csb_SB_LUT4_I3_I1[0]
.sym 54150 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 54154 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 54155 iomem_addr[25]
.sym 54156 ser_tx_SB_DFFESS_Q_S[0]
.sym 54157 soc.cpu.next_pc[5]
.sym 54159 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 54160 iomem_ready_SB_LUT4_I3_I1[0]
.sym 54161 flash_clk_SB_LUT4_I0_O[3]
.sym 54162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 54163 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 54164 soc.cpu.decoded_imm[2]
.sym 54165 soc.cpu.mem_la_wdata[6]
.sym 54166 iomem_addr[15]
.sym 54167 soc.cpu.alu_out_q[8]
.sym 54168 soc.cpu.decoded_imm[1]
.sym 54174 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[16]
.sym 54175 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[17]
.sym 54176 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 54177 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[19]
.sym 54178 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[20]
.sym 54180 iomem_addr[18]
.sym 54181 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 54182 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 54183 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 54184 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[18]
.sym 54185 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 54186 soc.cpu.pcpi_rs1[22]
.sym 54187 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[21]
.sym 54190 iomem_addr[19]
.sym 54191 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54192 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54194 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54198 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 54199 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54202 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54205 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 54207 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 54208 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[17]
.sym 54209 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54210 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54213 soc.cpu.pcpi_rs1[22]
.sym 54214 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54215 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54216 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[20]
.sym 54219 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 54222 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 54225 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[19]
.sym 54226 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54227 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54228 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 54231 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 54232 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54233 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54234 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[18]
.sym 54238 iomem_addr[19]
.sym 54240 iomem_addr[18]
.sym 54243 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54244 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 54245 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[16]
.sym 54246 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54249 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 54250 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[21]
.sym 54251 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54252 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54253 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54254 clk$SB_IO_IN_$glb_clk
.sym 54256 soc.spimem_rdata[13]
.sym 54257 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 54258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 54259 soc.spimem_rdata[14]
.sym 54260 iomem_ready_SB_LUT4_I0_O[0]
.sym 54261 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 54262 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 54263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 54267 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 54272 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 54273 soc.cpu.decoded_imm[22]
.sym 54274 soc.cpu.pcpi_rs1[22]
.sym 54276 gpio_SB_DFFESR_Q_9_E
.sym 54277 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 54278 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 54281 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 54282 led1_SB_DFFESR_Q_E
.sym 54283 soc.cpu.pcpi_rs1[12]
.sym 54284 iomem_addr[25]
.sym 54285 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 54286 soc.cpu.trap_SB_LUT4_I2_O
.sym 54287 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 54288 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 54289 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 54290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[3]
.sym 54291 soc.cpu.pcpi_rs1[10]
.sym 54297 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 54298 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[25]
.sym 54299 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54301 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54302 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 54303 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 54305 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[24]
.sym 54306 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54307 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[26]
.sym 54308 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[27]
.sym 54309 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[28]
.sym 54311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 54312 iomem_addr[31]
.sym 54313 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 54315 iomem_addr[26]
.sym 54316 soc.cpu.pcpi_rs1[26]
.sym 54318 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 54319 iomem_addr[27]
.sym 54321 iomem_addr[29]
.sym 54322 iomem_addr[30]
.sym 54323 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54325 iomem_addr[28]
.sym 54326 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 54328 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 54330 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54331 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 54332 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[27]
.sym 54333 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54336 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54337 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54338 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[28]
.sym 54339 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 54342 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54343 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[24]
.sym 54344 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54345 soc.cpu.pcpi_rs1[26]
.sym 54348 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 54349 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 54350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 54351 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 54354 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54355 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54356 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 54357 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[26]
.sym 54361 iomem_addr[26]
.sym 54363 iomem_addr[27]
.sym 54366 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 54367 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[25]
.sym 54368 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 54369 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54372 iomem_addr[29]
.sym 54373 iomem_addr[30]
.sym 54374 iomem_addr[28]
.sym 54375 iomem_addr[31]
.sym 54376 soc.cpu.mem_la_read_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54377 clk$SB_IO_IN_$glb_clk
.sym 54379 iomem_wdata[24]
.sym 54380 iomem_wdata[17]
.sym 54381 iomem_wdata[23]
.sym 54383 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 54384 iomem_ready_SB_LUT4_I0_O[1]
.sym 54386 led1_SB_DFFESR_Q_E
.sym 54389 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 54392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 54393 soc.cpu.mem_la_firstword_xfer
.sym 54395 iomem_wdata[1]
.sym 54397 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 54399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 54400 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 54401 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 54402 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54403 soc.cpu.latched_stalu
.sym 54405 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 54406 soc.cpu.decoded_imm[15]
.sym 54408 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 54409 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54410 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 54411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 54412 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 54413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[0]
.sym 54414 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 54422 iomem_addr[26]
.sym 54424 iomem_addr[28]
.sym 54425 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 54428 iomem_addr[29]
.sym 54429 iomem_addr[30]
.sym 54430 iomem_ready_SB_LUT4_I3_I1[0]
.sym 54434 iomem_addr[27]
.sym 54439 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 54443 iomem_addr[31]
.sym 54445 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 54446 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 54448 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 54450 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 54452 $nextpnr_ICESTORM_LC_11$O
.sym 54454 iomem_ready_SB_LUT4_I3_I1[0]
.sym 54458 iomem_ready_SB_LUT4_I3_I1[1]
.sym 54460 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 54462 iomem_addr[26]
.sym 54464 iomem_ready_SB_LUT4_I3_I1[2]
.sym 54466 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 54468 iomem_addr[27]
.sym 54470 iomem_ready_SB_LUT4_I3_I1[3]
.sym 54473 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 54474 iomem_addr[28]
.sym 54476 iomem_ready_SB_LUT4_I3_I1[4]
.sym 54478 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 54480 iomem_addr[29]
.sym 54482 iomem_ready_SB_LUT4_I3_I1[5]
.sym 54485 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 54486 iomem_addr[30]
.sym 54488 $nextpnr_ICESTORM_LC_12$I3
.sym 54490 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 54492 iomem_addr[31]
.sym 54498 $nextpnr_ICESTORM_LC_12$I3
.sym 54502 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[2]
.sym 54503 soc.cpu.next_pc[9]
.sym 54504 led3$SB_IO_OUT
.sym 54505 led2$SB_IO_OUT
.sym 54508 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2[2]
.sym 54509 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 54512 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 54513 led1$SB_IO_OUT
.sym 54514 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 54517 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 54519 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 54521 iomem_wdata[24]
.sym 54523 iomem_wdata[17]
.sym 54524 soc.cpu.pcpi_rs2[17]
.sym 54525 iomem_wdata[23]
.sym 54526 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 54527 iomem_addr[24]
.sym 54528 soc.cpu.alu_out_SB_LUT4_O_21_I1[2]
.sym 54529 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 54530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 54531 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 54532 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 54534 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 54535 soc.cpu.alu_out_q[2]
.sym 54536 soc.cpu.decoded_imm[18]
.sym 54537 soc.cpu.latched_stalu
.sym 54543 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 54544 soc.cpu.latched_stalu
.sym 54545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 54546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 54547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[1]
.sym 54548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 54549 soc.cpu.cpu_state[6]
.sym 54551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 54552 soc.cpu.cpu_state[4]
.sym 54553 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 54556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 54557 soc.cpu.cpu_state[6]
.sym 54559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 54562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[3]
.sym 54563 soc.cpu.reg_out[4]
.sym 54564 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54565 soc.cpu.irq_pending[18]
.sym 54566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 54567 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[2]
.sym 54568 soc.cpu.alu_out_q[4]
.sym 54569 soc.cpu.reg_out[3]
.sym 54571 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 54572 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 54573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[0]
.sym 54576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 54577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 54578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 54579 soc.cpu.cpu_state[6]
.sym 54582 soc.cpu.reg_out[3]
.sym 54583 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 54584 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54588 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 54590 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 54591 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[2]
.sym 54594 soc.cpu.latched_stalu
.sym 54595 soc.cpu.alu_out_q[4]
.sym 54596 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54597 soc.cpu.reg_out[4]
.sym 54600 soc.cpu.cpu_state[6]
.sym 54601 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[0]
.sym 54602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 54603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[3]
.sym 54606 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 54607 soc.cpu.cpu_state[4]
.sym 54608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 54609 soc.cpu.irq_pending[18]
.sym 54612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 54614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[1]
.sym 54615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 54618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 54619 soc.cpu.cpu_state[6]
.sym 54620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 54623 clk$SB_IO_IN_$glb_clk
.sym 54624 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 54626 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 54627 iomem_wdata[15]
.sym 54628 iomem_wdata[18]
.sym 54629 iomem_wdata[31]
.sym 54630 iomem_wdata[16]
.sym 54631 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 54632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 54635 soc.cpu.alu_out_SB_LUT4_O_6_I1[0]
.sym 54636 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 54638 soc.cpu.cpu_state[4]
.sym 54639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 54640 led2$SB_IO_OUT
.sym 54641 soc.cpu.decoded_imm[17]
.sym 54643 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 54644 iomem_wdata[2]
.sym 54645 soc.cpu.cpu_state[6]
.sym 54649 soc.cpu.next_pc[5]
.sym 54650 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54651 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 54653 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 54654 soc.cpu.reg_out[9]
.sym 54655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 54656 soc.cpu.decoded_imm[2]
.sym 54657 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2[2]
.sym 54658 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 54659 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 54660 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 54666 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 54667 soc.cpu.pcpi_rs1[6]
.sym 54668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 54670 soc.cpu.mem_la_wdata[6]
.sym 54671 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 54672 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 54673 soc.cpu.reg_out[0]
.sym 54674 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 54675 soc.cpu.latched_stalu
.sym 54676 soc.cpu.alu_out_q[0]
.sym 54678 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 54679 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 54680 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 54681 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 54682 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 54683 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 54684 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 54686 soc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.sym 54687 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 54688 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 54689 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 54690 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 54692 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 54695 soc.cpu.mem_la_wdata[2]
.sym 54697 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 54699 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 54700 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 54701 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 54702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 54706 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 54708 soc.cpu.mem_la_wdata[2]
.sym 54711 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 54712 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 54713 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 54714 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 54717 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 54718 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 54719 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 54720 soc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.sym 54723 soc.cpu.mem_la_wdata[6]
.sym 54724 soc.cpu.pcpi_rs1[6]
.sym 54725 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 54726 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 54729 soc.cpu.alu_out_q[0]
.sym 54730 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 54731 soc.cpu.reg_out[0]
.sym 54732 soc.cpu.latched_stalu
.sym 54735 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 54736 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 54737 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 54738 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 54741 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 54742 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 54743 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 54744 soc.cpu.mem_la_wdata[2]
.sym 54746 clk$SB_IO_IN_$glb_clk
.sym 54748 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 54749 soc.cpu.alu_out_q[7]
.sym 54750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[2]
.sym 54751 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[2]
.sym 54752 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 54753 soc.cpu.alu_out_q[4]
.sym 54754 soc.cpu.next_pc[5]
.sym 54755 soc.cpu.instr_and_SB_LUT4_I2_O[3]
.sym 54757 iomem_wdata[16]
.sym 54758 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[3]
.sym 54759 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 54761 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 54763 soc.mem_rdata[24]
.sym 54764 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 54765 soc.cpu.latched_is_lb
.sym 54768 soc.cpu.trap_SB_LUT4_I2_O
.sym 54769 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 54770 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 54772 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 54773 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 54774 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 54775 soc.cpu.pcpi_rs1[12]
.sym 54776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 54777 soc.cpu.trap_SB_LUT4_I2_O
.sym 54778 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 54779 soc.cpu.pcpi_rs1[10]
.sym 54780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 54781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 54783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[3]
.sym 54789 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 54790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 54791 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 54792 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 54793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 54794 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 54795 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[3]
.sym 54796 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 54797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 54798 soc.cpu.cpu_state[6]
.sym 54799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 54800 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 54801 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 54802 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 54804 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 54806 soc.cpu.cpu_state[4]
.sym 54807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[3]
.sym 54808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[2]
.sym 54811 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 54812 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 54813 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 54814 soc.cpu.cpu_state[3]
.sym 54815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[2]
.sym 54820 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 54822 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 54823 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 54824 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 54825 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 54828 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 54829 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 54830 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 54831 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 54834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 54835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 54836 soc.cpu.cpu_state[6]
.sym 54837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 54840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[2]
.sym 54841 soc.cpu.cpu_state[3]
.sym 54842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 54843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[3]
.sym 54846 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 54847 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 54848 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 54849 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 54852 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 54853 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 54854 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 54855 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 54858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[3]
.sym 54859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[2]
.sym 54860 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 54861 soc.cpu.cpu_state[4]
.sym 54864 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 54865 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 54866 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 54867 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 54869 clk$SB_IO_IN_$glb_clk
.sym 54870 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54871 soc.cpu.alu_out_SB_LUT4_O_26_I2[0]
.sym 54872 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[3]
.sym 54873 soc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.sym 54874 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 54875 soc.cpu.alu_out_q[3]
.sym 54876 soc.cpu.alu_out_q[5]
.sym 54877 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 54878 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 54882 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 54883 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 54885 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 54886 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 54887 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 54888 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 54889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 54890 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 54891 soc.mem_rdata[31]
.sym 54892 soc.mem_rdata[26]
.sym 54893 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 54894 soc.cpu.cpu_state[6]
.sym 54895 soc.cpu.latched_stalu
.sym 54896 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 54897 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 54898 soc.cpu.pcpi_rs2[11]
.sym 54899 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 54900 soc.cpu.pcpi_rs2[12]
.sym 54901 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 54902 soc.cpu.decoded_imm[15]
.sym 54903 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 54904 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 54905 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 54906 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 54913 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 54914 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 54916 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 54918 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 54919 soc.cpu.mem_la_wdata[6]
.sym 54920 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 54923 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 54924 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 54925 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 54928 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 54931 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 54936 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 54938 soc.cpu.mem_la_wdata[2]
.sym 54941 soc.cpu.pcpi_rs1[6]
.sym 54942 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 54943 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 54944 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 54946 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 54947 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 54950 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 54952 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 54953 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 54954 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 54956 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 54958 soc.cpu.mem_la_wdata[2]
.sym 54959 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 54960 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 54962 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 54964 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 54965 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 54966 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 54968 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 54970 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 54971 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 54972 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 54974 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 54976 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 54977 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 54978 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 54980 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 54982 soc.cpu.mem_la_wdata[6]
.sym 54983 soc.cpu.pcpi_rs1[6]
.sym 54984 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 54986 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 54988 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 54989 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 54990 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 54994 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 54995 soc.cpu.reg_out[23]
.sym 54996 soc.cpu.reg_out[21]
.sym 54997 soc.cpu.reg_out[16]
.sym 54998 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 54999 soc.cpu.reg_out[28]
.sym 55000 soc.cpu.reg_out[29]
.sym 55001 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 55007 soc.cpu.cpuregs_waddr[4]
.sym 55008 soc.cpu.instr_jal
.sym 55009 soc.mem_rdata[28]
.sym 55010 soc.cpu.reg_out[3]
.sym 55011 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 55012 soc.cpu.cpuregs_waddr[3]
.sym 55014 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55015 soc.cpu.decoded_imm_j[7]
.sym 55016 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55017 soc.cpu.decoded_imm_j[5]
.sym 55018 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 55019 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 55020 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 55021 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 55022 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 55023 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 55024 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 55025 soc.cpu.irq_pending[19]
.sym 55026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 55027 soc.cpu.decoded_imm[18]
.sym 55028 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 55029 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 55030 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 55035 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 55040 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 55041 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 55043 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 55044 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 55045 soc.cpu.pcpi_rs1[12]
.sym 55048 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 55049 soc.cpu.pcpi_rs1[10]
.sym 55050 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 55057 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 55058 soc.cpu.pcpi_rs2[11]
.sym 55059 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 55060 soc.cpu.pcpi_rs2[12]
.sym 55061 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 55063 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 55066 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 55067 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 55069 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 55070 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 55071 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 55073 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 55075 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 55076 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 55077 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 55079 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 55081 soc.cpu.pcpi_rs1[10]
.sym 55082 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 55083 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 55085 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 55087 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 55088 soc.cpu.pcpi_rs2[11]
.sym 55089 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 55091 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 55093 soc.cpu.pcpi_rs1[12]
.sym 55094 soc.cpu.pcpi_rs2[12]
.sym 55095 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 55097 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 55099 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 55100 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 55101 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 55103 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 55105 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 55106 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 55107 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 55109 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 55111 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 55112 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 55113 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 55117 soc.cpu.alu_out_q[1]
.sym 55118 soc.cpu.alu_out_q[14]
.sym 55119 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 55120 soc.cpu.alu_out_q[8]
.sym 55121 soc.cpu.alu_out_SB_LUT4_O_17_I2[0]
.sym 55122 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 55123 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 55124 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 55128 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 55130 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 55132 soc.cpu.reg_out[16]
.sym 55134 soc.cpu.cpu_state[6]
.sym 55135 soc.cpu.decoded_imm_j[3]
.sym 55136 soc.cpu.decoded_imm_j[5]
.sym 55137 soc.cpu.cpu_state[6]
.sym 55138 soc.cpu.reg_out[23]
.sym 55139 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 55140 soc.cpu.reg_out[21]
.sym 55141 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 55142 soc.cpu.reg_out[9]
.sym 55143 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 55144 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55145 soc.cpu.irq_pending[20]
.sym 55146 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55147 soc.cpu.reg_out[28]
.sym 55148 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 55149 soc.cpu.reg_out[25]
.sym 55150 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 55151 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 55152 soc.cpu.decoded_imm[2]
.sym 55153 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 55159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 55160 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 55162 soc.cpu.pcpi_rs1[22]
.sym 55164 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 55166 soc.cpu.pcpi_rs2[22]
.sym 55168 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 55169 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 55170 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 55172 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 55174 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 55177 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 55179 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 55180 soc.cpu.pcpi_rs2[17]
.sym 55181 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 55183 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 55187 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 55190 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 55192 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 55193 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 55194 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 55196 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 55198 soc.cpu.pcpi_rs2[17]
.sym 55199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 55200 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 55202 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 55204 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 55205 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 55206 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 55208 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 55210 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 55211 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 55212 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 55214 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 55216 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 55217 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 55218 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 55220 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 55222 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 55223 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 55224 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 55226 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 55228 soc.cpu.pcpi_rs2[22]
.sym 55229 soc.cpu.pcpi_rs1[22]
.sym 55230 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 55232 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 55234 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 55235 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 55236 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 55240 soc.cpu.alu_out_SB_LUT4_O_18_I2[0]
.sym 55241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[2]
.sym 55242 soc.cpu.reg_out[25]
.sym 55243 soc.cpu.reg_out[30]
.sym 55244 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 55245 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 55246 soc.cpu.reg_out[19]
.sym 55247 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[2]
.sym 55250 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 55253 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 55254 soc.cpu.decoded_imm_j[16]
.sym 55255 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 55257 soc.cpu.latched_is_lb
.sym 55258 soc.cpu.pcpi_rs1[22]
.sym 55260 iomem_wdata[28]
.sym 55261 soc.cpu.alu_out_q[14]
.sym 55262 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55263 soc.cpu.cpuregs_waddr[2]
.sym 55264 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55265 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 55266 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 55267 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 55268 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 55269 soc.cpu.reg_out[19]
.sym 55270 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 55271 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 55272 soc.cpu.pcpi_rs1[26]
.sym 55273 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 55274 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 55275 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 55276 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 55282 soc.cpu.pcpi_rs2[26]
.sym 55283 soc.cpu.pcpi_rs1[26]
.sym 55285 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 55290 soc.cpu.pcpi_rs1[25]
.sym 55292 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 55293 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 55297 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 55298 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 55299 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 55300 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 55301 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 55302 soc.cpu.pcpi_rs2[25]
.sym 55304 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 55307 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 55308 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 55309 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 55313 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 55315 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 55316 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 55317 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 55319 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 55321 soc.cpu.pcpi_rs1[25]
.sym 55322 soc.cpu.pcpi_rs2[25]
.sym 55323 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 55325 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 55327 soc.cpu.pcpi_rs2[26]
.sym 55328 soc.cpu.pcpi_rs1[26]
.sym 55329 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 55331 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 55333 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 55334 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 55335 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 55337 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 55339 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 55340 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 55341 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 55343 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 55345 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 55346 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 55347 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 55349 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 55351 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 55352 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 55353 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 55357 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 55358 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 55359 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 55363 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 55364 soc.cpu.alu_out_q[13]
.sym 55365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 55366 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 55367 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 55368 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[3]
.sym 55369 soc.cpu.alu_out_q[9]
.sym 55370 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 55372 iomem_wdata[29]
.sym 55374 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 55375 soc.cpu.decoded_imm_j[10]
.sym 55376 soc.cpu.pcpi_rs2[26]
.sym 55377 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 55378 soc.cpu.reg_out[30]
.sym 55380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 55381 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 55382 soc.cpu.instr_jal
.sym 55383 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 55384 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 55385 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 55387 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 55388 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 55389 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55390 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 55391 soc.cpu.latched_stalu
.sym 55392 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 55393 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 55394 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55395 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 55396 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 55397 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 55398 soc.cpu.decoded_imm[15]
.sym 55405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[2]
.sym 55408 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 55410 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 55414 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55416 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 55417 soc.cpu.latched_stalu
.sym 55418 soc.cpu.reg_out[19]
.sym 55419 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55420 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 55421 soc.cpu.alu_out_q[13]
.sym 55423 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 55424 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55425 soc.cpu.cpu_state[4]
.sym 55426 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 55427 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 55428 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[2]
.sym 55430 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 55431 soc.cpu.reg_out[13]
.sym 55432 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[3]
.sym 55434 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 55435 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 55437 soc.cpu.latched_stalu
.sym 55438 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55439 soc.cpu.reg_out[13]
.sym 55440 soc.cpu.alu_out_q[13]
.sym 55443 soc.cpu.alu_out_q[13]
.sym 55444 soc.cpu.reg_out[13]
.sym 55445 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 55446 soc.cpu.latched_stalu
.sym 55449 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 55450 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 55451 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55452 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55455 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 55456 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55457 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55458 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 55462 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 55463 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 55464 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[2]
.sym 55467 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 55468 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 55469 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55470 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55473 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 55474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[2]
.sym 55475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[3]
.sym 55476 soc.cpu.cpu_state[4]
.sym 55479 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 55480 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55481 soc.cpu.reg_out[19]
.sym 55484 clk$SB_IO_IN_$glb_clk
.sym 55485 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55486 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[2]
.sym 55487 soc.cpu.alu_out_q[16]
.sym 55488 soc.cpu.alu_out_q[19]
.sym 55489 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 55490 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 55491 soc.cpu.alu_out_q[20]
.sym 55492 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 55493 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 55498 soc.cpu.pcpi_rs2[17]
.sym 55499 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 55500 soc.cpu.cpu_state[0]
.sym 55501 soc.cpu.cpuregs_raddr2[1]
.sym 55504 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 55506 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3[3]
.sym 55507 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55508 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 55511 soc.cpu.decoded_imm[18]
.sym 55512 soc.cpu.cpuregs.wen
.sym 55513 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 55514 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 55515 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 55516 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 55519 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 55520 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 55527 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 55529 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 55530 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 55531 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 55532 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 55534 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 55535 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 55536 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 55539 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 55540 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55543 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55544 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 55545 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55546 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 55547 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55548 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 55549 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55554 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 55555 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 55557 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55558 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 55560 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 55563 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 55566 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 55567 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 55568 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55569 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55572 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 55573 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55574 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55575 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 55578 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 55580 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 55584 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 55585 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 55586 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55587 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 55590 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 55591 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55592 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55593 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 55596 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55597 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 55598 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 55599 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55602 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 55603 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55604 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 55605 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55607 clk$SB_IO_IN_$glb_clk
.sym 55609 soc.cpu.decoded_imm[1]
.sym 55610 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[2]
.sym 55611 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[3]
.sym 55612 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[3]
.sym 55613 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 55614 soc.cpu.decoded_imm[15]
.sym 55615 soc.cpu.decoded_imm[22]
.sym 55616 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 55618 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55621 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55622 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 55623 soc.cpu.cpuregs_raddr2[4]
.sym 55624 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 55625 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55627 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 55628 soc.cpu.instr_waitirq
.sym 55631 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 55632 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 55633 soc.cpu.decoded_imm_j[15]
.sym 55634 soc.cpu.reg_out[25]
.sym 55636 soc.cpu.decoded_imm[2]
.sym 55637 soc.cpu.decoded_imm_j[1]
.sym 55638 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55640 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 55641 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 55642 soc.cpu.cpuregs_waddr[2]
.sym 55643 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55644 soc.cpu.reg_out[28]
.sym 55650 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55651 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 55652 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 55654 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 55656 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 55657 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 55658 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55660 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 55665 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55666 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 55667 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 55669 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55670 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 55671 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 55672 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 55673 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 55675 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55676 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55677 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 55678 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 55679 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 55681 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55683 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55684 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 55685 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 55686 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 55690 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 55692 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 55695 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55696 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55697 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 55698 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 55701 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55702 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55703 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 55704 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 55707 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 55708 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 55709 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 55710 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55713 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55714 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55715 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 55716 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 55719 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55720 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 55721 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55722 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 55725 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55726 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55727 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 55728 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 55730 clk$SB_IO_IN_$glb_clk
.sym 55732 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 55733 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 55734 soc.cpu.alu_out_q[28]
.sym 55735 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 55737 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 55738 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 55739 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 55744 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 55745 soc.cpu.decoded_imm[22]
.sym 55747 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 55748 soc.cpu.decoded_imm_j[11]
.sym 55749 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55750 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 55751 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 55752 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 55753 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55754 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55755 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 55756 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 55758 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 55761 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55762 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55763 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 55764 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 55765 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 55766 soc.cpu.decoded_imm_j[2]
.sym 55767 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55773 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 55774 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55775 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 55776 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 55777 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55779 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 55780 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 55782 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 55783 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 55784 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 55785 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55786 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 55787 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 55789 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 55790 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 55793 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55795 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 55798 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 55801 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 55802 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55803 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55806 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 55807 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55808 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 55809 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55812 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 55813 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 55814 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 55815 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55818 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 55820 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 55825 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 55827 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 55830 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55831 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55832 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 55833 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 55836 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 55838 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 55842 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 55843 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55844 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55845 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 55848 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55849 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55850 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 55851 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 55853 clk$SB_IO_IN_$glb_clk
.sym 55856 soc.cpu.decoded_imm[2]
.sym 55857 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_2_O[2]
.sym 55858 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[3]
.sym 55859 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 55860 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 55862 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_2_I3[2]
.sym 55867 soc.cpu.decoded_imm[3]
.sym 55869 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 55871 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 55875 soc.cpu.mem_do_rdata
.sym 55879 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55881 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55883 soc.cpu.latched_stalu
.sym 55885 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55888 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55890 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55896 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55897 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55902 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 55903 soc.cpu.pcpi_rs1[25]
.sym 55904 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55907 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55908 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 55909 soc.cpu.alu_out_q[27]
.sym 55910 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 55911 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 55912 soc.cpu.latched_stalu
.sym 55914 soc.cpu.alu_out_SB_LUT4_O_6_I1[0]
.sym 55916 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 55917 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 55918 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 55919 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55921 soc.cpu.pcpi_rs2[25]
.sym 55922 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55923 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 55924 soc.cpu.reg_out[27]
.sym 55926 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55927 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 55929 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 55930 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 55931 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 55932 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 55935 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 55936 soc.cpu.alu_out_SB_LUT4_O_6_I1[0]
.sym 55938 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 55941 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 55942 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 55943 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55944 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 55947 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55948 soc.cpu.pcpi_rs2[25]
.sym 55949 soc.cpu.pcpi_rs1[25]
.sym 55953 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 55954 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 55955 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 55956 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55960 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 55962 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 55965 soc.cpu.pcpi_rs2[25]
.sym 55966 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 55967 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 55968 soc.cpu.pcpi_rs1[25]
.sym 55971 soc.cpu.reg_out[27]
.sym 55972 soc.cpu.latched_stalu
.sym 55973 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55974 soc.cpu.alu_out_q[27]
.sym 55976 clk$SB_IO_IN_$glb_clk
.sym 55978 soc.cpu.latched_stalu
.sym 55981 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 55984 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 55992 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55993 soc.cpu.instr_auipc
.sym 55994 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55995 soc.cpu.instr_jalr
.sym 55996 soc.cpu.cpu_state[3]
.sym 55997 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 56001 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56002 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 56003 led3$SB_IO_OUT
.sym 56005 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 56007 soc.cpu.pcpi_rs2[25]
.sym 56013 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 56019 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 56020 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 56021 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 56022 soc.cpu.pcpi_rs2[26]
.sym 56024 soc.cpu.alu_out_SB_LUT4_O_5_I1[1]
.sym 56027 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 56035 soc.cpu.alu_out_SB_LUT4_O_5_I1[2]
.sym 56037 soc.cpu.pcpi_rs1[26]
.sym 56038 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 56045 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 56046 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 56047 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 56049 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 56050 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 56052 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 56053 soc.cpu.pcpi_rs2[26]
.sym 56054 soc.cpu.pcpi_rs1[26]
.sym 56055 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 56058 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 56059 soc.cpu.alu_out_SB_LUT4_O_5_I1[2]
.sym 56060 soc.cpu.alu_out_SB_LUT4_O_5_I1[1]
.sym 56064 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 56065 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 56066 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 56067 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 56071 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 56072 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 56082 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 56083 soc.cpu.pcpi_rs1[26]
.sym 56084 soc.cpu.pcpi_rs2[26]
.sym 56088 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 56089 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 56090 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 56091 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 56099 clk$SB_IO_IN_$glb_clk
.sym 56115 led2$SB_IO_OUT
.sym 56116 soc.cpu.cpu_state[1]
.sym 56117 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 56119 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 56120 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 56123 soc.cpu.cpu_state[3]
.sym 56509 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 56514 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 56527 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 56570 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56571 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56572 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56573 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 56574 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 56575 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 56576 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 56611 iomem_addr[8]
.sym 56612 iomem_addr[18]
.sym 56614 iomem_addr[16]
.sym 56615 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 56616 iomem_addr[12]
.sym 56617 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 56618 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 56619 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 56620 iomem_addr[8]
.sym 56621 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 56622 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56624 iomem_addr[3]
.sym 56625 iomem_addr[7]
.sym 56629 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 56631 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 56633 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 56634 iomem_addr[6]
.sym 56636 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56637 soc.spimemio.rd_inc
.sym 56638 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56639 iomem_addr[5]
.sym 56640 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 56641 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 56644 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 56645 iomem_addr[16]
.sym 56646 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 56647 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 56651 iomem_addr[3]
.sym 56652 soc.spimemio.rd_inc
.sym 56653 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56656 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 56657 iomem_addr[6]
.sym 56658 iomem_addr[8]
.sym 56659 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 56662 soc.spimemio.rd_inc
.sym 56663 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56664 iomem_addr[5]
.sym 56668 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56669 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 56670 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 56671 iomem_addr[5]
.sym 56674 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 56675 iomem_addr[8]
.sym 56680 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 56681 iomem_addr[12]
.sym 56682 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 56683 iomem_addr[7]
.sym 56686 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 56687 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56688 iomem_addr[18]
.sym 56689 iomem_addr[3]
.sym 56690 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56691 clk$SB_IO_IN_$glb_clk
.sym 56697 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 56698 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 56699 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 56700 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 56701 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 56702 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 56703 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 56704 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 56708 soc.cpu.pcpi_rs2[26]
.sym 56709 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 56712 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56715 soc.spimemio.rd_addr[9]
.sym 56716 iomem_addr[23]
.sym 56717 soc.spimemio.rd_addr[5]
.sym 56718 iomem_wdata[26]
.sym 56720 iomem_addr[18]
.sym 56738 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 56745 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 56749 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 56751 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 56759 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2]
.sym 56760 iomem_addr[7]
.sym 56762 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 56763 soc.spimemio.rd_addr[13]
.sym 56764 iomem_addr[3]
.sym 56775 soc.spimemio.rd_addr[3]
.sym 56776 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56779 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 56781 iomem_addr[11]
.sym 56783 soc.spimemio.rd_inc
.sym 56786 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 56787 iomem_addr[8]
.sym 56788 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 56790 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 56791 iomem_addr[7]
.sym 56792 iomem_addr[6]
.sym 56793 iomem_addr[3]
.sym 56794 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 56795 iomem_addr[14]
.sym 56799 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 56800 iomem_addr[10]
.sym 56801 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56804 iomem_addr[4]
.sym 56807 soc.spimemio.rd_inc
.sym 56808 iomem_addr[10]
.sym 56809 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 56813 iomem_addr[3]
.sym 56815 soc.spimemio.rd_addr[3]
.sym 56819 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56821 soc.spimemio.rd_inc
.sym 56822 iomem_addr[4]
.sym 56826 iomem_addr[8]
.sym 56827 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 56828 soc.spimemio.rd_inc
.sym 56832 iomem_addr[7]
.sym 56833 soc.spimemio.rd_inc
.sym 56834 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 56837 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 56838 iomem_addr[6]
.sym 56840 soc.spimemio.rd_inc
.sym 56843 soc.spimemio.rd_inc
.sym 56845 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 56846 iomem_addr[11]
.sym 56850 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 56851 iomem_addr[14]
.sym 56852 soc.spimemio.rd_inc
.sym 56853 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 56854 clk$SB_IO_IN_$glb_clk
.sym 56856 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 56857 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 56858 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 56859 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 56860 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 56861 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 56862 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 56863 soc.spimemio.rd_valid
.sym 56867 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 56868 soc.spimemio.rd_addr[10]
.sym 56870 soc.spimemio.rd_addr[6]
.sym 56871 iomem_addr[6]
.sym 56872 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 56875 iomem_addr[8]
.sym 56876 $PACKER_VCC_NET
.sym 56878 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 56880 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 56881 soc.spimemio.rd_addr[17]
.sym 56882 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 56883 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 56884 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[2]
.sym 56888 iomem_addr[3]
.sym 56890 soc.spimemio.rd_inc
.sym 56891 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 56897 iomem_addr[14]
.sym 56898 $PACKER_VCC_NET
.sym 56899 soc.spimemio.rd_addr[4]
.sym 56900 soc.spimemio.rd_addr[8]
.sym 56901 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 56902 iomem_addr[16]
.sym 56903 soc.spimemio.rd_addr[11]
.sym 56904 soc.spimemio.rd_valid_SB_LUT4_I3_1_I0[2]
.sym 56905 iomem_addr[11]
.sym 56906 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 56907 soc.spimemio.rd_valid_SB_LUT4_I3_1_I0[1]
.sym 56908 soc.spimemio.rd_addr[21]
.sym 56909 iomem_addr[21]
.sym 56910 soc.spimemio.rd_addr[6]
.sym 56911 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 56912 soc.spimemio.rd_addr[14]
.sym 56913 iomem_addr[8]
.sym 56915 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 56916 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 56919 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 56920 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[2]
.sym 56923 iomem_addr[4]
.sym 56924 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 56925 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 56926 soc.spimemio.rd_addr[16]
.sym 56927 iomem_addr[6]
.sym 56928 soc.spimemio.rd_valid
.sym 56930 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 56931 iomem_addr[16]
.sym 56932 soc.spimemio.rd_addr[16]
.sym 56933 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 56936 $PACKER_VCC_NET
.sym 56942 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 56943 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 56944 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 56945 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 56948 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[2]
.sym 56949 iomem_addr[14]
.sym 56951 soc.spimemio.rd_addr[14]
.sym 56954 soc.spimemio.rd_addr[11]
.sym 56955 iomem_addr[21]
.sym 56956 soc.spimemio.rd_addr[21]
.sym 56957 iomem_addr[11]
.sym 56960 soc.spimemio.rd_valid_SB_LUT4_I3_1_I0[2]
.sym 56961 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 56962 soc.spimemio.rd_valid_SB_LUT4_I3_1_I0[1]
.sym 56963 soc.spimemio.rd_valid
.sym 56966 soc.spimemio.rd_addr[4]
.sym 56967 iomem_addr[6]
.sym 56968 soc.spimemio.rd_addr[6]
.sym 56969 iomem_addr[4]
.sym 56972 soc.spimemio.rd_addr[8]
.sym 56973 iomem_addr[8]
.sym 56974 iomem_addr[4]
.sym 56975 soc.spimemio.rd_addr[4]
.sym 56976 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 56977 clk$SB_IO_IN_$glb_clk
.sym 56978 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 56979 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 56980 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O[3]
.sym 56981 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_I3[3]
.sym 56982 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 56983 soc.spimemio.rd_addr[19]
.sym 56984 soc.spimemio.rd_addr[13]
.sym 56985 soc.spimemio.rd_addr[23]
.sym 56986 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[2]
.sym 56989 iomem_wdata[17]
.sym 56991 iomem_addr[11]
.sym 56994 soc.spimemio.state[7]
.sym 56995 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 56996 iomem_wdata[2]
.sym 56997 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 56999 $PACKER_VCC_NET
.sym 57000 iomem_addr[11]
.sym 57001 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 57002 soc.spimemio.din_data[2]
.sym 57004 flash_io0_di
.sym 57005 soc.spimemio.rd_addr[18]
.sym 57008 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 57009 soc.spimemio.rd_addr[15]
.sym 57011 soc.spimemio.buffer[13]
.sym 57013 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 57020 iomem_addr[23]
.sym 57021 soc.spimemio.rd_inc
.sym 57022 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 57023 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[3]
.sym 57024 iomem_addr[20]
.sym 57025 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 57026 iomem_addr[22]
.sym 57027 soc.spimemio.rd_valid
.sym 57028 iomem_addr[21]
.sym 57029 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[2]
.sym 57031 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 57032 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 57035 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 57037 soc.spimemio.rd_addr[9]
.sym 57039 soc.spimemio.rd_addr[21]
.sym 57040 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[3]
.sym 57042 iomem_addr[9]
.sym 57043 soc.spimemio.rd_addr[20]
.sym 57045 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 57047 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 57050 soc.spimemio.rd_addr[23]
.sym 57051 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[2]
.sym 57053 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 57054 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 57055 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[2]
.sym 57056 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[3]
.sym 57059 soc.spimemio.rd_addr[21]
.sym 57060 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[3]
.sym 57061 iomem_addr[21]
.sym 57062 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[2]
.sym 57065 iomem_addr[20]
.sym 57066 soc.spimemio.rd_valid
.sym 57067 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 57068 soc.spimemio.rd_addr[20]
.sym 57071 soc.spimemio.rd_inc
.sym 57073 iomem_addr[21]
.sym 57074 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 57077 iomem_addr[9]
.sym 57078 soc.spimemio.rd_addr[9]
.sym 57079 iomem_addr[23]
.sym 57080 soc.spimemio.rd_addr[23]
.sym 57083 soc.spimemio.rd_inc
.sym 57085 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 57086 iomem_addr[22]
.sym 57090 soc.spimemio.rd_addr[23]
.sym 57091 iomem_addr[23]
.sym 57095 soc.spimemio.rd_inc
.sym 57096 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 57098 iomem_addr[20]
.sym 57099 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 57100 clk$SB_IO_IN_$glb_clk
.sym 57102 soc.spimemio.rd_addr[17]
.sym 57103 soc.spimemio.rd_addr[15]
.sym 57107 soc.spimem_rdata[5]
.sym 57109 soc.spimemio.rd_addr[18]
.sym 57114 iomem_addr[21]
.sym 57115 gpio[5]
.sym 57116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 57117 iomem_addr[22]
.sym 57120 iomem_addr[6]
.sym 57122 iomem_addr[22]
.sym 57124 iomem_addr[4]
.sym 57125 $PACKER_VCC_NET
.sym 57128 soc.spimemio_cfgreg_do[17]
.sym 57130 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 57131 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 57132 iomem_addr[17]
.sym 57143 soc.spimemio.rd_addr[5]
.sym 57144 iomem_addr[13]
.sym 57145 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57147 iomem_addr[18]
.sym 57148 soc.spimemio.rd_addr[22]
.sym 57150 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 57152 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 57153 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 57156 soc.spimemio.rd_addr[13]
.sym 57159 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 57160 soc.spimemio.rd_addr[15]
.sym 57162 iomem_addr[22]
.sym 57163 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 57164 iomem_addr[15]
.sym 57167 soc.spimemio.rd_addr[17]
.sym 57168 iomem_addr[5]
.sym 57169 iomem_wdata[18]
.sym 57170 iomem_addr[17]
.sym 57172 iomem_wdata[17]
.sym 57174 soc.spimemio.rd_addr[18]
.sym 57177 iomem_addr[13]
.sym 57178 soc.spimemio.rd_addr[13]
.sym 57182 soc.spimemio.rd_addr[22]
.sym 57183 iomem_addr[18]
.sym 57184 iomem_addr[22]
.sym 57185 soc.spimemio.rd_addr[18]
.sym 57189 iomem_wdata[18]
.sym 57195 iomem_addr[17]
.sym 57196 soc.spimemio.rd_addr[17]
.sym 57200 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 57201 soc.spimemio.rd_addr[15]
.sym 57202 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 57203 iomem_addr[15]
.sym 57209 iomem_wdata[17]
.sym 57213 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 57214 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 57215 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 57218 iomem_addr[15]
.sym 57219 soc.spimemio.rd_addr[5]
.sym 57220 soc.spimemio.rd_addr[15]
.sym 57221 iomem_addr[5]
.sym 57222 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57223 clk$SB_IO_IN_$glb_clk
.sym 57224 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57225 soc.spimem_rdata[1]
.sym 57226 soc.spimem_rdata[6]
.sym 57227 soc.spimem_rdata[4]
.sym 57228 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 57229 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 57230 soc.spimem_rdata[0]
.sym 57231 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 57232 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 57235 soc.spimemio.buffer[14]
.sym 57236 led3$SB_IO_OUT
.sym 57238 iomem_addr[18]
.sym 57239 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57241 iomem_wdata[19]
.sym 57243 soc.spimemio_cfgreg_do[18]
.sym 57245 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 57246 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57248 iomem_addr[13]
.sym 57249 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 57250 soc.spimemio_cfgreg_do[18]
.sym 57251 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 57252 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 57253 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 57254 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 57255 iomem_wdata[18]
.sym 57256 iomem_addr[7]
.sym 57257 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 57259 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 57260 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 57266 soc.spimemio.rd_addr[10]
.sym 57267 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 57270 soc.spimemio.rd_addr[6]
.sym 57271 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 57272 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 57273 soc.spimemio.rd_addr[18]
.sym 57274 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 57275 soc.spimemio.dout_data[5]
.sym 57276 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 57277 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 57278 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 57280 soc.spimemio.dout_data[6]
.sym 57281 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 57284 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57287 iomem_addr[18]
.sym 57288 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 57292 iomem_addr[10]
.sym 57293 iomem_addr[6]
.sym 57299 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 57300 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 57301 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 57302 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 57305 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 57306 soc.spimemio.rd_addr[6]
.sym 57307 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 57308 iomem_addr[6]
.sym 57313 soc.spimemio.rd_addr[10]
.sym 57314 iomem_addr[10]
.sym 57319 soc.spimemio.dout_data[6]
.sym 57323 soc.spimemio.dout_data[5]
.sym 57336 soc.spimemio.rd_addr[18]
.sym 57338 iomem_addr[18]
.sym 57341 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 57342 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 57343 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 57344 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 57345 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57346 clk$SB_IO_IN_$glb_clk
.sym 57348 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 57349 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 57350 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 57351 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 57352 soc.simpleuart.recv_buf_data[0]
.sym 57353 soc.simpleuart.recv_buf_data[1]
.sym 57354 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 57355 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 57359 iomem_wdata[15]
.sym 57361 soc.spimemio.buffer[6]
.sym 57362 iomem_addr[9]
.sym 57363 iomem_addr[4]
.sym 57367 soc.spimemio.buffer[4]
.sym 57372 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 57374 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 57376 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 57377 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 57379 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 57380 iomem_addr[3]
.sym 57381 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[2]
.sym 57382 soc.cpu.pcpi_rs1[10]
.sym 57383 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 57390 iomem_rdata[1]
.sym 57391 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57394 soc.spimem_rdata[0]
.sym 57397 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 57401 gpio[10]
.sym 57405 led1$SB_IO_OUT
.sym 57409 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 57412 gpio[0]
.sym 57416 gpio[4]
.sym 57420 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 57429 led1$SB_IO_OUT
.sym 57434 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 57435 soc.spimem_rdata[0]
.sym 57436 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 57437 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 57442 gpio[10]
.sym 57449 gpio[0]
.sym 57458 gpio[4]
.sym 57464 iomem_rdata[1]
.sym 57465 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 57468 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57469 clk$SB_IO_IN_$glb_clk
.sym 57471 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 57472 gpio[15]
.sym 57473 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 57474 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[0]
.sym 57475 flash_csb_SB_LUT4_I3_I0[0]
.sym 57476 flash_csb_SB_LUT4_I3_O[2]
.sym 57477 flash_clk_SB_LUT4_I0_O[0]
.sym 57478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 57485 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57487 soc.spimem_rdata[10]
.sym 57488 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 57489 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[2]
.sym 57490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 57492 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 57494 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 57495 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 57496 soc.spimemio.buffer[13]
.sym 57497 flash_io0_di
.sym 57499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 57500 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 57501 iomem_wdata[7]
.sym 57502 gpio[6]
.sym 57503 iomem_wdata[1]
.sym 57504 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 57505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 57506 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 57512 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 57513 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 57514 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 57516 iomem_rdata[0]
.sym 57518 iomem_rdata[4]
.sym 57520 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[0]
.sym 57521 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 57522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 57523 soc.cpu.trap_SB_LUT4_I2_O
.sym 57524 soc.simpleuart.recv_buf_data[0]
.sym 57526 flash_csb_SB_LUT4_I3_I0[1]
.sym 57527 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 57528 flash_clk_SB_LUT4_I0_O[3]
.sym 57531 soc.cpu.pcpi_rs2[26]
.sym 57532 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 57533 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 57535 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[1]
.sym 57536 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 57537 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 57540 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 57541 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[2]
.sym 57543 flash_csb_SB_LUT4_I3_I1[0]
.sym 57546 soc.simpleuart.recv_buf_data[0]
.sym 57547 flash_csb_SB_LUT4_I3_I1[0]
.sym 57548 flash_csb_SB_LUT4_I3_I0[1]
.sym 57551 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 57552 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 57553 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 57554 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 57557 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 57558 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 57559 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 57560 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 57563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 57564 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 57565 soc.cpu.pcpi_rs2[26]
.sym 57566 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 57569 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[2]
.sym 57570 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[1]
.sym 57571 flash_clk_SB_LUT4_I0_O[3]
.sym 57572 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[0]
.sym 57577 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 57578 iomem_rdata[0]
.sym 57582 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 57583 iomem_rdata[4]
.sym 57588 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 57591 soc.cpu.trap_SB_LUT4_I2_O
.sym 57592 clk$SB_IO_IN_$glb_clk
.sym 57594 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 57595 flash_csb_SB_LUT4_I3_I0[2]
.sym 57596 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 57597 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 57598 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[1]
.sym 57599 soc.simpleuart.recv_buf_data[5]
.sym 57600 soc.simpleuart.recv_buf_data[4]
.sym 57601 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[1]
.sym 57605 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 57608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 57610 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 57612 iomem_wdata[19]
.sym 57617 flash_csb$SB_IO_OUT
.sym 57618 soc.cpu.instr_retirq
.sym 57619 iomem_wdata[19]
.sym 57620 soc.simpleuart.recv_pattern[2]
.sym 57623 iomem_addr[17]
.sym 57625 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 57627 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 57628 soc.spimemio_cfgreg_do[17]
.sym 57629 flash_csb_SB_LUT4_I3_I1[0]
.sym 57635 soc.simpleuart_reg_div_do[3]
.sym 57637 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 57638 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 57639 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 57640 flash_clk_SB_LUT4_I0_O[3]
.sym 57643 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 57646 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57647 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 57648 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 57649 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 57651 led3$SB_IO_OUT
.sym 57652 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 57653 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 57654 flash_csb_SB_LUT4_I3_O[0]
.sym 57655 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 57656 iomem_rdata[3]
.sym 57659 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 57660 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 57662 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 57663 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 57666 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 57668 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 57669 flash_clk_SB_LUT4_I0_O[3]
.sym 57670 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 57671 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 57674 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 57675 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 57676 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 57677 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 57682 soc.simpleuart_reg_div_do[3]
.sym 57683 flash_csb_SB_LUT4_I3_O[0]
.sym 57686 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 57687 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 57688 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 57689 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 57693 iomem_rdata[3]
.sym 57695 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 57701 led3$SB_IO_OUT
.sym 57704 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 57705 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 57706 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 57707 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 57714 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57715 clk$SB_IO_IN_$glb_clk
.sym 57717 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 57718 soc.simpleuart.recv_buf_data[3]
.sym 57719 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 57720 flash_csb_SB_LUT4_I3_O[0]
.sym 57721 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 57722 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[1]
.sym 57723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 57724 soc.simpleuart.recv_buf_data[7]
.sym 57729 soc.simpleuart_reg_div_do[3]
.sym 57731 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 57734 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57736 iomem_wdata[26]
.sym 57738 flash_csb_SB_LUT4_I3_I0[2]
.sym 57739 flash_io2_di
.sym 57740 iomem_wdata[7]
.sym 57741 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 57742 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 57743 iomem_wdata[3]
.sym 57744 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 57745 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 57746 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 57747 iomem_wdata[18]
.sym 57748 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 57749 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 57750 iomem_wdata[15]
.sym 57751 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 57752 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 57758 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[0]
.sym 57759 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 57760 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 57761 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 57762 flash_clk_SB_LUT4_I0_O[3]
.sym 57764 soc.simpleuart.recv_pattern[6]
.sym 57766 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 57768 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 57770 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[1]
.sym 57771 soc.simpleuart_reg_div_do[6]
.sym 57772 flash_csb_SB_LUT4_I3_I0[1]
.sym 57775 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[2]
.sym 57776 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57777 flash_csb_SB_LUT4_I3_O[0]
.sym 57778 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 57779 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 57780 soc.simpleuart.recv_pattern[2]
.sym 57782 iomem_addr[24]
.sym 57783 iomem_addr[17]
.sym 57785 soc.mem_valid
.sym 57786 iomem_addr[25]
.sym 57787 flash_csb_SB_LUT4_I3_I1[0]
.sym 57788 soc.simpleuart.recv_buf_data[2]
.sym 57789 soc.simpleuart.recv_buf_data[6]
.sym 57791 flash_csb_SB_LUT4_I3_I1[0]
.sym 57792 soc.simpleuart.recv_buf_data[2]
.sym 57794 flash_csb_SB_LUT4_I3_I0[1]
.sym 57797 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 57798 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 57799 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 57800 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 57803 flash_clk_SB_LUT4_I0_O[3]
.sym 57804 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[1]
.sym 57805 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[0]
.sym 57806 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[2]
.sym 57809 iomem_addr[24]
.sym 57811 iomem_addr[25]
.sym 57815 soc.simpleuart.recv_buf_data[6]
.sym 57816 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 57817 soc.simpleuart_reg_div_do[6]
.sym 57818 flash_csb_SB_LUT4_I3_O[0]
.sym 57821 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 57822 iomem_addr[17]
.sym 57823 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 57824 soc.mem_valid
.sym 57829 soc.simpleuart.recv_pattern[2]
.sym 57834 soc.simpleuart.recv_pattern[6]
.sym 57837 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57838 clk$SB_IO_IN_$glb_clk
.sym 57839 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57840 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 57841 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 57842 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2]
.sym 57843 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 57844 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57845 flash_csb_SB_LUT4_I3_I1[0]
.sym 57846 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[0]
.sym 57847 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 57851 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 57855 flash_csb_SB_LUT4_I3_O[0]
.sym 57856 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 57862 iomem_addr[15]
.sym 57863 soc.simpleuart_reg_div_do[16]
.sym 57864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 57865 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57866 flash_csb_SB_LUT4_I3_O[0]
.sym 57867 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 57868 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 57869 soc.cpu.pcpi_rs1[12]
.sym 57871 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 57872 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 57874 soc.cpu.pcpi_rs1[10]
.sym 57875 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 57881 iomem_addr[24]
.sym 57883 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57885 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 57886 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 57887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 57889 gpio[14]
.sym 57890 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 57891 gpio[13]
.sym 57892 gpio[7]
.sym 57893 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 57894 iomem_addr[25]
.sym 57897 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 57901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 57904 gpio[6]
.sym 57905 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 57912 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 57916 gpio[7]
.sym 57920 gpio[13]
.sym 57926 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 57927 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 57928 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 57932 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 57933 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 57935 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 57941 gpio[14]
.sym 57945 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 57946 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 57947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 57953 gpio[6]
.sym 57956 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 57957 iomem_addr[24]
.sym 57959 iomem_addr[25]
.sym 57960 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57961 clk$SB_IO_IN_$glb_clk
.sym 57963 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 57964 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 57965 soc.mem_rdata[18]
.sym 57966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 57967 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 57968 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 57969 iomem_rdata[19]
.sym 57970 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 57973 soc.cpu.alu_out_q[8]
.sym 57977 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 57978 iomem_wdata[5]
.sym 57979 gpio[13]
.sym 57981 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 57983 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 57984 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 57987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 57988 iomem_ready_SB_LUT4_I3_I1[6]
.sym 57989 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 57990 gpio[6]
.sym 57991 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 57992 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 57993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 57994 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 57995 soc.spimem_rdata[7]
.sym 57996 soc.spimemio.buffer[13]
.sym 57997 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 57998 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 58005 iomem_addr[22]
.sym 58006 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 58007 iomem_addr[21]
.sym 58008 iomem_addr[20]
.sym 58009 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 58011 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 58012 iomem_rdata[7]
.sym 58013 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 58015 gpio_SB_DFFESR_Q_9_E
.sym 58016 iomem_rdata[14]
.sym 58017 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 58018 iomem_rdata[6]
.sym 58019 iomem_addr[23]
.sym 58020 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 58022 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 58024 iomem_wdata[14]
.sym 58025 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 58027 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 58028 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 58031 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 58032 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 58033 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 58035 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 58039 iomem_wdata[14]
.sym 58043 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 58044 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 58045 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 58046 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 58049 iomem_addr[20]
.sym 58050 iomem_addr[22]
.sym 58051 iomem_addr[23]
.sym 58052 iomem_addr[21]
.sym 58055 iomem_rdata[7]
.sym 58056 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 58057 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 58058 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 58061 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 58062 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 58063 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 58064 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 58067 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 58068 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 58070 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 58073 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 58074 iomem_rdata[14]
.sym 58075 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 58076 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 58079 iomem_rdata[6]
.sym 58080 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 58081 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 58082 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 58083 gpio_SB_DFFESR_Q_9_E
.sym 58084 clk$SB_IO_IN_$glb_clk
.sym 58085 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58086 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 58087 gpio[17]
.sym 58088 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 58089 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 58090 gpio[19]
.sym 58091 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 58092 gpio[18]
.sym 58093 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 58097 soc.cpu.decoded_imm[1]
.sym 58100 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 58101 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 58103 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 58105 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 58107 soc.cpu.compressed_instr
.sym 58110 soc.cpu.instr_retirq
.sym 58111 iomem_wdata[19]
.sym 58113 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 58114 soc.cpu.decoded_imm[15]
.sym 58115 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[2]
.sym 58116 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58117 soc.cpu.irq_pending[18]
.sym 58118 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 58119 soc.cpu.latched_stalu
.sym 58120 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 58121 gpio_SB_DFFESR_Q_E
.sym 58127 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 58128 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 58129 iomem_rdata[13]
.sym 58130 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 58132 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 58134 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 58135 soc.spimem_rdata[13]
.sym 58136 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 58138 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58140 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 58141 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 58142 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 58143 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 58145 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 58146 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 58151 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 58152 soc.spimemio.buffer[14]
.sym 58153 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 58154 soc.spimem_rdata[14]
.sym 58156 soc.spimemio.buffer[13]
.sym 58158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58160 soc.spimemio.buffer[13]
.sym 58166 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 58167 soc.spimem_rdata[14]
.sym 58168 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 58169 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 58172 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 58173 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 58174 iomem_rdata[13]
.sym 58175 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 58179 soc.spimemio.buffer[14]
.sym 58185 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 58187 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 58190 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 58191 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 58192 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 58193 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 58196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 58197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 58198 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 58199 soc.spimem_rdata[13]
.sym 58202 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 58203 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 58204 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 58205 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 58206 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58207 clk$SB_IO_IN_$glb_clk
.sym 58209 iomem_rdata[17]
.sym 58210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 58211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 58212 iomem_rdata[18]
.sym 58213 iomem_rdata[15]
.sym 58215 iomem_rdata[2]
.sym 58216 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 58220 soc.cpu.pcpi_rs2[26]
.sym 58222 soc.mem_valid
.sym 58225 iomem_wdata[1]
.sym 58227 gpio[30]
.sym 58228 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 58229 soc.spimemio.buffer[22]
.sym 58230 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 58232 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 58234 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 58235 soc.mem_valid
.sym 58236 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 58237 iomem_wdata[15]
.sym 58238 soc.mem_rdata[18]
.sym 58239 iomem_wdata[18]
.sym 58240 iomem_wdata[3]
.sym 58241 iomem_wdata[24]
.sym 58242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 58243 iomem_ready
.sym 58244 soc.cpu.next_pc[20]
.sym 58250 iomem_addr[25]
.sym 58252 soc.cpu.trap_SB_LUT4_I2_O
.sym 58253 soc.mem_valid
.sym 58254 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 58255 soc.cpu.pcpi_rs2[17]
.sym 58257 iomem_ready_SB_LUT4_I3_I1[6]
.sym 58259 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 58262 iomem_ready_SB_LUT4_I0_O[0]
.sym 58263 iomem_ready_SB_LUT4_I0_O[1]
.sym 58264 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 58267 iomem_wstrb[0]
.sym 58269 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 58271 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 58272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 58273 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 58275 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 58276 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 58277 iomem_ready
.sym 58278 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 58279 iomem_addr[24]
.sym 58283 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 58284 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 58285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 58286 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 58289 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 58290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 58291 soc.cpu.pcpi_rs2[17]
.sym 58292 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 58295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 58296 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 58297 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 58298 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 58307 iomem_addr[24]
.sym 58308 iomem_ready_SB_LUT4_I0_O[0]
.sym 58309 iomem_ready_SB_LUT4_I0_O[1]
.sym 58313 soc.mem_valid
.sym 58314 iomem_addr[25]
.sym 58315 iomem_ready_SB_LUT4_I3_I1[6]
.sym 58316 iomem_ready
.sym 58325 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 58327 iomem_wstrb[0]
.sym 58328 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 58329 soc.cpu.trap_SB_LUT4_I2_O
.sym 58330 clk$SB_IO_IN_$glb_clk
.sym 58332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 58333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 58334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[2]
.sym 58335 iomem_ready
.sym 58336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[1]
.sym 58337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[2]
.sym 58338 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 58339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 58342 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 58343 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 58344 flash_clk_SB_LUT4_I0_O[3]
.sym 58348 iomem_wdata[17]
.sym 58349 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 58350 iomem_wdata[23]
.sym 58351 iomem_rdata[17]
.sym 58354 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 58355 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 58356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 58357 soc.cpu.pcpi_rs1[12]
.sym 58358 soc.cpu.alu_out_q[7]
.sym 58359 soc.cpu.pcpi_rs1[10]
.sym 58360 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 58361 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 58362 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 58363 soc.mem_rdata[25]
.sym 58364 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 58365 soc.cpu.cpu_state[6]
.sym 58366 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 58367 iomem_wdata[18]
.sym 58376 soc.cpu.alu_out_q[7]
.sym 58377 soc.cpu.reg_out[9]
.sym 58381 iomem_wdata[2]
.sym 58384 led1_SB_DFFESR_Q_E
.sym 58388 soc.cpu.reg_out[7]
.sym 58391 soc.cpu.latched_stalu
.sym 58394 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58396 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 58397 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 58400 iomem_wdata[3]
.sym 58401 soc.cpu.alu_out_q[3]
.sym 58404 soc.cpu.reg_out[3]
.sym 58406 soc.cpu.latched_stalu
.sym 58407 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58408 soc.cpu.reg_out[3]
.sym 58409 soc.cpu.alu_out_q[3]
.sym 58412 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58413 soc.cpu.reg_out[9]
.sym 58414 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 58418 iomem_wdata[3]
.sym 58424 iomem_wdata[2]
.sym 58442 soc.cpu.latched_stalu
.sym 58443 soc.cpu.alu_out_q[7]
.sym 58444 soc.cpu.reg_out[7]
.sym 58445 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 58448 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 58449 soc.cpu.reg_out[3]
.sym 58450 soc.cpu.alu_out_q[3]
.sym 58451 soc.cpu.latched_stalu
.sym 58452 led1_SB_DFFESR_Q_E
.sym 58453 clk$SB_IO_IN_$glb_clk
.sym 58454 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58455 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 58456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[2]
.sym 58457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 58458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[0]
.sym 58459 iomem_wdata[22]
.sym 58460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 58461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 58462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 58466 soc.cpu.latched_stalu
.sym 58467 soc.mem_rdata[30]
.sym 58469 iomem_wstrb[1]
.sym 58472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 58477 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 58478 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 58479 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 58480 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 58481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 58482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 58483 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 58484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[3]
.sym 58485 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 58486 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 58487 soc.cpu.alu_out_q[3]
.sym 58488 soc.cpu.mem_la_wdata[2]
.sym 58489 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 58490 soc.cpu.reg_out[3]
.sym 58496 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 58497 soc.cpu.alu_out_q[7]
.sym 58498 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 58499 soc.cpu.mem_la_wdata[2]
.sym 58501 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 58502 soc.cpu.latched_is_lb
.sym 58505 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 58507 soc.cpu.trap_SB_LUT4_I2_O
.sym 58508 soc.mem_rdata[18]
.sym 58509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 58510 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 58511 soc.cpu.latched_stalu
.sym 58512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58518 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 58519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 58520 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58521 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58524 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 58525 soc.cpu.cpu_state[6]
.sym 58526 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 58527 soc.cpu.reg_out[7]
.sym 58529 soc.cpu.latched_is_lb
.sym 58531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58535 soc.cpu.alu_out_q[7]
.sym 58536 soc.cpu.reg_out[7]
.sym 58537 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58538 soc.cpu.latched_stalu
.sym 58541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 58542 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 58543 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 58547 soc.cpu.mem_la_wdata[2]
.sym 58548 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 58549 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 58550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 58553 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 58554 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 58555 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 58556 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 58559 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 58560 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 58561 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 58562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 58565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 58566 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 58567 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 58568 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 58571 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 58572 soc.cpu.cpu_state[6]
.sym 58573 soc.mem_rdata[18]
.sym 58574 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58575 soc.cpu.trap_SB_LUT4_I2_O
.sym 58576 clk$SB_IO_IN_$glb_clk
.sym 58578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 58580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 58581 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 58582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 58583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 58584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 58585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 58586 iomem_wdata[31]
.sym 58590 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 58591 soc.cpu.compressed_instr
.sym 58592 iomem_wdata[16]
.sym 58593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[0]
.sym 58595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 58596 iomem_wdata[15]
.sym 58597 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 58600 iomem_wdata[31]
.sym 58601 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 58602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 58603 soc.cpu.latched_stalu
.sym 58604 soc.cpu.alu_out_q[4]
.sym 58605 soc.cpu.decoded_imm[15]
.sym 58606 soc.cpu.instr_retirq
.sym 58607 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58608 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58609 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 58610 soc.cpu.reg_out[18]
.sym 58611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 58612 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 58613 soc.cpu.reg_out[5]
.sym 58619 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 58620 soc.cpu.reg_out[5]
.sym 58623 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58624 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58626 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 58627 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 58629 soc.mem_rdata[26]
.sym 58630 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 58631 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 58633 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 58634 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 58635 soc.cpu.cpu_state[6]
.sym 58636 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 58638 soc.mem_rdata[31]
.sym 58639 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 58640 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 58641 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 58642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 58643 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 58644 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 58647 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 58648 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 58650 soc.cpu.instr_and_SB_LUT4_I2_O[3]
.sym 58652 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 58653 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 58654 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 58655 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 58658 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 58659 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 58664 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 58666 soc.cpu.cpu_state[6]
.sym 58667 soc.mem_rdata[26]
.sym 58670 soc.mem_rdata[31]
.sym 58671 soc.cpu.cpu_state[6]
.sym 58672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 58673 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58676 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 58677 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 58678 soc.cpu.instr_and_SB_LUT4_I2_O[3]
.sym 58679 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 58682 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 58684 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 58688 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 58689 soc.cpu.reg_out[5]
.sym 58691 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58694 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 58695 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 58696 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 58697 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 58699 clk$SB_IO_IN_$glb_clk
.sym 58701 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 58702 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 58703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 58704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 58705 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 58706 soc.cpu.reg_out[3]
.sym 58707 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 58708 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 58712 led3$SB_IO_OUT
.sym 58713 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 58715 soc.mem_rdata[23]
.sym 58718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 58719 soc.cpu.compressed_instr
.sym 58720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58723 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 58725 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 58726 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 58727 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 58728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 58729 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 58730 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 58731 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 58732 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 58733 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 58734 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 58735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 58736 soc.cpu.instr_retirq
.sym 58742 soc.cpu.alu_out_SB_LUT4_O_26_I2[0]
.sym 58743 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[3]
.sym 58744 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 58745 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 58746 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 58747 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 58748 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 58751 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 58752 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 58753 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 58754 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 58755 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 58756 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 58757 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 58758 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 58759 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 58760 soc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.sym 58761 soc.cpu.latched_stalu
.sym 58762 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 58763 soc.cpu.reg_out[5]
.sym 58764 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 58766 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 58769 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 58771 soc.cpu.alu_out_q[5]
.sym 58775 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 58776 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 58777 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 58778 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 58781 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 58782 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 58783 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 58784 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 58787 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 58788 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 58789 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 58790 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 58793 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 58794 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 58795 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[3]
.sym 58796 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 58799 soc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.sym 58801 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 58806 soc.cpu.alu_out_SB_LUT4_O_26_I2[0]
.sym 58808 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 58811 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 58812 soc.cpu.reg_out[5]
.sym 58813 soc.cpu.alu_out_q[5]
.sym 58814 soc.cpu.latched_stalu
.sym 58817 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 58818 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 58819 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 58820 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 58822 clk$SB_IO_IN_$glb_clk
.sym 58824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 58825 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 58826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[2]
.sym 58827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 58828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 58829 soc.cpu.reg_out[5]
.sym 58830 soc.cpu.reg_out[22]
.sym 58831 soc.cpu.reg_out[0]
.sym 58837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 58840 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 58841 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 58842 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58844 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 58847 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58848 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 58849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 58850 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 58851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[3]
.sym 58852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 58853 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 58854 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 58855 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 58856 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 58857 soc.cpu.cpu_state[6]
.sym 58858 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 58859 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 58865 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 58866 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 58868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 58869 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 58870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 58871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[3]
.sym 58873 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 58874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 58875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 58876 soc.cpu.irq_pending[16]
.sym 58878 soc.cpu.alu_out_q[5]
.sym 58879 soc.cpu.cpu_state[6]
.sym 58881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 58883 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[2]
.sym 58884 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 58885 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 58886 soc.cpu.reg_out[5]
.sym 58888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 58889 soc.cpu.latched_stalu
.sym 58890 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[2]
.sym 58892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 58895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 58896 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 58898 soc.cpu.alu_out_q[5]
.sym 58899 soc.cpu.reg_out[5]
.sym 58900 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58901 soc.cpu.latched_stalu
.sym 58905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 58906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 58910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 58911 soc.cpu.cpu_state[6]
.sym 58912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 58913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 58916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 58917 soc.cpu.irq_pending[16]
.sym 58918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[2]
.sym 58919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[3]
.sym 58923 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 58924 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 58925 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 58930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 58931 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 58934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 58935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 58937 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 58940 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 58941 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 58943 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[2]
.sym 58945 clk$SB_IO_IN_$glb_clk
.sym 58946 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58947 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[3]
.sym 58948 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[3]
.sym 58949 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[2]
.sym 58950 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 58951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 58952 iomem_wdata[12]
.sym 58953 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 58954 iomem_wdata[28]
.sym 58959 soc.cpu.decoded_imm_j[4]
.sym 58963 soc.cpu.decoded_imm_j[8]
.sym 58964 soc.cpu.pcpi_rs1[26]
.sym 58965 soc.cpu.trap_SB_LUT4_I2_O
.sym 58966 soc.cpu.decoded_imm_j[2]
.sym 58967 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 58970 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 58971 soc.cpu.cpuregs_raddr2[2]
.sym 58972 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 58973 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 58974 soc.cpu.reg_out[16]
.sym 58975 soc.cpu.mem_la_wdata[6]
.sym 58976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[3]
.sym 58977 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 58979 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 58980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 58981 soc.cpu.latched_is_lh
.sym 58982 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 58988 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 58992 soc.cpu.alu_out_SB_LUT4_O_17_I2[0]
.sym 58993 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 58994 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 58995 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 58998 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 58999 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59000 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 59001 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59003 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 59004 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 59005 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 59006 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 59009 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 59010 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 59012 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 59014 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 59015 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 59016 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59018 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 59022 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 59023 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 59027 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 59030 soc.cpu.alu_out_SB_LUT4_O_17_I2[0]
.sym 59033 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 59034 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 59035 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59036 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59041 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 59042 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 59045 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 59046 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 59047 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 59048 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 59051 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 59052 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 59053 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 59054 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 59057 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59058 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 59059 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 59060 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 59063 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 59064 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 59065 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 59066 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 59068 clk$SB_IO_IN_$glb_clk
.sym 59070 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 59071 iomem_wdata[30]
.sym 59072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[2]
.sym 59073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[2]
.sym 59074 iomem_wdata[14]
.sym 59075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 59076 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 59082 soc.cpu.pcpi_rs2[12]
.sym 59083 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 59084 soc.cpu.decoded_imm[15]
.sym 59087 soc.cpu.decoded_imm_j[15]
.sym 59088 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 59092 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59095 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 59096 soc.cpu.cpu_state[4]
.sym 59097 soc.cpu.instr_retirq
.sym 59098 soc.cpu.reg_out[18]
.sym 59099 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59100 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 59101 soc.cpu.decoded_imm[15]
.sym 59102 soc.cpu.latched_stalu
.sym 59103 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 59104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 59105 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 59111 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 59112 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 59113 soc.mem_rdata[27]
.sym 59114 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 59116 soc.cpu.reg_out[9]
.sym 59117 soc.cpu.alu_out_q[9]
.sym 59118 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 59119 soc.cpu.irq_pending[19]
.sym 59120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 59121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[3]
.sym 59122 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 59124 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 59125 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[3]
.sym 59126 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 59127 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 59129 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[2]
.sym 59130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[2]
.sym 59131 soc.cpu.latched_stalu
.sym 59132 soc.cpu.cpu_state[6]
.sym 59133 soc.cpu.irq_pending[25]
.sym 59134 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[2]
.sym 59135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 59136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[3]
.sym 59139 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 59140 soc.cpu.irq_pending[30]
.sym 59141 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59142 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 59144 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 59145 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 59146 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 59147 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 59150 soc.cpu.cpu_state[6]
.sym 59151 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 59152 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 59153 soc.mem_rdata[27]
.sym 59156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[3]
.sym 59157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 59158 soc.cpu.irq_pending[25]
.sym 59159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[2]
.sym 59162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 59163 soc.cpu.irq_pending[30]
.sym 59164 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[3]
.sym 59165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[2]
.sym 59168 soc.cpu.alu_out_q[9]
.sym 59169 soc.cpu.reg_out[9]
.sym 59170 soc.cpu.latched_stalu
.sym 59171 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 59174 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[2]
.sym 59175 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 59177 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 59180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 59181 soc.cpu.irq_pending[19]
.sym 59182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 59183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[3]
.sym 59186 soc.cpu.reg_out[9]
.sym 59187 soc.cpu.latched_stalu
.sym 59188 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 59189 soc.cpu.alu_out_q[9]
.sym 59191 clk$SB_IO_IN_$glb_clk
.sym 59192 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59193 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[2]
.sym 59194 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 59195 soc.cpu.reg_out[20]
.sym 59196 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 59197 soc.cpu.next_pc[20]
.sym 59198 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[3]
.sym 59199 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 59200 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3[3]
.sym 59205 soc.cpu.irq_pending[19]
.sym 59207 soc.cpu.decoded_imm_j[8]
.sym 59209 soc.mem_rdata[27]
.sym 59210 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 59212 soc.cpu.instr_waitirq
.sym 59213 soc.cpu.decoded_imm_j[18]
.sym 59214 iomem_wdata[30]
.sym 59215 soc.cpu.decoded_imm_j[17]
.sym 59217 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59218 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59219 soc.cpu.irq_pending[25]
.sym 59220 soc.cpu.reg_out[30]
.sym 59221 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 59222 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 59223 soc.cpu.instr_retirq
.sym 59224 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 59225 soc.cpu.decoded_imm[4]
.sym 59226 soc.cpu.irq_pending[30]
.sym 59227 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 59228 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 59234 soc.cpu.alu_out_SB_LUT4_O_18_I2[0]
.sym 59235 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 59236 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 59237 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 59238 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 59239 soc.cpu.irq_pending[20]
.sym 59240 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 59242 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59243 soc.cpu.alu_out_q[16]
.sym 59244 soc.cpu.reg_out[16]
.sym 59246 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59247 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[3]
.sym 59248 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 59250 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[2]
.sym 59251 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 59256 soc.cpu.cpu_state[4]
.sym 59257 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 59258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 59259 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 59261 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 59262 soc.cpu.latched_stalu
.sym 59263 soc.cpu.latched_stalu
.sym 59264 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59265 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 59267 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 59268 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 59269 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[2]
.sym 59273 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 59274 soc.cpu.alu_out_SB_LUT4_O_18_I2[0]
.sym 59279 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 59280 soc.cpu.irq_pending[20]
.sym 59281 soc.cpu.cpu_state[4]
.sym 59282 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 59285 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59286 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 59287 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 59288 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[3]
.sym 59291 soc.cpu.latched_stalu
.sym 59292 soc.cpu.reg_out[16]
.sym 59293 soc.cpu.alu_out_q[16]
.sym 59294 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 59297 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59298 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 59299 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59300 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 59304 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 59305 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 59309 soc.cpu.latched_stalu
.sym 59310 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 59311 soc.cpu.reg_out[16]
.sym 59312 soc.cpu.alu_out_q[16]
.sym 59314 clk$SB_IO_IN_$glb_clk
.sym 59316 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 59317 soc.cpu.instr_retirq
.sym 59318 soc.cpu.cpuregs_raddr2[2]
.sym 59319 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 59320 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 59321 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 59322 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[2]
.sym 59323 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 59331 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 59332 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 59334 soc.cpu.cpuregs.regs.1.0_RADDR_2
.sym 59335 soc.cpu.decoded_imm_j[1]
.sym 59337 soc.cpu.decoded_imm_j[15]
.sym 59338 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 59340 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59341 soc.cpu.cpu_state[6]
.sym 59343 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 59344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 59345 soc.cpu.decoded_imm[1]
.sym 59346 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59347 soc.cpu.cpu_state[6]
.sym 59348 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 59349 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 59350 soc.cpu.decoded_imm_j[20]
.sym 59351 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 59357 soc.cpu.latched_stalu
.sym 59358 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[2]
.sym 59359 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 59360 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59361 soc.cpu.reg_out[19]
.sym 59363 soc.cpu.alu_out_SB_LUT4_O_15_I2[0]
.sym 59364 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 59365 soc.cpu.latched_stalu
.sym 59366 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 59367 soc.cpu.alu_out_q[19]
.sym 59368 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59369 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 59371 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59372 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 59373 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 59377 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 59378 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 59380 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 59382 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 59385 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 59386 soc.cpu.cpuregs_waddr[2]
.sym 59388 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 59390 soc.cpu.reg_out[19]
.sym 59391 soc.cpu.latched_stalu
.sym 59392 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 59393 soc.cpu.alu_out_q[19]
.sym 59397 soc.cpu.alu_out_SB_LUT4_O_15_I2[0]
.sym 59398 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 59404 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 59405 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 59409 soc.cpu.cpuregs_waddr[2]
.sym 59410 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[2]
.sym 59411 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 59414 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59415 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 59416 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 59417 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59421 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 59423 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 59426 soc.cpu.latched_stalu
.sym 59427 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 59428 soc.cpu.reg_out[19]
.sym 59429 soc.cpu.alu_out_q[19]
.sym 59432 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59433 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 59434 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 59435 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 59437 clk$SB_IO_IN_$glb_clk
.sym 59440 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 59441 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 59442 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 59444 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 59445 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 59446 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 59451 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 59453 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 59454 soc.cpu.decoded_imm_j[2]
.sym 59456 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59457 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 59458 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59459 soc.cpu.cpuregs.regs.1.0_RADDR_1
.sym 59460 soc.cpu.instr_retirq
.sym 59461 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 59462 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59463 soc.cpu.cpuregs_raddr2[2]
.sym 59464 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59465 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 59466 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 59467 soc.cpu.decoded_imm[22]
.sym 59468 soc.cpu.decoded_imm_j[16]
.sym 59469 soc.cpu.instr_auipc
.sym 59470 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 59471 soc.cpu.decoded_imm_j[14]
.sym 59472 soc.cpu.latched_is_lh
.sym 59473 soc.cpu.cpuregs_waddr[3]
.sym 59474 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59480 soc.cpu.cpuregs_waddr[3]
.sym 59481 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59482 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 59483 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 59484 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 59485 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 59486 soc.cpu.cpuregs.wen
.sym 59487 soc.cpu.decoded_imm_j[11]
.sym 59488 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59490 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[3]
.sym 59491 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[3]
.sym 59492 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 59493 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59494 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[2]
.sym 59495 soc.cpu.instr_auipc
.sym 59497 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59499 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 59500 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59501 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 59502 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 59503 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59504 soc.cpu.cpuregs_waddr[4]
.sym 59505 soc.cpu.decoded_imm_j[15]
.sym 59506 soc.cpu.instr_jal
.sym 59507 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 59509 soc.cpu.decoded_imm_j[1]
.sym 59513 soc.cpu.decoded_imm_j[1]
.sym 59514 soc.cpu.instr_jal
.sym 59516 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 59519 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[2]
.sym 59520 soc.cpu.cpuregs_waddr[3]
.sym 59521 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 59522 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[3]
.sym 59525 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 59526 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59527 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 59528 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59531 soc.cpu.cpuregs_waddr[4]
.sym 59533 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 59534 soc.cpu.cpuregs.wen
.sym 59537 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 59538 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59539 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 59540 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[3]
.sym 59543 soc.cpu.instr_jal
.sym 59544 soc.cpu.decoded_imm_j[15]
.sym 59545 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59546 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 59549 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59550 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 59551 soc.cpu.instr_auipc
.sym 59552 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 59555 soc.cpu.instr_jal
.sym 59556 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59557 soc.cpu.decoded_imm_j[11]
.sym 59558 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 59559 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 59560 clk$SB_IO_IN_$glb_clk
.sym 59561 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 59562 soc.cpu.decoded_imm[16]
.sym 59563 soc.cpu.decoded_imm[18]
.sym 59564 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 59565 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[3]
.sym 59566 soc.cpu.decoded_imm[3]
.sym 59567 soc.cpu.decoded_imm[23]
.sym 59568 soc.cpu.decoded_imm[4]
.sym 59569 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_I3[2]
.sym 59575 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59577 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 59578 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 59579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 59580 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 59581 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 59583 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 59584 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 59585 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 59586 soc.cpu.latched_stalu
.sym 59587 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 59588 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 59590 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 59592 soc.cpu.instr_jal
.sym 59593 soc.cpu.decoded_imm[15]
.sym 59595 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 59596 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 59597 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 59604 soc.cpu.latched_stalu
.sym 59605 soc.cpu.alu_out_q[28]
.sym 59610 soc.cpu.reg_out[28]
.sym 59612 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 59613 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 59614 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 59619 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 59620 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 59621 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59622 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 59623 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59624 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 59625 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59626 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 59628 soc.cpu.latched_stalu
.sym 59629 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59631 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 59633 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 59636 soc.cpu.alu_out_q[28]
.sym 59637 soc.cpu.latched_stalu
.sym 59638 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 59639 soc.cpu.reg_out[28]
.sym 59642 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 59643 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59644 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 59645 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 59649 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 59651 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 59654 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 59655 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 59656 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 59657 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59666 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 59667 soc.cpu.alu_out_q[28]
.sym 59668 soc.cpu.reg_out[28]
.sym 59669 soc.cpu.latched_stalu
.sym 59672 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59673 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 59674 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 59675 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59678 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 59679 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 59680 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59681 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59683 clk$SB_IO_IN_$glb_clk
.sym 59685 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 59686 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59687 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 59688 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 59689 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 59690 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59691 soc.cpu.instr_ecall_ebreak
.sym 59692 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 59694 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 59697 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 59698 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 59699 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59700 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 59701 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 59702 soc.cpu.mem_rdata_q[17]
.sym 59704 soc.cpu.decoded_imm_j[18]
.sym 59705 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 59706 soc.cpu.decoded_imm[18]
.sym 59707 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 59708 soc.cpu.decoded_imm_j[4]
.sym 59710 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59711 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59713 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59714 soc.cpu.latched_stalu
.sym 59717 soc.cpu.decoded_imm[4]
.sym 59727 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59729 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 59730 soc.cpu.mem_rdata_q[9]
.sym 59732 soc.cpu.decoded_imm_j[2]
.sym 59735 soc.cpu.cpu_state[3]
.sym 59736 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_2_O[2]
.sym 59737 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[3]
.sym 59738 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 59741 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_2_I3[2]
.sym 59744 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59745 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59746 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 59747 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 59749 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 59750 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 59751 soc.cpu.cpu_state[1]
.sym 59752 soc.cpu.instr_jal
.sym 59753 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 59765 soc.cpu.instr_jal
.sym 59767 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_2_O[2]
.sym 59768 soc.cpu.decoded_imm_j[2]
.sym 59771 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_2_I3[2]
.sym 59772 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 59773 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 59777 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 59778 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 59779 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 59780 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 59783 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 59784 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 59785 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[3]
.sym 59786 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 59789 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 59790 soc.cpu.cpu_state[3]
.sym 59791 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 59792 soc.cpu.cpu_state[1]
.sym 59801 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 59802 soc.cpu.mem_rdata_q[9]
.sym 59803 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 59805 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 59806 clk$SB_IO_IN_$glb_clk
.sym 59807 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 59809 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 59810 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59812 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 59814 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59815 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 59820 soc.cpu.cpuregs_waddr[1]
.sym 59821 soc.cpu.decoded_imm_j[13]
.sym 59822 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 59824 soc.cpu.cpuregs_waddr[2]
.sym 59826 soc.cpu.mem_rdata_q[9]
.sym 59829 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 59830 soc.cpu.cpuregs_waddr[4]
.sym 59831 soc.cpu.is_alu_reg_reg
.sym 59836 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 59841 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 59850 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 59851 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 59852 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 59854 soc.cpu.cpu_state[3]
.sym 59855 soc.cpu.cpu_state[1]
.sym 59865 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 59871 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 59875 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 59876 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 59885 soc.cpu.cpu_state[3]
.sym 59900 soc.cpu.cpu_state[3]
.sym 59901 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 59902 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 59903 soc.cpu.cpu_state[1]
.sym 59918 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 59919 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 59920 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 59921 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 59928 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 59929 clk$SB_IO_IN_$glb_clk
.sym 59930 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59944 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 59945 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 59946 soc.cpu.instr_jal
.sym 59948 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 59949 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59951 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 59953 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 59954 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 59961 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 60399 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 60401 soc.spimemio.rd_wait
.sym 60403 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 60405 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 60442 soc.spimemio.rd_addr[3]
.sym 60444 soc.spimemio.rd_addr[5]
.sym 60450 soc.spimemio.rd_addr[9]
.sym 60459 soc.spimemio.rd_addr[4]
.sym 60461 soc.spimemio.rd_addr[7]
.sym 60462 soc.spimemio.rd_addr[6]
.sym 60463 soc.spimemio.rd_addr[2]
.sym 60468 soc.spimemio.rd_addr[8]
.sym 60473 $nextpnr_ICESTORM_LC_13$O
.sym 60476 soc.spimemio.rd_addr[2]
.sym 60479 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 60482 soc.spimemio.rd_addr[3]
.sym 60483 soc.spimemio.rd_addr[2]
.sym 60485 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 60488 soc.spimemio.rd_addr[4]
.sym 60489 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 60491 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[4]
.sym 60494 soc.spimemio.rd_addr[5]
.sym 60495 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 60497 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[5]
.sym 60499 soc.spimemio.rd_addr[6]
.sym 60501 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[4]
.sym 60503 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[6]
.sym 60505 soc.spimemio.rd_addr[7]
.sym 60507 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[5]
.sym 60509 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[7]
.sym 60512 soc.spimemio.rd_addr[8]
.sym 60513 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[6]
.sym 60515 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[8]
.sym 60517 soc.spimemio.rd_addr[9]
.sym 60519 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[7]
.sym 60527 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 60528 soc.spimemio.din_rd
.sym 60529 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 60530 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 60531 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 60532 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 60533 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 60534 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 60536 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 60537 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 60538 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 60542 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 60545 soc.spimemio.rd_inc
.sym 60550 soc.spimemio.rd_wait
.sym 60562 iomem_addr[13]
.sym 60568 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 60569 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 60570 iomem_addr[14]
.sym 60575 iomem_addr[14]
.sym 60576 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 60578 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 60581 iomem_addr[18]
.sym 60582 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 60583 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 60587 iomem_addr[4]
.sym 60588 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 60591 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 60599 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[8]
.sym 60604 soc.spimemio.rd_addr[10]
.sym 60611 soc.spimemio.rd_addr[14]
.sym 60612 soc.spimemio.rd_addr[15]
.sym 60618 soc.spimemio.rd_addr[11]
.sym 60622 soc.spimemio.rd_addr[13]
.sym 60624 soc.spimemio.rd_addr[12]
.sym 60630 soc.spimemio.rd_addr[16]
.sym 60633 soc.spimemio.rd_addr[17]
.sym 60636 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[9]
.sym 60639 soc.spimemio.rd_addr[10]
.sym 60640 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[8]
.sym 60642 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[10]
.sym 60645 soc.spimemio.rd_addr[11]
.sym 60646 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[9]
.sym 60648 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[11]
.sym 60651 soc.spimemio.rd_addr[12]
.sym 60652 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[10]
.sym 60654 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[12]
.sym 60656 soc.spimemio.rd_addr[13]
.sym 60658 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[11]
.sym 60660 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[13]
.sym 60662 soc.spimemio.rd_addr[14]
.sym 60664 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[12]
.sym 60666 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[14]
.sym 60669 soc.spimemio.rd_addr[15]
.sym 60670 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[13]
.sym 60672 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[15]
.sym 60674 soc.spimemio.rd_addr[16]
.sym 60676 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[14]
.sym 60678 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[16]
.sym 60680 soc.spimemio.rd_addr[17]
.sym 60682 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[15]
.sym 60686 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 60687 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 60688 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 60689 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[2]
.sym 60690 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O[2]
.sym 60691 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 60692 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 60693 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 60698 soc.spimemio.rd_addr[15]
.sym 60702 $PACKER_VCC_NET
.sym 60706 flash_io0_di
.sym 60707 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 60709 $PACKER_VCC_NET
.sym 60712 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 60713 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 60715 iomem_addr[10]
.sym 60716 flash_clk_SB_LUT4_I0_O[2]
.sym 60717 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 60718 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 60719 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 60720 soc.spimemio.dout_data[3]
.sym 60721 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 60722 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[16]
.sym 60729 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 60730 $PACKER_VCC_NET
.sym 60738 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2]
.sym 60739 soc.spimemio.rd_addr[19]
.sym 60740 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 60741 soc.spimemio.rd_addr[23]
.sym 60746 soc.spimemio.rd_addr[21]
.sym 60748 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 60749 soc.spimemio.rd_addr[18]
.sym 60750 soc.spimemio.rd_addr[20]
.sym 60752 iomem_addr[4]
.sym 60756 soc.spimemio.rd_addr[22]
.sym 60759 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[17]
.sym 60762 soc.spimemio.rd_addr[18]
.sym 60763 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[16]
.sym 60765 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[18]
.sym 60768 soc.spimemio.rd_addr[19]
.sym 60769 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[17]
.sym 60771 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[19]
.sym 60773 soc.spimemio.rd_addr[20]
.sym 60775 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[18]
.sym 60777 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[20]
.sym 60780 soc.spimemio.rd_addr[21]
.sym 60781 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[19]
.sym 60783 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[21]
.sym 60786 soc.spimemio.rd_addr[22]
.sym 60787 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[20]
.sym 60789 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 60792 soc.spimemio.rd_addr[23]
.sym 60793 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[21]
.sym 60796 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2]
.sym 60797 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 60798 iomem_addr[4]
.sym 60799 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 60802 $PACKER_VCC_NET
.sym 60806 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 60807 clk$SB_IO_IN_$glb_clk
.sym 60808 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 60809 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 60810 soc.spimemio.buffer[0]
.sym 60811 soc.spimemio.buffer[3]
.sym 60813 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 60814 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 60815 soc.spimemio.buffer[7]
.sym 60816 soc.spimemio.buffer[5]
.sym 60819 soc.spimem_rdata[6]
.sym 60820 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 60821 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 60822 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 60823 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 60828 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 60829 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 60831 soc.spimemio_cfgreg_do[17]
.sym 60832 soc.spimemio.state[10]
.sym 60834 flash_clk_SB_LUT4_I0_O[3]
.sym 60835 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60840 iomem_addr[13]
.sym 60841 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 60844 soc.spimemio.buffer[0]
.sym 60851 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 60854 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 60855 iomem_addr[21]
.sym 60856 iomem_addr[13]
.sym 60858 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 60859 iomem_addr[18]
.sym 60861 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 60863 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 60864 iomem_addr[22]
.sym 60865 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 60866 iomem_addr[19]
.sym 60868 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_I3[3]
.sym 60869 iomem_addr[23]
.sym 60870 soc.spimemio.rd_addr[19]
.sym 60873 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 60874 iomem_addr[19]
.sym 60875 soc.spimemio.rd_inc
.sym 60876 iomem_addr[17]
.sym 60877 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60880 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 60883 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 60884 iomem_addr[17]
.sym 60885 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 60886 iomem_addr[21]
.sym 60889 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 60890 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_I3[3]
.sym 60891 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 60892 iomem_addr[13]
.sym 60895 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 60896 iomem_addr[22]
.sym 60897 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 60898 iomem_addr[23]
.sym 60901 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 60902 iomem_addr[19]
.sym 60903 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 60904 iomem_addr[18]
.sym 60907 iomem_addr[19]
.sym 60908 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 60909 soc.spimemio.rd_inc
.sym 60913 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 60914 iomem_addr[13]
.sym 60916 soc.spimemio.rd_inc
.sym 60919 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 60920 iomem_addr[23]
.sym 60921 soc.spimemio.rd_inc
.sym 60927 iomem_addr[19]
.sym 60928 soc.spimemio.rd_addr[19]
.sym 60929 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60930 clk$SB_IO_IN_$glb_clk
.sym 60932 soc.spimemio.buffer[11]
.sym 60933 soc.spimemio.buffer[8]
.sym 60935 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 60936 soc.spimemio.buffer[15]
.sym 60937 soc.spimemio.buffer[12]
.sym 60938 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 60939 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60943 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 60945 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 60950 soc.spimemio.dout_data[5]
.sym 60951 soc.spimemio.dout_data[7]
.sym 60955 soc.spimemio.dout_data[0]
.sym 60956 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 60958 iomem_addr[14]
.sym 60960 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 60961 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 60962 iomem_addr[15]
.sym 60963 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60964 iomem_wdata[13]
.sym 60966 iomem_addr[14]
.sym 60976 soc.spimemio.rd_inc
.sym 60977 iomem_addr[18]
.sym 60980 soc.spimemio.buffer[5]
.sym 60984 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60987 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 60988 iomem_addr[15]
.sym 60990 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 60991 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 61004 iomem_addr[17]
.sym 61006 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 61007 soc.spimemio.rd_inc
.sym 61008 iomem_addr[17]
.sym 61012 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 61014 soc.spimemio.rd_inc
.sym 61015 iomem_addr[15]
.sym 61038 soc.spimemio.buffer[5]
.sym 61048 soc.spimemio.rd_inc
.sym 61049 iomem_addr[18]
.sym 61050 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 61052 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 61053 clk$SB_IO_IN_$glb_clk
.sym 61056 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 61057 gpio[8]
.sym 61058 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 61059 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 61060 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 61061 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 61062 gpio[9]
.sym 61065 gpio[15]
.sym 61072 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 61073 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 61079 iomem_addr[4]
.sym 61082 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61083 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 61085 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61087 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 61088 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 61089 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 61090 iomem_addr[18]
.sym 61096 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 61099 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 61100 soc.spimemio.buffer[6]
.sym 61104 soc.spimemio.buffer[4]
.sym 61105 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61106 soc.spimemio.buffer[1]
.sym 61107 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 61109 soc.spimem_rdata[5]
.sym 61112 soc.spimem_rdata[1]
.sym 61113 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61114 soc.spimemio.buffer[0]
.sym 61119 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61122 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61127 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61132 soc.spimemio.buffer[1]
.sym 61136 soc.spimemio.buffer[6]
.sym 61142 soc.spimemio.buffer[4]
.sym 61147 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61148 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 61149 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61150 soc.spimem_rdata[5]
.sym 61153 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 61154 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61155 soc.spimem_rdata[1]
.sym 61156 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61160 soc.spimemio.buffer[0]
.sym 61165 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 61166 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 61168 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61172 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61173 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61174 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61175 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 61176 clk$SB_IO_IN_$glb_clk
.sym 61178 soc.simpleuart.recv_pattern[1]
.sym 61179 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 61180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 61181 soc.simpleuart.recv_pattern[0]
.sym 61182 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 61183 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 61184 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 61185 soc.simpleuart.recv_pattern[2]
.sym 61188 flash_csb_SB_LUT4_I3_I0[2]
.sym 61191 soc.simpleuart.send_divcnt[1]
.sym 61192 soc.spimemio.buffer[1]
.sym 61195 flash_io2_oe
.sym 61198 gpio[6]
.sym 61202 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61203 flash_clk$SB_IO_OUT
.sym 61204 flash_csb_SB_LUT4_I3_I0[2]
.sym 61205 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 61207 iomem_wdata[0]
.sym 61208 flash_clk_SB_LUT4_I0_O[2]
.sym 61209 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 61210 iomem_wstrb[1]
.sym 61211 iomem_wdata[14]
.sym 61213 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61220 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[2]
.sym 61221 soc.spimem_rdata[4]
.sym 61222 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[0]
.sym 61223 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61225 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 61226 soc.spimem_rdata[10]
.sym 61227 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 61230 iomem_rdata[10]
.sym 61231 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 61234 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 61235 soc.simpleuart.recv_pattern[1]
.sym 61237 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61238 soc.simpleuart.recv_pattern[0]
.sym 61239 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[1]
.sym 61240 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61243 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 61244 flash_clk_SB_LUT4_I0_O[3]
.sym 61246 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61247 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61253 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61254 iomem_rdata[10]
.sym 61258 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61259 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61260 soc.spimem_rdata[10]
.sym 61261 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61264 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 61265 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 61266 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 61267 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 61270 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61271 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61272 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 61273 soc.spimem_rdata[4]
.sym 61277 soc.simpleuart.recv_pattern[0]
.sym 61285 soc.simpleuart.recv_pattern[1]
.sym 61288 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[1]
.sym 61289 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[2]
.sym 61290 flash_clk_SB_LUT4_I0_O[3]
.sym 61291 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[0]
.sym 61295 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61296 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61297 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61298 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61299 clk$SB_IO_IN_$glb_clk
.sym 61300 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61301 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_I0[2]
.sym 61302 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 61303 soc.spimem_rdata[11]
.sym 61304 flash_clk_SB_LUT4_I0_O[1]
.sym 61305 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[1]
.sym 61306 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 61307 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 61308 soc.spimem_rdata[2]
.sym 61318 soc.simpleuart.recv_pattern[2]
.sym 61325 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 61327 iomem_wdata[9]
.sym 61329 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 61330 flash_clk_SB_LUT4_I0_O[3]
.sym 61331 flash_csb_SB_LUT4_I3_O[0]
.sym 61332 soc.spimem_rdata[2]
.sym 61333 soc.simpleuart_reg_div_do[2]
.sym 61334 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 61335 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 61336 soc.spimemio.dout_data[7]
.sym 61342 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 61345 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 61346 flash_clk_SB_LUT4_I0_O[3]
.sym 61347 soc.simpleuart.recv_buf_data[5]
.sym 61348 soc.simpleuart.recv_buf_data[4]
.sym 61350 iomem_wdata[15]
.sym 61351 flash_csb_SB_LUT4_I3_I0[2]
.sym 61352 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61354 flash_csb$SB_IO_OUT
.sym 61355 soc.simpleuart.recv_buf_data[1]
.sym 61356 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 61360 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 61361 flash_clk_SB_LUT4_I0_O[1]
.sym 61362 flash_csb_SB_LUT4_I3_I0[0]
.sym 61364 flash_clk_SB_LUT4_I0_O[0]
.sym 61365 flash_csb_SB_LUT4_I3_I1[0]
.sym 61368 flash_clk_SB_LUT4_I0_O[2]
.sym 61369 gpio_SB_DFFESR_Q_9_E
.sym 61372 flash_csb_SB_LUT4_I3_I0[1]
.sym 61373 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61377 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61378 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61381 iomem_wdata[15]
.sym 61387 flash_clk_SB_LUT4_I0_O[0]
.sym 61388 flash_clk_SB_LUT4_I0_O[2]
.sym 61389 flash_clk_SB_LUT4_I0_O[3]
.sym 61390 flash_clk_SB_LUT4_I0_O[1]
.sym 61393 flash_csb_SB_LUT4_I3_I0[1]
.sym 61395 flash_csb_SB_LUT4_I3_I1[0]
.sym 61396 soc.simpleuart.recv_buf_data[1]
.sym 61400 flash_csb_SB_LUT4_I3_I1[0]
.sym 61402 soc.simpleuart.recv_buf_data[5]
.sym 61405 flash_csb_SB_LUT4_I3_I0[1]
.sym 61406 flash_csb_SB_LUT4_I3_I0[0]
.sym 61407 flash_csb$SB_IO_OUT
.sym 61408 flash_csb_SB_LUT4_I3_I0[2]
.sym 61412 flash_csb_SB_LUT4_I3_I1[0]
.sym 61413 soc.simpleuart.recv_buf_data[4]
.sym 61414 flash_csb_SB_LUT4_I3_I0[1]
.sym 61417 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 61418 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 61419 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 61420 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 61421 gpio_SB_DFFESR_Q_9_E
.sym 61422 clk$SB_IO_IN_$glb_clk
.sym 61423 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61424 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_I0[1]
.sym 61425 soc.simpleuart.recv_pattern[4]
.sym 61426 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 61427 soc.simpleuart.recv_pattern[6]
.sym 61428 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 61429 flash_io1_oe_SB_LUT4_I3_O[1]
.sym 61430 soc.simpleuart.recv_pattern[3]
.sym 61431 soc.simpleuart.recv_pattern[5]
.sym 61436 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 61438 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61439 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 61441 iomem_wdata[3]
.sym 61443 flash_io1_di
.sym 61444 soc.spimemio_cfgreg_do[18]
.sym 61445 soc.simpleuart.send_divcnt[0]
.sym 61446 iomem_wdata[15]
.sym 61448 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 61449 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 61450 iomem_addr[14]
.sym 61451 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 61452 soc.spimem_rdata[15]
.sym 61453 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 61454 iomem_addr[15]
.sym 61455 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 61456 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61457 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 61458 flash_csb_SB_LUT4_I3_I0[2]
.sym 61459 soc.spimemio.buffer[18]
.sym 61465 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_I0[2]
.sym 61466 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61467 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61468 flash_csb_SB_LUT4_I3_O[0]
.sym 61469 soc.simpleuart_reg_div_do[0]
.sym 61472 soc.simpleuart.recv_pattern[4]
.sym 61473 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 61474 flash_csb_SB_LUT4_I3_I0[2]
.sym 61476 flash_io3_di
.sym 61477 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 61478 flash_io2_di
.sym 61479 flash_io0_di
.sym 61480 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 61482 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 61483 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61484 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 61485 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 61486 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 61488 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61489 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_I0[1]
.sym 61490 flash_clk_SB_LUT4_I0_O[3]
.sym 61493 soc.simpleuart_reg_div_do[2]
.sym 61496 soc.simpleuart.recv_pattern[5]
.sym 61499 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 61500 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61501 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61504 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 61505 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 61506 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 61507 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 61510 flash_io3_di
.sym 61511 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 61512 flash_csb_SB_LUT4_I3_I0[2]
.sym 61513 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 61516 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_I0[1]
.sym 61517 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_I0[2]
.sym 61518 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 61519 flash_clk_SB_LUT4_I0_O[3]
.sym 61522 flash_csb_SB_LUT4_I3_I0[2]
.sym 61523 flash_csb_SB_LUT4_I3_O[0]
.sym 61524 flash_io2_di
.sym 61525 soc.simpleuart_reg_div_do[2]
.sym 61529 soc.simpleuart.recv_pattern[5]
.sym 61537 soc.simpleuart.recv_pattern[4]
.sym 61540 flash_io0_di
.sym 61541 soc.simpleuart_reg_div_do[0]
.sym 61542 flash_csb_SB_LUT4_I3_O[0]
.sym 61543 flash_csb_SB_LUT4_I3_I0[2]
.sym 61544 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61545 clk$SB_IO_IN_$glb_clk
.sym 61546 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61547 soc.spimem_rdata[15]
.sym 61548 soc.spimem_rdata[18]
.sym 61549 soc.spimem_rdata[7]
.sym 61550 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 61551 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[1]
.sym 61552 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 61553 soc.spimem_rdata[27]
.sym 61554 soc.spimemio.config_qspi_SB_LUT4_I3_O[1]
.sym 61557 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 61562 flash_io3_di
.sym 61563 flash_csb_SB_LUT4_I3_I0[2]
.sym 61564 iomem_addr[3]
.sym 61565 soc.simpleuart_reg_div_do[0]
.sym 61566 soc.simpleuart_reg_div_do[18]
.sym 61568 soc.simpleuart.recv_pattern[4]
.sym 61572 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_3_I3[2]
.sym 61573 soc.simpleuart.recv_pattern[7]
.sym 61574 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 61575 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 61576 soc.simpleuart_reg_div_do[21]
.sym 61577 iomem_addr[18]
.sym 61578 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 61580 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 61581 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61582 iomem_wdata[16]
.sym 61589 flash_csb_SB_LUT4_I3_I0[2]
.sym 61591 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 61593 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 61594 soc.spimemio_cfgreg_do[17]
.sym 61597 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 61599 soc.simpleuart.recv_pattern[7]
.sym 61601 flash_csb_SB_LUT4_I3_I1[0]
.sym 61602 soc.simpleuart.recv_pattern[3]
.sym 61603 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 61604 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 61605 soc.simpleuart.recv_buf_data[3]
.sym 61607 flash_csb_SB_LUT4_I3_O[0]
.sym 61610 flash_csb_SB_LUT4_I3_I0[1]
.sym 61611 soc.simpleuart.recv_buf_data[7]
.sym 61613 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 61615 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61622 soc.simpleuart.recv_buf_data[3]
.sym 61623 flash_csb_SB_LUT4_I3_I1[0]
.sym 61627 soc.simpleuart.recv_pattern[3]
.sym 61633 flash_csb_SB_LUT4_I3_I0[1]
.sym 61635 flash_csb_SB_LUT4_I3_I1[0]
.sym 61639 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 61640 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 61641 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 61642 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 61645 flash_csb_SB_LUT4_I3_I1[0]
.sym 61647 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 61651 flash_csb_SB_LUT4_I3_I0[2]
.sym 61654 soc.spimemio_cfgreg_do[17]
.sym 61657 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 61658 flash_csb_SB_LUT4_I3_O[0]
.sym 61659 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 61660 soc.simpleuart.recv_buf_data[7]
.sym 61666 soc.simpleuart.recv_pattern[7]
.sym 61667 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61668 clk$SB_IO_IN_$glb_clk
.sym 61669 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61670 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 61671 soc.spimemio_cfgreg_do[16]
.sym 61672 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 61673 soc.spimemio.config_qspi_SB_LUT4_I3_O[2]
.sym 61674 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 61675 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 61676 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]
.sym 61677 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 61681 soc.mem_rdata[18]
.sym 61682 soc.simpleuart_reg_div_do[19]
.sym 61684 soc.spimemio_cfgreg_do[21]
.sym 61685 soc.spimemio_cfgreg_do[19]
.sym 61686 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 61688 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 61689 soc.spimemio.dout_data[3]
.sym 61690 flash_csb_SB_LUT4_I3_O[0]
.sym 61691 iomem_wdata[7]
.sym 61693 soc.spimem_rdata[7]
.sym 61694 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61695 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 61696 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_3_I3[2]
.sym 61697 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61698 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 61699 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 61700 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 61701 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 61702 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 61703 iomem_wdata[14]
.sym 61704 soc.simpleuart_reg_div_do[17]
.sym 61705 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 61712 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 61713 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 61714 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 61715 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 61716 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61718 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 61719 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 61720 soc.spimem_rdata[18]
.sym 61721 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 61722 flash_csb_SB_LUT4_I3_O[0]
.sym 61723 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 61724 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[1]
.sym 61726 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61729 flash_csb_SB_LUT4_I3_I1[0]
.sym 61730 soc.simpleuart_reg_div_do[17]
.sym 61732 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 61734 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 61735 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61736 ser_tx_SB_DFFESS_Q_S[0]
.sym 61737 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2]
.sym 61740 flash_clk_SB_LUT4_I0_O[3]
.sym 61745 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 61746 flash_csb_SB_LUT4_I3_O[0]
.sym 61750 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61752 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 61753 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61757 soc.simpleuart_reg_div_do[17]
.sym 61758 flash_csb_SB_LUT4_I3_O[0]
.sym 61762 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 61763 flash_clk_SB_LUT4_I0_O[3]
.sym 61764 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2]
.sym 61765 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[1]
.sym 61768 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 61771 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 61774 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 61775 ser_tx_SB_DFFESS_Q_S[0]
.sym 61776 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 61777 flash_csb_SB_LUT4_I3_I1[0]
.sym 61780 flash_clk_SB_LUT4_I0_O[3]
.sym 61781 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 61782 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 61783 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 61786 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61787 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61788 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61789 soc.spimem_rdata[18]
.sym 61791 clk$SB_IO_IN_$glb_clk
.sym 61792 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 61794 soc.spimem_rdata[12]
.sym 61795 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 61796 soc.mem_rdata[17]
.sym 61797 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 61798 soc.mem_rdata[19]
.sym 61799 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 61800 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 61803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 61805 iomem_wdata[19]
.sym 61817 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 61818 soc.cpu.trap_SB_LUT4_I2_O
.sym 61819 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61820 soc.mem_rdata[19]
.sym 61822 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61823 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61824 soc.spimem_rdata[2]
.sym 61825 soc.cpu.decoded_imm[4]
.sym 61826 flash_clk_SB_LUT4_I0_O[3]
.sym 61827 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 61828 soc.spimemio.dout_data[7]
.sym 61834 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61836 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 61837 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 61838 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 61839 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 61840 iomem_rdata[19]
.sym 61841 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 61842 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61843 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 61844 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 61845 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 61846 gpio[19]
.sym 61847 flash_csb_SB_LUT4_I3_I1[0]
.sym 61848 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 61849 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 61850 flash_clk_SB_LUT4_I0_O[3]
.sym 61851 soc.spimem_rdata[7]
.sym 61852 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 61855 flash_csb_SB_LUT4_I3_I0[2]
.sym 61859 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 61860 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61861 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 61862 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 61863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 61864 soc.spimem_rdata[6]
.sym 61867 flash_clk_SB_LUT4_I0_O[3]
.sym 61869 flash_csb_SB_LUT4_I3_I1[0]
.sym 61870 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 61873 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61874 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61875 soc.spimem_rdata[6]
.sym 61876 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 61879 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 61880 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 61881 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 61882 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 61885 soc.spimem_rdata[7]
.sym 61886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 61887 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 61891 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61893 iomem_rdata[19]
.sym 61897 flash_csb_SB_LUT4_I3_I0[2]
.sym 61898 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 61899 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 61906 gpio[19]
.sym 61909 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 61910 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 61911 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 61912 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 61913 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 61914 clk$SB_IO_IN_$glb_clk
.sym 61916 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 61917 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[2]
.sym 61918 soc.spimem_rdata[31]
.sym 61919 soc.spimem_rdata[22]
.sym 61920 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 61921 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 61922 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 61923 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 61926 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 61927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 61928 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 61930 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61932 iomem_wdata[24]
.sym 61934 soc.mem_rdata[18]
.sym 61936 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 61939 soc.mem_valid
.sym 61940 soc.spimem_rdata[15]
.sym 61941 soc.mem_rdata[18]
.sym 61942 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 61943 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 61944 soc.mem_rdata[21]
.sym 61945 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 61946 iomem_rdata[22]
.sym 61947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 61948 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 61949 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 61950 soc.cpu.instr_retirq
.sym 61951 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 61957 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61960 iomem_rdata[18]
.sym 61961 iomem_rdata[15]
.sym 61962 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 61969 soc.mem_valid
.sym 61970 iomem_ready_SB_LUT4_I3_I1[6]
.sym 61972 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 61973 iomem_wdata[19]
.sym 61975 gpio_SB_DFFESR_Q_E
.sym 61976 soc.spimem_rdata[22]
.sym 61977 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 61981 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 61982 iomem_wdata[17]
.sym 61983 iomem_wdata[18]
.sym 61984 soc.spimem_rdata[2]
.sym 61987 iomem_ready
.sym 61990 iomem_ready_SB_LUT4_I3_I1[6]
.sym 61991 soc.mem_valid
.sym 61993 iomem_ready
.sym 61999 iomem_wdata[17]
.sym 62002 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 62003 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 62004 soc.spimem_rdata[2]
.sym 62005 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 62008 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 62009 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 62010 soc.spimem_rdata[22]
.sym 62011 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 62014 iomem_wdata[19]
.sym 62020 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 62021 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 62022 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 62023 iomem_rdata[15]
.sym 62027 iomem_wdata[18]
.sym 62032 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 62034 iomem_rdata[18]
.sym 62036 gpio_SB_DFFESR_Q_E
.sym 62037 clk$SB_IO_IN_$glb_clk
.sym 62038 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 62039 soc.mem_rdata[21]
.sym 62040 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 62041 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 62042 soc.mem_rdata[22]
.sym 62043 flash_clk_SB_LUT4_I0_O[3]
.sym 62044 soc.cpu.trap_SB_LUT4_I2_I3[0]
.sym 62045 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 62046 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 62050 soc.cpu.decoded_imm[16]
.sym 62051 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 62053 iomem_wdata[18]
.sym 62054 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 62056 flash_csb_SB_LUT4_I3_O[0]
.sym 62064 soc.mem_rdata[17]
.sym 62065 soc.cpu.decoded_imm[19]
.sym 62066 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62067 soc.cpu.decoded_imm[23]
.sym 62068 iomem_wdata[14]
.sym 62069 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 62070 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62071 iomem_wdata[22]
.sym 62072 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 62073 iomem_wdata[12]
.sym 62074 iomem_wdata[16]
.sym 62080 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 62081 gpio[17]
.sym 62082 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 62085 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 62086 gpio[18]
.sym 62089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 62090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 62098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 62100 soc.spimem_rdata[15]
.sym 62101 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62102 gpio[15]
.sym 62107 led2$SB_IO_OUT
.sym 62108 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62110 iomem_rdata[2]
.sym 62114 gpio[17]
.sym 62119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 62120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 62121 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 62125 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 62126 iomem_rdata[2]
.sym 62132 gpio[18]
.sym 62139 gpio[15]
.sym 62149 led2$SB_IO_OUT
.sym 62155 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62156 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 62157 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 62158 soc.spimem_rdata[15]
.sym 62159 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 62160 clk$SB_IO_IN_$glb_clk
.sym 62162 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 62163 iomem_wstrb[1]
.sym 62165 iomem_wstrb[0]
.sym 62166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I2[1]
.sym 62167 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 62168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 62169 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 62170 iomem_rdata[27]
.sym 62173 soc.cpu.next_pc[20]
.sym 62176 iomem_rdata[21]
.sym 62177 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 62182 gpio_SB_DFFESR_Q_9_E
.sym 62186 soc.cpu.decoded_imm[16]
.sym 62187 iomem_wdata[14]
.sym 62188 soc.mem_rdata[22]
.sym 62189 soc.cpu.decoded_imm[18]
.sym 62190 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62191 soc.cpu.trap_SB_LUT4_I2_O
.sym 62192 soc.cpu.trap_SB_LUT4_I2_O
.sym 62193 iomem_wdata[13]
.sym 62194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 62195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 62196 soc.mem_rdata[31]
.sym 62197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 62205 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 62206 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62208 soc.mem_rdata[30]
.sym 62211 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 62215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[1]
.sym 62219 soc.cpu.cpu_state[6]
.sym 62222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0[0]
.sym 62223 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 62224 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 62227 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 62230 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 62231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I2[1]
.sym 62232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 62233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 62234 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 62238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 62239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I2[1]
.sym 62242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[1]
.sym 62243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 62244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 62248 soc.cpu.cpu_state[6]
.sym 62249 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 62250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 62251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 62255 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 62260 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62261 soc.mem_rdata[30]
.sym 62262 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 62263 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62266 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 62267 soc.cpu.cpu_state[6]
.sym 62268 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0[0]
.sym 62269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 62272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 62273 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 62274 soc.cpu.cpu_state[6]
.sym 62275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 62278 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 62279 soc.cpu.cpu_state[6]
.sym 62280 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 62281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 62282 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 62283 clk$SB_IO_IN_$glb_clk
.sym 62285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 62286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2[2]
.sym 62287 iomem_wdata[20]
.sym 62288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0[0]
.sym 62289 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 62290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 62291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 62296 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62300 iomem_wstrb[0]
.sym 62301 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 62304 gpio_SB_DFFESR_Q_E
.sym 62309 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 62310 soc.cpu.trap_SB_LUT4_I2_O
.sym 62311 iomem_wstrb[0]
.sym 62312 soc.mem_rdata[20]
.sym 62313 soc.mem_rdata[19]
.sym 62314 soc.mem_rdata[30]
.sym 62315 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 62316 soc.cpu.decoded_imm[4]
.sym 62317 soc.cpu.latched_is_lh
.sym 62318 soc.mem_rdata[20]
.sym 62319 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 62320 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 62327 soc.mem_rdata[29]
.sym 62328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 62329 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62331 soc.cpu.cpu_state[6]
.sym 62332 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62334 soc.mem_rdata[17]
.sym 62335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[2]
.sym 62336 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62337 soc.mem_rdata[25]
.sym 62339 soc.cpu.cpu_state[6]
.sym 62340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62341 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62342 soc.cpu.pcpi_rs2[22]
.sym 62343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2[2]
.sym 62344 soc.cpu.trap_SB_LUT4_I2_O
.sym 62349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 62350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 62351 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62353 soc.mem_rdata[24]
.sym 62354 soc.cpu.mem_la_wdata[6]
.sym 62355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 62356 soc.mem_rdata[31]
.sym 62357 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 62360 soc.mem_rdata[31]
.sym 62361 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62362 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 62367 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 62372 soc.mem_rdata[29]
.sym 62373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[2]
.sym 62374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 62377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2[2]
.sym 62378 soc.mem_rdata[25]
.sym 62379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 62380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 62383 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62384 soc.cpu.mem_la_wdata[6]
.sym 62385 soc.cpu.pcpi_rs2[22]
.sym 62386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62389 soc.cpu.cpu_state[6]
.sym 62390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62391 soc.mem_rdata[17]
.sym 62392 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62395 soc.cpu.cpu_state[6]
.sym 62396 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 62398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 62401 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62402 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62403 soc.cpu.cpu_state[6]
.sym 62404 soc.mem_rdata[24]
.sym 62405 soc.cpu.trap_SB_LUT4_I2_O
.sym 62406 clk$SB_IO_IN_$glb_clk
.sym 62408 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 62409 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 62410 soc.cpu.clear_prefetched_high_word_q
.sym 62412 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 62413 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 62414 soc.cpu.clear_prefetched_high_word
.sym 62415 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 62420 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 62422 soc.mem_rdata[28]
.sym 62425 soc.mem_valid
.sym 62427 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 62428 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 62430 iomem_wdata[22]
.sym 62431 soc.mem_rdata[29]
.sym 62432 soc.mem_rdata[21]
.sym 62433 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 62434 soc.cpu.instr_retirq
.sym 62435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 62436 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 62437 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62438 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 62439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 62440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62441 soc.cpu.latched_stalu
.sym 62442 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62443 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 62449 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 62451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 62452 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 62455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62456 soc.mem_rdata[23]
.sym 62457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 62460 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62461 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 62467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 62468 soc.mem_rdata[18]
.sym 62469 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 62470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 62472 soc.mem_rdata[20]
.sym 62473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 62476 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62477 soc.cpu.latched_is_lh
.sym 62479 soc.mem_rdata[31]
.sym 62480 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 62484 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 62488 soc.mem_rdata[20]
.sym 62489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 62490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 62491 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62495 soc.mem_rdata[18]
.sym 62496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 62497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 62501 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62502 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62507 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62508 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62509 soc.mem_rdata[31]
.sym 62512 soc.mem_rdata[23]
.sym 62513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 62514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 62518 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62519 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 62521 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62524 soc.cpu.latched_is_lh
.sym 62525 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 62526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 62531 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[3]
.sym 62532 iomem_wdata[21]
.sym 62533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 62534 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 62535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 62536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 62537 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 62538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 62546 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 62548 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 62549 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 62550 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 62551 soc.mem_rdata[25]
.sym 62555 soc.cpu.trap_SB_LUT4_I2_O
.sym 62556 soc.mem_rdata[29]
.sym 62557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 62558 soc.cpu.reg_out[0]
.sym 62559 soc.cpu.pcpi_rs2[22]
.sym 62560 iomem_wdata[14]
.sym 62561 soc.cpu.decoded_imm[19]
.sym 62562 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62563 soc.cpu.decoded_imm[23]
.sym 62564 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 62565 iomem_wdata[12]
.sym 62566 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 62572 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 62573 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62574 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 62576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 62579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62580 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 62581 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 62582 soc.mem_rdata[23]
.sym 62584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 62586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 62587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62589 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 62590 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 62591 soc.mem_rdata[28]
.sym 62592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 62596 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 62598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 62599 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 62600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62601 soc.cpu.cpu_state[6]
.sym 62602 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 62605 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 62606 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 62607 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 62608 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 62611 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 62612 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 62613 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 62614 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 62617 soc.cpu.cpu_state[6]
.sym 62618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62619 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62620 soc.mem_rdata[28]
.sym 62623 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62625 soc.mem_rdata[23]
.sym 62626 soc.cpu.cpu_state[6]
.sym 62629 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 62632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 62636 soc.cpu.cpu_state[6]
.sym 62637 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 62638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 62642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62644 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 62647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 62648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 62649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 62650 soc.cpu.cpu_state[6]
.sym 62652 clk$SB_IO_IN_$glb_clk
.sym 62653 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 62654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[0]
.sym 62655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 62656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 62657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]
.sym 62658 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[1]
.sym 62659 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 62660 soc.cpu.trap_SB_LUT4_I2_O
.sym 62661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 62667 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 62669 soc.cpu.mem_la_wdata[6]
.sym 62670 soc.mem_rdata[23]
.sym 62671 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 62673 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 62674 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62678 soc.cpu.decoded_imm[16]
.sym 62680 soc.mem_rdata[22]
.sym 62681 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62682 soc.cpu.reg_out[22]
.sym 62683 soc.cpu.trap_SB_LUT4_I2_O
.sym 62685 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 62686 iomem_wdata[14]
.sym 62687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62688 soc.cpu.decoded_imm[18]
.sym 62689 iomem_wdata[13]
.sym 62695 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 62696 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 62698 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 62699 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62704 soc.mem_rdata[21]
.sym 62706 soc.mem_rdata[22]
.sym 62709 soc.mem_rdata[16]
.sym 62710 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 62711 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[0]
.sym 62712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62714 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 62715 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 62716 soc.mem_rdata[29]
.sym 62717 soc.cpu.cpu_state[6]
.sym 62719 soc.cpu.cpu_state[6]
.sym 62720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 62724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 62728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62729 soc.cpu.cpu_state[6]
.sym 62730 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62731 soc.mem_rdata[29]
.sym 62734 soc.mem_rdata[16]
.sym 62735 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 62736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 62737 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 62740 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62741 soc.mem_rdata[16]
.sym 62742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62743 soc.cpu.cpu_state[6]
.sym 62747 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62749 soc.mem_rdata[22]
.sym 62752 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62754 soc.mem_rdata[21]
.sym 62759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 62761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[0]
.sym 62764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 62765 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 62766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62767 soc.cpu.cpu_state[6]
.sym 62770 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 62771 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 62772 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 62773 soc.cpu.cpu_state[6]
.sym 62775 clk$SB_IO_IN_$glb_clk
.sym 62776 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 62777 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62778 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 62779 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62780 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 62781 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 62782 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 62783 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 62784 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 62794 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 62795 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62797 soc.mem_rdata[16]
.sym 62800 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 62801 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 62802 soc.mem_rdata[30]
.sym 62803 soc.cpu.decoded_imm[4]
.sym 62804 soc.cpu.decoded_imm_j[19]
.sym 62805 soc.mem_rdata[19]
.sym 62806 soc.cpu.latched_is_lb
.sym 62807 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 62808 iomem_wdata[30]
.sym 62809 soc.cpu.trap_SB_LUT4_I2_O
.sym 62810 soc.mem_rdata[20]
.sym 62812 soc.cpu.cpuregs_waddr[2]
.sym 62818 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[3]
.sym 62820 soc.cpu.trap_SB_LUT4_I2_O
.sym 62821 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 62822 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[1]
.sym 62823 soc.cpu.pcpi_rs2[12]
.sym 62824 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 62825 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 62826 soc.cpu.alu_out_q[1]
.sym 62827 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[3]
.sym 62828 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 62829 soc.cpu.pcpi_rs2[12]
.sym 62831 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 62832 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62833 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 62834 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 62835 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 62836 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 62837 soc.cpu.latched_is_lh
.sym 62838 soc.cpu.latched_stalu
.sym 62841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62842 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 62845 soc.cpu.latched_is_lb
.sym 62846 soc.cpu.latched_stalu
.sym 62849 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62851 soc.cpu.pcpi_rs2[12]
.sym 62852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62853 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62854 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 62857 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 62858 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 62859 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 62860 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 62863 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[1]
.sym 62864 soc.cpu.alu_out_q[1]
.sym 62865 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 62866 soc.cpu.latched_stalu
.sym 62869 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 62870 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[1]
.sym 62871 soc.cpu.alu_out_q[1]
.sym 62872 soc.cpu.latched_stalu
.sym 62877 soc.cpu.latched_is_lb
.sym 62878 soc.cpu.latched_is_lh
.sym 62881 soc.cpu.pcpi_rs2[12]
.sym 62882 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[3]
.sym 62883 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62887 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 62888 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 62889 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[3]
.sym 62890 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 62893 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62894 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[3]
.sym 62895 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62896 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 62897 soc.cpu.trap_SB_LUT4_I2_O
.sym 62898 clk$SB_IO_IN_$glb_clk
.sym 62904 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 62905 iomem_wdata[13]
.sym 62907 iomem_wdata[29]
.sym 62911 soc.cpu.irq_pending[30]
.sym 62912 soc.cpu.decoded_imm_j[10]
.sym 62913 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 62914 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 62916 soc.cpu.decoded_imm_j[7]
.sym 62917 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 62919 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 62920 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 62922 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 62924 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 62925 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 62926 soc.cpu.instr_retirq
.sym 62927 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62928 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 62929 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 62930 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 62931 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 62932 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 62933 soc.cpu.latched_stalu
.sym 62935 soc.cpu.cpuregs_raddr2[3]
.sym 62941 soc.cpu.cpu_state[6]
.sym 62944 soc.cpu.cpu_state[6]
.sym 62947 soc.cpu.latched_is_lh
.sym 62949 soc.cpu.mem_la_wdata[6]
.sym 62950 soc.mem_rdata[25]
.sym 62952 soc.cpu.cpu_state[6]
.sym 62953 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 62955 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62957 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 62959 soc.cpu.trap_SB_LUT4_I2_O
.sym 62961 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 62962 soc.mem_rdata[30]
.sym 62963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62964 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62965 soc.mem_rdata[19]
.sym 62966 soc.cpu.latched_is_lb
.sym 62970 soc.mem_rdata[20]
.sym 62971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62974 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 62975 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62977 soc.cpu.mem_la_wdata[6]
.sym 62980 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 62981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 62982 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 62983 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 62986 soc.cpu.cpu_state[6]
.sym 62987 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62989 soc.mem_rdata[30]
.sym 62992 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62993 soc.mem_rdata[25]
.sym 62994 soc.cpu.cpu_state[6]
.sym 62995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 62998 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 63000 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 63001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 63004 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 63006 soc.cpu.cpu_state[6]
.sym 63007 soc.mem_rdata[20]
.sym 63010 soc.cpu.latched_is_lb
.sym 63011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 63012 soc.cpu.latched_is_lh
.sym 63013 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 63016 soc.mem_rdata[19]
.sym 63017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 63018 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63019 soc.cpu.cpu_state[6]
.sym 63020 soc.cpu.trap_SB_LUT4_I2_O
.sym 63021 clk$SB_IO_IN_$glb_clk
.sym 63023 soc.cpu.decoded_imm_j[11]
.sym 63024 soc.cpu.decoded_imm_j[19]
.sym 63025 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 63026 soc.cpu.cpuregs_raddr2[4]
.sym 63027 soc.cpu.cpuregs_raddr2[0]
.sym 63028 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 63029 soc.cpu.cpuregs.regs.1.0_RADDR_2
.sym 63030 soc.cpu.cpuregs_raddr2[1]
.sym 63035 soc.cpu.cpu_state[6]
.sym 63036 soc.cpu.decoded_imm_j[9]
.sym 63038 soc.cpu.cpu_state[6]
.sym 63039 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 63040 iomem_wdata[29]
.sym 63041 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 63042 soc.cpu.decoded_imm_j[20]
.sym 63046 soc.mem_rdata[25]
.sym 63047 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 63048 soc.cpu.cpuregs_raddr2[0]
.sym 63049 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 63050 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 63051 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 63052 iomem_wdata[14]
.sym 63053 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 63054 soc.cpu.decoded_imm[23]
.sym 63056 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 63057 soc.cpu.decoded_imm[19]
.sym 63058 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 63066 soc.cpu.reg_out[20]
.sym 63067 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 63069 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 63070 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 63071 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 63073 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 63074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 63076 soc.cpu.latched_stalu
.sym 63077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 63078 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 63079 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 63080 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 63081 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 63082 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 63084 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 63085 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[3]
.sym 63087 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 63088 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 63089 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 63090 soc.cpu.reg_out[20]
.sym 63091 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 63092 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 63093 soc.cpu.alu_out_q[20]
.sym 63097 soc.cpu.reg_out[20]
.sym 63098 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 63099 soc.cpu.alu_out_q[20]
.sym 63100 soc.cpu.latched_stalu
.sym 63103 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 63104 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 63105 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 63106 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 63109 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 63110 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 63112 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 63115 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[3]
.sym 63116 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 63117 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 63118 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 63121 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 63122 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 63124 soc.cpu.reg_out[20]
.sym 63127 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 63128 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 63129 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 63130 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 63133 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 63134 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 63135 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 63136 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 63139 soc.cpu.latched_stalu
.sym 63140 soc.cpu.alu_out_q[20]
.sym 63141 soc.cpu.reg_out[20]
.sym 63142 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 63144 clk$SB_IO_IN_$glb_clk
.sym 63145 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 63146 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 63147 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 63148 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 63149 soc.cpu.decoded_imm[19]
.sym 63150 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 63151 soc.cpu.decoded_imm[17]
.sym 63152 soc.cpu.cpuregs.regs.1.0_RDATA_10_SB_LUT4_O_I3[2]
.sym 63153 soc.cpu.cpuregs.regs.1.0_RADDR_1
.sym 63155 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 63158 soc.cpu.decoded_imm_j[1]
.sym 63160 soc.cpu.decoded_imm_j[16]
.sym 63163 soc.cpu.decoded_imm_j[14]
.sym 63165 soc.cpu.decoded_imm_j[11]
.sym 63167 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 63170 soc.cpu.decoded_imm[16]
.sym 63172 soc.cpu.decoded_imm[18]
.sym 63173 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 63174 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 63176 soc.cpu.decoded_imm_j[3]
.sym 63178 soc.cpu.cpuregs_raddr1[0]
.sym 63179 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63180 soc.cpu.cpuregs.wen
.sym 63181 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 63187 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 63188 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 63189 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 63192 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 63193 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 63194 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 63196 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 63197 soc.cpu.cpuregs_raddr2[2]
.sym 63198 soc.cpu.cpuregs_raddr2[4]
.sym 63199 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 63200 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 63202 soc.cpu.instr_jal
.sym 63204 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 63205 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 63206 soc.cpu.decoded_imm_j[20]
.sym 63209 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 63210 soc.cpu.cpuregs_waddr[0]
.sym 63213 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 63214 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 63216 soc.cpu.cpuregs_waddr[1]
.sym 63220 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 63221 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 63223 soc.cpu.cpuregs_raddr2[2]
.sym 63229 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 63234 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 63238 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 63240 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 63241 soc.cpu.cpuregs_raddr2[4]
.sym 63244 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 63246 soc.cpu.instr_jal
.sym 63247 soc.cpu.decoded_imm_j[20]
.sym 63250 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 63251 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 63252 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 63253 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 63256 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 63257 soc.cpu.cpuregs_waddr[0]
.sym 63258 soc.cpu.cpuregs_waddr[1]
.sym 63259 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 63262 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 63263 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 63264 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 63265 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 63266 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 63267 clk$SB_IO_IN_$glb_clk
.sym 63269 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[2]
.sym 63270 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[3]
.sym 63271 soc.cpu.cpuregs_raddr1[0]
.sym 63272 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 63273 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[3]
.sym 63274 soc.cpu.cpuregs_raddr2[3]
.sym 63275 soc.cpu.cpuregs_raddr1[3]
.sym 63276 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[2]
.sym 63282 soc.cpu.cpuregs.regs.1.0_RDATA_10_SB_LUT4_O_I3[2]
.sym 63285 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 63287 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 63288 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 63290 soc.cpu.instr_jal
.sym 63291 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 63292 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 63294 soc.cpu.decoded_imm[4]
.sym 63296 soc.cpu.cpuregs_waddr[0]
.sym 63298 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 63299 soc.cpu.decoded_imm[17]
.sym 63300 soc.cpu.cpuregs_waddr[3]
.sym 63301 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 63302 soc.cpu.cpuregs_waddr[1]
.sym 63304 soc.cpu.cpuregs_waddr[2]
.sym 63310 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 63311 soc.cpu.cpuregs_waddr[2]
.sym 63313 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 63314 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 63317 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_I3[2]
.sym 63319 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 63320 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 63323 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 63325 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 63326 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 63327 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 63329 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 63331 soc.cpu.cpuregs_raddr2[3]
.sym 63332 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 63333 soc.cpu.instr_auipc
.sym 63334 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[2]
.sym 63335 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[3]
.sym 63339 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63340 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 63349 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 63350 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 63351 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 63352 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 63355 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 63356 soc.cpu.cpuregs_waddr[2]
.sym 63357 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[3]
.sym 63358 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[2]
.sym 63361 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 63363 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_I3[2]
.sym 63364 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 63373 soc.cpu.cpuregs_raddr2[3]
.sym 63374 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 63375 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 63379 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 63381 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63382 soc.cpu.instr_auipc
.sym 63385 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 63386 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 63387 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 63388 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 63390 clk$SB_IO_IN_$glb_clk
.sym 63392 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I3[3]
.sym 63393 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 63394 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 63395 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 63396 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 63397 soc.cpu.decoded_imm_j[12]
.sym 63399 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 63400 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63404 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 63405 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 63406 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 63409 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 63410 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 63411 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 63413 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 63414 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 63415 soc.cpu.latched_stalu
.sym 63417 soc.cpu.instr_ecall_ebreak
.sym 63422 soc.cpu.cpuregs_raddr2[3]
.sym 63423 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 63424 soc.cpu.decoded_imm[16]
.sym 63425 soc.cpu.latched_stalu
.sym 63427 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63433 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 63434 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 63435 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 63436 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[3]
.sym 63438 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 63440 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63441 soc.cpu.decoded_imm_j[18]
.sym 63442 soc.cpu.decoded_imm_j[16]
.sym 63443 soc.cpu.instr_auipc
.sym 63444 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 63445 soc.cpu.decoded_imm_j[4]
.sym 63446 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 63447 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 63448 soc.cpu.decoded_imm_j[3]
.sym 63449 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63451 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 63456 soc.cpu.instr_jal
.sym 63457 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I3[3]
.sym 63458 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 63460 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 63463 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63464 soc.cpu.instr_jal
.sym 63466 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 63467 soc.cpu.instr_jal
.sym 63468 soc.cpu.decoded_imm_j[16]
.sym 63469 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I3[3]
.sym 63472 soc.cpu.decoded_imm_j[18]
.sym 63473 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 63474 soc.cpu.instr_jal
.sym 63475 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 63478 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 63479 soc.cpu.decoded_imm_j[4]
.sym 63480 soc.cpu.instr_jal
.sym 63481 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63484 soc.cpu.instr_jal
.sym 63485 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 63486 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63487 soc.cpu.decoded_imm_j[3]
.sym 63490 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 63491 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[3]
.sym 63492 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 63493 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 63496 soc.cpu.instr_auipc
.sym 63497 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 63498 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63499 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63502 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 63503 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 63504 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 63505 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 63508 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 63510 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 63511 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 63512 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 63513 clk$SB_IO_IN_$glb_clk
.sym 63514 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 63515 soc.cpu.cpuregs_waddr[4]
.sym 63516 soc.cpu.cpuregs_waddr[0]
.sym 63518 soc.cpu.cpuregs_waddr[3]
.sym 63519 soc.cpu.cpuregs_waddr[1]
.sym 63520 soc.cpu.cpuregs_waddr[2]
.sym 63522 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 63527 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 63528 soc.cpu.mem_rdata_q[18]
.sym 63529 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 63531 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 63532 soc.cpu.mem_rdata_q[19]
.sym 63533 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 63537 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 63538 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 63540 soc.cpu.cpuregs_waddr[1]
.sym 63542 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 63543 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 63546 soc.cpu.decoded_imm[23]
.sym 63548 soc.cpu.cpuregs_waddr[4]
.sym 63549 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 63556 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63557 soc.cpu.mem_rdata_q[9]
.sym 63558 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 63559 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 63560 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 63562 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 63563 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 63564 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 63565 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 63566 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63567 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63568 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 63569 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 63570 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63571 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 63573 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 63574 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 63575 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63576 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63579 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 63580 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63582 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63583 soc.cpu.instr_jalr
.sym 63587 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63589 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 63590 soc.cpu.mem_rdata_q[9]
.sym 63591 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 63595 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 63596 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 63597 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 63598 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 63601 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63602 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 63603 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 63604 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 63607 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63608 soc.cpu.instr_jalr
.sym 63609 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 63613 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63614 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63615 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 63619 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 63620 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 63622 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 63625 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63626 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 63627 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63628 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 63631 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63632 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 63633 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 63634 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 63635 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 63636 clk$SB_IO_IN_$glb_clk
.sym 63650 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63651 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 63652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 63653 soc.cpu.cpuregs_waddr[3]
.sym 63654 soc.cpu.instr_auipc
.sym 63655 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63656 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63658 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63659 soc.cpu.cpuregs_waddr[0]
.sym 63660 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63661 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 63668 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 63670 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 63680 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 63681 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 63683 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 63685 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 63686 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 63687 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 63688 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 63691 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 63693 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 63694 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 63697 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 63703 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 63710 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 63718 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 63719 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 63720 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 63724 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 63725 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 63726 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 63727 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 63736 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 63737 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 63738 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 63739 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 63748 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 63750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 63754 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 63755 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 63756 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 63757 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 63770 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 63774 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 63775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 63777 soc.cpu.instr_jal
.sym 63778 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 63779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 63780 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 63782 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 63783 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 64230 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 64231 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 64232 soc.spimemio.din_data[7]
.sym 64233 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 64234 soc.spimemio.din_data[5]
.sym 64235 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 64236 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 64237 soc.spimemio.din_data[6]
.sym 64246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 64249 soc.spimemio.buffer[7]
.sym 64254 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 64263 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 64273 soc.spimemio.rd_inc
.sym 64275 iomem_addr[13]
.sym 64281 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 64283 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 64289 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64292 iomem_addr[21]
.sym 64293 iomem_addr[23]
.sym 64294 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 64295 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64296 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 64298 iomem_addr[15]
.sym 64299 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 64301 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 64305 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 64306 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 64307 iomem_addr[21]
.sym 64308 iomem_addr[13]
.sym 64318 soc.spimemio.rd_inc
.sym 64329 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 64330 iomem_addr[23]
.sym 64331 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 64332 iomem_addr[15]
.sym 64341 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 64342 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64344 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64351 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 64352 clk$SB_IO_IN_$glb_clk
.sym 64353 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 64358 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 64359 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[2]
.sym 64360 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 64361 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 64362 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 64363 soc.spimemio.din_data[4]
.sym 64364 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64365 soc.spimemio.din_data[0]
.sym 64366 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 64369 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 64374 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64375 soc.spimemio.din_data[6]
.sym 64377 iomem_wdata[2]
.sym 64379 iomem_addr[5]
.sym 64381 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 64383 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 64388 soc.spimemio.din_rd
.sym 64396 soc.spimemio.rd_wait
.sym 64400 iomem_addr[11]
.sym 64402 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64403 iomem_addr[16]
.sym 64404 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 64405 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 64406 soc.spimemio.din_rd
.sym 64407 iomem_addr[11]
.sym 64408 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64409 soc.spimemio_cfgreg_do[22]
.sym 64411 soc.spimemio_cfgreg_do[16]
.sym 64412 iomem_addr[21]
.sym 64413 iomem_addr[19]
.sym 64414 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 64415 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64417 iomem_addr[22]
.sym 64418 iomem_addr[20]
.sym 64419 iomem_addr[15]
.sym 64420 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 64424 iomem_addr[20]
.sym 64437 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 64438 iomem_addr[14]
.sym 64439 iomem_addr[20]
.sym 64440 iomem_addr[22]
.sym 64441 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 64443 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 64444 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 64446 soc.spimemio_cfgreg_do[21]
.sym 64447 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 64448 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64449 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 64450 iomem_addr[14]
.sym 64451 $PACKER_VCC_NET
.sym 64453 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 64454 iomem_addr[6]
.sym 64455 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 64456 iomem_addr[12]
.sym 64458 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 64459 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 64460 iomem_addr[10]
.sym 64461 iomem_addr[11]
.sym 64462 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 64463 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 64464 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 64465 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 64468 iomem_addr[14]
.sym 64469 iomem_addr[12]
.sym 64470 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 64471 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 64475 $PACKER_VCC_NET
.sym 64480 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 64481 iomem_addr[22]
.sym 64482 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 64483 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 64486 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 64488 iomem_addr[6]
.sym 64492 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 64493 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 64494 iomem_addr[20]
.sym 64495 iomem_addr[12]
.sym 64498 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 64499 soc.spimemio_cfgreg_do[21]
.sym 64500 iomem_addr[14]
.sym 64501 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 64504 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 64505 iomem_addr[11]
.sym 64506 iomem_addr[14]
.sym 64507 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 64510 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 64511 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 64512 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 64513 iomem_addr[10]
.sym 64514 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 64515 clk$SB_IO_IN_$glb_clk
.sym 64516 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64517 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2]
.sym 64518 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64519 soc.spimemio.din_data[1]
.sym 64520 soc.spimemio.din_data[3]
.sym 64521 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 64522 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3[3]
.sym 64523 soc.spimemio.din_data[2]
.sym 64524 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 64527 iomem_wdata[13]
.sym 64531 soc.spimemio_cfgreg_do[21]
.sym 64532 soc.spimemio_cfgreg_do[21]
.sym 64534 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64536 soc.spimemio_cfgreg_do[21]
.sym 64538 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64539 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 64540 soc.spimemio_cfgreg_do[22]
.sym 64541 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 64542 iomem_addr[12]
.sym 64543 iomem_addr[10]
.sym 64544 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[3]
.sym 64545 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 64547 iomem_addr[2]
.sym 64548 iomem_addr[9]
.sym 64549 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_3_I3[2]
.sym 64551 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 64552 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64558 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64559 iomem_addr[4]
.sym 64561 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 64562 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64564 iomem_addr[9]
.sym 64565 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 64566 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 64567 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64568 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 64569 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[2]
.sym 64570 soc.spimemio.state[10]
.sym 64571 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 64572 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 64573 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 64575 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O[3]
.sym 64576 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64577 soc.spimemio.state[7]
.sym 64578 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O[2]
.sym 64580 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 64582 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 64583 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64584 iomem_addr[15]
.sym 64587 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 64588 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 64589 iomem_addr[20]
.sym 64591 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64593 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64597 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 64599 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 64600 iomem_addr[9]
.sym 64603 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64605 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64606 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 64609 iomem_addr[15]
.sym 64610 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 64611 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O[3]
.sym 64612 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O[2]
.sym 64615 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 64616 iomem_addr[4]
.sym 64617 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 64618 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 64621 soc.spimemio.state[7]
.sym 64622 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 64623 soc.spimemio.state[10]
.sym 64628 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 64629 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64633 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 64634 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[2]
.sym 64635 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 64636 iomem_addr[20]
.sym 64638 clk$SB_IO_IN_$glb_clk
.sym 64639 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64640 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 64641 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64642 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 64643 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 64644 soc.spimemio.dout_tag[1]
.sym 64645 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 64646 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 64647 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64652 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 64653 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64654 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 64655 soc.spimemio.din_data[3]
.sym 64657 iomem_addr[14]
.sym 64658 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 64659 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 64661 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 64663 soc.spimemio.din_data[1]
.sym 64665 iomem_wdata[25]
.sym 64666 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64667 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 64668 flash_clk_SB_LUT4_I0_O[3]
.sym 64669 soc.spimemio.buffer[11]
.sym 64671 iomem_wdata[8]
.sym 64674 soc.spimemio.dout_data[4]
.sym 64675 soc.spimemio.dout_data[7]
.sym 64681 soc.spimemio.dout_data[7]
.sym 64682 soc.spimemio.dout_data[5]
.sym 64684 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 64685 soc.spimemio.dout_data[0]
.sym 64686 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 64690 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 64692 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 64694 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 64695 soc.spimemio.dout_data[3]
.sym 64696 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 64698 iomem_addr[20]
.sym 64699 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 64700 iomem_addr[22]
.sym 64701 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 64704 soc.spimemio.rd_valid
.sym 64708 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64709 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 64714 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 64715 soc.spimemio.rd_valid
.sym 64716 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 64717 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 64723 soc.spimemio.dout_data[0]
.sym 64727 soc.spimemio.dout_data[3]
.sym 64738 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 64739 iomem_addr[22]
.sym 64740 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 64741 iomem_addr[20]
.sym 64744 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 64745 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 64746 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 64747 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 64752 soc.spimemio.dout_data[7]
.sym 64758 soc.spimemio.dout_data[5]
.sym 64760 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64761 clk$SB_IO_IN_$glb_clk
.sym 64763 soc.spimem_rdata[10]
.sym 64764 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[3]
.sym 64765 soc.spimem_rdata[8]
.sym 64766 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]
.sym 64767 soc.spimem_rdata[9]
.sym 64768 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 64769 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 64770 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64773 iomem_wstrb[1]
.sym 64778 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 64780 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64781 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64784 $PACKER_GND_NET
.sym 64787 soc.spimemio.buffer[15]
.sym 64789 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 64790 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 64792 iomem_addr[16]
.sym 64793 iomem_addr[17]
.sym 64794 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64795 soc.spimemio_cfgreg_do[22]
.sym 64796 iomem_wdata[2]
.sym 64797 soc.spimemio_cfgreg_do[16]
.sym 64805 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64806 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 64807 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 64808 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64811 soc.spimemio.dout_data[0]
.sym 64814 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 64815 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64818 soc.spimemio.dout_data[3]
.sym 64829 iomem_addr[18]
.sym 64830 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 64832 soc.spimemio_cfgreg_do[18]
.sym 64834 soc.spimemio.dout_data[4]
.sym 64835 soc.spimemio.dout_data[7]
.sym 64840 soc.spimemio.dout_data[3]
.sym 64845 soc.spimemio.dout_data[0]
.sym 64855 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 64857 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 64863 soc.spimemio.dout_data[7]
.sym 64869 soc.spimemio.dout_data[4]
.sym 64873 iomem_addr[18]
.sym 64874 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 64875 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64876 soc.spimemio_cfgreg_do[18]
.sym 64880 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64881 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 64883 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 64884 clk$SB_IO_IN_$glb_clk
.sym 64887 soc.spimemio.buffer[1]
.sym 64888 soc.spimemio.buffer[6]
.sym 64890 soc.spimemio.buffer[4]
.sym 64891 soc.spimemio.buffer[2]
.sym 64892 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 64893 flash_io0_oe_SB_LUT4_I3_O[1]
.sym 64898 flash_clk$SB_IO_OUT
.sym 64899 soc.spimemio_cfgreg_do[22]
.sym 64900 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 64903 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64905 soc.spimemio.dout_tag[2]
.sym 64906 soc.spimemio.dout_data[3]
.sym 64908 iomem_wdata[2]
.sym 64909 iomem_wdata[0]
.sym 64910 flash_csb_SB_LUT4_I3_O[1]
.sym 64913 soc.spimemio.buffer[2]
.sym 64914 soc.spimem_rdata[9]
.sym 64917 soc.spimemio.buffer[12]
.sym 64918 gpio_SB_DFFESR_Q_9_E
.sym 64919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 64921 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 64929 gpio_SB_DFFESR_Q_9_E
.sym 64933 flash_io2_oe
.sym 64934 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 64935 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64937 soc.spimem_rdata[8]
.sym 64938 iomem_wdata[9]
.sym 64940 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 64941 iomem_wdata[8]
.sym 64944 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 64947 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 64948 iomem_rdata[8]
.sym 64949 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 64950 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 64955 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 64957 flash_csb_SB_LUT4_I3_I0[2]
.sym 64958 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 64966 iomem_rdata[8]
.sym 64968 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 64973 iomem_wdata[8]
.sym 64978 flash_csb_SB_LUT4_I3_I0[2]
.sym 64981 flash_io2_oe
.sym 64984 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 64985 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64987 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 64990 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 64991 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 64992 soc.spimem_rdata[8]
.sym 64993 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 64996 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 64997 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 64998 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 64999 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65003 iomem_wdata[9]
.sym 65006 gpio_SB_DFFESR_Q_9_E
.sym 65007 clk$SB_IO_IN_$glb_clk
.sym 65008 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65009 flash_io2_oe_SB_LUT4_I3_O[1]
.sym 65010 iomem_rdata[11]
.sym 65011 flash_io0_oe_SB_LUT4_I3_O[2]
.sym 65012 iomem_rdata[5]
.sym 65013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 65014 iomem_rdata[8]
.sym 65015 iomem_rdata[9]
.sym 65016 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65022 flash_io0_oe
.sym 65023 soc.spimemio.dout_data[7]
.sym 65024 iomem_addr[3]
.sym 65025 iomem_addr[10]
.sym 65026 iomem_wdata[9]
.sym 65027 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 65028 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 65029 iomem_addr[13]
.sym 65030 iomem_wdata[27]
.sym 65031 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 65032 soc.spimemio.dout_data[2]
.sym 65033 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 65034 iomem_wdata[20]
.sym 65037 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65038 iomem_addr[12]
.sym 65039 iomem_addr[10]
.sym 65041 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_3_I3[2]
.sym 65042 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 65043 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65044 flash_csb_SB_LUT4_I3_I0[2]
.sym 65050 soc.simpleuart.recv_pattern[1]
.sym 65051 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65053 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 65058 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65059 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65061 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 65063 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 65064 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 65065 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 65066 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 65067 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65069 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 65070 flash_csb_SB_LUT4_I3_O[1]
.sym 65071 soc.simpleuart.recv_pattern[3]
.sym 65072 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 65073 soc.simpleuart.recv_pattern[2]
.sym 65074 flash_io2_oe_SB_LUT4_I3_O[1]
.sym 65075 flash_clk_SB_LUT4_I0_O[3]
.sym 65076 flash_csb_SB_LUT4_I3_O[0]
.sym 65077 iomem_rdata[5]
.sym 65078 flash_clk_SB_LUT4_I0_O[3]
.sym 65079 flash_csb_SB_LUT4_I3_O[2]
.sym 65086 soc.simpleuart.recv_pattern[2]
.sym 65089 flash_io2_oe_SB_LUT4_I3_O[1]
.sym 65090 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 65091 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 65092 flash_clk_SB_LUT4_I0_O[3]
.sym 65095 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 65096 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 65097 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 65098 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 65102 soc.simpleuart.recv_pattern[1]
.sym 65107 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65108 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65109 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 65110 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65114 iomem_rdata[5]
.sym 65115 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65119 flash_csb_SB_LUT4_I3_O[1]
.sym 65120 flash_csb_SB_LUT4_I3_O[0]
.sym 65121 flash_csb_SB_LUT4_I3_O[2]
.sym 65122 flash_clk_SB_LUT4_I0_O[3]
.sym 65127 soc.simpleuart.recv_pattern[3]
.sym 65129 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 65130 clk$SB_IO_IN_$glb_clk
.sym 65131 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65134 soc.simpleuart.send_divcnt[2]
.sym 65135 soc.simpleuart.send_divcnt[3]
.sym 65136 soc.simpleuart.send_divcnt[4]
.sym 65137 soc.simpleuart.send_divcnt[5]
.sym 65138 soc.simpleuart.send_divcnt[6]
.sym 65139 soc.simpleuart.send_divcnt[7]
.sym 65143 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 65145 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 65146 soc.spimemio.buffer[18]
.sym 65147 flash_csb_SB_LUT4_I3_I0[2]
.sym 65150 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 65153 iomem_addr[15]
.sym 65154 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 65155 soc.spimemio.dout_data[2]
.sym 65157 soc.simpleuart.recv_pattern[3]
.sym 65159 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 65160 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 65161 iomem_wdata[25]
.sym 65162 soc.spimemio.buffer[11]
.sym 65163 iomem_wdata[8]
.sym 65164 flash_clk_SB_LUT4_I0_O[3]
.sym 65165 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 65166 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 65167 soc.simpleuart.recv_pattern[6]
.sym 65175 soc.spimem_rdata[11]
.sym 65176 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65178 flash_clk$SB_IO_OUT
.sym 65179 iomem_rdata[9]
.sym 65180 soc.spimemio.buffer[11]
.sym 65181 flash_io1_di
.sym 65182 soc.simpleuart_reg_div_do[4]
.sym 65183 soc.spimemio.buffer[2]
.sym 65184 soc.spimemio_cfgreg_do[18]
.sym 65185 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65186 soc.spimem_rdata[9]
.sym 65187 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 65188 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65191 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65196 flash_csb_SB_LUT4_I3_O[0]
.sym 65198 flash_csb_SB_LUT4_I3_I0[2]
.sym 65204 flash_csb_SB_LUT4_I3_O[0]
.sym 65206 soc.spimemio_cfgreg_do[18]
.sym 65208 flash_csb_SB_LUT4_I3_I0[2]
.sym 65212 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65213 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65214 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65215 soc.spimem_rdata[9]
.sym 65219 soc.spimemio.buffer[11]
.sym 65224 flash_csb_SB_LUT4_I3_O[0]
.sym 65225 flash_csb_SB_LUT4_I3_I0[2]
.sym 65226 flash_clk$SB_IO_OUT
.sym 65227 soc.simpleuart_reg_div_do[4]
.sym 65230 flash_csb_SB_LUT4_I3_I0[2]
.sym 65231 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 65232 flash_csb_SB_LUT4_I3_O[0]
.sym 65233 flash_io1_di
.sym 65236 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65237 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65238 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65239 soc.spimem_rdata[11]
.sym 65242 iomem_rdata[9]
.sym 65243 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65250 soc.spimemio.buffer[2]
.sym 65252 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65253 clk$SB_IO_IN_$glb_clk
.sym 65255 soc.simpleuart.send_divcnt[8]
.sym 65256 soc.simpleuart.send_divcnt[9]
.sym 65257 soc.simpleuart.send_divcnt[10]
.sym 65258 soc.simpleuart.send_divcnt[11]
.sym 65259 soc.simpleuart.send_divcnt[12]
.sym 65260 soc.simpleuart.send_divcnt[13]
.sym 65261 soc.simpleuart.send_divcnt[14]
.sym 65262 soc.simpleuart.send_divcnt[15]
.sym 65267 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_3_I3[2]
.sym 65268 soc.simpleuart_reg_div_do[4]
.sym 65269 iomem_wdata[27]
.sym 65270 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65272 soc.simpleuart_reg_div_do[0]
.sym 65273 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 65277 iomem_wdata[11]
.sym 65279 soc.spimemio.buffer[15]
.sym 65280 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 65281 soc.spimemio_cfgreg_do[16]
.sym 65282 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 65284 iomem_wdata[2]
.sym 65285 soc.simpleuart_reg_div_do[9]
.sym 65287 soc.spimemio_cfgreg_do[22]
.sym 65289 gpio_SB_DFFESR_Q_9_E
.sym 65290 iomem_wstrb[0]
.sym 65296 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 65297 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65299 flash_io1_oe_SB_LUT4_I3_O[2]
.sym 65300 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65303 soc.simpleuart_reg_div_do[9]
.sym 65304 soc.simpleuart_reg_div_do[18]
.sym 65305 flash_clk_SB_LUT4_I0_O[3]
.sym 65307 soc.simpleuart.recv_pattern[6]
.sym 65310 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65311 soc.simpleuart.recv_pattern[5]
.sym 65313 soc.simpleuart.recv_pattern[4]
.sym 65315 flash_csb_SB_LUT4_I3_O[0]
.sym 65316 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 65317 flash_io1_oe_SB_LUT4_I3_O[1]
.sym 65320 soc.simpleuart.recv_pattern[7]
.sym 65323 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 65330 flash_csb_SB_LUT4_I3_O[0]
.sym 65332 soc.simpleuart_reg_div_do[18]
.sym 65338 soc.simpleuart.recv_pattern[5]
.sym 65341 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65342 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65343 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 65344 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65349 soc.simpleuart.recv_pattern[7]
.sym 65353 flash_clk_SB_LUT4_I0_O[3]
.sym 65354 flash_io1_oe_SB_LUT4_I3_O[2]
.sym 65355 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 65356 flash_io1_oe_SB_LUT4_I3_O[1]
.sym 65359 flash_csb_SB_LUT4_I3_O[0]
.sym 65361 soc.simpleuart_reg_div_do[9]
.sym 65368 soc.simpleuart.recv_pattern[4]
.sym 65372 soc.simpleuart.recv_pattern[6]
.sym 65375 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 65376 clk$SB_IO_IN_$glb_clk
.sym 65377 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65378 soc.simpleuart.send_divcnt[16]
.sym 65379 soc.simpleuart.send_divcnt[17]
.sym 65380 soc.simpleuart.send_divcnt[18]
.sym 65381 soc.simpleuart.send_divcnt[19]
.sym 65382 soc.simpleuart.send_divcnt[20]
.sym 65383 soc.simpleuart.send_divcnt[21]
.sym 65384 soc.simpleuart.send_divcnt[22]
.sym 65385 soc.simpleuart.send_divcnt[23]
.sym 65389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 65390 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 65391 iomem_wdata[14]
.sym 65393 flash_io1_oe_SB_LUT4_I3_O[2]
.sym 65394 soc.simpleuart_reg_div_do[8]
.sym 65395 iomem_wdata[10]
.sym 65396 iomem_wdata[0]
.sym 65398 iomem_wdata[4]
.sym 65401 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_3_I3[2]
.sym 65402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65403 soc.cpu.trap_SB_LUT4_I2_O
.sym 65405 soc.spimemio.buffer[12]
.sym 65406 soc.simpleuart.recv_pattern[7]
.sym 65409 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 65410 gpio_SB_DFFESR_Q_9_E
.sym 65411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 65412 iomem_wdata[26]
.sym 65413 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65422 flash_csb_SB_LUT4_I3_O[0]
.sym 65424 soc.simpleuart_reg_div_do[19]
.sym 65426 soc.spimemio_cfgreg_do[21]
.sym 65427 soc.spimemio.dout_data[3]
.sym 65428 soc.spimemio_cfgreg_do[16]
.sym 65430 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65433 soc.spimemio_cfgreg_do[19]
.sym 65434 soc.spimemio.buffer[18]
.sym 65435 soc.spimemio.buffer[7]
.sym 65436 flash_csb_SB_LUT4_I3_I0[2]
.sym 65439 soc.spimemio.buffer[15]
.sym 65444 soc.simpleuart_reg_div_do[16]
.sym 65452 soc.spimemio.buffer[15]
.sym 65459 soc.spimemio.buffer[18]
.sym 65464 soc.spimemio.buffer[7]
.sym 65470 flash_csb_SB_LUT4_I3_O[0]
.sym 65471 soc.simpleuart_reg_div_do[16]
.sym 65472 flash_csb_SB_LUT4_I3_I0[2]
.sym 65473 soc.spimemio_cfgreg_do[16]
.sym 65477 soc.simpleuart_reg_div_do[19]
.sym 65479 flash_csb_SB_LUT4_I3_O[0]
.sym 65482 soc.spimemio_cfgreg_do[19]
.sym 65484 flash_csb_SB_LUT4_I3_I0[2]
.sym 65489 soc.spimemio.dout_data[3]
.sym 65494 flash_csb_SB_LUT4_I3_I0[2]
.sym 65496 soc.spimemio_cfgreg_do[21]
.sym 65498 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65499 clk$SB_IO_IN_$glb_clk
.sym 65501 soc.simpleuart.send_divcnt[24]
.sym 65502 soc.simpleuart.send_divcnt[25]
.sym 65503 soc.simpleuart.send_divcnt[26]
.sym 65504 soc.simpleuart.send_divcnt[27]
.sym 65505 soc.simpleuart.send_divcnt[28]
.sym 65506 soc.simpleuart.send_divcnt[29]
.sym 65507 soc.simpleuart.send_divcnt[30]
.sym 65508 soc.simpleuart.send_divcnt[31]
.sym 65512 soc.mem_rdata[21]
.sym 65514 iomem_wdata[6]
.sym 65516 iomem_wdata[9]
.sym 65518 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 65519 soc.simpleuart_reg_div_do[2]
.sym 65525 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 65528 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65529 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_3_I3[2]
.sym 65530 iomem_wdata[20]
.sym 65532 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 65533 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 65534 soc.spimem_rdata[27]
.sym 65535 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 65542 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 65543 soc.simpleuart_reg_div_do[28]
.sym 65545 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 65546 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[1]
.sym 65547 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 65549 iomem_wdata[16]
.sym 65551 soc.simpleuart_reg_div_do[21]
.sym 65554 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 65555 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_3_I3[2]
.sym 65557 soc.spimemio.config_qspi_SB_LUT4_I3_O[1]
.sym 65560 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65561 soc.spimemio.config_qspi_SB_LUT4_I3_O[2]
.sym 65562 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 65563 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65565 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65568 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 65569 flash_csb_SB_LUT4_I3_O[0]
.sym 65570 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 65571 flash_clk_SB_LUT4_I0_O[3]
.sym 65575 flash_clk_SB_LUT4_I0_O[3]
.sym 65576 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 65577 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[1]
.sym 65578 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 65583 iomem_wdata[16]
.sym 65587 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_3_I3[2]
.sym 65588 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65590 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65594 soc.simpleuart_reg_div_do[21]
.sym 65596 flash_csb_SB_LUT4_I3_O[0]
.sym 65599 flash_csb_SB_LUT4_I3_O[0]
.sym 65600 soc.simpleuart_reg_div_do[28]
.sym 65605 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 65606 flash_clk_SB_LUT4_I0_O[3]
.sym 65607 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 65608 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 65611 flash_clk_SB_LUT4_I0_O[3]
.sym 65612 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 65613 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 65614 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 65617 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 65618 flash_clk_SB_LUT4_I0_O[3]
.sym 65619 soc.spimemio.config_qspi_SB_LUT4_I3_O[2]
.sym 65620 soc.spimemio.config_qspi_SB_LUT4_I3_O[1]
.sym 65621 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65622 clk$SB_IO_IN_$glb_clk
.sym 65623 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65624 soc.spimem_rdata[19]
.sym 65625 soc.spimem_rdata[28]
.sym 65626 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65627 soc.spimem_rdata[16]
.sym 65628 soc.spimem_rdata[21]
.sym 65629 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[0]
.sym 65630 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[0]
.sym 65631 soc.spimem_rdata[17]
.sym 65634 soc.mem_rdata[17]
.sym 65636 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 65637 soc.simpleuart_reg_div_do[28]
.sym 65638 iomem_wdata[0]
.sym 65641 soc.simpleuart_reg_div_do[31]
.sym 65643 flash_csb_SB_LUT4_I3_I0[2]
.sym 65644 iomem_wdata[5]
.sym 65645 soc.simpleuart_reg_div_do[25]
.sym 65651 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 65652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 65654 soc.mem_rdata[22]
.sym 65655 iomem_wdata[21]
.sym 65656 flash_clk_SB_LUT4_I0_O[3]
.sym 65658 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 65659 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 65665 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 65667 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 65670 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65671 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 65672 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65674 soc.spimem_rdata[12]
.sym 65675 soc.spimemio.buffer[12]
.sym 65676 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 65677 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 65678 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65679 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_3_I3[2]
.sym 65680 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65681 soc.spimem_rdata[19]
.sym 65683 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65684 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 65685 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 65687 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 65688 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 65689 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65691 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 65695 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[0]
.sym 65696 soc.spimem_rdata[17]
.sym 65698 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 65699 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65700 soc.spimem_rdata[12]
.sym 65701 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[0]
.sym 65704 soc.spimemio.buffer[12]
.sym 65710 soc.spimem_rdata[19]
.sym 65711 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65712 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65713 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65716 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 65717 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 65718 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 65719 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 65722 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65723 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_3_I3[2]
.sym 65725 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65728 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 65729 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 65730 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 65731 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 65736 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 65737 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65740 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65741 soc.spimem_rdata[17]
.sym 65742 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65743 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65744 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65745 clk$SB_IO_IN_$glb_clk
.sym 65747 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 65748 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 65749 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 65750 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 65752 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 65753 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 65758 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 65759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65760 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[0]
.sym 65761 soc.simpleuart.recv_pattern[7]
.sym 65763 iomem_wdata[22]
.sym 65765 soc.simpleuart_reg_div_do[21]
.sym 65767 soc.mem_rdata[17]
.sym 65768 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65769 soc.spimemio.dout_data[4]
.sym 65770 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65771 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65772 iomem_wdata[2]
.sym 65773 gpio_SB_DFFESR_Q_9_E
.sym 65774 soc.mem_rdata[17]
.sym 65775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 65776 soc.mem_rdata[21]
.sym 65777 iomem_wstrb[0]
.sym 65778 soc.mem_rdata[19]
.sym 65779 ser_tx_SB_DFFESS_Q_S[0]
.sym 65780 soc.mem_rdata[24]
.sym 65782 soc.mem_rdata[22]
.sym 65788 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65789 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_3_I3[2]
.sym 65792 soc.spimem_rdata[21]
.sym 65795 soc.spimemio.dout_data[7]
.sym 65796 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65798 soc.spimem_rdata[31]
.sym 65800 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 65801 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_3_I3[2]
.sym 65802 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 65804 soc.spimem_rdata[27]
.sym 65806 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65809 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65817 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65818 soc.spimemio.buffer[22]
.sym 65819 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65821 soc.spimem_rdata[21]
.sym 65822 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65823 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65824 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65827 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65828 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65829 soc.spimem_rdata[31]
.sym 65830 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65836 soc.spimemio.dout_data[7]
.sym 65841 soc.spimemio.buffer[22]
.sym 65845 soc.spimem_rdata[27]
.sym 65846 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65847 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65848 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 65852 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65853 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65854 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_3_I3[2]
.sym 65857 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65858 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_3_I3[2]
.sym 65859 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65864 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 65865 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 65866 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65867 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65868 clk$SB_IO_IN_$glb_clk
.sym 65871 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 65872 ser_tx_SB_DFFESS_Q_S[0]
.sym 65873 soc.mem_rdata[27]
.sym 65875 iomem_wstrb[3]
.sym 65876 soc.cpu.mem_la_read_SB_LUT4_I2_O[2]
.sym 65877 gpio_SB_DFFESR_Q_9_E
.sym 65878 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 65880 soc.cpu.mem_do_rdata
.sym 65881 soc.cpu.trap_SB_LUT4_I2_O
.sym 65882 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 65885 soc.simpleuart_reg_div_do[17]
.sym 65886 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[2]
.sym 65887 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 65888 soc.spimemio_cfgreg_do[22]
.sym 65889 soc.simpleuart_reg_div_do[30]
.sym 65890 iomem_wdata[13]
.sym 65891 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 65892 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 65893 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_3_I3[2]
.sym 65894 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 65895 soc.cpu.trap_SB_LUT4_I2_O
.sym 65896 soc.cpu.decoded_imm[22]
.sym 65897 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 65898 iomem_wdata[20]
.sym 65901 gpio_SB_DFFESR_Q_9_E
.sym 65902 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 65903 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 65904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 65905 iomem_wstrb[0]
.sym 65911 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 65913 iomem_rdata[22]
.sym 65916 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 65917 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 65918 iomem_rdata[21]
.sym 65919 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 65922 iomem_rdata[27]
.sym 65924 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 65925 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 65927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 65928 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 65929 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 65930 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 65933 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 65935 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65936 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 65940 iomem_rdata[17]
.sym 65941 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 65944 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 65945 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 65946 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 65947 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 65950 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65952 iomem_rdata[21]
.sym 65957 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65958 iomem_rdata[27]
.sym 65962 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 65963 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 65964 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 65965 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 65970 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 65974 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 65975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 65976 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 65977 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 65981 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65982 iomem_rdata[22]
.sym 65988 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 65989 iomem_rdata[17]
.sym 65991 clk$SB_IO_IN_$glb_clk
.sym 65994 soc.cpu.last_mem_valid
.sym 65995 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 65997 soc.cpu.mem_la_firstword_reg
.sym 66000 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 66003 iomem_wdata[13]
.sym 66004 soc.cpu.latched_is_lb
.sym 66005 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 66007 soc.mem_rdata[30]
.sym 66008 soc.mem_rdata[27]
.sym 66009 soc.mem_rdata[20]
.sym 66010 soc.spimem_rdata[30]
.sym 66014 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 66015 flash_clk_SB_LUT4_I0_O[3]
.sym 66016 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 66017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66018 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 66019 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 66020 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 66021 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 66022 soc.cpu.mem_la_firstword_xfer
.sym 66023 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 66024 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66025 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 66026 iomem_wdata[20]
.sym 66027 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 66028 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66034 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 66036 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 66037 soc.mem_rdata[27]
.sym 66038 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 66039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 66041 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 66043 iomem_wstrb[1]
.sym 66044 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 66045 soc.mem_rdata[26]
.sym 66046 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 66047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66049 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 66050 soc.mem_rdata[24]
.sym 66051 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66052 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66053 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 66054 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66057 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66059 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66061 iomem_wstrb[0]
.sym 66063 soc.cpu.mem_la_read
.sym 66065 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66067 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 66068 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66069 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 66070 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 66073 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 66074 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66075 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 66076 iomem_wstrb[1]
.sym 66085 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 66086 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66087 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 66088 iomem_wstrb[0]
.sym 66091 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 66092 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66093 soc.mem_rdata[24]
.sym 66094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 66097 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66098 soc.mem_rdata[26]
.sym 66099 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 66100 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 66103 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66104 soc.mem_rdata[27]
.sym 66105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66106 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 66110 soc.cpu.mem_la_read
.sym 66112 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66113 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66114 clk$SB_IO_IN_$glb_clk
.sym 66118 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 66120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 66121 soc.cpu.mem_la_read
.sym 66128 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 66131 soc.mem_rdata[26]
.sym 66132 iomem_rdata[22]
.sym 66135 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 66136 soc.mem_rdata[18]
.sym 66140 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66141 soc.mem_rdata[27]
.sym 66142 iomem_wdata[21]
.sym 66143 soc.cpu.pcpi_rs2[17]
.sym 66146 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66147 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 66148 soc.mem_rdata[26]
.sym 66150 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 66151 soc.mem_rdata[22]
.sym 66157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66159 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66160 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 66162 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66163 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66164 soc.mem_rdata[28]
.sym 66170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 66171 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66174 soc.mem_rdata[26]
.sym 66176 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66177 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 66179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 66182 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66184 soc.cpu.trap_SB_LUT4_I2_O
.sym 66185 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 66186 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 66187 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66188 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 66190 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66191 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 66193 soc.mem_rdata[28]
.sym 66196 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66197 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 66202 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66203 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 66204 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 66205 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66208 soc.mem_rdata[28]
.sym 66209 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 66210 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 66215 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66216 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 66221 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66223 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66226 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66228 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66229 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66232 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 66233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66234 soc.mem_rdata[26]
.sym 66235 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66236 soc.cpu.trap_SB_LUT4_I2_O
.sym 66237 clk$SB_IO_IN_$glb_clk
.sym 66239 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 66240 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 66241 soc.cpu.mem_la_firstword_xfer
.sym 66242 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[0]
.sym 66243 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 66244 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 66245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 66246 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66254 iomem_wdata[12]
.sym 66255 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 66257 iomem_wdata[20]
.sym 66258 iomem_wdata[16]
.sym 66259 soc.mem_rdata[29]
.sym 66260 soc.cpu.reg_out[0]
.sym 66261 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 66263 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 66264 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 66265 iomem_wdata[29]
.sym 66266 soc.cpu.decoded_imm[17]
.sym 66267 soc.mem_rdata[17]
.sym 66269 soc.mem_rdata[21]
.sym 66270 soc.mem_rdata[19]
.sym 66271 soc.mem_rdata[19]
.sym 66272 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 66273 led2$SB_IO_OUT
.sym 66274 soc.mem_rdata[25]
.sym 66280 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 66281 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 66283 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66288 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 66289 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 66290 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66292 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 66293 soc.cpu.mem_la_read
.sym 66294 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66297 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 66298 soc.cpu.clear_prefetched_high_word_q
.sym 66300 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66301 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 66302 soc.cpu.clear_prefetched_high_word
.sym 66305 soc.cpu.mem_do_rdata
.sym 66306 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66311 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 66313 soc.cpu.mem_do_rdata
.sym 66314 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 66315 soc.cpu.mem_la_read
.sym 66316 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66319 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 66320 soc.cpu.clear_prefetched_high_word
.sym 66325 soc.cpu.clear_prefetched_high_word
.sym 66338 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66339 soc.cpu.clear_prefetched_high_word_q
.sym 66340 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 66343 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66344 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66345 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66349 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 66350 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 66351 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 66352 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 66356 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 66358 soc.cpu.mem_do_rdata
.sym 66360 clk$SB_IO_IN_$glb_clk
.sym 66362 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66363 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 66364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 66365 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_I2_I1[0]
.sym 66366 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 66367 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 66369 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.sym 66374 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66375 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 66376 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 66377 soc.mem_rdata[31]
.sym 66378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 66380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 66381 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 66384 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 66386 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66387 soc.cpu.trap_SB_LUT4_I2_O
.sym 66388 soc.cpu.decoded_imm[22]
.sym 66389 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 66390 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 66391 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 66392 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66393 soc.mem_rdata[24]
.sym 66396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66397 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 66403 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 66404 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66405 soc.cpu.trap_SB_LUT4_I2_O
.sym 66407 soc.mem_rdata[30]
.sym 66408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 66409 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 66410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 66411 soc.mem_rdata[27]
.sym 66412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66414 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66415 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[1]
.sym 66416 soc.mem_rdata[19]
.sym 66417 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 66418 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66419 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[3]
.sym 66420 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 66421 soc.mem_rdata[22]
.sym 66422 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66423 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 66424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 66428 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 66430 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 66432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66433 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66434 soc.mem_rdata[25]
.sym 66436 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 66437 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 66439 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66443 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 66444 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66445 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 66448 soc.mem_rdata[22]
.sym 66449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 66450 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 66454 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66455 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 66456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66457 soc.mem_rdata[25]
.sym 66460 soc.mem_rdata[19]
.sym 66461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 66462 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 66466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66467 soc.mem_rdata[30]
.sym 66468 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66469 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66472 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 66473 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[1]
.sym 66474 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[3]
.sym 66475 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 66478 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66480 soc.mem_rdata[27]
.sym 66481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66482 soc.cpu.trap_SB_LUT4_I2_O
.sym 66483 clk$SB_IO_IN_$glb_clk
.sym 66485 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 66486 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 66487 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66488 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66489 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1]
.sym 66490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 66491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 66492 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66496 soc.cpu.cpuregs_waddr[1]
.sym 66498 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 66499 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 66500 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 66501 soc.cpu.trap_SB_LUT4_I2_O
.sym 66503 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 66504 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 66505 iomem_wdata[30]
.sym 66506 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 66507 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66510 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 66511 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 66512 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 66513 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 66514 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 66515 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 66516 soc.cpu.mem_do_rdata
.sym 66517 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 66518 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 66519 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 66520 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 66527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 66529 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 66530 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66531 soc.mem_rdata[29]
.sym 66532 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 66533 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66534 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 66535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 66537 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66538 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66539 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 66540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 66542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66543 soc.mem_rdata[17]
.sym 66544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]
.sym 66549 soc.mem_rdata[21]
.sym 66551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 66552 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66553 soc.cpu.cpu_state[6]
.sym 66554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 66559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 66560 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66561 soc.cpu.cpu_state[6]
.sym 66562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]
.sym 66565 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66566 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66567 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66571 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 66572 soc.mem_rdata[21]
.sym 66573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 66574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66579 soc.mem_rdata[29]
.sym 66580 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 66586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 66589 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 66590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 66591 soc.mem_rdata[17]
.sym 66592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 66595 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 66596 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66601 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 66602 soc.cpu.cpu_state[6]
.sym 66603 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66604 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 66606 clk$SB_IO_IN_$glb_clk
.sym 66607 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 66608 soc.cpu.compressed_instr
.sym 66609 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 66610 soc.cpu.decoded_imm_j[4]
.sym 66611 soc.cpu.decoded_imm_j[8]
.sym 66612 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 66613 soc.cpu.decoded_imm_j[7]
.sym 66614 soc.cpu.decoded_imm_j[6]
.sym 66615 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3[1]
.sym 66627 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 66628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66630 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 66632 soc.cpu.cpuregs_waddr[4]
.sym 66633 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 66635 soc.cpu.decoded_imm_j[7]
.sym 66637 soc.cpu.cpu_state[0]
.sym 66639 soc.cpu.pcpi_rs2[17]
.sym 66640 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66641 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 66643 soc.cpu.cpuregs_waddr[3]
.sym 66649 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66651 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66653 soc.cpu.cpu_state[0]
.sym 66655 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66658 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 66660 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66661 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 66662 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 66663 soc.mem_rdata[24]
.sym 66664 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66665 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 66666 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66672 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66673 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 66676 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66684 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66685 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66689 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66690 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66694 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66695 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 66696 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 66697 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 66700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66701 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 66702 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 66703 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66706 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 66707 soc.mem_rdata[24]
.sym 66708 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 66709 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66713 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66714 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 66718 soc.cpu.cpu_state[0]
.sym 66725 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66727 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 66729 clk$SB_IO_IN_$glb_clk
.sym 66730 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 66731 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 66732 soc.cpu.decoded_imm_j[2]
.sym 66733 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 66734 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 66735 soc.cpu.instr_waitirq
.sym 66736 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66737 soc.cpu.decoded_imm_j[3]
.sym 66738 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 66743 soc.cpu.mem_16bit_buffer[3]
.sym 66744 soc.cpu.decoded_imm_j[6]
.sym 66745 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 66747 soc.cpu.mem_rdata_latched[1]
.sym 66749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 66751 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 66753 soc.cpu.mem_rdata_latched[2]
.sym 66755 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 66756 soc.cpu.instr_waitirq
.sym 66757 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66758 led2$SB_IO_OUT
.sym 66759 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 66760 soc.cpu.decoded_imm_j[3]
.sym 66761 iomem_wdata[29]
.sym 66764 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 66765 soc.cpu.decoded_imm[17]
.sym 66766 soc.cpu.cpuregs_raddr2[4]
.sym 66774 soc.cpu.trap_SB_LUT4_I2_O
.sym 66776 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 66777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66784 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 66787 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 66792 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 66800 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 66803 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66829 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66830 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 66831 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 66832 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66836 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 66837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66838 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 66847 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 66848 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 66849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66850 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 66851 soc.cpu.trap_SB_LUT4_I2_O
.sym 66852 clk$SB_IO_IN_$glb_clk
.sym 66854 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 66855 soc.cpu.decoded_imm_j[16]
.sym 66856 soc.cpu.decoded_imm_j[18]
.sym 66857 soc.cpu.decoded_imm_j[17]
.sym 66858 soc.cpu.decoded_imm_j[1]
.sym 66859 soc.cpu.decoded_imm_j[15]
.sym 66860 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 66861 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 66866 soc.cpu.decoded_imm_j[20]
.sym 66867 soc.cpu.decoded_imm_j[3]
.sym 66868 soc.cpu.trap_SB_LUT4_I2_O
.sym 66869 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 66870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66871 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66872 soc.cpu.trap_SB_LUT4_I2_O
.sym 66873 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 66874 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 66876 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 66878 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 66880 soc.cpu.cpuregs_waddr[2]
.sym 66881 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 66883 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 66884 soc.cpu.decoded_imm[22]
.sym 66885 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66886 soc.cpu.decoded_imm_j[11]
.sym 66887 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 66888 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 66889 soc.cpu.decoded_imm_j[16]
.sym 66897 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66902 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 66903 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 66904 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66906 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 66907 soc.cpu.cpuregs_raddr2[0]
.sym 66908 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66910 soc.cpu.cpuregs_raddr2[1]
.sym 66912 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 66915 soc.cpu.cpuregs_raddr1[0]
.sym 66918 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 66919 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 66924 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 66928 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 66931 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 66935 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 66937 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66940 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66941 soc.cpu.cpuregs_raddr2[0]
.sym 66942 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 66943 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 66946 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 66954 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 66955 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 66958 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 66959 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66960 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 66961 soc.cpu.cpuregs_raddr2[1]
.sym 66964 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66966 soc.cpu.cpuregs_raddr1[0]
.sym 66967 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 66970 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 66972 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 66974 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66975 clk$SB_IO_IN_$glb_clk
.sym 66977 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 66978 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 66979 soc.cpu.cpuregs_raddr1[1]
.sym 66980 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 66981 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 66982 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 66983 soc.cpu.cpuregs_raddr1[2]
.sym 66984 soc.cpu.cpuregs_raddr1[4]
.sym 66987 soc.cpu.decoded_imm[19]
.sym 66990 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 66991 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 66994 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 66995 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 66997 soc.cpu.instr_auipc
.sym 66998 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 66999 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 67001 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 67002 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 67003 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 67004 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67005 soc.cpu.instr_jal
.sym 67006 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 67007 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67008 soc.cpu.mem_do_rdata
.sym 67009 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 67010 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 67011 soc.cpu.mem_rdata_q[19]
.sym 67012 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 67019 soc.cpu.decoded_imm_j[19]
.sym 67020 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 67021 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 67022 soc.cpu.cpuregs.regs.1.0_RDATA_10_SB_LUT4_O_I3[2]
.sym 67023 soc.cpu.instr_jal
.sym 67024 soc.cpu.cpuregs_raddr1[3]
.sym 67028 soc.cpu.cpuregs_raddr1[0]
.sym 67029 soc.cpu.decoded_imm_j[17]
.sym 67031 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 67032 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 67033 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67035 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 67036 soc.cpu.cpuregs_raddr1[1]
.sym 67037 soc.cpu.mem_rdata_q[19]
.sym 67040 soc.cpu.cpuregs_raddr1[2]
.sym 67041 soc.cpu.cpuregs_raddr1[4]
.sym 67043 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67044 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 67047 soc.cpu.instr_auipc
.sym 67048 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 67051 soc.cpu.cpuregs_raddr1[1]
.sym 67053 soc.cpu.cpuregs.regs.1.0_RDATA_10_SB_LUT4_O_I3[2]
.sym 67054 soc.cpu.cpuregs_raddr1[0]
.sym 67057 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 67059 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 67063 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67064 soc.cpu.mem_rdata_q[19]
.sym 67065 soc.cpu.instr_auipc
.sym 67069 soc.cpu.decoded_imm_j[19]
.sym 67070 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 67071 soc.cpu.instr_jal
.sym 67072 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 67075 soc.cpu.cpuregs_raddr1[2]
.sym 67076 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 67077 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67081 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 67082 soc.cpu.decoded_imm_j[17]
.sym 67083 soc.cpu.instr_jal
.sym 67084 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 67087 soc.cpu.cpuregs_raddr1[2]
.sym 67089 soc.cpu.cpuregs_raddr1[3]
.sym 67090 soc.cpu.cpuregs_raddr1[4]
.sym 67093 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 67094 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67096 soc.cpu.cpuregs_raddr1[3]
.sym 67097 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]_$glb_ce
.sym 67098 clk$SB_IO_IN_$glb_clk
.sym 67099 soc.cpu.instr_slt_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 67100 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67101 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 67102 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 67103 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 67104 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 67105 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 67106 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 67107 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 67112 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 67113 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 67114 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[1]
.sym 67115 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 67116 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67117 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 67118 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 67121 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67124 soc.cpu.cpuregs_waddr[4]
.sym 67126 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 67128 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67129 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67130 soc.cpu.cpuregs_waddr[3]
.sym 67131 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67132 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67133 soc.cpu.instr_auipc
.sym 67135 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67142 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 67143 soc.cpu.cpuregs_raddr1[0]
.sym 67145 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 67147 soc.cpu.cpuregs.wen
.sym 67148 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 67149 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 67150 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67153 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 67155 soc.cpu.cpuregs_raddr1[3]
.sym 67156 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[2]
.sym 67157 soc.cpu.cpuregs_waddr[1]
.sym 67159 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 67160 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 67161 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 67165 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67166 soc.cpu.cpuregs_waddr[4]
.sym 67167 soc.cpu.cpuregs_waddr[0]
.sym 67168 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67169 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[3]
.sym 67171 soc.cpu.cpuregs_waddr[3]
.sym 67174 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67175 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 67176 soc.cpu.cpuregs_raddr1[0]
.sym 67177 soc.cpu.cpuregs_waddr[0]
.sym 67180 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[3]
.sym 67181 soc.cpu.cpuregs_waddr[1]
.sym 67182 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 67183 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[2]
.sym 67187 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 67192 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 67193 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 67194 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67195 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 67198 soc.cpu.cpuregs.wen
.sym 67199 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 67200 soc.cpu.cpuregs_waddr[4]
.sym 67204 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 67212 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 67216 soc.cpu.cpuregs_waddr[3]
.sym 67217 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 67218 soc.cpu.cpuregs_raddr1[3]
.sym 67219 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67220 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67221 clk$SB_IO_IN_$glb_clk
.sym 67223 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 67224 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 67225 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 67226 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 67227 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 67228 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 67229 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 67230 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 67235 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 67237 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67239 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 67240 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 67241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 67242 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 67243 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67244 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 67245 $PACKER_GND_NET
.sym 67246 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 67247 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 67248 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67250 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 67251 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 67252 soc.cpu.cpuregs_waddr[4]
.sym 67254 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67255 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67256 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67258 led2$SB_IO_OUT
.sym 67265 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 67266 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67267 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67268 soc.cpu.mem_rdata_q[18]
.sym 67269 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 67271 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 67274 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67276 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 67278 soc.cpu.mem_rdata_q[19]
.sym 67279 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 67282 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67284 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 67291 soc.cpu.mem_rdata_q[17]
.sym 67293 soc.cpu.instr_auipc
.sym 67297 soc.cpu.instr_auipc
.sym 67298 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67299 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 67303 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 67304 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67305 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 67306 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 67309 soc.cpu.mem_rdata_q[18]
.sym 67310 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67311 soc.cpu.instr_auipc
.sym 67315 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 67316 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 67317 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 67321 soc.cpu.mem_rdata_q[17]
.sym 67323 soc.cpu.mem_rdata_q[18]
.sym 67324 soc.cpu.mem_rdata_q[19]
.sym 67327 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67339 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67340 soc.cpu.mem_rdata_q[17]
.sym 67342 soc.cpu.instr_auipc
.sym 67343 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67344 clk$SB_IO_IN_$glb_clk
.sym 67346 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67347 soc.cpu.decoded_rd[2]
.sym 67348 soc.cpu.decoded_imm_j[13]
.sym 67349 soc.cpu.decoded_rd[3]
.sym 67350 soc.cpu.decoded_rd[4]
.sym 67351 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 67352 soc.cpu.is_alu_reg_reg
.sym 67353 soc.cpu.decoded_rd[1]
.sym 67360 soc.cpu.decoded_imm_j[12]
.sym 67361 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 67363 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67364 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 67365 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67367 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 67368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67369 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 67370 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 67372 soc.cpu.cpuregs_waddr[2]
.sym 67374 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 67380 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 67388 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67391 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 67394 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 67395 soc.cpu.decoded_rd[0]
.sym 67396 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 67399 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67400 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67404 soc.cpu.decoded_rd[2]
.sym 67405 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 67406 soc.cpu.decoded_rd[3]
.sym 67410 soc.cpu.decoded_rd[1]
.sym 67412 soc.cpu.cpu_state[3]
.sym 67415 soc.cpu.decoded_rd[4]
.sym 67420 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 67422 soc.cpu.cpu_state[3]
.sym 67423 soc.cpu.decoded_rd[4]
.sym 67426 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 67427 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 67428 soc.cpu.decoded_rd[0]
.sym 67429 soc.cpu.cpu_state[3]
.sym 67439 soc.cpu.cpu_state[3]
.sym 67440 soc.cpu.decoded_rd[3]
.sym 67441 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 67444 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 67445 soc.cpu.decoded_rd[1]
.sym 67446 soc.cpu.cpu_state[3]
.sym 67447 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 67450 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 67451 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 67452 soc.cpu.decoded_rd[2]
.sym 67453 soc.cpu.cpu_state[3]
.sym 67462 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67463 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67464 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67465 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 67466 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 67467 clk$SB_IO_IN_$glb_clk
.sym 67468 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 67469 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 67471 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 67472 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 67475 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 67482 soc.cpu.instr_jalr
.sym 67483 soc.cpu.instr_jalr
.sym 67485 soc.cpu.instr_auipc
.sym 67486 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 67487 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 67489 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 67490 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 67491 soc.cpu.cpuregs_waddr[1]
.sym 67502 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 67604 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 67605 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67606 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 67607 soc.cpu.instr_auipc
.sym 67609 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67611 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 67613 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67614 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 67727 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 67733 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 68033 clk$SB_IO_IN
.sym 68061 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 68062 soc.spimemio.din_valid
.sym 68063 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 68064 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68065 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 68066 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]
.sym 68067 soc.spimemio.softreset_SB_LUT4_I2_O[1]
.sym 68068 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 68103 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 68104 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68105 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 68106 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 68108 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 68109 iomem_addr[7]
.sym 68111 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 68112 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68113 iomem_addr[5]
.sym 68114 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 68115 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 68116 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68118 iomem_addr[8]
.sym 68119 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 68120 iomem_addr[11]
.sym 68121 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 68122 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 68123 iomem_addr[16]
.sym 68124 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68127 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 68128 iomem_addr[6]
.sym 68129 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68130 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68132 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 68136 iomem_addr[8]
.sym 68137 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68138 iomem_addr[16]
.sym 68139 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 68142 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68143 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 68144 iomem_addr[11]
.sym 68145 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 68148 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 68149 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 68150 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 68151 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 68154 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68155 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68156 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68157 iomem_addr[7]
.sym 68160 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 68161 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 68162 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 68163 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 68166 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68167 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68168 iomem_addr[5]
.sym 68169 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68172 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 68175 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 68178 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68179 iomem_addr[6]
.sym 68180 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68181 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 68182 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 68183 clk$SB_IO_IN_$glb_clk
.sym 68184 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68185 flash_io2_di
.sym 68189 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 68190 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 68191 soc.spimemio.din_ddr
.sym 68192 soc.spimemio.din_qspi
.sym 68193 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 68194 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 68195 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68196 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 68204 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68207 soc.spimemio.din_data[7]
.sym 68208 soc.spimemio.state[5]
.sym 68209 iomem_addr[7]
.sym 68210 iomem_addr[8]
.sym 68211 soc.spimemio.din_data[5]
.sym 68212 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_3_I3[2]
.sym 68213 flash_io2_di
.sym 68218 $PACKER_VCC_NET
.sym 68219 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68221 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68223 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68224 flash_io2_oe
.sym 68225 flash_io2_do
.sym 68226 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 68228 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68231 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68232 soc.spimemio.din_data[0]
.sym 68233 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 68236 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68237 soc.spimemio.state[7]
.sym 68239 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 68244 soc.spimemio.din_data[2]
.sym 68246 iomem_addr[4]
.sym 68248 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68249 iomem_addr[6]
.sym 68250 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 68253 soc.spimemio.din_data[1]
.sym 68254 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 68266 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 68267 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 68268 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 68269 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68270 soc.spimemio_cfgreg_do[22]
.sym 68271 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68272 soc.spimemio_cfgreg_do[16]
.sym 68273 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 68274 soc.spimemio_cfgreg_do[21]
.sym 68275 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 68276 iomem_addr[4]
.sym 68277 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68278 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 68279 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68280 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 68281 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 68282 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68285 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 68286 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68287 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68290 iomem_addr[19]
.sym 68295 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68296 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68299 soc.spimemio_cfgreg_do[22]
.sym 68301 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68302 soc.spimemio_cfgreg_do[21]
.sym 68305 iomem_addr[19]
.sym 68306 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 68307 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 68311 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 68312 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68313 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68314 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68317 soc.spimemio_cfgreg_do[21]
.sym 68318 soc.spimemio_cfgreg_do[22]
.sym 68319 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 68320 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68323 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 68324 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68325 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68329 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68331 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 68335 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68336 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 68337 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68338 iomem_addr[4]
.sym 68341 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68342 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68343 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 68344 soc.spimemio_cfgreg_do[16]
.sym 68345 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 68346 clk$SB_IO_IN_$glb_clk
.sym 68347 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68348 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68349 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 68350 soc.spimemio.state[8]
.sym 68351 soc.spimemio.state[7]
.sym 68352 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 68353 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68354 soc.spimemio.state[10]
.sym 68355 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 68362 flash_clk_SB_LUT4_I0_O[3]
.sym 68363 soc.spimemio.din_qspi
.sym 68364 soc.spimemio.rd_wait
.sym 68365 soc.spimemio.din_rd
.sym 68366 $PACKER_VCC_NET
.sym 68367 iomem_wdata[25]
.sym 68371 soc.spimemio.din_ddr
.sym 68372 soc.spimemio.buffer[9]
.sym 68373 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68374 flash_io2_di
.sym 68375 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68377 soc.spimemio_cfgreg_do[20]
.sym 68379 soc.spimemio.din_data[4]
.sym 68381 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68382 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 68383 soc.spimemio.din_data[0]
.sym 68389 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2]
.sym 68391 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 68392 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68393 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68395 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68396 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 68397 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68398 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[2]
.sym 68400 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68401 soc.spimemio_cfgreg_do[20]
.sym 68402 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3[3]
.sym 68403 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68404 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68405 soc.spimemio_cfgreg_do[17]
.sym 68407 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[3]
.sym 68408 iomem_addr[10]
.sym 68412 iomem_addr[2]
.sym 68413 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68415 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[1]
.sym 68418 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68419 iomem_addr[9]
.sym 68420 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]
.sym 68422 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68423 iomem_addr[2]
.sym 68424 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68425 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68430 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68431 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68434 soc.spimemio_cfgreg_do[17]
.sym 68435 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68436 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3[3]
.sym 68437 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68440 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 68441 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[2]
.sym 68442 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[1]
.sym 68447 soc.spimemio_cfgreg_do[20]
.sym 68449 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68452 iomem_addr[9]
.sym 68453 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68454 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 68455 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]
.sym 68458 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[3]
.sym 68459 iomem_addr[10]
.sym 68460 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2]
.sym 68461 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68464 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68466 soc.spimemio_cfgreg_do[20]
.sym 68467 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68468 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 68469 clk$SB_IO_IN_$glb_clk
.sym 68470 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68471 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 68472 soc.spimemio.xfer.obuffer[0]
.sym 68473 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[1]
.sym 68474 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 68475 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 68476 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 68477 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 68478 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 68483 soc.spimemio.din_rd
.sym 68485 iomem_addr[5]
.sym 68487 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 68488 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68490 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68491 soc.spimemio.din_rd
.sym 68493 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 68494 soc.spimemio.state[8]
.sym 68495 soc.spimemio_cfgreg_do[21]
.sym 68497 flash_io2_oe
.sym 68499 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 68500 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68501 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68503 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68504 iomem_addr[15]
.sym 68505 iomem_addr[4]
.sym 68506 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]
.sym 68512 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68513 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 68515 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 68516 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68521 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 68523 soc.spimemio.xfer.xfer_tag[1]
.sym 68525 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 68526 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68527 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68530 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68531 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 68533 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 68534 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68535 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68536 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 68538 soc.spimemio_cfgreg_do[20]
.sym 68539 soc.spimemio.dout_tag[2]
.sym 68540 soc.spimemio.dout_tag[1]
.sym 68543 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 68545 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 68546 soc.spimemio_cfgreg_do[20]
.sym 68547 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 68551 soc.spimemio.dout_tag[1]
.sym 68552 soc.spimemio.dout_tag[2]
.sym 68554 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 68558 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 68560 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 68563 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 68564 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68565 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 68571 soc.spimemio.xfer.xfer_tag[1]
.sym 68575 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 68577 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 68581 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 68582 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68583 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68584 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68587 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68588 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68589 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 68590 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 68592 clk$SB_IO_IN_$glb_clk
.sym 68595 soc.spimemio_cfgreg_do[19]
.sym 68596 soc.spimemio_cfgreg_do[20]
.sym 68599 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 68600 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 68608 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 68609 iomem_wdata[3]
.sym 68611 soc.spimemio.xfer.xfer_tag[1]
.sym 68615 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 68618 iomem_wstrb[1]
.sym 68625 soc.spimemio.dout_tag[2]
.sym 68626 soc.spimem_rdata[10]
.sym 68629 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 68635 soc.spimemio.dout_tag[2]
.sym 68636 soc.spimemio.buffer[8]
.sym 68638 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 68639 soc.spimemio.dout_tag[1]
.sym 68642 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 68643 soc.spimemio.dout_tag[2]
.sym 68644 soc.spimemio.buffer[9]
.sym 68646 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 68649 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 68650 soc.spimemio.buffer[10]
.sym 68651 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68652 soc.spimemio_cfgreg_do[22]
.sym 68655 soc.spimemio_cfgreg_do[21]
.sym 68659 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 68660 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68661 soc.spimemio.buffer[3]
.sym 68662 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 68663 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68665 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 68666 iomem_addr[17]
.sym 68670 soc.spimemio.buffer[10]
.sym 68674 soc.spimemio_cfgreg_do[22]
.sym 68675 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 68676 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 68677 soc.spimemio_cfgreg_do[21]
.sym 68681 soc.spimemio.buffer[8]
.sym 68686 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 68687 iomem_addr[17]
.sym 68688 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 68689 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 68692 soc.spimemio.buffer[9]
.sym 68698 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68699 soc.spimemio.dout_tag[2]
.sym 68700 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 68701 soc.spimemio.dout_tag[1]
.sym 68707 soc.spimemio.buffer[3]
.sym 68710 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 68711 soc.spimemio.dout_tag[1]
.sym 68712 soc.spimemio.dout_tag[2]
.sym 68713 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 68714 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 68715 clk$SB_IO_IN_$glb_clk
.sym 68717 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68719 soc.simpleuart.send_divcnt[1]
.sym 68724 soc.simpleuart.send_divcnt[0]
.sym 68729 iomem_addr[12]
.sym 68730 iomem_addr[8]
.sym 68733 iomem_addr[9]
.sym 68734 iomem_addr[2]
.sym 68735 iomem_addr[7]
.sym 68736 iomem_wdata[20]
.sym 68738 soc.spimemio.buffer[10]
.sym 68741 soc.spimemio_cfgreg_do[20]
.sym 68742 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 68746 iomem_wdata[19]
.sym 68747 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 68748 gpio[5]
.sym 68750 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 68751 soc.spimemio.buffer[19]
.sym 68758 soc.spimemio.dout_data[6]
.sym 68759 flash_clk_SB_LUT4_I0_O[3]
.sym 68760 flash_io0_oe_SB_LUT4_I3_O[2]
.sym 68761 soc.spimemio.dout_data[4]
.sym 68762 flash_io0_oe
.sym 68766 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 68769 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 68770 soc.spimemio.dout_data[2]
.sym 68779 soc.spimemio.dout_data[1]
.sym 68781 flash_csb_SB_LUT4_I3_I0[2]
.sym 68789 flash_io0_oe_SB_LUT4_I3_O[1]
.sym 68799 soc.spimemio.dout_data[1]
.sym 68803 soc.spimemio.dout_data[6]
.sym 68818 soc.spimemio.dout_data[4]
.sym 68821 soc.spimemio.dout_data[2]
.sym 68827 flash_io0_oe_SB_LUT4_I3_O[2]
.sym 68828 flash_clk_SB_LUT4_I0_O[3]
.sym 68829 flash_io0_oe_SB_LUT4_I3_O[1]
.sym 68830 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 68833 flash_csb_SB_LUT4_I3_I0[2]
.sym 68834 flash_io0_oe
.sym 68837 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 68838 clk$SB_IO_IN_$glb_clk
.sym 68841 soc.spimemio.buffer[18]
.sym 68842 flash_io3_oe_SB_LUT4_I3_O[1]
.sym 68843 soc.spimemio.buffer[19]
.sym 68844 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 68845 flash_io3_oe_SB_LUT4_I3_O[2]
.sym 68847 soc.spimemio.buffer[17]
.sym 68853 soc.spimemio.dout_data[5]
.sym 68854 soc.spimemio.dout_data[7]
.sym 68855 soc.spimemio.dout_data[4]
.sym 68857 soc.spimemio.dout_data[6]
.sym 68860 iomem_wdata[8]
.sym 68862 soc.spimemio.dout_data[6]
.sym 68863 flash_clk_SB_LUT4_I0_O[3]
.sym 68864 soc.simpleuart.send_divcnt[1]
.sym 68865 soc.spimemio.dout_data[1]
.sym 68866 flash_io2_di
.sym 68869 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 68870 flash_csb_SB_LUT4_I3_I0[2]
.sym 68871 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 68873 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 68874 soc.simpleuart.send_divcnt[0]
.sym 68882 iomem_rdata[11]
.sym 68889 gpio[11]
.sym 68892 soc.simpleuart_reg_div_do[10]
.sym 68896 soc.simpleuart_reg_div_do[8]
.sym 68899 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 68901 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 68902 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 68904 gpio[9]
.sym 68905 flash_csb_SB_LUT4_I3_O[0]
.sym 68907 gpio[8]
.sym 68908 gpio[5]
.sym 68909 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 68910 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 68912 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 68914 soc.simpleuart_reg_div_do[10]
.sym 68917 flash_csb_SB_LUT4_I3_O[0]
.sym 68922 gpio[11]
.sym 68926 soc.simpleuart_reg_div_do[8]
.sym 68927 flash_csb_SB_LUT4_I3_O[0]
.sym 68933 gpio[5]
.sym 68938 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 68939 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 68940 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 68941 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 68944 gpio[8]
.sym 68953 gpio[9]
.sym 68956 iomem_rdata[11]
.sym 68957 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 68960 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 68961 clk$SB_IO_IN_$glb_clk
.sym 68963 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 68964 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 68965 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 68966 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 68967 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 68968 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 68969 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 68970 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 68975 gpio[11]
.sym 68976 soc.simpleuart_reg_div_do[9]
.sym 68977 iomem_wstrb[0]
.sym 68979 flash_io3_oe
.sym 68980 soc.simpleuart_reg_div_do[10]
.sym 68982 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 68983 iomem_addr[11]
.sym 68984 soc.simpleuart_reg_div_do[8]
.sym 68985 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 68986 iomem_addr[16]
.sym 68989 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 68991 flash_csb_SB_LUT4_I3_O[0]
.sym 68995 flash_clk_SB_LUT4_I0_O[3]
.sym 68996 iomem_addr[15]
.sym 68997 soc.spimemio.buffer[17]
.sym 68998 soc.spimemio_cfgreg_do[21]
.sym 69022 soc.simpleuart.send_divcnt[2]
.sym 69024 soc.simpleuart.send_divcnt[1]
.sym 69026 soc.simpleuart.send_divcnt[6]
.sym 69027 soc.simpleuart.send_divcnt[7]
.sym 69031 soc.simpleuart.send_divcnt[3]
.sym 69032 soc.simpleuart.send_divcnt[4]
.sym 69033 soc.simpleuart.send_divcnt[5]
.sym 69034 soc.simpleuart.send_divcnt[0]
.sym 69036 $nextpnr_ICESTORM_LC_10$O
.sym 69038 soc.simpleuart.send_divcnt[0]
.sym 69042 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 69044 soc.simpleuart.send_divcnt[1]
.sym 69048 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 69051 soc.simpleuart.send_divcnt[2]
.sym 69052 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 69054 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 69056 soc.simpleuart.send_divcnt[3]
.sym 69058 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 69060 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 69062 soc.simpleuart.send_divcnt[4]
.sym 69064 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 69066 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 69068 soc.simpleuart.send_divcnt[5]
.sym 69070 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 69072 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 69075 soc.simpleuart.send_divcnt[6]
.sym 69076 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 69078 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 69081 soc.simpleuart.send_divcnt[7]
.sym 69082 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 69084 clk$SB_IO_IN_$glb_clk
.sym 69085 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O_$glb_sr
.sym 69086 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 69087 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 69088 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 69089 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 69090 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 69091 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 69092 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 69093 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 69099 flash_csb_SB_LUT4_I3_O[1]
.sym 69100 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 69101 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 69103 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 69104 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 69107 iomem_wdata[26]
.sym 69110 iomem_wstrb[1]
.sym 69111 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 69115 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 69116 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 69117 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 69118 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 69119 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 69120 ser_tx_SB_DFFESS_Q_S[0]
.sym 69121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 69122 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 69127 soc.simpleuart.send_divcnt[8]
.sym 69130 soc.simpleuart.send_divcnt[11]
.sym 69134 soc.simpleuart.send_divcnt[15]
.sym 69139 soc.simpleuart.send_divcnt[12]
.sym 69140 soc.simpleuart.send_divcnt[13]
.sym 69141 soc.simpleuart.send_divcnt[14]
.sym 69152 soc.simpleuart.send_divcnt[9]
.sym 69153 soc.simpleuart.send_divcnt[10]
.sym 69159 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 69162 soc.simpleuart.send_divcnt[8]
.sym 69163 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 69165 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 69167 soc.simpleuart.send_divcnt[9]
.sym 69169 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 69171 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 69173 soc.simpleuart.send_divcnt[10]
.sym 69175 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 69177 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 69180 soc.simpleuart.send_divcnt[11]
.sym 69181 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 69183 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 69185 soc.simpleuart.send_divcnt[12]
.sym 69187 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 69189 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 69191 soc.simpleuart.send_divcnt[13]
.sym 69193 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 69195 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 69197 soc.simpleuart.send_divcnt[14]
.sym 69199 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 69201 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 69204 soc.simpleuart.send_divcnt[15]
.sym 69205 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 69207 clk$SB_IO_IN_$glb_clk
.sym 69208 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O_$glb_sr
.sym 69209 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 69210 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 69211 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 69212 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 69213 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 69214 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 69215 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 69216 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 69220 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 69222 flash_csb_SB_LUT4_I3_I0[2]
.sym 69228 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 69231 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 69232 iomem_addr[10]
.sym 69234 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 69235 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 69236 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 69238 soc.spimemio_cfgreg_do[20]
.sym 69239 soc.spimemio.buffer[19]
.sym 69241 soc.simpleuart_reg_div_do[21]
.sym 69242 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 69243 soc.simpleuart_reg_div_do[18]
.sym 69244 soc.simpleuart_reg_div_do[29]
.sym 69245 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 69250 soc.simpleuart.send_divcnt[16]
.sym 69252 soc.simpleuart.send_divcnt[18]
.sym 69255 soc.simpleuart.send_divcnt[21]
.sym 69259 soc.simpleuart.send_divcnt[17]
.sym 69264 soc.simpleuart.send_divcnt[22]
.sym 69277 soc.simpleuart.send_divcnt[19]
.sym 69278 soc.simpleuart.send_divcnt[20]
.sym 69281 soc.simpleuart.send_divcnt[23]
.sym 69282 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 69285 soc.simpleuart.send_divcnt[16]
.sym 69286 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 69288 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 69290 soc.simpleuart.send_divcnt[17]
.sym 69292 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 69294 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 69297 soc.simpleuart.send_divcnt[18]
.sym 69298 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 69300 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 69302 soc.simpleuart.send_divcnt[19]
.sym 69304 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 69306 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 69308 soc.simpleuart.send_divcnt[20]
.sym 69310 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 69312 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 69315 soc.simpleuart.send_divcnt[21]
.sym 69316 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 69318 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 69320 soc.simpleuart.send_divcnt[22]
.sym 69322 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 69324 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 69326 soc.simpleuart.send_divcnt[23]
.sym 69328 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 69330 clk$SB_IO_IN_$glb_clk
.sym 69331 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O_$glb_sr
.sym 69332 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 69333 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 69334 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 69335 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 69336 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 69337 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 69338 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 69339 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 69346 iomem_wdata[25]
.sym 69348 iomem_wdata[8]
.sym 69349 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 69350 soc.simpleuart_reg_div_do[6]
.sym 69352 iomem_wdata[21]
.sym 69353 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 69354 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 69356 soc.spimemio.buffer[22]
.sym 69357 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[0]
.sym 69359 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 69360 soc.simpleuart_reg_div_do[24]
.sym 69362 flash_csb_SB_LUT4_I3_I0[2]
.sym 69365 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69366 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 69367 iomem_wdata[26]
.sym 69368 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 69376 soc.simpleuart.send_divcnt[27]
.sym 69377 soc.simpleuart.send_divcnt[28]
.sym 69394 soc.simpleuart.send_divcnt[29]
.sym 69396 soc.simpleuart.send_divcnt[31]
.sym 69397 soc.simpleuart.send_divcnt[24]
.sym 69398 soc.simpleuart.send_divcnt[25]
.sym 69399 soc.simpleuart.send_divcnt[26]
.sym 69403 soc.simpleuart.send_divcnt[30]
.sym 69405 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 69407 soc.simpleuart.send_divcnt[24]
.sym 69409 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 69411 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 69413 soc.simpleuart.send_divcnt[25]
.sym 69415 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 69417 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 69419 soc.simpleuart.send_divcnt[26]
.sym 69421 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 69423 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 69426 soc.simpleuart.send_divcnt[27]
.sym 69427 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 69429 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 69432 soc.simpleuart.send_divcnt[28]
.sym 69433 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 69435 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 69438 soc.simpleuart.send_divcnt[29]
.sym 69439 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 69441 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 69443 soc.simpleuart.send_divcnt[30]
.sym 69445 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 69450 soc.simpleuart.send_divcnt[31]
.sym 69451 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 69453 clk$SB_IO_IN_$glb_clk
.sym 69454 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O_$glb_sr
.sym 69455 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[31]
.sym 69456 soc.spimemio.buffer[16]
.sym 69457 soc.spimemio.buffer[20]
.sym 69458 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 69459 soc.spimemio.buffer[23]
.sym 69460 soc.spimemio.buffer[21]
.sym 69461 soc.spimemio.buffer[22]
.sym 69462 soc.spimemio.config_cont_SB_LUT4_I3_O[2]
.sym 69475 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69476 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 69478 soc.spimemio_cfgreg_do[22]
.sym 69480 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 69482 soc.spimemio.buffer[17]
.sym 69483 soc.spimem_rdata[23]
.sym 69484 flash_csb_SB_LUT4_I3_O[0]
.sym 69486 flash_clk_SB_LUT4_I0_O[3]
.sym 69488 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 69489 flash_csb_SB_LUT4_I3_O[0]
.sym 69498 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 69501 soc.spimemio.dout_data[4]
.sym 69503 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 69505 soc.spimem_rdata[28]
.sym 69506 soc.spimemio.buffer[17]
.sym 69507 soc.spimem_rdata[16]
.sym 69510 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 69511 soc.spimemio.buffer[19]
.sym 69512 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 69513 soc.spimemio.buffer[16]
.sym 69517 soc.spimemio.buffer[21]
.sym 69518 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]
.sym 69519 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 69522 flash_csb_SB_LUT4_I3_I0[2]
.sym 69525 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 69531 soc.spimemio.buffer[19]
.sym 69535 soc.spimemio.dout_data[4]
.sym 69542 flash_csb_SB_LUT4_I3_I0[2]
.sym 69543 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 69544 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 69549 soc.spimemio.buffer[16]
.sym 69554 soc.spimemio.buffer[21]
.sym 69559 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 69560 soc.spimem_rdata[16]
.sym 69561 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 69562 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]
.sym 69565 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 69566 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 69567 soc.spimem_rdata[28]
.sym 69568 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 69573 soc.spimemio.buffer[17]
.sym 69575 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 69576 clk$SB_IO_IN_$glb_clk
.sym 69578 soc.spimem_rdata[23]
.sym 69579 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 69580 soc.spimemio.config_cont_SB_LUT4_I3_O[1]
.sym 69581 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 69584 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 69589 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 69591 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 69592 iomem_wdata[20]
.sym 69593 iomem_wdata[26]
.sym 69597 soc.simpleuart.recv_pattern[7]
.sym 69598 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 69602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 69603 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 69604 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 69605 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 69606 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 69607 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 69608 soc.mem_rdata[30]
.sym 69609 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[0]
.sym 69610 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 69611 ser_tx_SB_DFFESS_Q_S[0]
.sym 69612 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 69613 iomem_wstrb[1]
.sym 69619 soc.simpleuart_reg_div_do[27]
.sym 69620 soc.spimemio_cfgreg_do[22]
.sym 69622 iomem_wdata[13]
.sym 69628 soc.simpleuart_reg_div_do[22]
.sym 69630 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 69632 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 69634 flash_csb_SB_LUT4_I3_I0[2]
.sym 69636 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 69638 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 69639 flash_clk_SB_LUT4_I0_O[3]
.sym 69644 iomem_wdata[15]
.sym 69647 flash_clk_SB_LUT4_I0_O[3]
.sym 69649 flash_csb_SB_LUT4_I3_O[0]
.sym 69652 flash_clk_SB_LUT4_I0_O[3]
.sym 69653 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 69654 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 69655 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 69658 flash_csb_SB_LUT4_I3_O[0]
.sym 69659 soc.simpleuart_reg_div_do[22]
.sym 69664 soc.simpleuart_reg_div_do[27]
.sym 69665 flash_clk_SB_LUT4_I0_O[3]
.sym 69666 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 69667 flash_csb_SB_LUT4_I3_O[0]
.sym 69672 soc.spimemio_cfgreg_do[22]
.sym 69673 flash_csb_SB_LUT4_I3_I0[2]
.sym 69684 iomem_wdata[13]
.sym 69690 iomem_wdata[15]
.sym 69698 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 69699 clk$SB_IO_IN_$glb_clk
.sym 69700 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69702 soc.mem_rdata[30]
.sym 69706 gpio[12]
.sym 69708 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[3]
.sym 69714 iomem_wdata[20]
.sym 69715 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 69716 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 69718 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 69719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 69720 iomem_wdata[1]
.sym 69722 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 69723 soc.simpleuart_reg_div_do[27]
.sym 69724 soc.simpleuart_reg_div_do[22]
.sym 69725 soc.cpu.compressed_instr
.sym 69726 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 69727 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69728 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 69729 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 69730 iomem_wdata[15]
.sym 69732 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 69734 iomem_wdata[31]
.sym 69736 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 69744 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 69747 iomem_wstrb[3]
.sym 69748 soc.cpu.mem_la_read_SB_LUT4_I2_O[2]
.sym 69750 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 69752 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 69755 soc.cpu.trap_SB_LUT4_I2_I3[0]
.sym 69758 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 69759 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 69761 iomem_wstrb[0]
.sym 69762 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 69763 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 69765 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 69766 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 69767 iomem_wstrb[1]
.sym 69769 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 69770 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 69771 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 69773 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 69781 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 69783 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 69787 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 69788 iomem_wstrb[3]
.sym 69789 iomem_wstrb[1]
.sym 69790 iomem_wstrb[0]
.sym 69793 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 69794 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 69795 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 69796 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 69805 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 69806 soc.cpu.mem_la_read_SB_LUT4_I2_O[2]
.sym 69807 iomem_wstrb[3]
.sym 69808 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 69813 soc.cpu.trap_SB_LUT4_I2_I3[0]
.sym 69814 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 69818 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 69819 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 69820 iomem_wstrb[1]
.sym 69821 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 69822 clk$SB_IO_IN_$glb_clk
.sym 69824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 69826 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[3]
.sym 69828 iomem_rdata[12]
.sym 69829 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 69831 iomem_rdata[30]
.sym 69837 iomem_wdata[24]
.sym 69838 iomem_wstrb[3]
.sym 69841 soc.mem_rdata[26]
.sym 69842 ser_tx_SB_DFFESS_Q_S[0]
.sym 69843 iomem_wdata[23]
.sym 69844 soc.mem_rdata[27]
.sym 69845 iomem_wdata[17]
.sym 69846 iomem_wdata[21]
.sym 69848 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 69850 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[0]
.sym 69851 soc.mem_rdata[27]
.sym 69852 soc.mem_rdata[23]
.sym 69853 gpio[30]
.sym 69854 soc.mem_valid
.sym 69855 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 69857 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69859 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 69866 soc.cpu.last_mem_valid
.sym 69877 soc.cpu.mem_la_firstword_reg
.sym 69878 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 69880 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 69882 soc.mem_valid
.sym 69883 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 69894 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 69905 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 69911 soc.mem_valid
.sym 69912 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 69924 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 69940 soc.cpu.mem_la_firstword_reg
.sym 69942 soc.cpu.last_mem_valid
.sym 69943 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 69945 clk$SB_IO_IN_$glb_clk
.sym 69946 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69947 soc.mem_rdata[23]
.sym 69948 soc.mem_valid
.sym 69949 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 69952 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 69953 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 69954 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 69957 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3[1]
.sym 69958 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 69959 soc.mem_rdata[19]
.sym 69964 soc.mem_rdata[24]
.sym 69965 soc.mem_rdata[22]
.sym 69966 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 69969 iomem_wdata[29]
.sym 69971 soc.spimem_rdata[23]
.sym 69976 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 69977 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 69978 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 69980 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 69981 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 69982 soc.mem_rdata[20]
.sym 69988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 69996 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 69997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 69998 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70001 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70016 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70017 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 70034 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 70035 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70036 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 70047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70051 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 70052 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 70070 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70071 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 70072 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 70073 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 70074 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 70076 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 70077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 70083 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70085 soc.mem_rdata[24]
.sym 70086 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 70087 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 70088 iomem_wstrb[0]
.sym 70090 soc.mem_rdata[24]
.sym 70091 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 70094 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 70095 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70096 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 70099 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70100 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70102 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 70103 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 70105 soc.mem_rdata[30]
.sym 70112 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 70113 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 70114 soc.cpu.mem_do_rdata
.sym 70115 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 70116 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 70117 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70119 soc.mem_rdata[23]
.sym 70122 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 70124 soc.cpu.mem_la_read
.sym 70125 soc.cpu.clear_prefetched_high_word
.sym 70126 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 70127 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70129 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70131 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70132 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70134 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 70136 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 70139 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70141 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70142 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70144 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 70145 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 70146 soc.cpu.mem_la_read
.sym 70147 soc.cpu.mem_do_rdata
.sym 70153 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 70156 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 70158 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70162 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 70163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 70164 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70165 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70168 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70169 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 70170 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70171 soc.mem_rdata[23]
.sym 70174 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70175 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 70176 soc.cpu.clear_prefetched_high_word
.sym 70180 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 70182 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70183 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70186 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70187 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 70189 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70190 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 70191 clk$SB_IO_IN_$glb_clk
.sym 70192 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 70193 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70194 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 70195 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70196 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70197 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 70198 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[1]
.sym 70199 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 70200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 70205 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 70206 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 70207 soc.mem_rdata[31]
.sym 70208 soc.cpu.mem_do_rdata
.sym 70211 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 70212 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 70214 soc.mem_rdata[26]
.sym 70216 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 70217 soc.cpu.compressed_instr
.sym 70218 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 70220 ser_rx$SB_IO_IN
.sym 70221 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70222 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 70223 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 70224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 70225 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 70226 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70228 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 70234 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70237 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[0]
.sym 70238 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70240 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70242 soc.mem_rdata[27]
.sym 70244 soc.mem_rdata[22]
.sym 70245 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 70247 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70248 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 70250 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70252 soc.mem_rdata[20]
.sym 70253 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_I2_I1[0]
.sym 70255 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70256 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 70260 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70263 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 70267 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 70268 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 70269 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70270 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70273 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_I2_I1[0]
.sym 70275 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[0]
.sym 70276 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70279 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70280 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70281 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70282 soc.mem_rdata[27]
.sym 70286 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 70287 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70288 soc.mem_rdata[20]
.sym 70291 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70293 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70294 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70297 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70299 soc.mem_rdata[22]
.sym 70300 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 70303 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70305 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70306 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70309 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70310 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 70311 soc.mem_rdata[22]
.sym 70312 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70316 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70317 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 70318 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 70319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 70320 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70321 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70322 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70323 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70329 soc.cpu.mem_16bit_buffer[4]
.sym 70330 soc.cpu.instr_jal
.sym 70331 soc.mem_rdata[28]
.sym 70332 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 70333 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 70335 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 70336 soc.cpu.decoded_imm_j[5]
.sym 70337 soc.cpu.decoded_imm_j[7]
.sym 70339 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70340 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70342 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 70343 soc.mem_rdata[27]
.sym 70345 soc.cpu.compressed_instr
.sym 70346 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 70347 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 70348 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 70349 soc.cpu.decoded_imm_j[4]
.sym 70351 soc.cpu.decoded_imm_j[8]
.sym 70358 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 70359 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70362 soc.mem_rdata[17]
.sym 70364 soc.mem_rdata[21]
.sym 70365 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70366 soc.mem_rdata[19]
.sym 70367 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70373 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 70374 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 70376 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 70379 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70380 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 70381 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70383 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 70384 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70385 soc.cpu.mem_rdata_q[17]
.sym 70387 soc.cpu.mem_rdata_q[19]
.sym 70390 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70392 soc.mem_rdata[19]
.sym 70393 soc.cpu.mem_rdata_q[19]
.sym 70396 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 70397 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70398 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 70399 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70402 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 70403 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70404 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70408 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70409 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70410 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 70411 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70414 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70415 soc.mem_rdata[17]
.sym 70416 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70417 soc.cpu.mem_rdata_q[17]
.sym 70420 soc.mem_rdata[21]
.sym 70421 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70422 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 70423 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70426 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70428 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70429 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 70432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70433 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 70434 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70435 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70439 soc.cpu.mem_rdata_latched[2]
.sym 70440 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70441 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 70442 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 70443 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 70444 soc.cpu.mem_rdata_latched[1]
.sym 70445 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70446 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 70451 soc.mem_rdata[19]
.sym 70452 soc.mem_rdata[21]
.sym 70453 soc.mem_rdata[25]
.sym 70454 soc.mem_rdata[17]
.sym 70455 soc.cpu.decoded_imm_j[5]
.sym 70457 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 70458 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70459 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70460 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 70462 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 70463 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 70464 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70465 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70466 soc.cpu.mem_rdata_latched[1]
.sym 70468 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70469 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 70470 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 70471 soc.cpu.mem_rdata_q[17]
.sym 70472 soc.cpu.mem_rdata_latched[2]
.sym 70473 soc.cpu.mem_rdata_q[19]
.sym 70474 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70480 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70481 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70482 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70484 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 70487 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 70488 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70490 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 70491 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70493 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70494 soc.mem_rdata[24]
.sym 70495 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70496 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70497 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 70501 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70503 soc.mem_rdata[27]
.sym 70504 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 70505 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 70506 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 70511 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70513 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70519 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70520 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70521 soc.mem_rdata[27]
.sym 70522 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70525 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70527 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 70528 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 70531 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 70532 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70533 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 70537 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 70538 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 70539 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70540 soc.mem_rdata[24]
.sym 70544 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 70545 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70546 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70549 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70550 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 70551 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70555 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 70556 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70558 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 70559 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70560 clk$SB_IO_IN_$glb_clk
.sym 70562 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70563 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 70564 soc.cpu.decoded_imm_j[10]
.sym 70565 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 70566 soc.cpu.decoded_imm_j[20]
.sym 70567 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 70569 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70574 soc.cpu.mem_16bit_buffer[1]
.sym 70576 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 70577 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70580 soc.cpu.mem_state[1]
.sym 70581 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70582 iomem_wdata[28]
.sym 70583 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 70584 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 70585 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 70586 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 70587 soc.cpu.decoded_imm_j[4]
.sym 70588 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 70589 soc.cpu.decoded_imm_j[8]
.sym 70590 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 70591 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 70593 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70594 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 70595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 70596 soc.cpu.decoded_imm_j[2]
.sym 70597 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70605 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 70606 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 70607 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 70608 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 70610 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3[1]
.sym 70616 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 70618 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 70619 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 70620 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 70622 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 70624 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70626 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70630 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70634 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70638 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 70639 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70642 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 70644 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 70645 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70648 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 70649 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70654 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70656 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 70661 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 70662 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70663 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 70666 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3[1]
.sym 70668 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70672 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 70673 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70674 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 70678 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70679 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 70682 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70683 clk$SB_IO_IN_$glb_clk
.sym 70685 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 70686 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
.sym 70687 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 70688 soc.cpu.decoded_imm_j[14]
.sym 70689 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 70690 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 70691 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 70692 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 70699 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70700 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 70701 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 70702 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 70703 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70706 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70708 soc.cpu.decoded_imm_j[10]
.sym 70709 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70710 soc.cpu.mem_rdata_latched[2]
.sym 70711 soc.cpu.decoded_imm_j[15]
.sym 70712 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70713 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 70714 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 70715 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 70716 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 70717 ser_rx$SB_IO_IN
.sym 70718 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 70719 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70720 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70726 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70727 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70728 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 70731 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 70734 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70736 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 70737 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 70738 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70740 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 70741 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70742 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70743 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70744 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70748 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 70751 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
.sym 70752 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 70753 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70755 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70759 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70760 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 70761 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 70762 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70765 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 70768 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 70771 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 70773 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 70778 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
.sym 70780 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 70783 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70785 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70786 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 70789 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 70792 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 70795 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 70796 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70797 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70798 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 70801 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70802 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70803 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70804 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70805 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70806 clk$SB_IO_IN_$glb_clk
.sym 70808 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 70809 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70810 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 70811 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[0]
.sym 70812 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 70813 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70814 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 70815 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 70820 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70825 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 70826 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70827 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 70831 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 70832 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70833 soc.cpu.decoded_imm_j[18]
.sym 70835 soc.cpu.decoded_imm_j[17]
.sym 70837 soc.cpu.decoded_imm_j[4]
.sym 70838 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 70840 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 70841 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 70842 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70843 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 70851 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 70854 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 70855 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 70856 soc.cpu.cpuregs_raddr1[4]
.sym 70857 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 70858 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70860 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70861 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 70862 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 70863 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 70866 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70867 soc.cpu.cpuregs_raddr1[1]
.sym 70870 soc.cpu.mem_rdata_latched[2]
.sym 70872 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 70875 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 70878 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70880 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70882 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70883 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 70884 soc.cpu.cpuregs_raddr1[1]
.sym 70885 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 70888 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 70889 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 70890 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 70895 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 70897 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 70900 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 70902 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 70906 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 70907 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 70908 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70909 soc.cpu.cpuregs_raddr1[4]
.sym 70912 soc.cpu.mem_rdata_latched[2]
.sym 70913 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70914 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70915 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70918 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 70926 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 70927 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 70928 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 70929 clk$SB_IO_IN_$glb_clk
.sym 70931 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 70932 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70933 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 70934 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70935 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 70936 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 70937 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 70938 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 70943 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70944 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 70945 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70946 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70947 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 70948 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70951 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 70952 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 70953 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70954 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 70955 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 70956 ser_rx$SB_IO_IN
.sym 70957 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 70958 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 70959 soc.cpu.mem_rdata_latched[1]
.sym 70960 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 70962 soc.cpu.mem_rdata_q[17]
.sym 70963 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 70964 soc.cpu.mem_rdata_latched[2]
.sym 70965 soc.cpu.mem_rdata_q[19]
.sym 70966 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70972 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 70973 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 70974 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70975 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 70977 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70978 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 70979 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70980 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70983 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 70984 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 70985 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 70986 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 70987 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 70988 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70989 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 70991 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 70992 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 70995 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 70996 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71003 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 71006 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 71008 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71011 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71013 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71017 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 71018 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 71019 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 71020 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 71023 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 71025 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 71030 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71031 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71032 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71035 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71036 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71037 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 71038 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 71041 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 71042 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 71043 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 71044 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 71047 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71048 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 71049 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 71050 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 71054 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 71055 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 71056 soc.cpu.mem_rdata_q[18]
.sym 71057 soc.cpu.mem_rdata_q[19]
.sym 71058 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 71059 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 71060 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 71061 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 71066 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 71069 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 71070 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 71071 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71072 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 71073 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 71078 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 71079 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 71080 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 71082 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 71085 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71086 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71089 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 71100 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 71102 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 71103 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71104 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71106 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71107 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 71108 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 71109 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71110 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 71111 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 71114 soc.cpu.mem_rdata_q[19]
.sym 71116 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3[1]
.sym 71117 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 71119 soc.cpu.mem_rdata_latched[1]
.sym 71120 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 71122 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71124 soc.cpu.mem_rdata_latched[2]
.sym 71126 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 71128 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 71130 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 71131 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 71135 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 71136 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71142 soc.cpu.mem_rdata_latched[2]
.sym 71147 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 71149 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 71152 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 71153 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 71154 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 71155 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71158 soc.cpu.mem_rdata_latched[1]
.sym 71164 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 71165 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 71166 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71167 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 71170 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3[1]
.sym 71171 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71172 soc.cpu.mem_rdata_q[19]
.sym 71173 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 71174 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71175 clk$SB_IO_IN_$glb_clk
.sym 71177 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 71178 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71179 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 71180 soc.cpu.mem_rdata_q[17]
.sym 71181 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[0]
.sym 71182 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 71183 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71184 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71189 soc.cpu.instr_jal
.sym 71190 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 71191 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71192 soc.cpu.mem_rdata_q[19]
.sym 71193 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71194 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 71195 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 71201 ser_rx$SB_IO_IN
.sym 71204 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71207 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71209 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 71211 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71212 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71218 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71219 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 71220 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 71221 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 71222 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 71224 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 71225 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71226 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 71228 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71229 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 71230 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71231 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71233 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 71235 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 71236 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71239 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 71243 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71244 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 71247 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 71248 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71251 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 71252 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71253 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 71254 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 71257 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 71258 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 71259 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 71260 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 71264 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71265 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 71266 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 71269 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 71270 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71271 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 71272 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71275 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71276 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 71281 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 71284 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71288 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 71289 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71293 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 71294 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71295 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71296 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 71297 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 71298 clk$SB_IO_IN_$glb_clk
.sym 71300 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 71301 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 71302 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 71304 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 71306 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71312 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71314 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 71315 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71316 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 71317 soc.cpu.instr_auipc
.sym 71319 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 71321 soc.cpu.instr_jalr
.sym 71322 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 71323 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 71326 soc.cpu.mem_rdata_q[17]
.sym 71332 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71333 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 71335 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 71341 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71343 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71349 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 71350 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 71372 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71376 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 71388 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71394 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 71410 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71420 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 71421 clk$SB_IO_IN_$glb_clk
.sym 71436 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71442 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 71445 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 71446 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 71452 ser_rx$SB_IO_IN
.sym 71693 ser_rx$SB_IO_IN
.sym 71794 ser_rx$SB_IO_IN
.sym 71867 flash_io2_do
.sym 71869 flash_io2_oe
.sym 71873 $PACKER_VCC_NET
.sym 71878 flash_io2_do
.sym 71879 flash_io2_oe
.sym 71881 $PACKER_VCC_NET
.sym 71924 flash_io2_di
.sym 71934 soc.spimemio.state[5]
.sym 71936 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 71938 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 71939 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 71942 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71945 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 71946 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 71947 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 71948 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 71949 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 71950 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71952 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 71953 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 71954 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 71955 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]
.sym 71956 soc.spimemio.softreset_SB_LUT4_I2_O[1]
.sym 71958 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 71959 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 71960 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 71962 soc.spimemio.rd_wait
.sym 71968 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 71970 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 71973 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]
.sym 71975 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 71976 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 71979 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 71981 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 71982 soc.spimemio.rd_wait
.sym 71985 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 71986 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71987 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 71991 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 71992 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 71993 soc.spimemio.state[5]
.sym 71998 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 71999 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 72000 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 72003 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 72005 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72006 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 72010 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72012 soc.spimemio.softreset_SB_LUT4_I2_O[1]
.sym 72014 clk$SB_IO_IN_$glb_clk
.sym 72015 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 72016 flash_io3_di
.sym 72036 soc.spimemio.din_valid
.sym 72040 soc.spimemio.din_data[4]
.sym 72041 iomem_wdata[26]
.sym 72042 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72043 flash_io2_do
.sym 72044 flash_io3_do
.sym 72050 flash_io3_oe
.sym 72052 flash_io3_di
.sym 72053 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72058 $PACKER_VCC_NET
.sym 72061 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72062 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72065 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72069 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72073 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72074 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 72087 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 72090 flash_io3_di
.sym 72099 soc.spimemio.din_ddr
.sym 72100 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72101 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 72102 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72103 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72104 soc.spimemio.rd_wait
.sym 72105 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72106 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 72107 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 72109 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 72110 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72111 soc.spimemio.softreset_SB_LUT4_I2_O[1]
.sym 72112 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 72114 soc.spimemio_cfgreg_do[22]
.sym 72115 soc.spimemio_cfgreg_do[21]
.sym 72116 soc.spimemio.din_qspi
.sym 72117 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 72118 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72122 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72123 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72124 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 72126 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 72127 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72128 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72130 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72131 soc.spimemio.softreset_SB_LUT4_I2_O[1]
.sym 72132 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 72133 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72138 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 72139 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 72142 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 72143 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72144 soc.spimemio.din_ddr
.sym 72145 soc.spimemio_cfgreg_do[22]
.sym 72148 soc.spimemio.din_qspi
.sym 72149 soc.spimemio_cfgreg_do[21]
.sym 72150 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72151 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 72154 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 72155 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72156 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 72157 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72160 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 72162 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72166 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 72168 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72169 soc.spimemio.rd_wait
.sym 72172 soc.spimemio_cfgreg_do[22]
.sym 72173 soc.spimemio_cfgreg_do[21]
.sym 72174 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72175 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72177 clk$SB_IO_IN_$glb_clk
.sym 72178 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72191 soc.spimemio.xfer_io1_do
.sym 72192 iomem_addr[15]
.sym 72194 iomem_addr[4]
.sym 72195 iomem_addr[6]
.sym 72197 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 72198 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 72201 iomem_addr[8]
.sym 72204 iomem_addr[3]
.sym 72212 flash_io3_di
.sym 72221 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72223 soc.spimemio.state[7]
.sym 72224 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72226 soc.spimemio.state[10]
.sym 72227 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 72228 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 72229 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 72231 soc.spimemio.state[7]
.sym 72232 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 72233 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 72235 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72236 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72237 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 72240 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 72241 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72245 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72246 soc.spimemio.state[8]
.sym 72249 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72250 soc.spimemio.state[10]
.sym 72253 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72254 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 72255 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72259 soc.spimemio.state[10]
.sym 72260 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 72261 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 72262 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72265 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72266 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72267 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 72268 soc.spimemio.state[8]
.sym 72271 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 72272 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72273 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 72274 soc.spimemio.state[7]
.sym 72277 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72278 soc.spimemio.state[7]
.sym 72279 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 72280 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 72283 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72284 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72286 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72289 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 72290 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 72291 soc.spimemio.state[10]
.sym 72292 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 72295 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72298 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72300 clk$SB_IO_IN_$glb_clk
.sym 72314 soc.spimemio.dout_tag[2]
.sym 72315 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72316 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 72317 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 72318 soc.spimemio.din_data[0]
.sym 72319 iomem_wdata[2]
.sym 72320 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72323 iomem_addr[11]
.sym 72325 soc.spimemio.din_data[2]
.sym 72326 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72328 flash_io3_oe
.sym 72333 soc.spimemio_cfgreg_do[19]
.sym 72337 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 72343 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72345 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72346 soc.spimemio.dout_tag[0]
.sym 72350 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 72352 soc.spimemio_cfgreg_do[19]
.sym 72353 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72358 soc.spimemio.din_data[0]
.sym 72360 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72363 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72364 iomem_addr[3]
.sym 72365 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 72368 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72369 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72370 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72371 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72377 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 72379 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72385 soc.spimemio.din_data[0]
.sym 72388 soc.spimemio_cfgreg_do[19]
.sym 72389 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72390 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 72391 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72394 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 72396 soc.spimemio.dout_tag[0]
.sym 72401 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72403 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 72406 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72407 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72408 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72409 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72414 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 72415 iomem_addr[3]
.sym 72418 soc.spimemio.dout_tag[0]
.sym 72420 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 72422 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72423 clk$SB_IO_IN_$glb_clk
.sym 72424 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72437 iomem_addr[6]
.sym 72440 soc.spimemio.dout_tag[0]
.sym 72441 soc.spimemio.xfer.obuffer[0]
.sym 72444 $PACKER_VCC_NET
.sym 72445 soc.spimemio.din_data[2]
.sym 72446 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 72447 soc.spimemio.din_data[1]
.sym 72449 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72455 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72466 iomem_wdata[20]
.sym 72469 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 72470 soc.spimemio_cfgreg_do[21]
.sym 72474 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72475 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72477 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 72483 soc.spimemio_cfgreg_do[22]
.sym 72486 soc.spimemio.dout_tag[1]
.sym 72491 iomem_wdata[19]
.sym 72496 soc.spimemio.dout_tag[2]
.sym 72508 iomem_wdata[19]
.sym 72511 iomem_wdata[20]
.sym 72529 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 72530 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72531 soc.spimemio.dout_tag[2]
.sym 72532 soc.spimemio.dout_tag[1]
.sym 72536 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 72537 soc.spimemio_cfgreg_do[21]
.sym 72538 soc.spimemio_cfgreg_do[22]
.sym 72545 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 72546 clk$SB_IO_IN_$glb_clk
.sym 72547 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72564 iomem_wdata[19]
.sym 72565 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 72567 iomem_wdata[19]
.sym 72568 soc.spimemio.dout_data[1]
.sym 72570 soc.spimemio.buffer[9]
.sym 72578 soc.simpleuart.send_divcnt[0]
.sym 72582 soc.spimemio.dout_data[1]
.sym 72596 soc.simpleuart.send_divcnt[0]
.sym 72599 soc.simpleuart.send_divcnt[1]
.sym 72601 iomem_wstrb[1]
.sym 72605 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 72607 flash_csb_SB_LUT4_I3_I0[2]
.sym 72613 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 72623 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 72624 flash_csb_SB_LUT4_I3_I0[2]
.sym 72625 iomem_wstrb[1]
.sym 72635 soc.simpleuart.send_divcnt[0]
.sym 72637 soc.simpleuart.send_divcnt[1]
.sym 72667 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 72669 clk$SB_IO_IN_$glb_clk
.sym 72670 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O_$glb_sr
.sym 72684 iomem_addr[9]
.sym 72685 flash_io2_oe
.sym 72689 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 72692 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 72697 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 72703 iomem_addr[3]
.sym 72704 soc.spimemio.dout_data[3]
.sym 72705 flash_io3_di
.sym 72714 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 72715 soc.spimemio.dout_data[3]
.sym 72719 flash_io3_oe
.sym 72720 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 72728 flash_csb_SB_LUT4_I3_O[0]
.sym 72729 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 72730 flash_io3_oe_SB_LUT4_I3_O[1]
.sym 72737 soc.spimemio.dout_data[2]
.sym 72740 flash_clk_SB_LUT4_I0_O[3]
.sym 72741 flash_io3_oe_SB_LUT4_I3_O[2]
.sym 72742 soc.spimemio.dout_data[1]
.sym 72743 flash_csb_SB_LUT4_I3_I0[2]
.sym 72752 soc.spimemio.dout_data[2]
.sym 72757 flash_csb_SB_LUT4_I3_O[0]
.sym 72760 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 72765 soc.spimemio.dout_data[3]
.sym 72769 flash_io3_oe_SB_LUT4_I3_O[2]
.sym 72770 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 72771 flash_io3_oe_SB_LUT4_I3_O[1]
.sym 72772 flash_clk_SB_LUT4_I0_O[3]
.sym 72775 flash_io3_oe
.sym 72778 flash_csb_SB_LUT4_I3_I0[2]
.sym 72787 soc.spimemio.dout_data[1]
.sym 72791 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 72792 clk$SB_IO_IN_$glb_clk
.sym 72806 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 72808 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 72809 ser_tx_SB_DFFESS_Q_S[0]
.sym 72815 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72816 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 72818 soc.simpleuart.send_divcnt[1]
.sym 72825 soc.spimemio_cfgreg_do[19]
.sym 72835 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 72837 soc.simpleuart_reg_div_do[6]
.sym 72839 flash_csb_SB_LUT4_I3_O[1]
.sym 72840 soc.simpleuart_reg_div_do[3]
.sym 72841 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 72842 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 72843 soc.simpleuart_reg_div_do[2]
.sym 72844 soc.simpleuart.send_divcnt[1]
.sym 72845 soc.simpleuart.send_divcnt[2]
.sym 72846 soc.simpleuart.send_divcnt[3]
.sym 72847 soc.simpleuart.send_divcnt[4]
.sym 72848 soc.simpleuart.send_divcnt[5]
.sym 72849 soc.simpleuart.send_divcnt[6]
.sym 72850 soc.simpleuart.send_divcnt[7]
.sym 72852 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 72853 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 72854 soc.simpleuart_reg_div_do[0]
.sym 72856 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 72857 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 72860 soc.simpleuart_reg_div_do[4]
.sym 72861 soc.simpleuart.send_divcnt[0]
.sym 72862 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 72863 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 72865 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 72867 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[0]
.sym 72869 soc.simpleuart_reg_div_do[0]
.sym 72870 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 72871 soc.simpleuart.send_divcnt[0]
.sym 72873 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[1]
.sym 72875 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 72876 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 72877 soc.simpleuart.send_divcnt[1]
.sym 72879 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[2]
.sym 72881 soc.simpleuart_reg_div_do[2]
.sym 72882 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 72883 soc.simpleuart.send_divcnt[2]
.sym 72885 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[3]
.sym 72887 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 72888 soc.simpleuart_reg_div_do[3]
.sym 72889 soc.simpleuart.send_divcnt[3]
.sym 72891 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[4]
.sym 72893 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 72894 soc.simpleuart_reg_div_do[4]
.sym 72895 soc.simpleuart.send_divcnt[4]
.sym 72897 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[5]
.sym 72899 flash_csb_SB_LUT4_I3_O[1]
.sym 72900 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 72901 soc.simpleuart.send_divcnt[5]
.sym 72903 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[6]
.sym 72905 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 72906 soc.simpleuart_reg_div_do[6]
.sym 72907 soc.simpleuart.send_divcnt[6]
.sym 72909 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[7]
.sym 72911 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 72912 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 72913 soc.simpleuart.send_divcnt[7]
.sym 72925 soc.simpleuart_reg_div_do[2]
.sym 72927 iomem_wdata[12]
.sym 72929 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 72930 flash_csb$SB_IO_OUT
.sym 72931 soc.simpleuart_reg_div_do[6]
.sym 72933 soc.simpleuart_reg_div_do[4]
.sym 72935 soc.simpleuart_reg_div_do[2]
.sym 72936 soc.simpleuart_reg_div_do[3]
.sym 72941 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 72949 soc.simpleuart_reg_div_do[9]
.sym 72950 soc.simpleuart_reg_div_do[27]
.sym 72951 soc.simpleuart_reg_div_do[10]
.sym 72953 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[7]
.sym 72958 soc.simpleuart_reg_div_do[10]
.sym 72960 soc.simpleuart_reg_div_do[9]
.sym 72961 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 72962 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 72963 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 72964 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 72965 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 72966 soc.simpleuart.send_divcnt[8]
.sym 72967 soc.simpleuart.send_divcnt[9]
.sym 72968 soc.simpleuart.send_divcnt[10]
.sym 72969 soc.simpleuart.send_divcnt[11]
.sym 72970 soc.simpleuart.send_divcnt[12]
.sym 72971 soc.simpleuart.send_divcnt[13]
.sym 72972 soc.simpleuart.send_divcnt[14]
.sym 72973 soc.simpleuart.send_divcnt[15]
.sym 72974 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 72975 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 72976 soc.simpleuart_reg_div_do[8]
.sym 72978 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 72980 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 72982 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 72984 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 72986 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 72988 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 72990 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[8]
.sym 72992 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 72993 soc.simpleuart_reg_div_do[8]
.sym 72994 soc.simpleuart.send_divcnt[8]
.sym 72996 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[9]
.sym 72998 soc.simpleuart_reg_div_do[9]
.sym 72999 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 73000 soc.simpleuart.send_divcnt[9]
.sym 73002 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[10]
.sym 73004 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 73005 soc.simpleuart_reg_div_do[10]
.sym 73006 soc.simpleuart.send_divcnt[10]
.sym 73008 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[11]
.sym 73010 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 73011 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 73012 soc.simpleuart.send_divcnt[11]
.sym 73014 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[12]
.sym 73016 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 73017 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 73018 soc.simpleuart.send_divcnt[12]
.sym 73020 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[13]
.sym 73022 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 73023 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 73024 soc.simpleuart.send_divcnt[13]
.sym 73026 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[14]
.sym 73028 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 73029 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 73030 soc.simpleuart.send_divcnt[14]
.sym 73032 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[15]
.sym 73034 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 73035 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 73036 soc.simpleuart.send_divcnt[15]
.sym 73052 soc.simpleuart_reg_div_do[3]
.sym 73054 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 73055 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 73058 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 73061 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 73063 iomem_wdata[7]
.sym 73064 soc.simpleuart_reg_div_do[26]
.sym 73065 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 73067 soc.spimemio.dout_data[0]
.sym 73073 soc.spimemio.dout_data[4]
.sym 73074 soc.simpleuart_reg_div_do[30]
.sym 73075 soc.spimemio.dout_data[5]
.sym 73076 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[15]
.sym 73082 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 73084 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 73085 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 73086 soc.simpleuart_reg_div_do[17]
.sym 73087 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 73089 soc.simpleuart.send_divcnt[16]
.sym 73090 soc.simpleuart.send_divcnt[17]
.sym 73091 soc.simpleuart.send_divcnt[18]
.sym 73092 soc.simpleuart.send_divcnt[19]
.sym 73093 soc.simpleuart.send_divcnt[20]
.sym 73094 soc.simpleuart.send_divcnt[21]
.sym 73095 soc.simpleuart.send_divcnt[22]
.sym 73096 soc.simpleuart.send_divcnt[23]
.sym 73098 soc.simpleuart_reg_div_do[21]
.sym 73099 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 73100 soc.simpleuart_reg_div_do[18]
.sym 73101 soc.simpleuart_reg_div_do[16]
.sym 73103 soc.simpleuart_reg_div_do[19]
.sym 73104 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 73105 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 73106 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 73109 soc.simpleuart_reg_div_do[22]
.sym 73110 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 73112 soc.simpleuart_reg_div_do[23]
.sym 73113 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[16]
.sym 73115 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 73116 soc.simpleuart_reg_div_do[16]
.sym 73117 soc.simpleuart.send_divcnt[16]
.sym 73119 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[17]
.sym 73121 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 73122 soc.simpleuart_reg_div_do[17]
.sym 73123 soc.simpleuart.send_divcnt[17]
.sym 73125 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[18]
.sym 73127 soc.simpleuart_reg_div_do[18]
.sym 73128 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 73129 soc.simpleuart.send_divcnt[18]
.sym 73131 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[19]
.sym 73133 soc.simpleuart_reg_div_do[19]
.sym 73134 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 73135 soc.simpleuart.send_divcnt[19]
.sym 73137 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[20]
.sym 73139 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 73140 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 73141 soc.simpleuart.send_divcnt[20]
.sym 73143 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[21]
.sym 73145 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 73146 soc.simpleuart_reg_div_do[21]
.sym 73147 soc.simpleuart.send_divcnt[21]
.sym 73149 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[22]
.sym 73151 soc.simpleuart_reg_div_do[22]
.sym 73152 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 73153 soc.simpleuart.send_divcnt[22]
.sym 73155 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[23]
.sym 73157 soc.simpleuart_reg_div_do[23]
.sym 73158 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 73159 soc.simpleuart.send_divcnt[23]
.sym 73175 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 73176 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 73177 soc.spimemio_cfgreg_do[21]
.sym 73179 flash_csb_SB_LUT4_I3_O[0]
.sym 73182 soc.simpleuart_reg_div_do[17]
.sym 73185 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 73186 soc.simpleuart_reg_div_do[16]
.sym 73187 soc.simpleuart_reg_div_do[16]
.sym 73189 soc.simpleuart_reg_div_do[19]
.sym 73190 flash_csb_SB_LUT4_I3_I0[2]
.sym 73194 soc.spimemio.dout_data[7]
.sym 73195 soc.simpleuart_reg_div_do[22]
.sym 73196 soc.spimemio.buffer[20]
.sym 73197 soc.spimemio.dout_data[6]
.sym 73198 soc.simpleuart_reg_div_do[23]
.sym 73199 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[23]
.sym 73204 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 73205 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 73211 soc.simpleuart_reg_div_do[29]
.sym 73212 soc.simpleuart.send_divcnt[24]
.sym 73213 soc.simpleuart.send_divcnt[25]
.sym 73214 soc.simpleuart.send_divcnt[26]
.sym 73215 soc.simpleuart.send_divcnt[27]
.sym 73216 soc.simpleuart.send_divcnt[28]
.sym 73217 soc.simpleuart.send_divcnt[29]
.sym 73218 soc.simpleuart.send_divcnt[30]
.sym 73219 soc.simpleuart.send_divcnt[31]
.sym 73220 soc.simpleuart_reg_div_do[27]
.sym 73223 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 73224 soc.simpleuart_reg_div_do[26]
.sym 73225 soc.simpleuart_reg_div_do[24]
.sym 73226 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 73227 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 73229 soc.simpleuart_reg_div_do[28]
.sym 73230 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 73231 soc.simpleuart_reg_div_do[31]
.sym 73232 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 73233 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 73234 soc.simpleuart_reg_div_do[30]
.sym 73235 soc.simpleuart_reg_div_do[25]
.sym 73236 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[24]
.sym 73238 soc.simpleuart_reg_div_do[24]
.sym 73239 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 73240 soc.simpleuart.send_divcnt[24]
.sym 73242 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[25]
.sym 73244 soc.simpleuart_reg_div_do[25]
.sym 73245 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 73246 soc.simpleuart.send_divcnt[25]
.sym 73248 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[26]
.sym 73250 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 73251 soc.simpleuart_reg_div_do[26]
.sym 73252 soc.simpleuart.send_divcnt[26]
.sym 73254 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[27]
.sym 73256 soc.simpleuart_reg_div_do[27]
.sym 73257 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 73258 soc.simpleuart.send_divcnt[27]
.sym 73260 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[28]
.sym 73262 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 73263 soc.simpleuart_reg_div_do[28]
.sym 73264 soc.simpleuart.send_divcnt[28]
.sym 73266 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[29]
.sym 73268 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 73269 soc.simpleuart_reg_div_do[29]
.sym 73270 soc.simpleuart.send_divcnt[29]
.sym 73272 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[30]
.sym 73274 soc.simpleuart_reg_div_do[30]
.sym 73275 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 73276 soc.simpleuart.send_divcnt[30]
.sym 73278 $nextpnr_ICESTORM_LC_0$I3
.sym 73280 soc.simpleuart_reg_div_do[31]
.sym 73281 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 73282 soc.simpleuart.send_divcnt[31]
.sym 73301 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 73304 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 73306 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 73307 iomem_wdata[5]
.sym 73308 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 73309 iomem_wdata[4]
.sym 73313 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 73317 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 73318 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 73320 flash_csb_SB_LUT4_I3_O[0]
.sym 73322 $nextpnr_ICESTORM_LC_0$I3
.sym 73330 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 73336 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 73337 soc.spimemio.dout_data[0]
.sym 73338 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 73339 soc.spimemio_cfgreg_do[20]
.sym 73343 soc.spimemio.dout_data[4]
.sym 73345 soc.spimemio.dout_data[5]
.sym 73348 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 73350 flash_csb_SB_LUT4_I3_I0[2]
.sym 73354 soc.spimemio.dout_data[7]
.sym 73357 soc.spimemio.dout_data[6]
.sym 73358 soc.simpleuart_reg_div_do[23]
.sym 73363 $nextpnr_ICESTORM_LC_0$I3
.sym 73366 soc.spimemio.dout_data[0]
.sym 73374 soc.spimemio.dout_data[4]
.sym 73378 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 73379 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 73380 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 73381 soc.simpleuart_reg_div_do[23]
.sym 73384 soc.spimemio.dout_data[7]
.sym 73393 soc.spimemio.dout_data[5]
.sym 73399 soc.spimemio.dout_data[6]
.sym 73402 soc.spimemio_cfgreg_do[20]
.sym 73404 flash_csb_SB_LUT4_I3_I0[2]
.sym 73406 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 73407 clk$SB_IO_IN_$glb_clk
.sym 73420 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 73421 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[31]
.sym 73422 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 73423 soc.simpleuart_reg_div_do[29]
.sym 73424 soc.simpleuart_reg_div_do[18]
.sym 73425 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 73426 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73429 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 73431 iomem_wdata[31]
.sym 73432 soc.simpleuart_reg_div_do[21]
.sym 73437 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 73452 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 73453 flash_clk_SB_LUT4_I0_O[3]
.sym 73457 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 73462 soc.spimemio.buffer[23]
.sym 73463 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 73465 soc.spimemio.config_cont_SB_LUT4_I3_O[2]
.sym 73468 soc.spimemio.config_cont_SB_LUT4_I3_O[1]
.sym 73471 soc.simpleuart_reg_div_do[30]
.sym 73474 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 73476 iomem_wstrb[1]
.sym 73478 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 73479 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 73480 flash_csb_SB_LUT4_I3_O[0]
.sym 73481 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 73484 soc.spimemio.buffer[23]
.sym 73489 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 73490 soc.spimemio.config_cont_SB_LUT4_I3_O[1]
.sym 73491 flash_clk_SB_LUT4_I0_O[3]
.sym 73492 soc.spimemio.config_cont_SB_LUT4_I3_O[2]
.sym 73496 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 73498 flash_csb_SB_LUT4_I3_O[0]
.sym 73501 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 73502 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 73503 soc.simpleuart_reg_div_do[30]
.sym 73504 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 73520 iomem_wstrb[1]
.sym 73521 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 73522 flash_csb_SB_LUT4_I3_O[0]
.sym 73529 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 73530 clk$SB_IO_IN_$glb_clk
.sym 73542 soc.cpu.mem_rdata_latched[1]
.sym 73544 soc.simpleuart_reg_div_do[24]
.sym 73545 gpio[30]
.sym 73546 iomem_wdata[26]
.sym 73548 iomem_wdata[1]
.sym 73551 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 73554 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 73555 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 73557 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 73558 soc.mem_valid
.sym 73561 soc.mem_rdata[18]
.sym 73566 soc.mem_rdata[30]
.sym 73567 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 73576 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 73580 iomem_rdata[30]
.sym 73592 soc.spimem_rdata[30]
.sym 73594 iomem_wdata[12]
.sym 73595 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 73596 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73598 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 73600 gpio_SB_DFFESR_Q_9_E
.sym 73604 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[3]
.sym 73612 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 73613 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 73614 soc.spimem_rdata[30]
.sym 73615 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[3]
.sym 73638 iomem_wdata[12]
.sym 73648 iomem_rdata[30]
.sym 73649 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 73650 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73651 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 73652 gpio_SB_DFFESR_Q_9_E
.sym 73653 clk$SB_IO_IN_$glb_clk
.sym 73654 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 73667 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 73669 soc.mem_rdata[20]
.sym 73670 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 73671 iomem_wdata[17]
.sym 73672 flash_clk_SB_LUT4_I0_O[3]
.sym 73673 flash_csb_SB_LUT4_I3_O[0]
.sym 73675 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 73676 iomem_wdata[23]
.sym 73681 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 73682 soc.cpu.mem_state[0]
.sym 73683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 73684 soc.mem_rdata[23]
.sym 73686 soc.cpu.mem_state[1]
.sym 73687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 73706 iomem_rdata[23]
.sym 73707 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 73708 iomem_rdata[12]
.sym 73709 gpio[12]
.sym 73710 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73714 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 73715 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 73717 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 73724 gpio[30]
.sym 73727 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 73729 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 73730 iomem_rdata[12]
.sym 73741 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 73742 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73743 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 73744 iomem_rdata[23]
.sym 73755 gpio[12]
.sym 73759 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 73761 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 73773 gpio[30]
.sym 73775 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 73776 clk$SB_IO_IN_$glb_clk
.sym 73789 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 73791 soc.mem_rdata[30]
.sym 73793 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 73794 iomem_rdata[23]
.sym 73796 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 73798 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[0]
.sym 73802 soc.mem_rdata[20]
.sym 73803 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 73806 soc.mem_rdata[26]
.sym 73809 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 73810 soc.mem_rdata[23]
.sym 73812 soc.mem_valid
.sym 73813 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 73819 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 73821 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 73822 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 73823 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 73824 soc.cpu.mem_la_read
.sym 73825 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 73826 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 73827 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 73829 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[3]
.sym 73830 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 73832 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 73833 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 73834 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 73836 soc.spimem_rdata[23]
.sym 73837 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 73841 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 73842 soc.cpu.mem_state[0]
.sym 73843 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 73846 soc.cpu.mem_state[1]
.sym 73848 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 73852 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 73853 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[3]
.sym 73854 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 73855 soc.spimem_rdata[23]
.sym 73858 soc.cpu.mem_la_read
.sym 73859 soc.cpu.mem_state[1]
.sym 73860 soc.cpu.mem_state[0]
.sym 73861 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 73864 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 73867 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 73883 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 73884 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 73885 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 73888 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 73889 soc.cpu.mem_state[0]
.sym 73890 soc.cpu.mem_state[1]
.sym 73891 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 73894 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 73895 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 73896 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 73897 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 73898 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 73899 clk$SB_IO_IN_$glb_clk
.sym 73900 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 73911 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 73912 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 73913 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 73914 iomem_wdata[16]
.sym 73917 ser_rx$SB_IO_IN
.sym 73918 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 73919 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 73920 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 73923 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 73925 ser_tx$SB_IO_OUT
.sym 73926 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 73929 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 73934 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 73935 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 73943 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 73944 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 73946 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 73947 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 73948 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 73950 soc.mem_rdata[23]
.sym 73952 soc.cpu.mem_la_firstword_xfer
.sym 73954 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 73956 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 73957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 73958 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 73960 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 73962 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 73963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 73967 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 73968 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 73969 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 73970 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 73971 soc.cpu.mem_la_read
.sym 73976 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 73978 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 73982 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 73984 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 73987 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 73988 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73989 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 73990 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 73993 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73995 soc.cpu.mem_la_firstword_xfer
.sym 73996 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74001 soc.cpu.mem_la_read
.sym 74005 soc.mem_rdata[23]
.sym 74006 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 74007 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74008 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 74013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 74014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 74017 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74018 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74019 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 74020 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 74021 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 74022 clk$SB_IO_IN_$glb_clk
.sym 74023 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 74036 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 74037 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 74041 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 74046 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74047 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[0]
.sym 74048 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 74049 soc.mem_rdata[18]
.sym 74051 soc.mem_rdata[30]
.sym 74052 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 74053 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74056 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 74057 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 74058 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 74059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 74065 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74067 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74069 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74070 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[1]
.sym 74071 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 74072 soc.mem_rdata[30]
.sym 74073 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 74074 soc.mem_rdata[20]
.sym 74075 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 74077 soc.cpu.mem_16bit_buffer[4]
.sym 74078 soc.mem_rdata[26]
.sym 74079 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 74080 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 74083 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 74084 soc.mem_valid
.sym 74085 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74086 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 74091 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74092 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[0]
.sym 74093 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74095 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74096 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74098 soc.mem_rdata[26]
.sym 74099 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 74100 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74101 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74104 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74105 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 74106 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 74107 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74110 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 74111 soc.mem_valid
.sym 74112 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74113 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 74116 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74117 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74118 soc.mem_rdata[30]
.sym 74119 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74122 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74123 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74124 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 74125 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 74128 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74129 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 74130 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74131 soc.mem_rdata[20]
.sym 74134 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[0]
.sym 74135 soc.cpu.mem_16bit_buffer[4]
.sym 74136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74137 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[1]
.sym 74141 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74142 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 74158 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 74159 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 74162 soc.cpu.mem_rdata_q[9]
.sym 74163 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 74164 ser_rx_SB_LUT4_I1_O
.sym 74165 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74167 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74168 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74169 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 74171 soc.cpu.mem_rdata_q[18]
.sym 74172 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74173 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 74174 soc.cpu.mem_state[0]
.sym 74176 soc.mem_rdata[25]
.sym 74177 soc.cpu.mem_rdata_q[19]
.sym 74179 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 74180 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 74182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74188 soc.cpu.mem_16bit_buffer[6]
.sym 74190 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74191 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74192 soc.mem_rdata[21]
.sym 74194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 74195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74196 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74197 soc.cpu.mem_rdata_q[18]
.sym 74198 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74199 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74201 soc.mem_rdata[19]
.sym 74202 soc.mem_rdata[17]
.sym 74203 soc.cpu.mem_rdata_q[19]
.sym 74206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 74208 soc.cpu.mem_rdata_q[17]
.sym 74209 soc.mem_rdata[18]
.sym 74210 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74212 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74216 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 74218 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 74219 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.sym 74221 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.sym 74222 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74223 soc.cpu.mem_16bit_buffer[6]
.sym 74224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74228 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74229 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74230 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 74234 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 74235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 74236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74239 soc.mem_rdata[18]
.sym 74240 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74241 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74242 soc.cpu.mem_rdata_q[18]
.sym 74246 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74247 soc.cpu.mem_rdata_q[18]
.sym 74248 soc.mem_rdata[18]
.sym 74251 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 74253 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74254 soc.mem_rdata[21]
.sym 74257 soc.cpu.mem_rdata_q[17]
.sym 74258 soc.mem_rdata[17]
.sym 74260 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74263 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74264 soc.cpu.mem_rdata_q[19]
.sym 74265 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74266 soc.mem_rdata[19]
.sym 74282 soc.cpu.mem_16bit_buffer[6]
.sym 74283 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 74286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 74287 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 74291 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74295 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 74296 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74297 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74302 soc.cpu.mem_rdata_latched[2]
.sym 74303 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 74304 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 74312 soc.cpu.mem_state[1]
.sym 74314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 74315 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74316 soc.cpu.mem_16bit_buffer[1]
.sym 74317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74318 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 74322 soc.cpu.mem_state[0]
.sym 74323 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74324 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74326 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 74331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 74332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 74333 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 74334 soc.cpu.mem_state[0]
.sym 74335 soc.cpu.mem_16bit_buffer[3]
.sym 74336 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74337 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74338 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74339 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1]
.sym 74340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 74341 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 74342 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 74344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 74346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 74347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 74350 soc.cpu.mem_16bit_buffer[3]
.sym 74351 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 74352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74353 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 74356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 74357 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 74362 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 74365 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74368 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 74369 soc.cpu.mem_state[1]
.sym 74370 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 74371 soc.cpu.mem_state[0]
.sym 74374 soc.cpu.mem_16bit_buffer[1]
.sym 74375 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74376 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1]
.sym 74377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74380 soc.cpu.mem_state[0]
.sym 74381 soc.cpu.mem_state[1]
.sym 74383 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 74386 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74387 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74388 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 74405 soc.cpu.mem_rdata_latched[2]
.sym 74406 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74407 soc.cpu.mem_rdata_latched[1]
.sym 74408 soc.cpu.mem_state[0]
.sym 74409 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74410 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 74413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 74415 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 74416 ser_rx$SB_IO_IN
.sym 74417 ser_tx$SB_IO_OUT
.sym 74418 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 74421 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 74422 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 74424 soc.cpu.mem_rdata_latched[1]
.sym 74425 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 74426 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 74427 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74428 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 74434 soc.cpu.mem_rdata_latched[2]
.sym 74435 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74436 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74438 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74440 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 74441 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 74442 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74443 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74446 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 74447 soc.cpu.mem_rdata_latched[1]
.sym 74448 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74449 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74451 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 74452 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 74456 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74457 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74459 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 74461 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 74467 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 74468 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74469 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 74470 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 74473 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74474 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74475 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 74476 soc.cpu.mem_rdata_latched[1]
.sym 74479 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74480 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74482 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 74486 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74487 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 74488 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74491 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 74492 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74494 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74498 soc.cpu.mem_rdata_latched[2]
.sym 74500 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74509 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74510 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74512 soc.cpu.mem_rdata_latched[1]
.sym 74513 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 74514 clk$SB_IO_IN_$glb_clk
.sym 74526 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 74528 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 74529 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74530 iomem_wdata[30]
.sym 74531 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 74532 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74534 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 74537 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74539 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 74540 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 74541 soc.cpu.decoded_imm_j[10]
.sym 74542 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74544 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 74545 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 74546 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 74547 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 74548 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74549 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74550 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
.sym 74551 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74560 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74561 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 74563 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 74566 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 74567 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 74568 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 74570 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 74572 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74576 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 74578 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 74579 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74581 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 74584 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 74586 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 74590 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 74591 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 74592 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 74593 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 74597 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74599 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 74602 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 74604 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74608 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74609 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74611 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74614 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 74617 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 74620 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 74622 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 74626 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74628 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 74632 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 74635 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 74636 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 74637 clk$SB_IO_IN_$glb_clk
.sym 74652 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 74654 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74655 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 74656 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74657 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74658 ser_rx$SB_IO_IN
.sym 74659 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 74661 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74664 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 74667 soc.cpu.mem_rdata_q[18]
.sym 74669 soc.cpu.mem_rdata_q[19]
.sym 74670 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 74672 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74673 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 74674 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 74680 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 74681 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 74682 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 74683 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 74684 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 74685 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 74687 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 74688 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 74689 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 74691 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[0]
.sym 74692 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74693 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 74695 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74696 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 74697 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74698 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 74699 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 74700 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 74702 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74706 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[1]
.sym 74707 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 74708 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74710 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
.sym 74713 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 74716 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
.sym 74719 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74720 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 74721 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74722 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 74726 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 74727 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 74728 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 74731 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74732 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 74733 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 74734 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 74738 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[1]
.sym 74739 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[0]
.sym 74744 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 74746 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 74749 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74750 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74751 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74752 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 74755 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 74756 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 74757 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 74758 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 74760 clk$SB_IO_IN_$glb_clk
.sym 74775 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 74776 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 74778 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 74779 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 74780 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 74782 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 74783 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 74785 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74787 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 74789 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74791 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 74794 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 74795 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74796 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74797 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 74803 soc.cpu.mem_rdata_latched[2]
.sym 74804 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74805 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74806 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74807 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 74809 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 74810 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 74811 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74812 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74813 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 74815 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 74817 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 74818 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 74819 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74820 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74823 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 74824 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 74825 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74826 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74827 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74828 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 74829 soc.cpu.mem_rdata_latched[1]
.sym 74833 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74834 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74837 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74838 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74839 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74842 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74843 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 74844 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 74845 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74848 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 74849 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 74850 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 74851 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 74854 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74855 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 74856 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 74860 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74861 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 74863 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74866 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74868 soc.cpu.mem_rdata_latched[1]
.sym 74869 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74872 soc.cpu.mem_rdata_latched[2]
.sym 74874 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74878 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 74879 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 74880 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74881 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74883 clk$SB_IO_IN_$glb_clk
.sym 74897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 74898 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74899 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 74900 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 74901 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 74903 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 74904 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74906 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 74907 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 74908 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 74909 ser_tx$SB_IO_OUT
.sym 74912 soc.cpu.mem_rdata_latched[1]
.sym 74913 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 74914 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 74915 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 74916 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 74918 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 74919 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 74926 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 74927 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 74928 soc.cpu.mem_rdata_q[18]
.sym 74929 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74930 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 74931 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 74932 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74933 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74935 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74938 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 74939 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 74941 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 74944 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 74947 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 74948 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74950 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74955 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74956 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 74957 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 74960 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 74962 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74967 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74968 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 74971 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 74972 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 74978 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 74980 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 74983 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 74984 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 74985 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 74986 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 74989 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 74990 soc.cpu.mem_rdata_q[18]
.sym 74991 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 74992 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 74995 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 74997 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 75002 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 75004 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 75006 clk$SB_IO_IN_$glb_clk
.sym 75020 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 75022 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75023 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 75024 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 75025 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75027 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 75030 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 75032 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75040 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 75049 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 75050 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 75051 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 75052 soc.cpu.mem_rdata_q[17]
.sym 75053 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 75055 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75056 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 75057 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 75058 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 75059 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75060 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 75061 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[0]
.sym 75062 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 75063 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 75064 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 75065 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 75066 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 75068 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 75069 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 75070 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 75072 soc.cpu.mem_rdata_latched[1]
.sym 75073 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 75075 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 75076 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 75079 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 75080 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 75082 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 75083 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 75084 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 75085 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 75088 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75089 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 75090 soc.cpu.mem_rdata_latched[1]
.sym 75091 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 75094 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 75095 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 75096 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 75100 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[0]
.sym 75102 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 75106 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 75107 soc.cpu.mem_rdata_q[17]
.sym 75108 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 75109 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 75112 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 75113 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 75114 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 75115 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 75118 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 75119 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 75120 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 75121 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 75124 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 75125 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75126 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 75127 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 75129 clk$SB_IO_IN_$glb_clk
.sym 75144 soc.cpu.mem_rdata_q[9]
.sym 75145 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 75146 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 75147 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 75148 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 75154 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 75156 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 75172 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 75173 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 75176 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 75178 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75179 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 75181 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 75182 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 75183 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 75184 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75188 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 75192 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75195 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 75198 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75199 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 75201 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 75202 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75205 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 75206 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75207 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 75208 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75211 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 75212 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 75214 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 75217 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 75218 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 75219 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 75229 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 75230 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75231 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75232 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 75242 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 75243 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75251 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 75252 clk$SB_IO_IN_$glb_clk
.sym 75266 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 75268 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 75269 soc.cpu.instr_jal
.sym 75272 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75276 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 75277 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 75406 ser_tx$SB_IO_OUT
.sym 75655 ser_rx$SB_IO_IN
.sym 75697 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 75698 flash_io3_do
.sym 75700 flash_io3_oe
.sym 75704 $PACKER_VCC_NET
.sym 75707 flash_io3_do
.sym 75712 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 75720 $PACKER_VCC_NET
.sym 75721 flash_io3_oe
.sym 75725 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 75726 soc.spimemio.xfer.obuffer[4]
.sym 75727 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 75728 soc.spimemio.xfer.obuffer[6]
.sym 75799 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 75800 soc.spimemio.din_tag[1]
.sym 75801 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 75803 soc.spimemio.xfer_io1_do
.sym 75804 soc.spimemio.din_tag[0]
.sym 75805 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 75806 soc.spimemio.din_tag[2]
.sym 75841 flash_io3_do
.sym 75849 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 75880 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 75884 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 75889 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 75891 iomem_wdata[22]
.sym 75892 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 75893 soc.spimemio.xfer.xfer_dspi
.sym 75894 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 75895 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 75898 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 75937 soc.spimemio.state[11]
.sym 75938 soc.spimemio.state[5]
.sym 75939 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 75940 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 75941 soc.spimemio.dout_tag[2]
.sym 75942 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 75943 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 75944 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 75979 $PACKER_VCC_NET
.sym 75981 flash_io0_di
.sym 75984 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 75986 flash_io3_di
.sym 75990 $PACKER_VCC_NET
.sym 75992 soc.spimemio.dout_tag[2]
.sym 75993 iomem_wdata[0]
.sym 75994 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 75995 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 76000 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_3_I3[2]
.sym 76001 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 76002 soc.spimemio_cfgreg_do[22]
.sym 76039 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 76040 soc.spimemio.xfer.xfer_tag[0]
.sym 76042 soc.spimemio.xfer.xfer_tag[1]
.sym 76043 soc.spimemio.xfer.xfer_dspi
.sym 76044 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 76045 soc.spimemio.xfer.xfer_tag[2]
.sym 76046 soc.spimemio.xfer.xfer_ddr
.sym 76082 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 76084 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 76087 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 76089 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 76090 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 76091 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 76093 soc.spimemio.dout_data[2]
.sym 76094 soc.spimemio.xfer.xfer_dspi
.sym 76095 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 76096 iomem_addr[10]
.sym 76097 soc.spimemio_cfgreg_do[21]
.sym 76099 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 76101 soc.spimemio_cfgreg_do[22]
.sym 76102 flash_clk_SB_LUT4_I0_O[3]
.sym 76104 soc.spimemio_cfgreg_do[21]
.sym 76141 soc.spimemio.buffer[9]
.sym 76146 soc.spimemio.buffer[10]
.sym 76186 soc.spimemio.dout_data[1]
.sym 76187 soc.spimemio.dout_data[7]
.sym 76188 soc.spimemio.xfer.xfer_ddr
.sym 76189 soc.spimemio.dout_data[5]
.sym 76190 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 76192 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 76194 soc.spimemio.dout_data[0]
.sym 76195 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 76196 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 76201 iomem_addr[15]
.sym 76243 flash_io3_oe_SB_LUT4_O_I3[1]
.sym 76244 flash_io2_oe
.sym 76245 soc.spimemio.config_oe[1]
.sym 76246 soc.spimemio.config_oe[0]
.sym 76248 soc.spimemio.config_oe[3]
.sym 76249 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 76250 flash_io3_oe
.sym 76286 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 76287 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0[0]
.sym 76289 soc.spimemio.dout_data[3]
.sym 76299 iomem_wdata[12]
.sym 76300 iomem_wdata[11]
.sym 76308 iomem_wdata[22]
.sym 76345 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 76346 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 76347 soc.simpleuart_reg_div_do[9]
.sym 76348 soc.simpleuart_reg_div_do[10]
.sym 76349 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 76350 soc.simpleuart_reg_div_do[8]
.sym 76352 flash_io1_oe_SB_LUT4_I3_O[2]
.sym 76388 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 76392 flash_io3_oe
.sym 76395 flash_io1_oe
.sym 76396 flash_io2_oe
.sym 76397 flash_io0_oe
.sym 76399 iomem_wdata[14]
.sym 76400 iomem_wdata[4]
.sym 76401 iomem_wdata[10]
.sym 76402 soc.simpleuart_reg_div_do[8]
.sym 76404 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_3_I3[2]
.sym 76405 soc.spimemio_cfgreg_do[22]
.sym 76406 flash_io1_oe_SB_LUT4_I3_O[2]
.sym 76407 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 76408 iomem_wdata[2]
.sym 76409 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 76410 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 76448 soc.simpleuart_reg_div_do[6]
.sym 76449 flash_csb_SB_LUT4_I3_O[1]
.sym 76450 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 76452 soc.simpleuart_reg_div_do[4]
.sym 76453 soc.simpleuart_reg_div_do[2]
.sym 76492 soc.simpleuart_reg_div_do[10]
.sym 76497 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 76498 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 76500 soc.simpleuart_reg_div_do[9]
.sym 76501 iomem_wdata[6]
.sym 76503 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 76504 soc.spimemio_cfgreg_do[21]
.sym 76505 flash_clk_SB_LUT4_I0_O[3]
.sym 76506 soc.simpleuart_reg_div_do[2]
.sym 76507 soc.simpleuart_reg_div_do[8]
.sym 76509 soc.spimemio_cfgreg_do[22]
.sym 76511 iomem_wdata[9]
.sym 76512 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 76549 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 76550 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 76551 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 76552 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 76553 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 76554 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 76555 soc.simpleuart_reg_div_do[0]
.sym 76556 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 76593 soc.spimemio.dout_data[5]
.sym 76594 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 76595 soc.spimemio.dout_data[0]
.sym 76596 iomem_wdata[3]
.sym 76597 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 76598 flash_io1_di
.sym 76600 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 76601 soc.spimemio.dout_data[4]
.sym 76604 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 76608 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 76610 iomem_wdata[5]
.sym 76651 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 76652 soc.spimemio_cfgreg_do[21]
.sym 76655 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 76657 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 76658 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 76693 soc.spimemio.dout_data[7]
.sym 76694 soc.simpleuart_reg_div_do[0]
.sym 76697 soc.simpleuart.recv_divcnt[2]
.sym 76698 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 76699 soc.simpleuart.recv_divcnt[3]
.sym 76700 soc.spimemio.dout_data[6]
.sym 76701 soc.simpleuart.recv_divcnt[6]
.sym 76703 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 76704 soc.simpleuart_reg_div_do[18]
.sym 76705 soc.simpleuart_reg_div_do[21]
.sym 76707 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 76708 iomem_wdata[22]
.sym 76709 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 76710 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 76711 iomem_wdata[12]
.sym 76713 soc.simpleuart_reg_div_do[0]
.sym 76714 iomem_wdata[22]
.sym 76715 soc.simpleuart.recv_divcnt[4]
.sym 76753 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 76754 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 76755 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 76756 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 76757 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 76758 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 76759 soc.spimemio_cfgreg_do[22]
.sym 76760 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 76795 soc.simpleuart.recv_divcnt[9]
.sym 76796 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 76797 soc.simpleuart_reg_div_do[17]
.sym 76798 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 76799 soc.spimemio.dout_data[3]
.sym 76800 iomem_wdata[7]
.sym 76801 soc.simpleuart_reg_div_do[19]
.sym 76802 soc.simpleuart.recv_divcnt[8]
.sym 76803 soc.simpleuart_reg_div_do[22]
.sym 76804 soc.spimemio_cfgreg_do[21]
.sym 76805 soc.simpleuart_reg_div_do[16]
.sym 76806 flash_csb_SB_LUT4_I3_O[0]
.sym 76808 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 76812 soc.spimemio_cfgreg_do[22]
.sym 76813 soc.simpleuart.recv_divcnt[10]
.sym 76814 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 76855 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[1]
.sym 76856 soc.simpleuart_reg_div_do[29]
.sym 76857 soc.simpleuart_reg_div_do[25]
.sym 76858 soc.simpleuart_reg_div_do[31]
.sym 76859 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 76860 soc.simpleuart_reg_div_do[28]
.sym 76861 soc.simpleuart_reg_div_do[26]
.sym 76862 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 76897 soc.simpleuart_reg_div_do[30]
.sym 76901 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 76902 iomem_wdata[19]
.sym 76904 soc.simpleuart_reg_div_do[18]
.sym 76906 soc.simpleuart_reg_div_do[21]
.sym 76907 soc.simpleuart_reg_div_do[27]
.sym 76908 soc.simpleuart.recv_divcnt[18]
.sym 76909 soc.simpleuart.recv_divcnt[21]
.sym 76911 soc.spimem_rdata[30]
.sym 76912 flash_clk_SB_LUT4_I0_O[3]
.sym 76913 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 76916 iomem_wdata[6]
.sym 76917 soc.spimemio_cfgreg_do[22]
.sym 76957 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[2]
.sym 76958 soc.spimem_rdata[26]
.sym 76959 soc.spimem_rdata[20]
.sym 76960 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[1]
.sym 76961 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 76962 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 76963 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 76964 soc.spimem_rdata[30]
.sym 77000 soc.simpleuart_reg_div_do[26]
.sym 77001 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 77002 soc.simpleuart_reg_div_do[30]
.sym 77003 iomem_wdata[24]
.sym 77005 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 77007 soc.simpleuart.recv_divcnt[30]
.sym 77008 soc.simpleuart_reg_div_do[24]
.sym 77009 soc.simpleuart.recv_divcnt[16]
.sym 77010 soc.simpleuart_reg_div_do[25]
.sym 77011 soc.simpleuart_reg_div_do[25]
.sym 77012 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 77013 soc.simpleuart_reg_div_do[31]
.sym 77015 flash_csb_SB_LUT4_I3_I0[2]
.sym 77017 soc.simpleuart_reg_div_do[28]
.sym 77020 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 77021 soc.mem_rdata[26]
.sym 77022 iomem_wdata[0]
.sym 77059 gpio[23]
.sym 77060 soc.mem_rdata[20]
.sym 77061 gpio[21]
.sym 77062 soc.mem_rdata[26]
.sym 77063 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 77064 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 77065 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[3]
.sym 77066 soc.mem_rdata[31]
.sym 77102 soc.simpleuart_reg_div_do[16]
.sym 77104 flash_csb_SB_LUT4_I3_O[0]
.sym 77105 soc.spimemio.buffer[20]
.sym 77106 soc.simpleuart_reg_div_do[19]
.sym 77107 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 77108 soc.simpleuart_reg_div_do[23]
.sym 77109 iomem_wdata[18]
.sym 77110 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 77111 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 77112 soc.simpleuart_reg_div_do[22]
.sym 77114 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 77117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 77120 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[0]
.sym 77122 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 77123 iomem_wdata[12]
.sym 77124 soc.simpleuart.recv_pattern[7]
.sym 77161 gpio_SB_DFFESR_Q_E
.sym 77162 iomem_rdata[22]
.sym 77164 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 77166 iomem_rdata[23]
.sym 77167 iomem_rdata[20]
.sym 77203 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 77204 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 77205 iomem_rdata[21]
.sym 77206 soc.mem_rdata[26]
.sym 77207 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 77212 soc.mem_rdata[20]
.sym 77215 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 77218 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[2]
.sym 77220 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 77223 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 77224 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 77225 soc.mem_rdata[31]
.sym 77263 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 77264 soc.mem_rdata[28]
.sym 77265 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 77267 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[1]
.sym 77268 soc.simpleuart.recv_pattern[7]
.sym 77269 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 77308 iomem_wstrb[0]
.sym 77312 gpio_SB_DFFESR_Q_E
.sym 77313 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 77314 ser_tx$SB_IO_OUT
.sym 77318 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 77323 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 77326 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 77327 soc.mem_rdata[27]
.sym 77365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 77366 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 77367 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 77368 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 77369 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 77370 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 77371 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 77372 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 77408 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 77410 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 77413 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 77415 soc.mem_rdata[29]
.sym 77416 soc.mem_rdata[28]
.sym 77417 iomem_wdata[22]
.sym 77418 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 77419 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 77420 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 77423 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 77425 soc.mem_rdata[26]
.sym 77426 soc.mem_rdata[18]
.sym 77427 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 77430 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 77467 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 77468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 77469 soc.cpu.mem_16bit_buffer[4]
.sym 77470 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 77471 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 77472 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77473 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 77474 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 77511 soc.mem_rdata[25]
.sym 77512 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 77513 soc.cpu.mem_state[0]
.sym 77514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 77515 soc.mem_rdata[23]
.sym 77516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 77517 soc.cpu.mem_state[1]
.sym 77522 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 77523 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 77524 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 77525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 77527 soc.cpu.mem_16bit_buffer[3]
.sym 77528 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 77529 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 77530 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 77531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 77569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 77570 soc.cpu.mem_16bit_buffer[3]
.sym 77571 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 77572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 77573 soc.cpu.mem_16bit_buffer[6]
.sym 77574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 77575 soc.cpu.mem_16bit_buffer[1]
.sym 77576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 77612 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 77615 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 77616 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 77617 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 77618 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 77619 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 77623 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 77624 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 77627 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 77628 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 77631 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 77632 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 77633 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 77634 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 77671 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 77672 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 77673 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 77674 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 77675 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O[1]
.sym 77676 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 77677 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O[0]
.sym 77678 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 77713 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 77715 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 77718 soc.mem_rdata[16]
.sym 77722 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 77723 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 77726 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 77727 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 77729 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 77731 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 77733 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 77734 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 77735 soc.mem_rdata[27]
.sym 77736 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 77773 soc.cpu.decoded_imm_j[9]
.sym 77774 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 77775 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 77776 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 77777 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 77778 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 77779 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 77780 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 77815 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 77816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 77817 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 77818 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 77819 soc.mem_rdata[30]
.sym 77820 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 77821 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 77822 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 77823 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 77824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 77825 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 77826 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 77827 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 77829 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 77831 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 77835 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 77836 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 77837 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 77838 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 77875 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 77876 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 77877 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 77878 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 77879 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 77880 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 77881 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 77882 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 77917 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 77919 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 77920 iomem_wdata[29]
.sym 77921 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 77922 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 77923 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 77924 soc.cpu.decoded_imm_j[9]
.sym 77925 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 77926 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 77928 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 77930 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 77931 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 77932 soc.cpu.mem_rdata_latched[1]
.sym 77933 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 77934 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 77935 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 77937 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 77938 soc.cpu.mem_rdata_latched[2]
.sym 77939 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 77940 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 77977 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 77978 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 77979 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 77980 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 77981 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 77982 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 77983 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 77984 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 78019 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 78024 soc.cpu.mem_rdata_latched[2]
.sym 78026 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 78027 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 78029 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78030 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 78031 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 78032 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78035 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 78040 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 78041 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78079 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 78080 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 78081 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 78082 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 78083 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78084 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 78085 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 78086 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 78121 soc.cpu.mem_rdata_latched[1]
.sym 78122 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 78124 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 78127 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 78131 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 78135 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 78137 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 78138 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 78139 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 78140 soc.cpu.instr_auipc
.sym 78143 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 78144 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 78181 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 78182 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 78183 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 78184 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 78185 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 78186 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 78187 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 78188 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 78225 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 78226 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 78227 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 78229 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 78230 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 78231 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 78232 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 78234 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 78235 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 78236 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 78237 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 78239 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 78240 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 78241 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 78244 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 78245 soc.cpu.instr_auipc
.sym 78246 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 78283 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 78284 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 78285 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 78286 soc.cpu.instr_auipc
.sym 78287 soc.cpu.decoded_rd[0]
.sym 78288 soc.cpu.instr_jalr
.sym 78289 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 78290 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 78325 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 78329 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 78332 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 78336 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 78339 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 78342 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 78343 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 78346 soc.cpu.mem_rdata_latched[2]
.sym 78347 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 78385 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 78386 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 78387 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 78388 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 78389 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 78390 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 78391 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 78392 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 78427 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 78429 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 78430 soc.cpu.instr_auipc
.sym 78431 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78432 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 78433 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 78434 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78435 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 78436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 78438 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 78442 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78447 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 78449 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 78529 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 78530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 78531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 78532 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 78533 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 78535 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 78536 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78537 soc.cpu.instr_jal
.sym 78538 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 78867 clk$SB_IO_IN
.sym 78871 ser_tx$SB_IO_OUT
.sym 78889 ser_tx$SB_IO_OUT
.sym 78891 clk$SB_IO_IN
.sym 78923 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 78924 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 78925 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 78926 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 78927 flash_io3_do
.sym 78928 flash_io2_do_SB_LUT4_O_I2[0]
.sym 78929 flash_io2_do
.sym 78930 flash_io3_do_SB_LUT4_O_I2[0]
.sym 78958 iomem_wdata[22]
.sym 78968 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 78976 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 78979 soc.spimemio.din_data[6]
.sym 78981 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 78982 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 78983 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 78986 soc.spimemio.din_data[5]
.sym 78987 soc.spimemio.din_data[4]
.sym 78988 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 78989 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 78990 soc.spimemio.din_data[7]
.sym 79011 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 79012 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79013 soc.spimemio.din_data[5]
.sym 79017 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79018 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 79019 soc.spimemio.din_data[4]
.sym 79022 soc.spimemio.din_data[7]
.sym 79023 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 79024 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79025 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 79029 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 79030 soc.spimemio.din_data[6]
.sym 79031 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79044 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 79045 clk$SB_IO_IN_$glb_clk
.sym 79051 soc.spimemio.xfer_io3_90
.sym 79052 soc.spimemio.xfer_io1_90
.sym 79053 soc.spimemio.xfer_io2_90
.sym 79054 soc.spimemio.xfer_io3_do
.sym 79055 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79056 flash_io3_do_SB_LUT4_O_I2[1]
.sym 79057 soc.spimemio.xfer_io2_do
.sym 79058 flash_io2_do_SB_LUT4_O_I2[1]
.sym 79064 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 79067 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_3_I3[2]
.sym 79070 iomem_wdata[2]
.sym 79071 soc.spimemio.din_data[6]
.sym 79073 iomem_wdata[0]
.sym 79101 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 79102 soc.spimemio.state[8]
.sym 79105 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79107 soc.spimemio.xfer.xfer_tag[0]
.sym 79108 soc.spimemio.din_valid_SB_LUT4_I3_1_O[2]
.sym 79110 iomem_wdata[3]
.sym 79111 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79116 soc.spimemio.din_tag[1]
.sym 79128 soc.spimemio.state[11]
.sym 79129 soc.spimemio.state[5]
.sym 79130 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79131 soc.spimemio.xfer.obuffer[4]
.sym 79132 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 79133 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 79135 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79138 soc.spimemio_cfgreg_do[21]
.sym 79139 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 79141 soc.spimemio.xfer.obuffer[6]
.sym 79142 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 79144 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79150 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 79152 soc.spimemio.xfer.xfer_dspi
.sym 79153 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 79156 soc.spimemio.state[8]
.sym 79158 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79159 soc.spimemio_cfgreg_do[22]
.sym 79161 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 79162 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 79163 soc.spimemio_cfgreg_do[22]
.sym 79164 soc.spimemio_cfgreg_do[21]
.sym 79167 soc.spimemio.state[5]
.sym 79168 soc.spimemio.state[11]
.sym 79173 soc.spimemio.xfer.obuffer[6]
.sym 79174 soc.spimemio.xfer.xfer_dspi
.sym 79175 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79176 soc.spimemio.xfer.obuffer[4]
.sym 79185 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79186 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79187 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79188 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79192 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 79199 soc.spimemio.state[11]
.sym 79200 soc.spimemio.state[8]
.sym 79205 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 79207 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 79208 clk$SB_IO_IN_$glb_clk
.sym 79209 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 79210 soc.spimemio.xfer.dummy_count[1]
.sym 79212 soc.spimemio.xfer.dummy_count[3]
.sym 79213 soc.spimemio.xfer_io0_do
.sym 79214 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 79215 soc.spimemio.xfer.dummy_count[0]
.sym 79216 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79217 soc.spimemio.xfer.dummy_count[2]
.sym 79218 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_3_I3[2]
.sym 79220 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 79221 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_3_I3[2]
.sym 79224 soc.spimemio_cfgreg_do[21]
.sym 79225 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 79226 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 79230 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79231 iomem_addr[10]
.sym 79232 flash_clk_SB_LUT4_I0_O[3]
.sym 79233 soc.spimemio_cfgreg_do[22]
.sym 79234 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79237 soc.spimemio.xfer.xfer_ddr
.sym 79239 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79241 soc.spimemio.din_tag[0]
.sym 79243 iomem_wdata[1]
.sym 79244 soc.spimemio.state[5]
.sym 79245 soc.spimemio.din_tag[2]
.sym 79251 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79253 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79257 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 79259 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 79262 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 79263 soc.spimemio.xfer.xfer_dspi
.sym 79265 soc.spimemio.xfer.xfer_tag[2]
.sym 79268 soc.spimemio.state[5]
.sym 79270 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 79275 soc.spimemio.state[11]
.sym 79276 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79277 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 79278 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 79279 soc.spimemio.state[8]
.sym 79280 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 79282 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 79284 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79285 soc.spimemio.state[5]
.sym 79286 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 79287 soc.spimemio.state[11]
.sym 79290 soc.spimemio.state[8]
.sym 79291 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79292 soc.spimemio.state[5]
.sym 79293 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 79296 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 79298 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 79299 soc.spimemio.state[11]
.sym 79302 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 79304 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 79305 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 79309 soc.spimemio.xfer.xfer_tag[2]
.sym 79314 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 79315 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 79317 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 79320 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 79322 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79326 soc.spimemio.xfer.xfer_dspi
.sym 79327 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79329 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79331 clk$SB_IO_IN_$glb_clk
.sym 79333 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 79334 soc.spimemio.din_valid_SB_LUT4_I3_1_O[2]
.sym 79335 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 79336 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 79337 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79338 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 79339 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79340 soc.spimemio.dout_tag[0]
.sym 79344 gpio_SB_DFFESR_Q_E
.sym 79345 soc.spimemio.din_data[1]
.sym 79346 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79348 soc.spimemio.din_data[3]
.sym 79349 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 79350 iomem_addr[14]
.sym 79351 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79353 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 79354 iomem_addr[15]
.sym 79357 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 79359 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 79360 soc.spimemio.din_ddr
.sym 79362 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79364 iomem_wdata[24]
.sym 79365 flash_clk_SB_LUT4_I0_O[3]
.sym 79366 soc.spimemio.din_rd
.sym 79367 soc.spimemio.din_qspi
.sym 79374 soc.spimemio.din_qspi
.sym 79376 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 79378 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79382 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79384 soc.spimemio.din_ddr
.sym 79393 soc.spimemio.din_tag[1]
.sym 79394 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79400 soc.spimemio.xfer.obuffer[0]
.sym 79401 soc.spimemio.din_tag[0]
.sym 79405 soc.spimemio.din_tag[2]
.sym 79409 soc.spimemio.din_qspi
.sym 79416 soc.spimemio.din_tag[0]
.sym 79425 soc.spimemio.din_tag[1]
.sym 79433 soc.spimemio.din_qspi
.sym 79434 soc.spimemio.din_ddr
.sym 79437 soc.spimemio.xfer.obuffer[0]
.sym 79438 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79439 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79445 soc.spimemio.din_tag[2]
.sym 79449 soc.spimemio.din_ddr
.sym 79450 soc.spimemio.din_qspi
.sym 79453 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 79454 clk$SB_IO_IN_$glb_clk
.sym 79455 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79456 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O[1]
.sym 79457 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0[0]
.sym 79458 soc.spimemio.xfer.xfer_rd
.sym 79460 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O[0]
.sym 79463 flash_io3_oe_SB_LUT4_O_I3[2]
.sym 79468 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79469 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79471 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79473 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 79477 $PACKER_GND_NET
.sym 79478 soc.spimemio.xfer.xfer_dspi
.sym 79483 flash_io3_oe
.sym 79488 iomem_addr[16]
.sym 79491 iomem_wstrb[0]
.sym 79500 soc.spimemio.dout_data[1]
.sym 79509 soc.spimemio.dout_data[2]
.sym 79524 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 79533 soc.spimemio.dout_data[1]
.sym 79562 soc.spimemio.dout_data[2]
.sym 79576 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 79577 clk$SB_IO_IN_$glb_clk
.sym 79579 flash_io0_oe
.sym 79580 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79585 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79586 flash_io1_oe
.sym 79593 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 79594 soc.spimemio.dout_data[1]
.sym 79596 soc.spimemio.dout_data[3]
.sym 79597 flash_clk$SB_IO_OUT
.sym 79598 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79604 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79607 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 79608 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79614 iomem_wdata[20]
.sym 79624 iomem_wdata[9]
.sym 79625 soc.spimemio.config_oe[3]
.sym 79627 flash_io3_oe_SB_LUT4_O_I3[2]
.sym 79628 flash_io3_oe_SB_LUT4_O_I3[1]
.sym 79631 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79638 iomem_wdata[11]
.sym 79642 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79643 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 79646 soc.spimemio.softreset
.sym 79647 iomem_wdata[8]
.sym 79650 iomem_wdata[10]
.sym 79656 iomem_wdata[10]
.sym 79659 flash_io3_oe_SB_LUT4_O_I3[1]
.sym 79660 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79661 flash_io3_oe_SB_LUT4_O_I3[2]
.sym 79665 iomem_wdata[9]
.sym 79672 iomem_wdata[8]
.sym 79686 iomem_wdata[11]
.sym 79690 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 79692 soc.spimemio.softreset
.sym 79695 flash_io3_oe_SB_LUT4_O_I3[2]
.sym 79697 soc.spimemio.config_oe[3]
.sym 79698 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79699 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79700 clk$SB_IO_IN_$glb_clk
.sym 79701 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79704 soc.spimemio.softreset
.sym 79705 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 79712 soc.simpleuart_reg_div_do[10]
.sym 79714 soc.spimemio.xfer.xfer_dspi
.sym 79715 soc.spimemio.dout_data[2]
.sym 79716 iomem_wdata[27]
.sym 79717 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79718 iomem_addr[3]
.sym 79720 iomem_wdata[9]
.sym 79721 flash_io0_oe
.sym 79722 iomem_addr[13]
.sym 79723 soc.spimemio.dout_data[7]
.sym 79724 flash_csb$SB_IO_OUT
.sym 79726 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 79728 soc.simpleuart_reg_div_do[8]
.sym 79730 iomem_wdata[1]
.sym 79732 flash_csb_SB_LUT4_I3_I0[2]
.sym 79734 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 79735 flash_csb_SB_LUT4_I3_O[1]
.sym 79736 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 79745 flash_csb_SB_LUT4_I3_I0[2]
.sym 79749 iomem_wdata[12]
.sym 79750 flash_io1_oe
.sym 79754 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 79758 iomem_wdata[11]
.sym 79760 iomem_wdata[14]
.sym 79765 iomem_wdata[9]
.sym 79770 iomem_wdata[10]
.sym 79772 iomem_wdata[8]
.sym 79778 iomem_wdata[11]
.sym 79783 iomem_wdata[12]
.sym 79788 iomem_wdata[9]
.sym 79795 iomem_wdata[10]
.sym 79803 iomem_wdata[14]
.sym 79809 iomem_wdata[8]
.sym 79818 flash_io1_oe
.sym 79819 flash_csb_SB_LUT4_I3_I0[2]
.sym 79822 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 79823 clk$SB_IO_IN_$glb_clk
.sym 79824 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79825 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 79826 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 79827 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 79828 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 79829 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 79830 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 79831 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 79832 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 79837 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 79838 soc.spimemio.dout_data[2]
.sym 79841 flash_csb_SB_LUT4_I3_I0[2]
.sym 79849 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 79850 soc.simpleuart_reg_div_do[9]
.sym 79852 soc.simpleuart_reg_div_do[10]
.sym 79854 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 79855 iomem_wstrb[3]
.sym 79856 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 79857 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 79858 iomem_wdata[8]
.sym 79859 soc.simpleuart_reg_div_do[6]
.sym 79860 iomem_wdata[24]
.sym 79868 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 79871 iomem_wdata[4]
.sym 79879 iomem_wdata[2]
.sym 79890 iomem_wdata[1]
.sym 79891 iomem_wdata[6]
.sym 79893 iomem_wdata[5]
.sym 79906 iomem_wdata[6]
.sym 79913 iomem_wdata[5]
.sym 79919 iomem_wdata[1]
.sym 79931 iomem_wdata[4]
.sym 79935 iomem_wdata[2]
.sym 79945 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 79946 clk$SB_IO_IN_$glb_clk
.sym 79947 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79948 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 79949 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 79950 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 79951 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 79952 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 79953 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 79954 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[14]
.sym 79955 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[15]
.sym 79959 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 79961 soc.simpleuart.recv_divcnt[2]
.sym 79962 soc.simpleuart_reg_div_do[4]
.sym 79964 soc.simpleuart_reg_div_do[6]
.sym 79966 flash_csb_SB_LUT4_I3_O[1]
.sym 79967 soc.simpleuart.recv_divcnt[4]
.sym 79968 iomem_wdata[27]
.sym 79969 soc.simpleuart.recv_divcnt[5]
.sym 79971 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_3_I3[2]
.sym 79976 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 79983 soc.simpleuart.recv_divcnt[25]
.sym 79989 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 79990 soc.simpleuart.recv_divcnt[3]
.sym 79992 soc.simpleuart.recv_divcnt[6]
.sym 79993 iomem_wdata[0]
.sym 79994 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 79995 soc.simpleuart_reg_div_do[2]
.sym 79996 soc.simpleuart.recv_divcnt[2]
.sym 79998 soc.simpleuart_reg_div_do[6]
.sym 79999 flash_csb_SB_LUT4_I3_O[1]
.sym 80000 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 80002 soc.simpleuart_reg_div_do[4]
.sym 80003 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 80005 soc.simpleuart_reg_div_do[3]
.sym 80006 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 80010 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 80011 soc.simpleuart_reg_div_do[0]
.sym 80014 iomem_wdata[7]
.sym 80015 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 80016 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 80018 soc.simpleuart.recv_divcnt[5]
.sym 80019 soc.simpleuart.recv_divcnt[4]
.sym 80020 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 80022 soc.simpleuart_reg_div_do[6]
.sym 80023 soc.simpleuart.recv_divcnt[3]
.sym 80024 soc.simpleuart_reg_div_do[3]
.sym 80025 soc.simpleuart.recv_divcnt[6]
.sym 80028 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 80030 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 80031 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 80034 soc.simpleuart_reg_div_do[0]
.sym 80035 soc.simpleuart.recv_divcnt[2]
.sym 80036 soc.simpleuart_reg_div_do[2]
.sym 80037 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 80040 flash_csb_SB_LUT4_I3_O[1]
.sym 80041 soc.simpleuart_reg_div_do[4]
.sym 80042 soc.simpleuart.recv_divcnt[4]
.sym 80043 soc.simpleuart.recv_divcnt[5]
.sym 80046 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 80047 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 80048 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 80049 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 80052 flash_csb_SB_LUT4_I3_O[1]
.sym 80053 soc.simpleuart.recv_divcnt[5]
.sym 80054 soc.simpleuart.recv_divcnt[4]
.sym 80055 soc.simpleuart_reg_div_do[4]
.sym 80058 iomem_wdata[0]
.sym 80065 iomem_wdata[7]
.sym 80068 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 80069 clk$SB_IO_IN_$glb_clk
.sym 80070 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80071 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 80072 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 80073 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 80074 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 80075 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 80076 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 80077 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 80078 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 80081 soc.mem_rdata[31]
.sym 80084 soc.simpleuart.recv_divcnt[10]
.sym 80085 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 80088 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 80089 iomem_wdata[0]
.sym 80090 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 80091 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 80092 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 80093 soc.simpleuart_reg_div_do[8]
.sym 80094 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 80095 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 80096 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 80097 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 80098 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 80100 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 80101 flash_io0_do_SB_LUT4_O_I2[2]
.sym 80103 iomem_wdata[28]
.sym 80104 soc.simpleuart.recv_divcnt[5]
.sym 80105 soc.simpleuart_reg_div_do[18]
.sym 80106 iomem_wdata[20]
.sym 80112 soc.simpleuart.recv_divcnt[8]
.sym 80113 soc.simpleuart.recv_divcnt[22]
.sym 80115 soc.simpleuart_reg_div_do[22]
.sym 80116 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 80117 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 80119 soc.simpleuart_reg_div_do[8]
.sym 80120 soc.simpleuart_reg_div_do[9]
.sym 80124 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 80125 soc.simpleuart.recv_divcnt[9]
.sym 80126 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 80127 soc.simpleuart.recv_divcnt[21]
.sym 80128 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 80131 iomem_wdata[21]
.sym 80137 soc.simpleuart_reg_div_do[21]
.sym 80139 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 80140 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 80143 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 80145 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 80146 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 80148 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 80153 iomem_wdata[21]
.sym 80169 soc.simpleuart.recv_divcnt[9]
.sym 80170 soc.simpleuart_reg_div_do[8]
.sym 80171 soc.simpleuart.recv_divcnt[8]
.sym 80172 soc.simpleuart_reg_div_do[9]
.sym 80181 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 80182 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 80183 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 80184 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 80187 soc.simpleuart_reg_div_do[22]
.sym 80188 soc.simpleuart_reg_div_do[21]
.sym 80189 soc.simpleuart.recv_divcnt[22]
.sym 80190 soc.simpleuart.recv_divcnt[21]
.sym 80191 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 80192 clk$SB_IO_IN_$glb_clk
.sym 80193 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80194 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[24]
.sym 80195 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[25]
.sym 80196 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[26]
.sym 80197 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[27]
.sym 80198 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[28]
.sym 80199 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[29]
.sym 80200 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 80201 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[31]
.sym 80207 soc.simpleuart.recv_divcnt[18]
.sym 80209 soc.simpleuart.recv_divcnt[23]
.sym 80211 soc.simpleuart.recv_divcnt[19]
.sym 80212 soc.simpleuart.recv_divcnt[21]
.sym 80213 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 80215 soc.simpleuart.recv_divcnt[21]
.sym 80217 soc.simpleuart.recv_divcnt[22]
.sym 80218 soc.simpleuart_reg_div_do[27]
.sym 80221 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 80222 iomem_wdata[1]
.sym 80223 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 80225 flash_csb_SB_LUT4_I3_I0[2]
.sym 80227 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 80229 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 80235 soc.simpleuart_reg_div_do[18]
.sym 80236 soc.simpleuart_reg_div_do[29]
.sym 80237 soc.simpleuart_reg_div_do[21]
.sym 80238 soc.simpleuart.recv_divcnt[31]
.sym 80241 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 80242 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 80243 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 80244 soc.simpleuart.recv_divcnt[26]
.sym 80245 soc.simpleuart_reg_div_do[25]
.sym 80246 soc.simpleuart_reg_div_do[31]
.sym 80247 soc.simpleuart.recv_divcnt[18]
.sym 80248 iomem_wdata[22]
.sym 80249 soc.simpleuart_reg_div_do[26]
.sym 80250 soc.simpleuart.recv_divcnt[29]
.sym 80251 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 80253 soc.simpleuart.recv_divcnt[25]
.sym 80254 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 80255 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 80257 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 80258 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 80259 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 80260 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 80261 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 80262 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 80263 soc.simpleuart.recv_divcnt[21]
.sym 80264 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 80265 soc.simpleuart_reg_div_do[10]
.sym 80266 soc.simpleuart.recv_divcnt[10]
.sym 80268 soc.simpleuart.recv_divcnt[10]
.sym 80269 soc.simpleuart_reg_div_do[29]
.sym 80270 soc.simpleuart.recv_divcnt[29]
.sym 80271 soc.simpleuart_reg_div_do[10]
.sym 80274 soc.simpleuart_reg_div_do[25]
.sym 80275 soc.simpleuart_reg_div_do[18]
.sym 80276 soc.simpleuart.recv_divcnt[18]
.sym 80277 soc.simpleuart.recv_divcnt[25]
.sym 80280 soc.simpleuart.recv_divcnt[26]
.sym 80281 soc.simpleuart.recv_divcnt[31]
.sym 80282 soc.simpleuart_reg_div_do[31]
.sym 80283 soc.simpleuart_reg_div_do[26]
.sym 80286 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 80287 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 80288 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 80289 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 80292 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 80293 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 80294 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 80295 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 80298 soc.simpleuart.recv_divcnt[21]
.sym 80299 soc.simpleuart_reg_div_do[21]
.sym 80306 iomem_wdata[22]
.sym 80310 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 80311 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 80312 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 80313 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 80314 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 80315 clk$SB_IO_IN_$glb_clk
.sym 80316 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80317 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 80318 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 80319 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 80320 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 80321 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 80322 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 80323 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 80324 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 80327 soc.mem_rdata[20]
.sym 80330 soc.simpleuart.recv_divcnt[26]
.sym 80332 soc.simpleuart.recv_divcnt[31]
.sym 80334 soc.simpleuart.recv_divcnt[27]
.sym 80338 soc.simpleuart.recv_divcnt[29]
.sym 80340 soc.simpleuart.recv_divcnt[30]
.sym 80341 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 80343 iomem_wdata[25]
.sym 80345 ser_rx_SB_LUT4_I1_I2[0]
.sym 80346 iomem_wstrb[3]
.sym 80347 iomem_wdata[24]
.sym 80348 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 80349 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 80350 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 80362 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 80365 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 80366 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 80369 iomem_wdata[25]
.sym 80371 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 80373 flash_io0_do_SB_LUT4_O_I2[2]
.sym 80375 iomem_wdata[28]
.sym 80376 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 80378 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 80379 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 80381 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 80382 iomem_wdata[31]
.sym 80385 flash_csb_SB_LUT4_I3_I0[2]
.sym 80387 iomem_wdata[29]
.sym 80388 iomem_wdata[26]
.sym 80389 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 80391 flash_io0_do_SB_LUT4_O_I2[2]
.sym 80393 flash_csb_SB_LUT4_I3_I0[2]
.sym 80400 iomem_wdata[29]
.sym 80405 iomem_wdata[25]
.sym 80411 iomem_wdata[31]
.sym 80415 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 80416 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 80417 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 80418 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 80423 iomem_wdata[28]
.sym 80428 iomem_wdata[26]
.sym 80433 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 80434 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 80435 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 80436 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 80437 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 80438 clk$SB_IO_IN_$glb_clk
.sym 80439 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80440 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 80441 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 80442 gpio[30]
.sym 80443 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 80444 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 80445 gpio[26]
.sym 80446 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 80447 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 80452 soc.spimemio.dout_data[4]
.sym 80453 soc.simpleuart_reg_div_do[21]
.sym 80454 soc.simpleuart_reg_div_do[28]
.sym 80455 soc.simpleuart.recv_divcnt[17]
.sym 80456 soc.simpleuart_reg_div_do[29]
.sym 80457 soc.simpleuart.recv_divcnt[27]
.sym 80458 soc.simpleuart.recv_divcnt[24]
.sym 80459 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 80460 soc.simpleuart_reg_div_do[31]
.sym 80461 soc.simpleuart.recv_divcnt[23]
.sym 80462 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 80465 soc.simpleuart.recv_divcnt[28]
.sym 80466 soc.mem_rdata[24]
.sym 80467 soc.mem_rdata[31]
.sym 80468 gpio_SB_DFFESR_Q_28_E
.sym 80470 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 80473 iomem_wdata[29]
.sym 80475 soc.mem_rdata[26]
.sym 80481 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 80483 soc.spimem_rdata[20]
.sym 80484 soc.spimemio.dout_data[2]
.sym 80487 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80488 soc.spimemio.buffer[20]
.sym 80489 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[1]
.sym 80490 soc.spimemio.dout_data[6]
.sym 80492 soc.simpleuart_reg_div_do[31]
.sym 80493 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80494 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80495 flash_csb_SB_LUT4_I3_O[0]
.sym 80496 flash_clk_SB_LUT4_I0_O[3]
.sym 80499 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 80502 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 80505 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[2]
.sym 80508 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_3_I3[2]
.sym 80514 soc.simpleuart_reg_div_do[31]
.sym 80517 flash_csb_SB_LUT4_I3_O[0]
.sym 80522 soc.spimemio.dout_data[2]
.sym 80529 soc.spimemio.buffer[20]
.sym 80532 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 80533 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_3_I3[2]
.sym 80534 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80539 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 80540 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 80541 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80544 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 80545 soc.spimem_rdata[20]
.sym 80546 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80547 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80550 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 80551 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[2]
.sym 80552 flash_clk_SB_LUT4_I0_O[3]
.sym 80553 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[1]
.sym 80559 soc.spimemio.dout_data[6]
.sym 80560 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 80561 clk$SB_IO_IN_$glb_clk
.sym 80563 gpio_SB_DFFESR_Q_28_E
.sym 80564 iomem_rdata[21]
.sym 80565 iomem_rdata[27]
.sym 80567 iomem_rdata[26]
.sym 80568 soc.cpu.mem_rdata_SB_LUT4_O_I0[3]
.sym 80569 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[3]
.sym 80570 soc.mem_rdata[24]
.sym 80574 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 80575 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 80576 soc.simpleuart_reg_div_do[24]
.sym 80577 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I3[3]
.sym 80580 soc.spimemio.dout_data[2]
.sym 80581 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80582 soc.simpleuart_reg_div_do[30]
.sym 80583 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_3_I3[2]
.sym 80584 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 80585 soc.simpleuart_reg_div_do[17]
.sym 80586 soc.spimemio.dout_data[6]
.sym 80588 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 80589 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 80592 gpio_SB_DFFESR_Q_E
.sym 80593 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 80594 soc.mem_rdata[24]
.sym 80595 iomem_wdata[28]
.sym 80596 gpio_SB_DFFESR_Q_28_E
.sym 80597 soc.simpleuart.recv_pattern[7]
.sym 80598 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 80605 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 80606 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80607 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 80608 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 80609 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 80610 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 80611 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 80612 flash_csb_SB_LUT4_I3_I0[2]
.sym 80613 soc.spimem_rdata[26]
.sym 80615 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[1]
.sym 80617 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 80618 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[3]
.sym 80619 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80620 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 80623 flash_clk_SB_LUT4_I0_O[3]
.sym 80624 flash_csb_SB_LUT4_I3_O[0]
.sym 80625 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 80626 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 80627 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[2]
.sym 80631 gpio_SB_DFFESR_Q_E
.sym 80632 iomem_rdata[26]
.sym 80633 iomem_wdata[21]
.sym 80634 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[3]
.sym 80635 iomem_wdata[23]
.sym 80639 iomem_wdata[23]
.sym 80643 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 80644 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 80645 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 80646 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 80651 iomem_wdata[21]
.sym 80655 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 80656 soc.spimem_rdata[26]
.sym 80657 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[3]
.sym 80658 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80661 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 80662 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 80663 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 80664 flash_csb_SB_LUT4_I3_I0[2]
.sym 80668 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80669 flash_clk_SB_LUT4_I0_O[3]
.sym 80670 flash_csb_SB_LUT4_I3_O[0]
.sym 80673 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80674 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 80675 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80676 iomem_rdata[26]
.sym 80679 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[2]
.sym 80680 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 80681 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[3]
.sym 80682 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[1]
.sym 80683 gpio_SB_DFFESR_Q_E
.sym 80684 clk$SB_IO_IN_$glb_clk
.sym 80685 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80686 soc.spimem_rdata[29]
.sym 80687 soc.spimem_rdata[24]
.sym 80692 soc.spimem_rdata[25]
.sym 80693 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 80696 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 80698 iomem_wdata[6]
.sym 80699 iomem_rdata[24]
.sym 80700 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 80702 soc.mem_rdata[20]
.sym 80705 gpio_SB_DFFESR_Q_28_E
.sym 80709 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 80711 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 80713 soc.mem_rdata[26]
.sym 80715 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80716 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 80717 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 80718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 80719 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 80721 soc.mem_rdata[31]
.sym 80727 gpio[23]
.sym 80731 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80735 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 80736 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 80753 gpio[22]
.sym 80754 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 80755 gpio[20]
.sym 80756 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 80757 iomem_rdata[20]
.sym 80760 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 80762 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 80763 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 80768 gpio[22]
.sym 80778 iomem_rdata[20]
.sym 80781 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80791 gpio[23]
.sym 80797 gpio[20]
.sym 80806 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 80807 clk$SB_IO_IN_$glb_clk
.sym 80810 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[3]
.sym 80811 gpio[22]
.sym 80812 gpio[16]
.sym 80813 gpio[20]
.sym 80814 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 80815 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[3]
.sym 80816 soc.mem_rdata[29]
.sym 80822 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 80823 soc.spimemio.dout_data[0]
.sym 80824 soc.spimemio.dout_data[1]
.sym 80825 iomem_rdata[22]
.sym 80826 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 80827 iomem_wdata[0]
.sym 80828 soc.spimemio.dout_data[5]
.sym 80831 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 80833 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 80835 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 80837 ser_rx_SB_LUT4_I1_I2[0]
.sym 80838 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 80839 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 80841 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 80843 soc.mem_rdata[28]
.sym 80850 iomem_rdata[28]
.sym 80854 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 80856 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 80862 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[1]
.sym 80864 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[0]
.sym 80868 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 80871 soc.cpu.mem_state[0]
.sym 80873 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 80875 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80876 ser_rx$SB_IO_IN
.sym 80878 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 80881 soc.cpu.mem_state[1]
.sym 80883 soc.cpu.mem_state[1]
.sym 80884 soc.cpu.mem_state[0]
.sym 80885 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 80886 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 80889 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[1]
.sym 80891 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[0]
.sym 80895 soc.cpu.mem_state[1]
.sym 80896 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 80897 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 80898 soc.cpu.mem_state[0]
.sym 80907 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80909 iomem_rdata[28]
.sym 80915 ser_rx$SB_IO_IN
.sym 80921 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 80929 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 80930 clk$SB_IO_IN_$glb_clk
.sym 80931 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80932 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 80933 soc.mem_rdata[25]
.sym 80935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 80936 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 80937 soc.cpu.mem_state[0]
.sym 80938 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 80939 soc.cpu.mem_state[1]
.sym 80945 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 80949 soc.mem_rdata[29]
.sym 80953 iomem_wdata[20]
.sym 80954 iomem_rdata[28]
.sym 80956 soc.mem_rdata[26]
.sym 80957 soc.mem_rdata[19]
.sym 80959 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 80960 soc.mem_rdata[31]
.sym 80961 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 80962 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 80964 soc.mem_rdata[22]
.sym 80966 soc.mem_rdata[29]
.sym 80967 soc.mem_rdata[25]
.sym 80974 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 80975 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 80977 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 80979 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 80982 soc.mem_rdata[23]
.sym 80983 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 80984 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 80985 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[1]
.sym 80986 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 80987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 80990 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 80993 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 80994 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 80995 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 80996 soc.cpu.mem_state[1]
.sym 80997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 80998 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[0]
.sym 80999 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 81001 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81002 soc.cpu.mem_state[0]
.sym 81004 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 81008 soc.mem_rdata[23]
.sym 81013 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81014 soc.cpu.mem_state[1]
.sym 81015 soc.cpu.mem_state[0]
.sym 81018 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 81019 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 81020 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 81021 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81024 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[1]
.sym 81025 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81026 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 81027 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[0]
.sym 81031 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 81033 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 81036 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 81037 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 81038 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 81039 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 81042 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 81043 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81044 soc.cpu.mem_state[0]
.sym 81045 soc.cpu.mem_state[1]
.sym 81048 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 81049 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 81051 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81052 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81053 clk$SB_IO_IN_$glb_clk
.sym 81055 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81056 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 81057 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1[0]
.sym 81058 soc.cpu.mem_16bit_buffer[12]
.sym 81059 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81060 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 81061 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 81062 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81068 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 81069 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81071 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 81072 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81074 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 81080 soc.cpu.mem_16bit_buffer[1]
.sym 81081 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81085 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 81086 iomem_wdata[28]
.sym 81087 soc.mem_rdata[24]
.sym 81089 soc.cpu.mem_state[1]
.sym 81096 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 81097 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81098 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81100 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81102 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81104 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 81105 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 81106 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81108 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 81111 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 81113 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 81114 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 81115 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81116 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81117 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81118 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81119 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 81120 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 81122 soc.mem_rdata[20]
.sym 81123 soc.cpu.mem_rdata_q[9]
.sym 81124 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81125 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81129 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 81130 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 81131 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81132 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 81135 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 81136 soc.cpu.mem_rdata_q[9]
.sym 81137 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81138 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81144 soc.mem_rdata[20]
.sym 81147 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81150 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81153 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 81154 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 81155 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 81159 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81160 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 81161 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81162 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81165 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 81166 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81167 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81168 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81171 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 81172 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81173 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 81175 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81176 clk$SB_IO_IN_$glb_clk
.sym 81178 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 81179 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 81180 soc.cpu.mem_16bit_buffer[8]
.sym 81181 soc.cpu.mem_16bit_buffer[0]
.sym 81182 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 81183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 81184 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 81185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 81192 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 81194 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81198 iomem_wdata[30]
.sym 81201 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 81202 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 81203 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 81204 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 81205 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 81206 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81207 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 81209 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 81210 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 81211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 81212 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 81213 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 81227 soc.mem_rdata[19]
.sym 81230 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81231 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 81232 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81233 soc.mem_rdata[18]
.sym 81234 soc.mem_rdata[26]
.sym 81235 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81236 soc.mem_rdata[22]
.sym 81238 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81239 soc.mem_rdata[21]
.sym 81240 soc.mem_rdata[31]
.sym 81241 soc.mem_rdata[27]
.sym 81247 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 81249 soc.mem_rdata[17]
.sym 81252 soc.mem_rdata[26]
.sym 81253 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 81254 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81255 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81258 soc.mem_rdata[19]
.sym 81264 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81265 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 81266 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81267 soc.mem_rdata[31]
.sym 81273 soc.mem_rdata[21]
.sym 81279 soc.mem_rdata[22]
.sym 81284 soc.mem_rdata[18]
.sym 81289 soc.mem_rdata[17]
.sym 81295 soc.mem_rdata[27]
.sym 81298 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81299 clk$SB_IO_IN_$glb_clk
.sym 81301 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 81303 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81304 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81305 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 81307 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 81308 soc.cpu.decoded_imm_j[5]
.sym 81317 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 81322 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 81325 soc.cpu.mem_16bit_buffer[8]
.sym 81327 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 81328 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81330 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 81331 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81332 soc.cpu.decoded_imm_j[5]
.sym 81333 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 81334 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81335 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 81336 soc.cpu.instr_jal
.sym 81342 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 81343 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 81344 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81345 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 81347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 81349 soc.mem_rdata[30]
.sym 81350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 81351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 81352 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81353 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81356 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81358 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81359 soc.mem_rdata[24]
.sym 81360 soc.mem_rdata[31]
.sym 81361 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 81364 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 81366 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81368 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 81370 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 81372 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 81375 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81376 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81377 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81378 soc.mem_rdata[30]
.sym 81381 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81382 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81383 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81384 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 81387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 81388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 81389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 81390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 81393 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 81395 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81399 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81400 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 81401 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81402 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 81405 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 81406 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81407 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81408 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81411 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 81412 soc.mem_rdata[24]
.sym 81413 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81414 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81417 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81418 soc.mem_rdata[31]
.sym 81419 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 81420 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81424 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 81425 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81426 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 81427 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 81428 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81429 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 81430 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 81431 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 81435 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 81439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 81441 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81442 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81444 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 81446 soc.cpu.mem_rdata_latched[2]
.sym 81447 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 81449 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81450 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81451 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 81452 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81453 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 81456 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 81458 soc.cpu.decoded_imm_j[5]
.sym 81459 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 81465 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 81466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 81467 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81468 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81470 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 81471 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O[0]
.sym 81473 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81474 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 81475 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81476 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 81477 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O[1]
.sym 81479 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 81480 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 81482 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 81483 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 81485 soc.cpu.mem_16bit_buffer[8]
.sym 81487 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 81488 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81490 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81491 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 81492 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 81493 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81494 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 81496 soc.cpu.mem_rdata_latched[1]
.sym 81499 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81500 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 81501 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 81505 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 81506 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81507 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 81510 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 81511 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81513 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 81516 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81517 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 81518 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 81519 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 81523 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 81524 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81525 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 81529 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O[0]
.sym 81530 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O[1]
.sym 81531 soc.cpu.mem_16bit_buffer[8]
.sym 81535 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81536 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 81537 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81540 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81541 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81542 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81543 soc.cpu.mem_rdata_latched[1]
.sym 81544 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 81545 clk$SB_IO_IN_$glb_clk
.sym 81547 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81548 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 81549 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 81550 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 81551 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 81552 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 81553 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 81554 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 81559 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 81562 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 81564 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81565 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 81567 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 81568 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81570 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 81571 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 81572 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81574 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 81575 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81576 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81578 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 81579 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 81580 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 81581 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 81588 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 81589 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81590 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 81592 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81593 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81595 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 81597 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 81598 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81599 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 81603 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81606 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81607 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 81609 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 81612 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81613 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 81614 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 81616 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 81617 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 81621 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 81622 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81627 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 81628 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 81634 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81635 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 81640 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81642 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 81645 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 81646 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 81647 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81648 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 81651 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81652 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 81653 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 81654 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 81657 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81658 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81659 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81660 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 81663 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81664 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81666 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 81668 clk$SB_IO_IN_$glb_clk
.sym 81670 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 81671 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[1]
.sym 81672 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81673 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 81674 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 81675 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 81676 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 81677 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 81688 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 81689 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 81691 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 81694 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 81695 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 81696 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 81697 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 81698 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 81699 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 81701 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 81702 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81703 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81704 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 81705 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 81711 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 81713 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 81715 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 81718 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 81719 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81721 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 81722 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81723 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 81726 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 81727 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 81729 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81730 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 81733 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 81736 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81737 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81745 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 81746 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81747 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81751 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 81753 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 81756 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81757 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 81763 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81764 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81765 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81768 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 81770 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 81774 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 81775 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 81776 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 81777 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 81781 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81782 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 81786 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 81787 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81788 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81789 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 81793 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 81794 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81795 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81796 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 81797 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81798 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 81799 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 81800 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 81806 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81809 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 81812 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 81814 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[1]
.sym 81817 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81818 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81819 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 81820 soc.cpu.instr_jal
.sym 81821 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 81822 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 81825 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 81826 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 81827 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81828 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81835 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 81836 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81837 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 81838 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 81839 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 81840 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 81842 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 81843 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 81844 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 81845 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 81846 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81848 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 81851 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81852 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81854 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81855 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 81857 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 81859 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 81860 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81861 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 81862 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81863 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 81868 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 81869 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 81870 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 81873 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81874 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 81875 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81876 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81880 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 81882 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81885 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 81886 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 81887 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 81888 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81891 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 81892 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81893 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 81894 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81897 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 81898 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 81899 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 81900 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 81905 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 81906 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81909 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 81910 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81912 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 81916 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 81917 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 81918 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 81919 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 81920 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 81921 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 81922 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[3]
.sym 81923 soc.cpu.mem_rdata_latched[0]
.sym 81928 $PACKER_GND_NET
.sym 81929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 81930 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 81932 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 81935 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 81936 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 81937 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81940 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81941 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 81942 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 81944 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 81947 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 81948 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 81949 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81958 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81959 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81960 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 81961 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81962 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 81963 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 81965 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 81966 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 81967 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81969 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 81970 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 81971 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 81972 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 81973 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 81974 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 81979 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[3]
.sym 81981 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 81982 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 81983 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 81990 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81991 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 81996 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 81997 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 81998 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81999 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82002 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 82003 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 82004 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82005 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 82008 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 82009 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82010 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 82011 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[3]
.sym 82014 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 82015 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 82016 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82017 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 82020 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 82021 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82022 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 82023 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 82026 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82027 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 82028 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 82029 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 82032 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 82033 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82034 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 82035 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 82037 clk$SB_IO_IN_$glb_clk
.sym 82039 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 82040 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 82041 soc.cpu.mem_rdata_q[9]
.sym 82042 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82043 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 82044 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 82045 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 82046 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 82054 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 82057 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 82059 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82060 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 82061 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82063 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 82065 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 82067 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 82070 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 82072 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 82080 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82081 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 82082 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 82083 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 82085 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 82087 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 82088 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82089 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82090 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 82091 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 82092 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 82093 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 82095 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82096 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 82097 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 82098 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 82102 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 82104 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 82105 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 82106 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 82107 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 82108 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 82110 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 82114 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 82116 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 82119 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 82121 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 82125 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 82126 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 82127 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82128 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 82131 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82132 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 82137 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 82138 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 82139 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 82140 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 82143 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 82144 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 82145 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 82146 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 82149 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82150 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82151 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82152 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 82155 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 82157 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 82158 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 82159 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 82160 clk$SB_IO_IN_$glb_clk
.sym 82162 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 82169 soc.cpu.instr_jal
.sym 82176 soc.cpu.instr_jalr
.sym 82177 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 82179 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 82182 soc.cpu.instr_auipc
.sym 82193 soc.cpu.instr_jal
.sym 82203 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82204 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 82205 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 82206 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82208 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 82209 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 82210 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 82211 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 82212 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 82215 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82216 soc.cpu.mem_rdata_latched[2]
.sym 82217 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 82218 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 82223 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 82224 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 82225 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 82226 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 82229 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82237 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 82238 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 82242 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 82244 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 82245 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 82248 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 82249 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 82250 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82251 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 82254 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 82256 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82261 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 82263 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 82267 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 82268 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82273 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 82274 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 82278 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82281 soc.cpu.mem_rdata_latched[2]
.sym 82282 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 82283 clk$SB_IO_IN_$glb_clk
.sym 82284 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 82301 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 82303 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 82305 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 82306 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 82319 soc.cpu.instr_jal
.sym 82754 flash_io1_do
.sym 82755 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[3]
.sym 82757 flash_io0_do
.sym 82758 flash_io0_do_SB_LUT4_O_I2[0]
.sym 82761 flash_io1_do_SB_LUT4_O_I2[0]
.sym 82786 iomem_wdata[26]
.sym 82787 soc.memory.rdata_0[28]
.sym 82788 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 82789 soc.memory.rdata_0[29]
.sym 82796 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 82798 soc.spimemio.xfer.obuffer[3]
.sym 82799 soc.spimemio.xfer.obuffer[4]
.sym 82801 soc.spimemio.xfer.obuffer[6]
.sym 82802 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82803 flash_io2_do_SB_LUT4_O_I2[1]
.sym 82804 iomem_wdata[2]
.sym 82806 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 82807 flash_io0_do_SB_LUT4_O_I2[2]
.sym 82809 flash_io3_do_SB_LUT4_O_I2[1]
.sym 82813 soc.spimemio.xfer.obuffer[2]
.sym 82815 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 82816 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82819 flash_io3_do_SB_LUT4_O_I2[0]
.sym 82820 iomem_wdata[3]
.sym 82823 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 82824 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82825 flash_io2_do_SB_LUT4_O_I2[0]
.sym 82830 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 82831 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 82835 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82836 soc.spimemio.xfer.obuffer[3]
.sym 82837 soc.spimemio.xfer.obuffer[6]
.sym 82838 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82841 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82842 soc.spimemio.xfer.obuffer[2]
.sym 82844 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 82847 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 82848 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82849 soc.spimemio.xfer.obuffer[4]
.sym 82850 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82853 flash_io3_do_SB_LUT4_O_I2[1]
.sym 82854 flash_io3_do_SB_LUT4_O_I2[0]
.sym 82855 flash_io0_do_SB_LUT4_O_I2[2]
.sym 82861 iomem_wdata[2]
.sym 82865 flash_io2_do_SB_LUT4_O_I2[0]
.sym 82867 flash_io0_do_SB_LUT4_O_I2[2]
.sym 82868 flash_io2_do_SB_LUT4_O_I2[1]
.sym 82873 iomem_wdata[3]
.sym 82875 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 82876 clk$SB_IO_IN_$glb_clk
.sym 82877 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 82882 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 82883 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 82884 soc.spimemio.xfer_io0_90
.sym 82885 flash_io0_do_SB_LUT4_O_I2[1]
.sym 82886 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 82887 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 82888 flash_io1_do_SB_LUT4_O_I2[1]
.sym 82889 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 82891 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 82892 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 82895 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_3_I3[2]
.sym 82897 soc.memory.rdata_0[27]
.sym 82902 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82903 soc.spimemio.xfer.xfer_ddr
.sym 82904 iomem_wdata[1]
.sym 82911 iomem_wdata[31]
.sym 82917 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 82923 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 82924 flash_io2_di
.sym 82925 soc.spimemio.xfer.obuffer[3]
.sym 82926 flash_io0_do_SB_LUT4_O_I2[2]
.sym 82930 iomem_addr[13]
.sym 82937 iomem_wdata[31]
.sym 82943 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 82944 iomem_addr[6]
.sym 82946 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 82948 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 82953 soc.spimemio.xfer.obuffer[2]
.sym 82962 soc.spimemio.xfer_io3_do
.sym 82963 soc.spimemio.xfer_io1_do
.sym 82965 soc.spimemio.xfer_io2_do
.sym 82971 soc.spimemio_cfgreg_do[22]
.sym 82973 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 82975 soc.spimemio.xfer_io3_90
.sym 82976 soc.spimemio.xfer.obuffer[3]
.sym 82977 soc.spimemio.xfer_io2_90
.sym 82979 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 82980 soc.spimemio.xfer.obuffer[6]
.sym 82984 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82986 soc.spimemio.xfer.obuffer[4]
.sym 82987 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82993 soc.spimemio.xfer_io3_do
.sym 83001 soc.spimemio.xfer_io1_do
.sym 83006 soc.spimemio.xfer_io2_do
.sym 83010 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83011 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 83013 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83016 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83017 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83018 soc.spimemio.xfer.obuffer[4]
.sym 83019 soc.spimemio.xfer.obuffer[3]
.sym 83022 soc.spimemio.xfer_io3_do
.sym 83024 soc.spimemio_cfgreg_do[22]
.sym 83025 soc.spimemio.xfer_io3_90
.sym 83028 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83029 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83031 soc.spimemio.xfer.obuffer[6]
.sym 83035 soc.spimemio.xfer_io2_do
.sym 83036 soc.spimemio_cfgreg_do[22]
.sym 83037 soc.spimemio.xfer_io2_90
.sym 83039 clk$SB_IO_IN_$glb_clk
.sym 83041 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 83042 soc.spimemio.xfer.obuffer[3]
.sym 83043 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 83044 soc.spimemio.xfer.next_fetch
.sym 83045 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 83046 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83047 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 83048 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 83052 gpio_SB_DFFESR_Q_28_E
.sym 83053 $PACKER_VCC_NET
.sym 83054 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 83055 flash_clk_SB_LUT4_I0_O[3]
.sym 83057 flash_clk_SB_LUT4_I0_O[3]
.sym 83058 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 83059 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83061 iomem_wdata[24]
.sym 83062 $PACKER_VCC_NET
.sym 83063 iomem_wdata[25]
.sym 83065 soc.spimemio.xfer.obuffer[2]
.sym 83066 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83068 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83069 iomem_wdata[19]
.sym 83070 iomem_wdata[30]
.sym 83071 soc.spimemio.din_valid
.sym 83074 iomem_wdata[19]
.sym 83082 soc.spimemio.xfer.dummy_count[1]
.sym 83083 soc.spimemio.din_rd
.sym 83084 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 83085 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 83087 soc.spimemio.din_data[1]
.sym 83088 soc.spimemio.din_data[3]
.sym 83089 soc.spimemio.xfer.dummy_count[2]
.sym 83090 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 83091 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 83092 soc.spimemio.xfer.dummy_count[3]
.sym 83093 soc.spimemio.din_rd
.sym 83094 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83095 soc.spimemio.xfer.dummy_count[0]
.sym 83096 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83097 soc.spimemio.din_valid_SB_LUT4_I3_1_O[2]
.sym 83098 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83100 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 83102 soc.spimemio.din_data[2]
.sym 83103 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83104 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83105 soc.spimemio.xfer.obuffer[1]
.sym 83108 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 83111 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 83113 soc.spimemio.din_data[0]
.sym 83115 soc.spimemio.din_valid_SB_LUT4_I3_1_O[2]
.sym 83116 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83117 soc.spimemio.din_rd
.sym 83118 soc.spimemio.din_data[1]
.sym 83127 soc.spimemio.din_data[3]
.sym 83128 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83129 soc.spimemio.din_rd
.sym 83130 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 83133 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83134 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 83135 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 83136 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83139 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83140 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83142 soc.spimemio.xfer.obuffer[1]
.sym 83145 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 83146 soc.spimemio.din_rd
.sym 83147 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83148 soc.spimemio.din_data[0]
.sym 83151 soc.spimemio.xfer.dummy_count[0]
.sym 83152 soc.spimemio.xfer.dummy_count[2]
.sym 83153 soc.spimemio.xfer.dummy_count[1]
.sym 83154 soc.spimemio.xfer.dummy_count[3]
.sym 83157 soc.spimemio.din_rd
.sym 83158 soc.spimemio.din_data[2]
.sym 83159 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83160 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 83161 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 83162 clk$SB_IO_IN_$glb_clk
.sym 83163 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 83165 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83166 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83167 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 83168 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 83169 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 83170 soc.spimemio.xfer.obuffer[2]
.sym 83171 soc.spimemio.xfer.obuffer[1]
.sym 83177 iomem_addr[5]
.sym 83180 iomem_addr[16]
.sym 83181 soc.spimemio.din_rd
.sym 83187 soc.spimemio.din_rd
.sym 83188 iomem_addr[9]
.sym 83189 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 83190 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 83192 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83194 iomem_addr[14]
.sym 83198 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 83205 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83206 soc.spimemio.xfer.obuffer[3]
.sym 83207 soc.spimemio.xfer.dummy_count[3]
.sym 83210 soc.spimemio.xfer.dummy_count[0]
.sym 83211 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83212 soc.spimemio.xfer.dummy_count[2]
.sym 83213 soc.spimemio.xfer.dummy_count[1]
.sym 83214 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 83216 soc.spimemio.xfer.xfer_tag[0]
.sym 83217 soc.spimemio.xfer.xfer_dspi
.sym 83220 soc.spimemio.xfer.xfer_ddr
.sym 83221 $PACKER_VCC_NET
.sym 83223 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83227 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83229 $PACKER_VCC_NET
.sym 83235 soc.spimemio.xfer.obuffer[2]
.sym 83237 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 83239 soc.spimemio.xfer.dummy_count[0]
.sym 83240 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83241 $PACKER_VCC_NET
.sym 83243 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 83245 $PACKER_VCC_NET
.sym 83246 soc.spimemio.xfer.dummy_count[1]
.sym 83247 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 83249 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 83251 soc.spimemio.xfer.dummy_count[2]
.sym 83252 $PACKER_VCC_NET
.sym 83253 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 83256 $PACKER_VCC_NET
.sym 83257 soc.spimemio.xfer.dummy_count[3]
.sym 83259 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 83262 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83263 soc.spimemio.xfer.obuffer[3]
.sym 83264 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83265 soc.spimemio.xfer.obuffer[2]
.sym 83269 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83271 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 83274 soc.spimemio.xfer.xfer_ddr
.sym 83275 soc.spimemio.xfer.xfer_dspi
.sym 83276 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83281 soc.spimemio.xfer.xfer_tag[0]
.sym 83285 clk$SB_IO_IN_$glb_clk
.sym 83289 soc.spimemio.xfer_csb
.sym 83290 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 83293 flash_clk$SB_IO_OUT
.sym 83300 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 83301 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 83302 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 83304 iomem_wdata[20]
.sym 83307 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 83308 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83312 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83313 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 83316 flash_io2_di
.sym 83320 iomem_wdata[2]
.sym 83322 iomem_wdata[5]
.sym 83329 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0[0]
.sym 83332 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83333 soc.spimemio.din_rd
.sym 83334 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83342 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83344 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83346 soc.spimemio.xfer.xfer_rd
.sym 83347 soc.spimemio.config_oe[0]
.sym 83352 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83355 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 83356 soc.spimemio.xfer.xfer_dspi
.sym 83357 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 83361 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83362 soc.spimemio.config_oe[0]
.sym 83363 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83364 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83367 soc.spimemio.xfer.xfer_dspi
.sym 83370 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83374 soc.spimemio.din_rd
.sym 83385 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83386 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0[0]
.sym 83387 soc.spimemio.xfer.xfer_rd
.sym 83388 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83403 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83404 soc.spimemio.xfer.xfer_rd
.sym 83405 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83406 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 83407 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 83408 clk$SB_IO_IN_$glb_clk
.sym 83409 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 83410 flash_csb$SB_IO_OUT
.sym 83411 soc.spimemio.config_csb
.sym 83412 soc.spimemio.config_clk
.sym 83413 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 83417 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 83421 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 83424 iomem_addr[9]
.sym 83425 $PACKER_GND_NET
.sym 83426 soc.spimemio.xfer.xfer_ddr
.sym 83428 iomem_addr[7]
.sym 83430 iomem_addr[2]
.sym 83432 iomem_addr[12]
.sym 83433 iomem_addr[8]
.sym 83435 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 83439 iomem_wdata[31]
.sym 83441 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 83442 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 83443 flash_csb$SB_IO_OUT
.sym 83444 soc.simpleuart.recv_divcnt[3]
.sym 83453 soc.spimemio.config_oe[1]
.sym 83455 iomem_wdata[31]
.sym 83458 iomem_wstrb[0]
.sym 83459 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O[1]
.sym 83462 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 83463 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O[0]
.sym 83469 flash_csb_SB_LUT4_I3_I0[2]
.sym 83470 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 83473 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83485 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O[1]
.sym 83487 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O[0]
.sym 83490 iomem_wstrb[0]
.sym 83491 flash_csb_SB_LUT4_I3_I0[2]
.sym 83492 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 83522 iomem_wdata[31]
.sym 83527 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83528 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O[0]
.sym 83529 soc.spimemio.config_oe[1]
.sym 83530 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 83531 clk$SB_IO_IN_$glb_clk
.sym 83532 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 83545 soc.spimemio.dout_data[6]
.sym 83546 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 83547 soc.spimemio.dout_data[5]
.sym 83549 soc.spimemio.dout_data[7]
.sym 83554 iomem_wstrb[3]
.sym 83555 soc.spimemio.dout_data[4]
.sym 83557 iomem_wdata[30]
.sym 83559 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 83563 soc.simpleuart_reg_div_do[3]
.sym 83567 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 83588 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83589 flash_csb_SB_LUT4_I3_I0[2]
.sym 83595 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 83596 ser_tx_SB_DFFESS_Q_S[0]
.sym 83600 iomem_wstrb[3]
.sym 83619 flash_csb_SB_LUT4_I3_I0[2]
.sym 83620 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83621 ser_tx_SB_DFFESS_Q_S[0]
.sym 83625 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 83627 iomem_wstrb[3]
.sym 83628 flash_csb_SB_LUT4_I3_I0[2]
.sym 83654 clk$SB_IO_IN_$glb_clk
.sym 83655 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 83657 soc.simpleuart_reg_div_do[3]
.sym 83659 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 83679 iomem_addr[11]
.sym 83682 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 83686 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 83687 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 83689 flash_csb_SB_LUT4_I3_O[0]
.sym 83697 soc.simpleuart.recv_divcnt[4]
.sym 83699 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 83701 soc.simpleuart.recv_divcnt[2]
.sym 83702 soc.simpleuart_reg_div_do[4]
.sym 83703 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 83704 soc.simpleuart_reg_div_do[6]
.sym 83706 flash_csb_SB_LUT4_I3_O[1]
.sym 83707 soc.simpleuart.recv_divcnt[5]
.sym 83708 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 83709 soc.simpleuart.recv_divcnt[6]
.sym 83711 soc.simpleuart_reg_div_do[2]
.sym 83714 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 83716 soc.simpleuart.recv_divcnt[3]
.sym 83717 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 83719 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 83720 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 83721 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 83722 soc.simpleuart_reg_div_do[3]
.sym 83723 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 83724 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 83725 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 83726 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 83727 soc.simpleuart_reg_div_do[0]
.sym 83728 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 83729 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 83731 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 83732 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 83733 soc.simpleuart_reg_div_do[0]
.sym 83735 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 83737 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 83738 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 83739 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 83741 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 83743 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 83744 soc.simpleuart.recv_divcnt[2]
.sym 83745 soc.simpleuart_reg_div_do[2]
.sym 83747 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 83749 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 83750 soc.simpleuart.recv_divcnt[3]
.sym 83751 soc.simpleuart_reg_div_do[3]
.sym 83753 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[4]
.sym 83755 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 83756 soc.simpleuart.recv_divcnt[4]
.sym 83757 soc.simpleuart_reg_div_do[4]
.sym 83759 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[5]
.sym 83761 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 83762 soc.simpleuart.recv_divcnt[5]
.sym 83763 flash_csb_SB_LUT4_I3_O[1]
.sym 83765 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[6]
.sym 83767 soc.simpleuart.recv_divcnt[6]
.sym 83768 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 83769 soc.simpleuart_reg_div_do[6]
.sym 83771 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[7]
.sym 83773 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 83774 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 83775 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 83779 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 83780 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 83781 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 83782 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 83783 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 83784 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 83785 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 83786 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 83793 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 83795 soc.simpleuart.recv_divcnt[5]
.sym 83796 iomem_wdata[26]
.sym 83797 soc.simpleuart.recv_divcnt[6]
.sym 83799 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 83803 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 83804 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 83806 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 83809 iomem_wdata[5]
.sym 83813 iomem_wdata[2]
.sym 83815 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[7]
.sym 83820 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 83821 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 83822 soc.simpleuart.recv_divcnt[9]
.sym 83823 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 83824 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 83825 soc.simpleuart_reg_div_do[8]
.sym 83826 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 83827 soc.simpleuart_reg_div_do[10]
.sym 83828 soc.simpleuart.recv_divcnt[8]
.sym 83829 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 83830 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 83832 soc.simpleuart.recv_divcnt[10]
.sym 83833 soc.simpleuart_reg_div_do[9]
.sym 83834 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 83835 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[15]
.sym 83836 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 83838 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 83839 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 83841 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 83845 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 83847 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 83848 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 83849 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 83850 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[14]
.sym 83852 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[8]
.sym 83854 soc.simpleuart.recv_divcnt[8]
.sym 83855 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 83856 soc.simpleuart_reg_div_do[8]
.sym 83858 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[9]
.sym 83860 soc.simpleuart.recv_divcnt[9]
.sym 83861 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 83862 soc.simpleuart_reg_div_do[9]
.sym 83864 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[10]
.sym 83866 soc.simpleuart.recv_divcnt[10]
.sym 83867 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 83868 soc.simpleuart_reg_div_do[10]
.sym 83870 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[11]
.sym 83872 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 83873 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 83874 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 83876 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[12]
.sym 83878 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 83879 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 83880 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 83882 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[13]
.sym 83884 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 83885 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 83886 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 83888 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[14]
.sym 83890 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[14]
.sym 83891 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 83892 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 83894 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[15]
.sym 83896 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[15]
.sym 83897 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 83898 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 83902 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 83903 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 83904 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 83905 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 83906 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 83907 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 83908 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 83909 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 83912 soc.mem_rdata[24]
.sym 83914 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 83916 soc.simpleuart.recv_divcnt[9]
.sym 83918 flash_csb_SB_LUT4_I3_O[1]
.sym 83919 soc.simpleuart_reg_div_do[8]
.sym 83921 iomem_addr[10]
.sym 83922 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 83924 soc.simpleuart.recv_divcnt[8]
.sym 83931 soc.simpleuart_reg_div_do[2]
.sym 83932 soc.simpleuart_reg_div_do[4]
.sym 83934 soc.simpleuart_reg_div_do[21]
.sym 83935 iomem_wdata[31]
.sym 83936 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 83937 soc.simpleuart_reg_div_do[6]
.sym 83938 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[15]
.sym 83943 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 83945 soc.simpleuart_reg_div_do[21]
.sym 83946 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 83947 soc.simpleuart.recv_divcnt[18]
.sym 83949 soc.simpleuart.recv_divcnt[19]
.sym 83951 soc.simpleuart.recv_divcnt[16]
.sym 83952 soc.simpleuart.recv_divcnt[21]
.sym 83953 soc.simpleuart.recv_divcnt[17]
.sym 83955 soc.simpleuart.recv_divcnt[22]
.sym 83957 soc.simpleuart.recv_divcnt[23]
.sym 83958 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 83959 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 83961 soc.simpleuart_reg_div_do[17]
.sym 83962 soc.simpleuart_reg_div_do[18]
.sym 83964 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 83965 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 83966 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 83967 soc.simpleuart_reg_div_do[16]
.sym 83968 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 83969 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 83970 soc.simpleuart_reg_div_do[19]
.sym 83971 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 83972 soc.simpleuart_reg_div_do[23]
.sym 83973 soc.simpleuart_reg_div_do[22]
.sym 83975 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[16]
.sym 83977 soc.simpleuart.recv_divcnt[16]
.sym 83978 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 83979 soc.simpleuart_reg_div_do[16]
.sym 83981 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[17]
.sym 83983 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 83984 soc.simpleuart.recv_divcnt[17]
.sym 83985 soc.simpleuart_reg_div_do[17]
.sym 83987 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[18]
.sym 83989 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 83990 soc.simpleuart.recv_divcnt[18]
.sym 83991 soc.simpleuart_reg_div_do[18]
.sym 83993 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[19]
.sym 83995 soc.simpleuart.recv_divcnt[19]
.sym 83996 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 83997 soc.simpleuart_reg_div_do[19]
.sym 83999 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[20]
.sym 84001 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 84002 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 84003 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 84005 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[21]
.sym 84007 soc.simpleuart.recv_divcnt[21]
.sym 84008 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 84009 soc.simpleuart_reg_div_do[21]
.sym 84011 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[22]
.sym 84013 soc.simpleuart.recv_divcnt[22]
.sym 84014 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 84015 soc.simpleuart_reg_div_do[22]
.sym 84017 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[23]
.sym 84019 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 84020 soc.simpleuart.recv_divcnt[23]
.sym 84021 soc.simpleuart_reg_div_do[23]
.sym 84025 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 84026 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 84027 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 84028 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 84029 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 84030 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 84031 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 84032 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 84039 soc.simpleuart.recv_divcnt[17]
.sym 84045 soc.simpleuart_reg_div_do[9]
.sym 84047 soc.simpleuart.recv_divcnt[16]
.sym 84050 soc.simpleuart_reg_div_do[17]
.sym 84051 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 84052 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 84053 soc.simpleuart_reg_div_do[27]
.sym 84054 soc.simpleuart_reg_div_do[16]
.sym 84055 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 84056 soc.simpleuart_reg_div_do[19]
.sym 84057 soc.simpleuart_reg_div_do[24]
.sym 84058 soc.simpleuart_reg_div_do[23]
.sym 84060 iomem_wdata[30]
.sym 84061 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[23]
.sym 84066 soc.simpleuart.recv_divcnt[28]
.sym 84067 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[25]
.sym 84068 soc.simpleuart.recv_divcnt[25]
.sym 84070 soc.simpleuart.recv_divcnt[26]
.sym 84072 soc.simpleuart.recv_divcnt[31]
.sym 84074 soc.simpleuart.recv_divcnt[24]
.sym 84076 soc.simpleuart.recv_divcnt[29]
.sym 84077 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[27]
.sym 84078 soc.simpleuart.recv_divcnt[30]
.sym 84079 soc.simpleuart_reg_div_do[27]
.sym 84080 soc.simpleuart.recv_divcnt[27]
.sym 84082 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[24]
.sym 84083 soc.simpleuart_reg_div_do[24]
.sym 84084 soc.simpleuart_reg_div_do[25]
.sym 84087 soc.simpleuart_reg_div_do[28]
.sym 84088 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 84089 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[31]
.sym 84090 soc.simpleuart_reg_div_do[30]
.sym 84091 soc.simpleuart_reg_div_do[29]
.sym 84092 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[26]
.sym 84093 soc.simpleuart_reg_div_do[31]
.sym 84094 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[28]
.sym 84095 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[29]
.sym 84096 soc.simpleuart_reg_div_do[26]
.sym 84098 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[24]
.sym 84100 soc.simpleuart.recv_divcnt[24]
.sym 84101 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[24]
.sym 84102 soc.simpleuart_reg_div_do[24]
.sym 84104 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[25]
.sym 84106 soc.simpleuart.recv_divcnt[25]
.sym 84107 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[25]
.sym 84108 soc.simpleuart_reg_div_do[25]
.sym 84110 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[26]
.sym 84112 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[26]
.sym 84113 soc.simpleuart.recv_divcnt[26]
.sym 84114 soc.simpleuart_reg_div_do[26]
.sym 84116 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[27]
.sym 84118 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[27]
.sym 84119 soc.simpleuart.recv_divcnt[27]
.sym 84120 soc.simpleuart_reg_div_do[27]
.sym 84122 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[28]
.sym 84124 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[28]
.sym 84125 soc.simpleuart.recv_divcnt[28]
.sym 84126 soc.simpleuart_reg_div_do[28]
.sym 84128 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[29]
.sym 84130 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[29]
.sym 84131 soc.simpleuart.recv_divcnt[29]
.sym 84132 soc.simpleuart_reg_div_do[29]
.sym 84134 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[30]
.sym 84136 soc.simpleuart.recv_divcnt[30]
.sym 84137 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 84138 soc.simpleuart_reg_div_do[30]
.sym 84140 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 84142 soc.simpleuart.recv_divcnt[31]
.sym 84143 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[31]
.sym 84144 soc.simpleuart_reg_div_do[31]
.sym 84148 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24]
.sym 84149 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 84150 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26]
.sym 84151 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27]
.sym 84152 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 84153 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 84154 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30]
.sym 84155 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 84160 soc.simpleuart.recv_divcnt[28]
.sym 84162 soc.simpleuart.recv_divcnt[25]
.sym 84170 soc.simpleuart.recv_divcnt[24]
.sym 84172 iomem_wdata[23]
.sym 84175 iomem_wdata[17]
.sym 84176 soc.simpleuart_reg_div_do[17]
.sym 84178 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 84180 soc.simpleuart_reg_div_do[16]
.sym 84182 soc.simpleuart.recv_divcnt[19]
.sym 84184 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 84189 soc.simpleuart.recv_divcnt[19]
.sym 84190 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 84191 soc.simpleuart.recv_divcnt[23]
.sym 84192 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 84193 soc.simpleuart_reg_div_do[27]
.sym 84194 soc.simpleuart_reg_div_do[28]
.sym 84195 soc.simpleuart.recv_divcnt[27]
.sym 84198 soc.simpleuart.recv_divcnt[24]
.sym 84199 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 84201 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 84202 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 84203 soc.simpleuart.recv_divcnt[17]
.sym 84204 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 84205 soc.simpleuart.recv_divcnt[16]
.sym 84207 soc.simpleuart_reg_div_do[16]
.sym 84208 soc.simpleuart_reg_div_do[30]
.sym 84209 soc.simpleuart_reg_div_do[23]
.sym 84210 soc.simpleuart.recv_divcnt[28]
.sym 84211 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 84212 soc.simpleuart_reg_div_do[24]
.sym 84213 soc.simpleuart_reg_div_do[17]
.sym 84214 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 84215 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 84216 soc.simpleuart_reg_div_do[19]
.sym 84217 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 84219 soc.simpleuart.recv_divcnt[30]
.sym 84223 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 84225 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 84228 soc.simpleuart_reg_div_do[17]
.sym 84229 soc.simpleuart.recv_divcnt[19]
.sym 84230 soc.simpleuart.recv_divcnt[17]
.sym 84231 soc.simpleuart_reg_div_do[19]
.sym 84234 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 84235 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 84236 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 84237 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 84240 soc.simpleuart.recv_divcnt[28]
.sym 84241 soc.simpleuart.recv_divcnt[23]
.sym 84242 soc.simpleuart_reg_div_do[28]
.sym 84243 soc.simpleuart_reg_div_do[23]
.sym 84246 soc.simpleuart_reg_div_do[27]
.sym 84247 soc.simpleuart_reg_div_do[30]
.sym 84248 soc.simpleuart.recv_divcnt[27]
.sym 84249 soc.simpleuart.recv_divcnt[30]
.sym 84252 soc.simpleuart.recv_divcnt[17]
.sym 84253 soc.simpleuart.recv_divcnt[16]
.sym 84254 soc.simpleuart_reg_div_do[17]
.sym 84255 soc.simpleuart_reg_div_do[16]
.sym 84258 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 84259 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 84261 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 84264 soc.simpleuart_reg_div_do[24]
.sym 84265 soc.simpleuart.recv_divcnt[24]
.sym 84266 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 84267 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 84271 soc.simpleuart_reg_div_do[17]
.sym 84272 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 84273 soc.simpleuart_reg_div_do[16]
.sym 84274 soc.simpleuart_reg_div_do[19]
.sym 84275 soc.simpleuart_reg_div_do[23]
.sym 84277 soc.simpleuart_reg_div_do[22]
.sym 84278 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 84283 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 84285 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 84291 soc.simpleuart_reg_div_do[18]
.sym 84296 iomem_wdata[5]
.sym 84298 iomem_wdata[2]
.sym 84299 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 84300 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 84302 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 84303 iomem_wdata[4]
.sym 84305 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 84306 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 84312 ser_rx_SB_LUT4_I1_I2[0]
.sym 84315 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 84316 soc.simpleuart_reg_div_do[24]
.sym 84320 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 84321 iomem_wstrb[3]
.sym 84324 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 84327 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I3[3]
.sym 84329 soc.simpleuart_reg_div_do[29]
.sym 84330 iomem_wdata[30]
.sym 84331 flash_csb_SB_LUT4_I3_O[0]
.sym 84332 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 84334 soc.simpleuart_reg_div_do[26]
.sym 84335 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 84337 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 84338 soc.simpleuart_reg_div_do[25]
.sym 84339 gpio_SB_DFFESR_Q_28_E
.sym 84342 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 84343 iomem_wdata[26]
.sym 84345 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 84346 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 84347 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 84348 soc.simpleuart_reg_div_do[29]
.sym 84352 ser_rx_SB_LUT4_I1_I2[0]
.sym 84353 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 84359 iomem_wdata[30]
.sym 84363 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 84364 soc.simpleuart_reg_div_do[24]
.sym 84365 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 84366 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 84369 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I3[3]
.sym 84370 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 84371 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 84372 soc.simpleuart_reg_div_do[25]
.sym 84378 iomem_wdata[26]
.sym 84382 flash_csb_SB_LUT4_I3_O[0]
.sym 84383 iomem_wstrb[3]
.sym 84384 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 84387 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 84388 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 84389 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 84390 soc.simpleuart_reg_div_do[26]
.sym 84391 gpio_SB_DFFESR_Q_28_E
.sym 84392 clk$SB_IO_IN_$glb_clk
.sym 84393 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84394 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 84395 soc.simpleuart.send_pattern[8]
.sym 84396 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 84397 soc.simpleuart.send_pattern[6]
.sym 84398 soc.simpleuart.send_pattern[5]
.sym 84399 soc.simpleuart.send_pattern[4]
.sym 84400 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 84401 soc.simpleuart.send_pattern[7]
.sym 84406 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 84407 soc.simpleuart_reg_div_do[22]
.sym 84411 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 84412 iomem_wdata[20]
.sym 84414 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 84415 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 84416 soc.simpleuart_reg_div_do[27]
.sym 84418 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 84420 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84421 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 84422 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[31]
.sym 84424 iomem_wdata[16]
.sym 84425 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 84427 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 84428 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 84437 gpio[21]
.sym 84438 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84439 iomem_rdata[24]
.sym 84440 soc.cpu.mem_rdata_SB_LUT4_O_I0[3]
.sym 84441 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 84444 soc.spimem_rdata[24]
.sym 84445 iomem_wstrb[3]
.sym 84446 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 84447 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 84448 gpio[26]
.sym 84450 gpio[27]
.sym 84453 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84461 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84462 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 84463 iomem_rdata[31]
.sym 84465 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 84468 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 84469 iomem_wstrb[3]
.sym 84471 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 84475 gpio[21]
.sym 84480 gpio[27]
.sym 84494 gpio[26]
.sym 84498 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84499 iomem_rdata[24]
.sym 84500 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 84501 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84505 iomem_rdata[31]
.sym 84507 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84510 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84511 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 84512 soc.cpu.mem_rdata_SB_LUT4_O_I0[3]
.sym 84513 soc.spimem_rdata[24]
.sym 84514 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 84515 clk$SB_IO_IN_$glb_clk
.sym 84517 soc.simpleuart.send_pattern[2]
.sym 84518 ser_tx_SB_DFFESS_Q_S[2]
.sym 84521 soc.simpleuart.send_pattern[3]
.sym 84522 ser_tx$SB_IO_OUT
.sym 84524 soc.simpleuart.send_pattern[1]
.sym 84529 ser_tx_SB_DFFESS_Q_S[0]
.sym 84530 iomem_wdata[23]
.sym 84531 iomem_wstrb[3]
.sym 84533 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 84534 iomem_wdata[17]
.sym 84538 gpio[27]
.sym 84539 iomem_wdata[21]
.sym 84540 iomem_wdata[24]
.sym 84541 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 84544 iomem_wdata[1]
.sym 84545 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84547 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 84549 iomem_rdata[31]
.sym 84550 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84552 iomem_wdata[30]
.sym 84558 soc.spimemio.dout_data[5]
.sym 84560 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 84564 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 84565 soc.spimemio.dout_data[0]
.sym 84572 soc.spimemio.dout_data[1]
.sym 84583 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 84591 soc.spimemio.dout_data[5]
.sym 84597 soc.spimemio.dout_data[0]
.sym 84628 soc.spimemio.dout_data[1]
.sym 84634 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 84636 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 84637 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 84638 clk$SB_IO_IN_$glb_clk
.sym 84640 iomem_rdata[28]
.sym 84641 iomem_rdata[16]
.sym 84642 iomem_rdata[31]
.sym 84643 iomem_rdata[25]
.sym 84644 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 84646 iomem_rdata[29]
.sym 84647 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 84653 ser_tx_SB_DFFESS_Q_S[2]
.sym 84655 gpio_SB_DFFESR_Q_28_E
.sym 84661 ser_tx_SB_DFFESS_Q_S[2]
.sym 84665 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 84668 soc.cpu.mem_rdata_q[9]
.sym 84669 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 84670 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 84673 soc.spimem_rdata[25]
.sym 84674 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 84675 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 84681 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 84683 gpio_SB_DFFESR_Q_E
.sym 84686 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 84687 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[3]
.sym 84689 soc.spimem_rdata[29]
.sym 84691 iomem_wdata[20]
.sym 84692 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84693 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 84697 iomem_wdata[22]
.sym 84700 iomem_rdata[25]
.sym 84701 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 84702 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 84705 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84709 iomem_wdata[16]
.sym 84710 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84711 iomem_rdata[29]
.sym 84720 iomem_rdata[25]
.sym 84721 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84722 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84723 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 84726 iomem_wdata[22]
.sym 84732 iomem_wdata[16]
.sym 84739 iomem_wdata[20]
.sym 84744 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 84745 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 84746 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 84750 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 84751 iomem_rdata[29]
.sym 84752 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 84753 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84756 soc.spimem_rdata[29]
.sym 84757 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[3]
.sym 84758 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 84759 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84760 gpio_SB_DFFESR_Q_E
.sym 84761 clk$SB_IO_IN_$glb_clk
.sym 84762 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84766 soc.simpleuart.send_dummy
.sym 84773 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 84777 gpio_SB_DFFESR_Q_E
.sym 84778 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 84779 gpio_SB_DFFESR_Q_28_E
.sym 84783 iomem_wdata[28]
.sym 84784 iomem_wstrb[0]
.sym 84787 soc.mem_rdata[30]
.sym 84793 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 84794 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[0]
.sym 84795 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 84805 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[3]
.sym 84806 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 84808 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 84809 soc.cpu.mem_state[0]
.sym 84811 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 84814 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 84815 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 84816 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 84817 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84818 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 84819 soc.mem_rdata[29]
.sym 84821 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 84827 soc.cpu.mem_state[1]
.sym 84828 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 84829 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 84830 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 84831 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 84833 soc.spimem_rdata[25]
.sym 84835 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 84838 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 84839 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 84840 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 84843 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 84844 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 84845 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[3]
.sym 84846 soc.spimem_rdata[25]
.sym 84855 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 84856 soc.mem_rdata[29]
.sym 84857 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 84858 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 84862 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 84864 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 84867 soc.cpu.mem_state[1]
.sym 84868 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 84869 soc.cpu.mem_state[0]
.sym 84870 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 84873 soc.mem_rdata[29]
.sym 84874 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 84875 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 84876 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 84879 soc.cpu.mem_state[0]
.sym 84880 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 84881 soc.cpu.mem_state[1]
.sym 84882 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 84883 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 84884 clk$SB_IO_IN_$glb_clk
.sym 84885 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 84889 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[1]
.sym 84893 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 84896 soc.cpu.mem_16bit_buffer[12]
.sym 84906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 84913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 84915 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 84917 soc.cpu.mem_state[0]
.sym 84921 soc.cpu.mem_state[1]
.sym 84928 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 84929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 84930 soc.mem_rdata[28]
.sym 84933 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 84934 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 84936 soc.mem_rdata[25]
.sym 84938 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 84939 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 84940 soc.cpu.mem_rdata_q[9]
.sym 84943 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 84944 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 84947 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 84948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 84950 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 84952 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 84953 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 84954 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 84960 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 84961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 84962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 84963 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 84966 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 84967 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 84968 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 84969 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 84972 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 84974 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 84975 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 84980 soc.mem_rdata[28]
.sym 84984 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 84985 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 84986 soc.cpu.mem_rdata_q[9]
.sym 84987 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 84990 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 84992 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 84996 soc.mem_rdata[25]
.sym 84997 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 84998 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 84999 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85002 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 85003 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85004 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85005 soc.mem_rdata[25]
.sym 85006 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85007 clk$SB_IO_IN_$glb_clk
.sym 85012 soc.mem_rdata[16]
.sym 85016 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 85020 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85021 ser_rx_SB_LUT4_I1_I2[0]
.sym 85022 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85026 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85033 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85034 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1[0]
.sym 85035 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 85040 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 85042 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85043 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 85044 iomem_wdata[30]
.sym 85051 soc.mem_rdata[26]
.sym 85052 soc.mem_rdata[25]
.sym 85053 soc.mem_rdata[29]
.sym 85055 soc.mem_rdata[31]
.sym 85056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 85059 soc.mem_rdata[30]
.sym 85067 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 85068 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85069 soc.mem_rdata[16]
.sym 85078 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85079 soc.mem_rdata[24]
.sym 85081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 85086 soc.mem_rdata[29]
.sym 85089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 85091 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 85092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 85097 soc.mem_rdata[24]
.sym 85103 soc.mem_rdata[16]
.sym 85110 soc.mem_rdata[31]
.sym 85115 soc.mem_rdata[26]
.sym 85121 soc.mem_rdata[30]
.sym 85128 soc.mem_rdata[25]
.sym 85129 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 85130 clk$SB_IO_IN_$glb_clk
.sym 85147 soc.cpu.decoded_imm_j[5]
.sym 85160 soc.cpu.mem_rdata_q[9]
.sym 85161 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 85163 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85164 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85165 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 85166 ser_rx$SB_IO_IN
.sym 85176 soc.cpu.mem_16bit_buffer[0]
.sym 85177 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 85178 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 85179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 85180 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 85182 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85183 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 85184 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 85186 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 85187 soc.cpu.mem_state[0]
.sym 85191 soc.cpu.mem_state[1]
.sym 85192 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 85193 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85194 soc.cpu.mem_rdata_latched[2]
.sym 85195 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 85196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85199 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85200 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 85202 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 85204 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85207 soc.cpu.mem_16bit_buffer[0]
.sym 85212 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85213 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 85215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 85218 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85220 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 85221 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 85225 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 85226 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 85227 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 85230 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 85232 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 85233 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 85242 soc.cpu.mem_state[1]
.sym 85243 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85244 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 85245 soc.cpu.mem_state[0]
.sym 85248 soc.cpu.mem_rdata_latched[2]
.sym 85249 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 85250 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 85252 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 85253 clk$SB_IO_IN_$glb_clk
.sym 85255 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 85256 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 85257 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 85258 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 85259 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 85260 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 85261 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85262 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 85267 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85268 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85269 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 85270 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 85273 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85279 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85280 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85281 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 85284 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85285 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 85287 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85296 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 85297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 85298 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 85301 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 85303 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 85305 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85306 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 85308 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 85310 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 85311 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 85312 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 85313 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 85314 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 85315 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 85316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85318 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85319 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 85320 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 85321 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 85322 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85325 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 85326 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85329 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 85330 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85332 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85335 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 85336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85337 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 85338 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 85341 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 85342 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 85343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 85347 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 85349 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85350 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85353 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 85354 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 85355 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 85356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85359 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85361 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 85362 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 85365 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 85366 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85367 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 85368 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 85371 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85372 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85373 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 85378 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 85379 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 85380 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85381 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 85382 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 85383 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 85384 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85385 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 85391 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85394 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85400 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85403 soc.cpu.mem_rdata_latched[2]
.sym 85404 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 85405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 85406 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 85407 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85408 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85410 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85411 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 85412 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 85413 soc.cpu.mem_rdata_latched[1]
.sym 85421 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 85423 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 85427 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 85428 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85429 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85431 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85435 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85440 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85444 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85445 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 85446 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 85447 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 85448 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 85449 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 85452 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85454 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 85455 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85458 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85459 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 85460 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 85464 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 85467 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85470 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 85472 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85476 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85478 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 85482 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85483 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 85484 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 85485 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 85488 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85489 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 85490 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 85491 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85494 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85496 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 85497 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 85501 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 85502 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[1]
.sym 85503 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 85504 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 85505 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 85506 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 85507 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85508 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 85514 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85519 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 85524 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85525 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 85526 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 85527 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85528 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 85530 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 85533 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 85534 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1[0]
.sym 85535 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 85543 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85544 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 85545 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 85546 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 85547 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85548 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 85549 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 85550 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85551 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 85552 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 85553 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 85554 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85556 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 85557 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 85558 soc.cpu.mem_rdata_latched[1]
.sym 85562 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 85563 soc.cpu.mem_rdata_latched[2]
.sym 85564 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 85566 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 85568 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85569 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 85573 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85575 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 85576 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85577 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 85578 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 85581 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 85582 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 85583 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85584 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85587 soc.cpu.mem_rdata_latched[1]
.sym 85588 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85590 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85593 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 85594 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 85595 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 85596 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 85599 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 85600 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 85601 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 85602 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85605 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 85606 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 85607 soc.cpu.mem_rdata_latched[2]
.sym 85608 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85612 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85614 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 85617 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85618 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 85619 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 85620 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 85624 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 85625 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 85626 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[0]
.sym 85627 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 85628 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 85629 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 85630 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.sym 85631 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85636 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 85638 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 85639 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 85650 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 85651 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 85652 soc.cpu.mem_rdata_q[9]
.sym 85653 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85654 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 85655 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 85656 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85657 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 85658 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 85665 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 85666 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 85667 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 85669 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85670 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 85671 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 85672 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 85673 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85674 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 85675 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 85677 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85678 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85680 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 85682 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85683 soc.cpu.mem_rdata_latched[1]
.sym 85685 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85687 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85691 soc.cpu.mem_16bit_buffer[12]
.sym 85693 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85694 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1[0]
.sym 85695 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 85698 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85700 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 85704 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85705 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85707 soc.cpu.mem_rdata_latched[1]
.sym 85710 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1[0]
.sym 85711 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 85713 soc.cpu.mem_16bit_buffer[12]
.sym 85717 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85718 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85722 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85723 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 85725 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85728 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 85729 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 85730 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 85731 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 85734 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85735 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85736 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 85737 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 85740 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85741 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 85742 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 85743 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 85747 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 85748 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 85749 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 85750 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 85751 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 85752 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 85753 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 85754 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 85759 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 85763 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85765 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 85772 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 85773 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 85776 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 85777 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 85779 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 85780 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 85788 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 85790 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85791 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 85793 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 85794 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85795 soc.cpu.mem_rdata_latched[0]
.sym 85796 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 85797 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85799 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 85800 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85801 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 85804 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85806 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85807 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85812 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85814 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 85815 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 85821 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 85822 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 85828 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85830 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 85833 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85834 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 85835 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 85836 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85841 soc.cpu.mem_rdata_latched[0]
.sym 85846 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 85847 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85852 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 85853 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 85858 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85859 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 85863 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 85866 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 85867 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 85868 clk$SB_IO_IN_$glb_clk
.sym 85870 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 85871 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 85872 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 85873 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[0]
.sym 85874 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 85875 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 85876 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 85877 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 85884 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 85886 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 85888 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 85896 soc.cpu.mem_rdata_latched[2]
.sym 85897 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 85899 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 85900 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85905 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85912 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 85914 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 85915 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 85916 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 85917 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 85918 soc.cpu.mem_rdata_latched[0]
.sym 85919 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 85920 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85923 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 85926 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 85927 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 85929 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 85930 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 85932 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 85933 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 85937 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 85939 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 85940 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 85941 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 85942 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 85945 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 85947 soc.cpu.mem_rdata_latched[0]
.sym 85950 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 85951 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 85952 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 85956 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 85958 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 85959 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 85962 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 85964 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 85968 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 85969 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 85970 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 85971 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 85974 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 85975 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 85976 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 85977 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 85980 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85981 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 85982 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 85983 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 85987 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85989 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 85991 clk$SB_IO_IN_$glb_clk
.sym 86009 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 86010 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 86021 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 86027 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 86036 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 86038 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 86041 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 86047 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 86049 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 86051 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 86056 soc.cpu.mem_rdata_latched[2]
.sym 86060 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 86067 soc.cpu.mem_rdata_latched[2]
.sym 86068 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 86069 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 86070 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 86109 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 86110 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 86111 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 86112 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 86113 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 86114 clk$SB_IO_IN_$glb_clk
.sym 86585 soc.spimemio.xfer.count[2]
.sym 86586 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 86587 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 86588 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 86589 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[2]
.sym 86590 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 86591 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_3_I3[2]
.sym 86592 soc.spimemio.xfer.count[1]
.sym 86601 iomem_addr[13]
.sym 86607 iomem_addr[14]
.sym 86617 soc.memory.rdata_0[16]
.sym 86618 soc.memory.rdata_0[26]
.sym 86619 iomem_wdata[31]
.sym 86620 iomem_addr[6]
.sym 86627 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 86630 flash_io0_do_SB_LUT4_O_I2[1]
.sym 86631 flash_io0_do_SB_LUT4_O_I2[0]
.sym 86636 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 86638 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 86640 iomem_wdata[1]
.sym 86641 flash_io1_do_SB_LUT4_O_I2[1]
.sym 86642 flash_io1_do_SB_LUT4_O_I2[0]
.sym 86643 iomem_wdata[0]
.sym 86648 soc.spimemio.xfer_clk
.sym 86651 soc.spimemio.xfer.count[2]
.sym 86654 flash_io0_do_SB_LUT4_O_I2[2]
.sym 86660 flash_io1_do_SB_LUT4_O_I2[0]
.sym 86661 flash_io1_do_SB_LUT4_O_I2[1]
.sym 86662 flash_io0_do_SB_LUT4_O_I2[2]
.sym 86666 soc.spimemio.xfer_clk
.sym 86667 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 86668 soc.spimemio.xfer.count[2]
.sym 86669 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 86678 flash_io0_do_SB_LUT4_O_I2[1]
.sym 86679 flash_io0_do_SB_LUT4_O_I2[2]
.sym 86681 flash_io0_do_SB_LUT4_O_I2[0]
.sym 86684 iomem_wdata[0]
.sym 86705 iomem_wdata[1]
.sym 86706 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 86707 clk$SB_IO_IN_$glb_clk
.sym 86708 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 86709 flash_io0_di
.sym 86711 flash_io1_di
.sym 86713 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 86714 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[3]
.sym 86715 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 86716 soc.spimemio.xfer.count[3]
.sym 86717 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 86718 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 86719 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 86720 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 86725 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86730 soc.memory.rdata_1[19]
.sym 86731 iomem_wdata[30]
.sym 86732 iomem_wdata[19]
.sym 86734 iomem_wdata[26]
.sym 86735 iomem_wdata[19]
.sym 86736 soc.memory.rdata_1[22]
.sym 86742 $PACKER_VCC_NET
.sym 86743 flash_io1_oe
.sym 86744 flash_io0_oe
.sym 86745 flash_io0_di
.sym 86755 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 86756 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 86757 soc.memory.rdata_0[17]
.sym 86761 soc.spimemio.xfer.count[1]
.sym 86767 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 86768 soc.spimemio.xfer_clk
.sym 86769 soc.spimemio.xfer.xfer_ddr
.sym 86772 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 86774 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 86776 flash_io1_di
.sym 86778 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 86779 soc.spimemio.xfer.next_fetch
.sym 86790 soc.spimemio.xfer_clk
.sym 86791 soc.spimemio.xfer_io1_90
.sym 86793 soc.spimemio.xfer.xfer_ddr
.sym 86797 soc.spimemio.xfer.count[1]
.sym 86798 soc.spimemio.xfer.count[2]
.sym 86799 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 86801 soc.spimemio.xfer_io1_do
.sym 86803 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 86806 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 86807 soc.spimemio_cfgreg_do[22]
.sym 86808 soc.spimemio.xfer_io0_90
.sym 86809 soc.spimemio.xfer.count[3]
.sym 86817 soc.spimemio.xfer_io0_do
.sym 86819 soc.spimemio.xfer.count[0]
.sym 86823 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 86824 soc.spimemio.xfer.xfer_ddr
.sym 86825 soc.spimemio.xfer_clk
.sym 86829 soc.spimemio.xfer.count[3]
.sym 86831 soc.spimemio.xfer.count[1]
.sym 86832 soc.spimemio.xfer.count[0]
.sym 86837 soc.spimemio.xfer_io0_do
.sym 86842 soc.spimemio.xfer_io0_do
.sym 86843 soc.spimemio_cfgreg_do[22]
.sym 86844 soc.spimemio.xfer_io0_90
.sym 86847 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 86848 soc.spimemio.xfer.xfer_ddr
.sym 86849 soc.spimemio.xfer_clk
.sym 86850 soc.spimemio.xfer.count[2]
.sym 86853 soc.spimemio.xfer.count[3]
.sym 86854 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 86855 soc.spimemio.xfer.count[2]
.sym 86856 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 86860 soc.spimemio.xfer_io1_90
.sym 86861 soc.spimemio.xfer_io1_do
.sym 86862 soc.spimemio_cfgreg_do[22]
.sym 86866 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 86867 soc.spimemio.xfer.count[2]
.sym 86870 clk$SB_IO_IN_$glb_clk
.sym 86872 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 86873 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 86874 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 86875 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 86876 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O[2]
.sym 86877 soc.spimemio.xfer.count[0]
.sym 86878 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 86879 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 86883 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 86884 iomem_wdata[31]
.sym 86885 iomem_addr[9]
.sym 86887 iomem_addr[8]
.sym 86888 iomem_addr[4]
.sym 86889 soc.spimemio.xfer_io1_do
.sym 86891 iomem_addr[6]
.sym 86892 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 86893 iomem_addr[14]
.sym 86895 iomem_addr[15]
.sym 86896 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 86900 iomem_wdata[27]
.sym 86901 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0[0]
.sym 86903 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 86905 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 86906 iomem_wdata[18]
.sym 86907 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 86915 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 86917 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 86918 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 86919 soc.spimemio.xfer.obuffer[2]
.sym 86920 soc.spimemio.xfer.obuffer[1]
.sym 86925 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 86927 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 86928 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 86933 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O[2]
.sym 86935 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86936 soc.spimemio.din_valid
.sym 86937 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 86938 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 86940 soc.spimemio.din_data[3]
.sym 86943 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 86948 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86949 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 86952 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 86954 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 86955 soc.spimemio.din_data[3]
.sym 86959 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 86960 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 86961 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 86964 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 86967 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 86970 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 86971 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 86972 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 86973 soc.spimemio.din_valid
.sym 86976 soc.spimemio.din_valid
.sym 86977 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 86978 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 86979 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 86982 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86983 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 86984 soc.spimemio.xfer.obuffer[2]
.sym 86985 soc.spimemio.xfer.obuffer[1]
.sym 86989 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 86990 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 86991 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O[2]
.sym 86992 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 86993 clk$SB_IO_IN_$glb_clk
.sym 86995 soc.spimemio.xfer_clk
.sym 86996 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 86997 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 86998 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 86999 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[1]
.sym 87000 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 87001 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 87002 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 87005 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 87007 iomem_addr[13]
.sym 87009 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 87012 iomem_addr[11]
.sym 87015 soc.spimemio.xfer.next_fetch
.sym 87017 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 87019 flash_io0_di
.sym 87020 flash_io1_oe
.sym 87022 flash_io0_oe
.sym 87023 flash_io3_di
.sym 87027 $PACKER_VCC_NET
.sym 87029 soc.spimemio.dout_data[3]
.sym 87038 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 87041 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 87042 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87046 soc.spimemio.xfer.obuffer[0]
.sym 87047 soc.spimemio.din_data[1]
.sym 87050 soc.spimemio.din_data[2]
.sym 87052 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 87056 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 87057 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 87058 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 87059 soc.spimemio.xfer.obuffer[1]
.sym 87060 soc.spimemio.xfer_clk
.sym 87063 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 87066 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 87067 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 87077 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 87078 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 87084 soc.spimemio.xfer_clk
.sym 87087 soc.spimemio.xfer.obuffer[0]
.sym 87088 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 87089 soc.spimemio.xfer.obuffer[1]
.sym 87090 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87093 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 87094 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 87095 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 87096 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 87101 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 87102 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 87105 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 87106 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 87108 soc.spimemio.din_data[2]
.sym 87111 soc.spimemio.xfer.obuffer[0]
.sym 87112 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87113 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 87114 soc.spimemio.din_data[1]
.sym 87115 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 87116 clk$SB_IO_IN_$glb_clk
.sym 87118 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O[0]
.sym 87121 soc.spimemio.dout_data[3]
.sym 87122 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 87124 soc.spimemio.dout_data[0]
.sym 87125 soc.spimemio.dout_data[1]
.sym 87128 ser_tx_SB_DFFESS_Q_S[2]
.sym 87132 soc.spimemio.xfer.obuffer[0]
.sym 87133 soc.spimemio.din_data[1]
.sym 87134 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 87135 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 87138 soc.spimemio.din_data[2]
.sym 87147 iomem_wdata[4]
.sym 87150 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 87161 soc.spimemio.config_clk
.sym 87165 $PACKER_GND_NET
.sym 87167 soc.spimemio.xfer_clk
.sym 87179 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 87181 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87182 soc.spimemio.dout_data[1]
.sym 87183 flash_io3_di
.sym 87186 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 87188 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 87189 flash_io0_do_SB_LUT4_O_I2[2]
.sym 87204 $PACKER_GND_NET
.sym 87210 flash_io3_di
.sym 87211 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 87212 soc.spimemio.dout_data[1]
.sym 87213 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87229 flash_io0_do_SB_LUT4_O_I2[2]
.sym 87230 soc.spimemio.config_clk
.sym 87231 soc.spimemio.xfer_clk
.sym 87238 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 87239 clk$SB_IO_IN_$glb_clk
.sym 87240 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 87241 soc.spimemio.dout_data[4]
.sym 87242 soc.spimemio.dout_data[5]
.sym 87243 soc.spimemio.dout_data[2]
.sym 87244 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 87245 soc.spimemio.dout_data[6]
.sym 87246 soc.spimemio.dout_data[7]
.sym 87247 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 87248 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 87258 soc.spimemio.dout_data[1]
.sym 87261 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87266 flash_io1_di
.sym 87267 soc.spimemio.xfer.xfer_ddr
.sym 87268 soc.spimemio.dout_data[7]
.sym 87269 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 87271 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 87273 soc.spimemio.dout_data[0]
.sym 87274 soc.spimemio.dout_data[4]
.sym 87275 soc.spimemio.dout_data[1]
.sym 87276 soc.spimemio.dout_data[5]
.sym 87283 flash_io2_di
.sym 87284 soc.spimemio.xfer_csb
.sym 87285 soc.spimemio.dout_data[3]
.sym 87287 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 87288 soc.spimemio.dout_data[0]
.sym 87289 iomem_wdata[5]
.sym 87291 soc.spimemio.config_csb
.sym 87293 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 87295 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87296 flash_io0_do_SB_LUT4_O_I2[2]
.sym 87297 soc.spimemio.dout_data[1]
.sym 87307 iomem_wdata[4]
.sym 87315 soc.spimemio.config_csb
.sym 87317 soc.spimemio.xfer_csb
.sym 87318 flash_io0_do_SB_LUT4_O_I2[2]
.sym 87323 iomem_wdata[5]
.sym 87327 iomem_wdata[4]
.sym 87333 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 87334 soc.spimemio.dout_data[1]
.sym 87335 soc.spimemio.dout_data[3]
.sym 87336 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87357 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 87358 soc.spimemio.dout_data[0]
.sym 87359 flash_io2_di
.sym 87360 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87361 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 87362 clk$SB_IO_IN_$glb_clk
.sym 87363 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 87379 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 87388 soc.simpleuart.recv_divcnt[6]
.sym 87390 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 87392 soc.spimemio.dout_data[6]
.sym 87394 soc.spimemio.dout_data[7]
.sym 87395 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 87396 soc.simpleuart.recv_divcnt[2]
.sym 87397 iomem_wdata[18]
.sym 87398 soc.simpleuart.recv_divcnt[3]
.sym 87488 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 87489 soc.simpleuart.recv_divcnt[2]
.sym 87490 soc.simpleuart.recv_divcnt[3]
.sym 87491 soc.simpleuart.recv_divcnt[4]
.sym 87492 soc.simpleuart.recv_divcnt[5]
.sym 87493 soc.simpleuart.recv_divcnt[6]
.sym 87494 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 87511 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 87514 soc.spimemio.dout_data[3]
.sym 87515 soc.simpleuart.recv_divcnt[8]
.sym 87517 soc.simpleuart.recv_divcnt[9]
.sym 87519 $PACKER_VCC_NET
.sym 87521 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 87540 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 87544 flash_csb_SB_LUT4_I3_O[0]
.sym 87548 iomem_wstrb[0]
.sym 87555 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 87558 iomem_wdata[3]
.sym 87567 iomem_wdata[3]
.sym 87580 iomem_wstrb[0]
.sym 87581 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 87582 flash_csb_SB_LUT4_I3_O[0]
.sym 87607 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 87608 clk$SB_IO_IN_$glb_clk
.sym 87609 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 87610 soc.simpleuart.recv_divcnt[8]
.sym 87611 soc.simpleuart.recv_divcnt[9]
.sym 87612 soc.simpleuart.recv_divcnt[10]
.sym 87613 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 87614 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 87615 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 87616 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 87617 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 87625 soc.simpleuart.recv_divcnt[3]
.sym 87626 soc.simpleuart_reg_div_do[3]
.sym 87628 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 87634 iomem_wstrb[0]
.sym 87635 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 87637 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 87638 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 87639 soc.simpleuart_reg_div_do[10]
.sym 87642 soc.simpleuart.recv_divcnt[18]
.sym 87651 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 87652 soc.simpleuart_reg_div_do[3]
.sym 87653 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 87654 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 87655 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 87656 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 87657 soc.simpleuart_reg_div_do[8]
.sym 87658 flash_csb_SB_LUT4_I3_O[1]
.sym 87660 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 87661 soc.simpleuart.recv_divcnt[2]
.sym 87662 soc.simpleuart.recv_divcnt[3]
.sym 87663 soc.simpleuart.recv_divcnt[4]
.sym 87664 soc.simpleuart.recv_divcnt[5]
.sym 87665 soc.simpleuart.recv_divcnt[6]
.sym 87666 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 87668 soc.simpleuart_reg_div_do[2]
.sym 87669 soc.simpleuart_reg_div_do[4]
.sym 87672 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 87673 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 87674 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 87676 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 87677 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 87681 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 87682 soc.simpleuart_reg_div_do[6]
.sym 87683 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 87685 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 87686 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 87687 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 87689 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 87691 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 87692 soc.simpleuart_reg_div_do[2]
.sym 87693 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 87695 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 87697 soc.simpleuart_reg_div_do[3]
.sym 87698 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 87699 soc.simpleuart.recv_divcnt[2]
.sym 87701 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 87703 soc.simpleuart_reg_div_do[4]
.sym 87704 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 87705 soc.simpleuart.recv_divcnt[3]
.sym 87707 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 87709 flash_csb_SB_LUT4_I3_O[1]
.sym 87710 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 87711 soc.simpleuart.recv_divcnt[4]
.sym 87713 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 87715 soc.simpleuart_reg_div_do[6]
.sym 87716 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 87717 soc.simpleuart.recv_divcnt[5]
.sym 87719 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 87721 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 87722 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 87723 soc.simpleuart.recv_divcnt[6]
.sym 87725 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 87727 soc.simpleuart_reg_div_do[8]
.sym 87728 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 87729 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 87733 soc.simpleuart.recv_divcnt[16]
.sym 87734 soc.simpleuart.recv_divcnt[17]
.sym 87735 soc.simpleuart.recv_divcnt[18]
.sym 87736 soc.simpleuart.recv_divcnt[19]
.sym 87737 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 87738 soc.simpleuart.recv_divcnt[21]
.sym 87739 soc.simpleuart.recv_divcnt[22]
.sym 87740 soc.simpleuart.recv_divcnt[23]
.sym 87747 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 87757 soc.simpleuart.recv_divcnt[30]
.sym 87759 iomem_wdata[3]
.sym 87761 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 87766 soc.simpleuart.recv_divcnt[16]
.sym 87767 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 87769 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 87774 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 87775 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 87777 soc.simpleuart_reg_div_do[9]
.sym 87778 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 87779 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 87781 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 87782 soc.simpleuart.recv_divcnt[8]
.sym 87783 soc.simpleuart.recv_divcnt[9]
.sym 87784 soc.simpleuart.recv_divcnt[10]
.sym 87785 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 87786 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 87787 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 87788 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 87789 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 87790 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 87791 soc.simpleuart_reg_div_do[16]
.sym 87794 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 87795 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 87799 soc.simpleuart_reg_div_do[10]
.sym 87800 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 87801 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 87803 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 87804 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 87805 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 87806 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 87808 soc.simpleuart_reg_div_do[9]
.sym 87809 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 87810 soc.simpleuart.recv_divcnt[8]
.sym 87812 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 87814 soc.simpleuart_reg_div_do[10]
.sym 87815 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 87816 soc.simpleuart.recv_divcnt[9]
.sym 87818 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[10]
.sym 87820 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 87821 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 87822 soc.simpleuart.recv_divcnt[10]
.sym 87824 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[11]
.sym 87826 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 87827 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 87828 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 87830 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[12]
.sym 87832 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 87833 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 87834 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 87836 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[13]
.sym 87838 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 87839 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 87840 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 87842 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[14]
.sym 87844 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 87845 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 87846 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 87848 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[15]
.sym 87850 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 87851 soc.simpleuart_reg_div_do[16]
.sym 87852 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 87856 soc.simpleuart.recv_divcnt[24]
.sym 87857 soc.simpleuart.recv_divcnt[25]
.sym 87858 soc.simpleuart.recv_divcnt[26]
.sym 87859 soc.simpleuart.recv_divcnt[27]
.sym 87860 soc.simpleuart.recv_divcnt[28]
.sym 87861 soc.simpleuart.recv_divcnt[29]
.sym 87862 soc.simpleuart.recv_divcnt[30]
.sym 87863 soc.simpleuart.recv_divcnt[31]
.sym 87868 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 87871 soc.simpleuart.recv_divcnt[19]
.sym 87881 iomem_wdata[18]
.sym 87882 soc.simpleuart_reg_div_do[18]
.sym 87883 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 87885 soc.simpleuart_reg_div_do[24]
.sym 87888 soc.simpleuart_reg_div_do[23]
.sym 87889 soc.simpleuart_reg_div_do[30]
.sym 87891 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 87892 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[15]
.sym 87898 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 87899 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 87900 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 87901 soc.simpleuart_reg_div_do[24]
.sym 87905 soc.simpleuart.recv_divcnt[16]
.sym 87906 soc.simpleuart.recv_divcnt[17]
.sym 87907 soc.simpleuart.recv_divcnt[18]
.sym 87908 soc.simpleuart.recv_divcnt[19]
.sym 87909 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 87910 soc.simpleuart.recv_divcnt[21]
.sym 87911 soc.simpleuart.recv_divcnt[22]
.sym 87912 soc.simpleuart.recv_divcnt[23]
.sym 87913 soc.simpleuart_reg_div_do[17]
.sym 87914 soc.simpleuart_reg_div_do[23]
.sym 87915 soc.simpleuart_reg_div_do[21]
.sym 87918 soc.simpleuart_reg_div_do[22]
.sym 87919 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 87920 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 87921 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 87924 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 87925 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 87926 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 87927 soc.simpleuart_reg_div_do[19]
.sym 87928 soc.simpleuart_reg_div_do[18]
.sym 87929 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[16]
.sym 87931 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 87932 soc.simpleuart_reg_div_do[17]
.sym 87933 soc.simpleuart.recv_divcnt[16]
.sym 87935 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[17]
.sym 87937 soc.simpleuart_reg_div_do[18]
.sym 87938 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 87939 soc.simpleuart.recv_divcnt[17]
.sym 87941 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[18]
.sym 87943 soc.simpleuart_reg_div_do[19]
.sym 87944 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 87945 soc.simpleuart.recv_divcnt[18]
.sym 87947 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[19]
.sym 87949 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 87950 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 87951 soc.simpleuart.recv_divcnt[19]
.sym 87953 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[20]
.sym 87955 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 87956 soc.simpleuart_reg_div_do[21]
.sym 87957 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 87959 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[21]
.sym 87961 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 87962 soc.simpleuart_reg_div_do[22]
.sym 87963 soc.simpleuart.recv_divcnt[21]
.sym 87965 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[22]
.sym 87967 soc.simpleuart_reg_div_do[23]
.sym 87968 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 87969 soc.simpleuart.recv_divcnt[22]
.sym 87971 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[23]
.sym 87973 soc.simpleuart_reg_div_do[24]
.sym 87974 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 87975 soc.simpleuart.recv_divcnt[23]
.sym 87981 soc.simpleuart_reg_div_do[21]
.sym 87986 soc.simpleuart_reg_div_do[18]
.sym 88003 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 88004 soc.simpleuart_reg_div_do[22]
.sym 88005 iomem_wdata[7]
.sym 88006 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 88007 $PACKER_VCC_NET
.sym 88008 soc.simpleuart_reg_div_do[17]
.sym 88010 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 88011 flash_csb_SB_LUT4_I3_O[0]
.sym 88012 soc.simpleuart_reg_div_do[16]
.sym 88014 soc.simpleuart_reg_div_do[19]
.sym 88015 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[23]
.sym 88020 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24]
.sym 88021 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 88022 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26]
.sym 88024 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 88026 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30]
.sym 88028 soc.simpleuart.recv_divcnt[24]
.sym 88029 soc.simpleuart.recv_divcnt[25]
.sym 88030 soc.simpleuart.recv_divcnt[26]
.sym 88031 soc.simpleuart.recv_divcnt[27]
.sym 88032 soc.simpleuart.recv_divcnt[28]
.sym 88033 soc.simpleuart.recv_divcnt[29]
.sym 88034 soc.simpleuart.recv_divcnt[30]
.sym 88038 soc.simpleuart_reg_div_do[28]
.sym 88039 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27]
.sym 88040 soc.simpleuart_reg_div_do[26]
.sym 88041 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 88044 soc.simpleuart_reg_div_do[27]
.sym 88046 soc.simpleuart_reg_div_do[29]
.sym 88048 soc.simpleuart_reg_div_do[25]
.sym 88049 soc.simpleuart_reg_div_do[30]
.sym 88050 soc.simpleuart_reg_div_do[31]
.sym 88052 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[24]
.sym 88054 soc.simpleuart_reg_div_do[25]
.sym 88055 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24]
.sym 88056 soc.simpleuart.recv_divcnt[24]
.sym 88058 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[25]
.sym 88060 soc.simpleuart_reg_div_do[26]
.sym 88061 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 88062 soc.simpleuart.recv_divcnt[25]
.sym 88064 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[26]
.sym 88066 soc.simpleuart_reg_div_do[27]
.sym 88067 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26]
.sym 88068 soc.simpleuart.recv_divcnt[26]
.sym 88070 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[27]
.sym 88072 soc.simpleuart_reg_div_do[28]
.sym 88073 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27]
.sym 88074 soc.simpleuart.recv_divcnt[27]
.sym 88076 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[28]
.sym 88078 soc.simpleuart_reg_div_do[29]
.sym 88079 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 88080 soc.simpleuart.recv_divcnt[28]
.sym 88082 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[29]
.sym 88084 soc.simpleuart_reg_div_do[30]
.sym 88085 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 88086 soc.simpleuart.recv_divcnt[29]
.sym 88088 $nextpnr_ICESTORM_LC_14$I3
.sym 88090 soc.simpleuart_reg_div_do[31]
.sym 88091 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30]
.sym 88092 soc.simpleuart.recv_divcnt[30]
.sym 88098 $nextpnr_ICESTORM_LC_14$I3
.sym 88102 soc.simpleuart_reg_div_do[27]
.sym 88104 soc.simpleuart_reg_div_do[24]
.sym 88106 soc.simpleuart_reg_div_do[30]
.sym 88107 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 88119 soc.simpleuart_reg_div_do[18]
.sym 88125 soc.simpleuart_reg_div_do[21]
.sym 88126 soc.simpleuart_reg_div_do[21]
.sym 88127 soc.simpleuart_reg_div_do[30]
.sym 88128 iomem_wdata[19]
.sym 88129 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 88130 iomem_wstrb[0]
.sym 88133 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 88135 soc.simpleuart_reg_div_do[27]
.sym 88136 soc.simpleuart_reg_div_do[18]
.sym 88144 iomem_wdata[20]
.sym 88146 iomem_wdata[19]
.sym 88150 iomem_wdata[17]
.sym 88154 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 88155 iomem_wdata[23]
.sym 88163 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 88166 iomem_wdata[22]
.sym 88169 iomem_wdata[16]
.sym 88170 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 88171 flash_csb_SB_LUT4_I3_O[0]
.sym 88177 iomem_wdata[17]
.sym 88184 iomem_wdata[20]
.sym 88189 iomem_wdata[16]
.sym 88196 iomem_wdata[19]
.sym 88203 iomem_wdata[23]
.sym 88215 iomem_wdata[22]
.sym 88219 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 88220 flash_csb_SB_LUT4_I3_O[0]
.sym 88221 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 88222 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 88223 clk$SB_IO_IN_$glb_clk
.sym 88224 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 88227 iomem_rdata[24]
.sym 88242 iomem_wdata[30]
.sym 88244 soc.simpleuart_reg_div_do[27]
.sym 88248 soc.simpleuart_reg_div_do[24]
.sym 88249 soc.simpleuart_reg_div_do[24]
.sym 88250 ser_rx_SB_LUT4_I1_I0[2]
.sym 88252 iomem_wdata[22]
.sym 88253 soc.simpleuart_reg_div_do[30]
.sym 88255 iomem_wdata[24]
.sym 88257 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 88259 iomem_wdata[3]
.sym 88267 soc.simpleuart.send_pattern[8]
.sym 88268 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 88269 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 88271 iomem_wdata[5]
.sym 88272 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88273 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 88275 ser_tx_SB_DFFESS_Q_S[2]
.sym 88277 iomem_wdata[7]
.sym 88278 iomem_wdata[4]
.sym 88279 ser_tx_SB_DFFESS_Q_S[0]
.sym 88280 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88282 iomem_wdata[6]
.sym 88283 flash_csb_SB_LUT4_I3_O[0]
.sym 88285 iomem_wdata[3]
.sym 88287 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[31]
.sym 88289 soc.simpleuart.send_pattern[7]
.sym 88290 iomem_wstrb[0]
.sym 88293 soc.simpleuart.send_pattern[6]
.sym 88294 soc.simpleuart.send_pattern[5]
.sym 88295 ser_tx_SB_DFFESS_Q_S[2]
.sym 88297 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 88299 ser_tx_SB_DFFESS_Q_S[2]
.sym 88300 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88301 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 88302 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[31]
.sym 88305 iomem_wstrb[0]
.sym 88306 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 88307 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 88308 iomem_wdata[7]
.sym 88311 ser_tx_SB_DFFESS_Q_S[0]
.sym 88313 ser_tx_SB_DFFESS_Q_S[2]
.sym 88314 flash_csb_SB_LUT4_I3_O[0]
.sym 88317 iomem_wdata[5]
.sym 88319 soc.simpleuart.send_pattern[7]
.sym 88320 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88323 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88325 soc.simpleuart.send_pattern[6]
.sym 88326 iomem_wdata[4]
.sym 88329 soc.simpleuart.send_pattern[5]
.sym 88331 iomem_wdata[3]
.sym 88332 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88335 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 88336 iomem_wstrb[0]
.sym 88338 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 88342 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88343 soc.simpleuart.send_pattern[8]
.sym 88344 iomem_wdata[6]
.sym 88345 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 88346 clk$SB_IO_IN_$glb_clk
.sym 88347 ser_tx_SB_DFFESS_Q_S[2]
.sym 88355 gpio[25]
.sym 88375 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 88380 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 88381 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88382 iomem_wdata[29]
.sym 88383 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 88391 iomem_wdata[2]
.sym 88393 ser_tx_SB_DFFESS_Q_S[2]
.sym 88394 soc.simpleuart.send_pattern[4]
.sym 88395 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88396 soc.simpleuart.send_pattern[1]
.sym 88397 soc.simpleuart.send_pattern[2]
.sym 88400 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 88401 soc.simpleuart.send_pattern[3]
.sym 88404 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 88406 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 88407 iomem_wdata[1]
.sym 88417 iomem_wdata[0]
.sym 88422 iomem_wdata[1]
.sym 88423 soc.simpleuart.send_pattern[3]
.sym 88424 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88428 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 88429 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 88446 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88448 iomem_wdata[2]
.sym 88449 soc.simpleuart.send_pattern[4]
.sym 88452 soc.simpleuart.send_pattern[1]
.sym 88455 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88464 iomem_wdata[0]
.sym 88465 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88466 soc.simpleuart.send_pattern[2]
.sym 88468 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 88469 clk$SB_IO_IN_$glb_clk
.sym 88470 ser_tx_SB_DFFESS_Q_S[2]
.sym 88471 ser_rx_SB_LUT4_I1_I0[2]
.sym 88473 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88474 gpio[28]
.sym 88475 gpio[29]
.sym 88476 gpio[31]
.sym 88481 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 88482 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 88486 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 88495 $PACKER_VCC_NET
.sym 88498 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 88499 $PACKER_VCC_NET
.sym 88501 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 88502 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 88504 ser_rx_SB_LUT4_I1_I0[2]
.sym 88505 iomem_rdata[16]
.sym 88514 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 88515 gpio[16]
.sym 88522 iomem_wstrb[0]
.sym 88523 soc.simpleuart.send_dummy
.sym 88527 gpio[25]
.sym 88533 gpio[31]
.sym 88539 gpio[28]
.sym 88540 gpio[29]
.sym 88541 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 88547 gpio[28]
.sym 88551 gpio[16]
.sym 88558 gpio[31]
.sym 88566 gpio[25]
.sym 88569 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 88570 iomem_wstrb[0]
.sym 88571 soc.simpleuart.send_dummy
.sym 88584 gpio[29]
.sym 88588 soc.simpleuart.send_dummy
.sym 88590 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 88591 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 88592 clk$SB_IO_IN_$glb_clk
.sym 88595 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 88596 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 88597 soc.simpleuart.send_bitcnt[3]
.sym 88598 soc.simpleuart.send_bitcnt[1]
.sym 88599 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 88600 soc.simpleuart.send_bitcnt[2]
.sym 88601 soc.simpleuart.send_bitcnt[0]
.sym 88618 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88650 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 88662 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 88689 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 88714 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 88715 clk$SB_IO_IN_$glb_clk
.sym 88716 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 88718 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[1]
.sym 88719 soc.simpleuart.recv_state[2]
.sym 88720 soc.simpleuart.recv_state[3]
.sym 88721 ser_rx_SB_LUT4_I1_I2[0]
.sym 88722 soc.simpleuart.recv_state[1]
.sym 88723 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 88724 ser_rx_SB_LUT4_I1_O
.sym 88742 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 88746 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 88766 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 88768 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 88777 iomem_rdata[16]
.sym 88788 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 88809 iomem_rdata[16]
.sym 88811 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 88833 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 88835 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 88855 ser_rx$SB_IO_IN
.sym 88857 ser_rx_SB_LUT4_I1_O
.sym 88859 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 88860 ser_rx_SB_LUT4_I1_O
.sym 88874 iomem_wdata[29]
.sym 88875 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 88892 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[1]
.sym 88895 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[0]
.sym 88902 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 88910 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 88933 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[1]
.sym 88934 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[0]
.sym 88956 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[0]
.sym 88957 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 88958 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 88959 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[1]
.sym 88988 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 88997 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 89092 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 89111 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 89112 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 89116 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 89118 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 89119 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 89127 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 89128 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 89129 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 89130 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89131 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 89132 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 89136 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89137 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 89139 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89141 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 89143 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 89145 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 89147 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 89148 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 89151 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89153 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 89154 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89155 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89156 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 89157 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89160 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 89161 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89162 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 89166 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 89167 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 89168 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89173 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89174 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89175 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 89178 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 89179 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 89180 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89181 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89184 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 89185 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 89190 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89191 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 89192 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89193 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 89197 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 89199 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 89202 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 89203 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 89204 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89205 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 89207 clk$SB_IO_IN_$glb_clk
.sym 89209 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 89210 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 89211 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 89212 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_I2[2]
.sym 89213 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 89214 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 89215 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89216 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 89226 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89227 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 89231 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 89236 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 89237 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 89238 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 89241 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89242 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 89243 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 89244 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 89252 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 89253 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 89254 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 89256 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 89257 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 89259 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 89261 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 89262 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 89267 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 89268 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 89269 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 89270 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 89271 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89272 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89273 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 89274 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 89275 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89276 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 89278 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 89279 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 89280 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89281 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89283 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 89284 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 89285 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 89286 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 89289 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 89290 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 89291 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89292 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 89295 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89296 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 89297 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 89298 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 89302 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 89304 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 89307 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 89308 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89309 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 89310 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 89313 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 89314 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89315 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89316 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89319 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89320 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 89321 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89322 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 89325 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 89326 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 89330 clk$SB_IO_IN_$glb_clk
.sym 89332 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
.sym 89333 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 89334 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 89335 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 89336 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 89337 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 89338 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 89339 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89348 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 89349 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 89355 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 89357 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 89358 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 89359 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 89362 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 89363 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89364 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 89366 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89367 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 89375 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 89377 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 89379 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89381 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 89385 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 89387 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89388 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89389 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 89390 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 89391 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89392 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 89397 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 89398 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 89399 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 89400 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 89401 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89403 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89404 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 89406 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 89407 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 89408 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89409 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 89412 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89415 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89418 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 89419 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 89424 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 89425 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89426 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 89427 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 89430 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89431 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89432 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 89436 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 89437 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 89438 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89439 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89442 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 89443 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 89444 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89449 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 89451 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 89455 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.sym 89456 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.sym 89457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 89458 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 89459 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 89460 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 89461 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 89462 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[1]
.sym 89472 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 89475 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 89476 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 89478 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 89480 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 89481 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 89482 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 89483 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 89484 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 89485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 89486 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 89488 soc.cpu.mem_rdata_latched[2]
.sym 89489 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 89496 soc.cpu.mem_rdata_latched[2]
.sym 89498 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[0]
.sym 89499 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 89500 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89501 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 89502 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 89503 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 89504 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 89505 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 89506 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 89507 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 89508 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 89509 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 89511 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 89512 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 89514 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 89515 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 89517 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 89518 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 89520 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 89522 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 89523 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 89524 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 89525 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 89526 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 89529 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 89530 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 89531 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 89532 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 89535 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 89536 soc.cpu.mem_rdata_latched[2]
.sym 89537 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 89538 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 89541 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 89542 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 89543 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 89544 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 89547 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 89548 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 89549 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 89550 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 89553 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 89554 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 89555 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 89556 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 89559 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 89562 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[0]
.sym 89565 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 89566 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 89567 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89568 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 89572 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 89573 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 89576 clk$SB_IO_IN_$glb_clk
.sym 89579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 89580 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[3]
.sym 89581 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 89583 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 89584 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[3]
.sym 89585 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 89601 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 89602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 89603 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 89604 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 89605 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 89606 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 89608 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 89612 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 89613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 89620 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 89622 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 89623 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 89625 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[3]
.sym 89626 soc.cpu.mem_rdata_latched[0]
.sym 89627 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 89628 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 89629 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 89630 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 89631 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89633 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 89634 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 89637 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89638 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 89639 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89640 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 89642 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 89644 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 89645 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89646 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 89650 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 89652 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 89653 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89654 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 89655 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 89659 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[3]
.sym 89661 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89664 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 89665 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 89666 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 89667 soc.cpu.mem_rdata_latched[0]
.sym 89670 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 89671 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 89672 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 89673 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 89676 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89677 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 89678 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[3]
.sym 89679 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89682 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 89683 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 89684 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 89685 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[3]
.sym 89688 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 89689 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 89690 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 89691 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 89695 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 89696 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 89697 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 89699 clk$SB_IO_IN_$glb_clk
.sym 89701 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 89702 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[3]
.sym 89703 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 89704 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 89705 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I0[3]
.sym 89706 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 89707 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 89708 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 89716 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 89718 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 89729 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 89731 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 89732 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 89742 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 89743 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 89746 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 89747 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 89749 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 89750 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 89751 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89752 soc.cpu.mem_rdata_q[9]
.sym 89753 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 89754 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 89755 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 89758 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89759 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 89760 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 89761 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 89762 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 89763 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 89764 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 89765 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 89770 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 89771 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 89772 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 89773 soc.cpu.mem_rdata_latched[0]
.sym 89775 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89776 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 89777 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 89778 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 89781 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 89782 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 89783 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 89784 soc.cpu.mem_rdata_latched[0]
.sym 89788 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 89789 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 89790 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 89793 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 89794 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89795 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 89796 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 89799 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89801 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 89802 soc.cpu.mem_rdata_q[9]
.sym 89805 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 89806 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89807 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 89808 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 89811 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 89812 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 89817 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 89818 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 89819 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 89820 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 89822 clk$SB_IO_IN_$glb_clk
.sym 89839 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 89847 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 89850 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 89858 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 90391 flash_io0_do
.sym 90393 flash_io0_oe
.sym 90394 flash_io1_do
.sym 90396 flash_io1_oe
.sym 90397 $PACKER_VCC_NET
.sym 90405 $PACKER_VCC_NET
.sym 90406 flash_io1_oe
.sym 90407 flash_io0_oe
.sym 90408 flash_io1_do
.sym 90411 flash_io0_do
.sym 90416 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_3_I3[2]
.sym 90417 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_3_I3[2]
.sym 90418 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_3_I3[2]
.sym 90419 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 90420 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 90421 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 90422 soc.memory.ram01_WREN
.sym 90423 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 90428 flash_io1_di
.sym 90430 iomem_wdata[27]
.sym 90437 iomem_wdata[4]
.sym 90448 soc.memory.rdata_0[22]
.sym 90449 soc.memory.rdata_1[28]
.sym 90450 iomem_wdata[20]
.sym 90451 soc.memory.rdata_1[29]
.sym 90458 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 90459 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[3]
.sym 90460 soc.memory.rdata_1[17]
.sym 90462 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[2]
.sym 90463 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90467 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[3]
.sym 90469 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 90470 iomem_addr[16]
.sym 90471 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 90473 soc.spimemio.xfer.count[1]
.sym 90474 soc.spimemio.xfer.count[2]
.sym 90475 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 90477 soc.memory.rdata_0[17]
.sym 90478 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 90479 soc.spimemio.xfer_clk
.sym 90480 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 90481 soc.spimemio.xfer.xfer_dspi
.sym 90482 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 90483 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 90484 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 90485 soc.memory.rdata_0[27]
.sym 90486 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[1]
.sym 90487 flash_clk_SB_LUT4_I0_O[3]
.sym 90488 soc.memory.rdata_1[27]
.sym 90489 soc.spimemio.xfer.xfer_ddr
.sym 90491 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[2]
.sym 90492 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[3]
.sym 90493 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[3]
.sym 90494 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 90497 soc.spimemio.xfer.xfer_dspi
.sym 90498 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 90499 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 90500 soc.spimemio.xfer.xfer_ddr
.sym 90503 flash_clk_SB_LUT4_I0_O[3]
.sym 90504 soc.memory.rdata_1[27]
.sym 90505 soc.memory.rdata_0[27]
.sym 90506 iomem_addr[16]
.sym 90509 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[3]
.sym 90510 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 90511 soc.spimemio.xfer_clk
.sym 90512 soc.spimemio.xfer.count[1]
.sym 90515 soc.spimemio.xfer.count[2]
.sym 90516 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90517 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 90518 soc.spimemio.xfer_clk
.sym 90523 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[1]
.sym 90524 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 90527 flash_clk_SB_LUT4_I0_O[3]
.sym 90528 iomem_addr[16]
.sym 90529 soc.memory.rdata_1[17]
.sym 90530 soc.memory.rdata_0[17]
.sym 90533 soc.spimemio.xfer_clk
.sym 90534 soc.spimemio.xfer.count[1]
.sym 90535 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 90536 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 90537 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 90538 clk$SB_IO_IN_$glb_clk
.sym 90539 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 90544 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_3_I3[2]
.sym 90545 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 90546 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 90547 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 90548 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 90549 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I3[3]
.sym 90551 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 90558 soc.memory.rdata_1[17]
.sym 90560 soc.memory.rdata_1[21]
.sym 90562 iomem_wdata[18]
.sym 90563 iomem_wdata[27]
.sym 90566 soc.memory.rdata_1[16]
.sym 90570 soc.memory.wen[3]
.sym 90579 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 90582 flash_clk_SB_LUT4_I0_O[3]
.sym 90583 soc.memory.rdata_1[27]
.sym 90584 flash_csb$SB_IO_OUT
.sym 90588 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 90590 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 90593 iomem_wdata[28]
.sym 90594 soc.memory.rdata_0[23]
.sym 90595 soc.spimemio.xfer.count[2]
.sym 90598 soc.spimemio.xfer_clk
.sym 90599 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 90600 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 90601 soc.spimemio.xfer.xfer_dspi
.sym 90603 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 90605 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90606 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 90607 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[1]
.sym 90608 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_3_I3[2]
.sym 90612 flash_clk$SB_IO_OUT
.sym 90621 soc.spimemio.xfer.count[2]
.sym 90622 soc.spimemio.xfer_clk
.sym 90623 soc.spimemio.xfer.xfer_dspi
.sym 90624 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 90625 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 90626 soc.spimemio.xfer.count[0]
.sym 90627 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 90628 soc.spimemio.xfer.count[1]
.sym 90630 soc.spimemio.xfer_clk
.sym 90632 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 90634 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 90636 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90637 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 90639 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90640 soc.spimemio.xfer.count[3]
.sym 90641 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 90642 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 90644 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 90645 $PACKER_VCC_NET
.sym 90647 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90648 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 90649 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90650 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 90652 $PACKER_VCC_NET
.sym 90653 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 90655 soc.spimemio.xfer.count[1]
.sym 90656 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90657 $PACKER_VCC_NET
.sym 90659 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 90660 soc.spimemio.xfer_clk
.sym 90661 soc.spimemio.xfer.count[2]
.sym 90662 $PACKER_VCC_NET
.sym 90663 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 90666 $PACKER_VCC_NET
.sym 90667 soc.spimemio.xfer.count[3]
.sym 90669 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 90673 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 90674 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 90675 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 90678 soc.spimemio.xfer.xfer_dspi
.sym 90679 soc.spimemio.xfer.count[3]
.sym 90680 soc.spimemio.xfer_clk
.sym 90681 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90684 soc.spimemio.xfer.count[3]
.sym 90685 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 90686 soc.spimemio.xfer_clk
.sym 90687 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 90690 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 90691 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 90692 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 90693 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90696 soc.spimemio.xfer.count[0]
.sym 90697 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 90698 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 90699 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 90700 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 90701 clk$SB_IO_IN_$glb_clk
.sym 90702 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 90709 soc.spimemio.xfer.fetch
.sym 90723 soc.memory.rdata_1[31]
.sym 90727 iomem_wdata[28]
.sym 90728 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_3_I3[2]
.sym 90730 soc.memory.wen[3]
.sym 90731 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 90733 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I3[3]
.sym 90734 soc.memory.wen[2]
.sym 90736 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 90738 flash_clk$SB_IO_OUT
.sym 90744 soc.spimemio.xfer_clk
.sym 90746 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 90747 soc.spimemio.xfer.count[3]
.sym 90749 soc.spimemio.xfer.count[0]
.sym 90752 soc.spimemio.xfer_clk
.sym 90757 soc.spimemio.xfer.count[0]
.sym 90758 soc.spimemio.xfer.count[1]
.sym 90759 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 90760 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 90761 soc.spimemio.xfer.count[2]
.sym 90762 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 90764 $PACKER_VCC_NET
.sym 90765 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 90766 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 90767 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 90768 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 90769 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 90770 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90771 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 90772 $PACKER_VCC_NET
.sym 90773 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 90775 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90776 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 90777 soc.spimemio.xfer_clk
.sym 90778 soc.spimemio.xfer.count[0]
.sym 90779 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90780 $PACKER_VCC_NET
.sym 90782 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 90784 $PACKER_VCC_NET
.sym 90785 soc.spimemio.xfer.count[1]
.sym 90786 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 90788 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 90790 soc.spimemio.xfer.count[2]
.sym 90791 $PACKER_VCC_NET
.sym 90792 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 90795 soc.spimemio.xfer_clk
.sym 90796 $PACKER_VCC_NET
.sym 90797 soc.spimemio.xfer.count[3]
.sym 90798 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 90801 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 90802 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 90803 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 90804 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 90807 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90808 soc.spimemio.xfer.count[0]
.sym 90809 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 90810 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 90813 soc.spimemio.xfer_clk
.sym 90814 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 90815 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 90816 soc.spimemio.xfer.count[1]
.sym 90819 soc.spimemio.xfer.count[2]
.sym 90820 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 90821 soc.spimemio.xfer_clk
.sym 90822 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 90823 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 90824 clk$SB_IO_IN_$glb_clk
.sym 90825 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 90828 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 90829 soc.spimemio.xfer.last_fetch
.sym 90840 soc.memory.rdata_0[17]
.sym 90848 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 90851 soc.spimemio.xfer.xfer_dspi
.sym 90853 flash_csb$SB_IO_OUT
.sym 90857 iomem_addr[13]
.sym 90858 iomem_wdata[30]
.sym 90859 iomem_addr[3]
.sym 90861 iomem_wdata[27]
.sym 90867 soc.spimemio.xfer_clk
.sym 90868 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0[0]
.sym 90872 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 90880 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 90881 soc.spimemio.xfer.xfer_ddr
.sym 90882 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90883 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 90885 soc.spimemio.xfer_csb
.sym 90887 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 90888 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 90889 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 90893 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 90894 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 90895 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[1]
.sym 90897 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 90900 soc.spimemio.xfer_clk
.sym 90902 soc.spimemio.xfer_csb
.sym 90906 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[1]
.sym 90908 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 90909 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 90913 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 90915 soc.spimemio.xfer.xfer_ddr
.sym 90918 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 90921 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90924 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 90925 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0[0]
.sym 90926 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 90927 soc.spimemio.xfer.xfer_ddr
.sym 90930 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0[0]
.sym 90932 soc.spimemio.xfer.xfer_ddr
.sym 90933 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 90937 soc.spimemio.xfer.xfer_ddr
.sym 90938 soc.spimemio.xfer_clk
.sym 90939 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 90942 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 90946 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 90947 clk$SB_IO_IN_$glb_clk
.sym 90948 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 90950 soc.memory.wen[3]
.sym 90952 soc.memory.wen[2]
.sym 90953 soc.spimemio.xfer.xfer_ddr_q
.sym 90965 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 90967 soc.spimemio.xfer.next_fetch
.sym 90969 soc.spimemio.xfer.xfer_ddr
.sym 90973 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 90976 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 90977 soc.spimemio.dout_data[0]
.sym 90979 soc.spimemio.dout_data[1]
.sym 90980 soc.spimemio.dout_data[5]
.sym 90982 soc.spimemio.dout_data[2]
.sym 90983 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 90984 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 90990 soc.spimemio.xfer_clk
.sym 90992 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 90993 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 90994 flash_io0_di
.sym 90999 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 91000 soc.spimemio.dout_data[2]
.sym 91001 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 91002 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[1]
.sym 91004 soc.spimemio.dout_data[0]
.sym 91006 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 91011 soc.spimemio.xfer.xfer_dspi
.sym 91014 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O[0]
.sym 91018 flash_io1_di
.sym 91020 soc.spimemio.xfer.xfer_ddr
.sym 91023 soc.spimemio.xfer_clk
.sym 91024 soc.spimemio.xfer.xfer_dspi
.sym 91025 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 91026 soc.spimemio.xfer.xfer_ddr
.sym 91041 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 91043 soc.spimemio.dout_data[2]
.sym 91044 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 91048 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[1]
.sym 91049 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 91050 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O[0]
.sym 91059 flash_io0_di
.sym 91060 flash_io1_di
.sym 91061 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 91065 flash_io1_di
.sym 91066 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 91067 soc.spimemio.dout_data[0]
.sym 91069 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 91070 clk$SB_IO_IN_$glb_clk
.sym 91088 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 91092 soc.spimemio.dout_data[3]
.sym 91101 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_3_I3[2]
.sym 91102 $PACKER_GND_NET
.sym 91104 soc.spimemio.dout_data[4]
.sym 91116 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 91119 soc.spimemio.dout_data[0]
.sym 91120 soc.spimemio.dout_data[1]
.sym 91124 soc.spimemio.dout_data[3]
.sym 91127 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 91128 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 91129 soc.spimemio.dout_data[4]
.sym 91131 soc.spimemio.dout_data[2]
.sym 91132 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 91134 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 91135 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 91138 soc.spimemio.dout_data[5]
.sym 91140 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 91141 soc.spimemio.dout_data[6]
.sym 91144 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 91146 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 91148 soc.spimemio.dout_data[3]
.sym 91149 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 91152 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 91154 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 91155 soc.spimemio.dout_data[4]
.sym 91159 soc.spimemio.dout_data[1]
.sym 91160 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 91161 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 91164 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 91165 soc.spimemio.dout_data[5]
.sym 91166 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 91167 soc.spimemio.dout_data[4]
.sym 91170 soc.spimemio.dout_data[2]
.sym 91171 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 91173 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 91176 soc.spimemio.dout_data[6]
.sym 91177 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 91178 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 91182 soc.spimemio.dout_data[5]
.sym 91183 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 91184 soc.spimemio.dout_data[3]
.sym 91185 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 91188 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 91189 soc.spimemio.dout_data[2]
.sym 91190 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 91191 soc.spimemio.dout_data[0]
.sym 91192 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 91193 clk$SB_IO_IN_$glb_clk
.sym 91196 $PACKER_GND_NET
.sym 91205 iomem_wdata[21]
.sym 91220 soc.spimemio.dout_data[2]
.sym 91221 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_3_I3[2]
.sym 91223 iomem_wdata[28]
.sym 91224 soc.spimemio.dout_data[6]
.sym 91225 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91226 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 91229 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91230 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I3[3]
.sym 91350 iomem_wdata[30]
.sym 91352 soc.simpleuart.recv_divcnt[21]
.sym 91368 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 91369 soc.simpleuart.recv_divcnt[2]
.sym 91375 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91376 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 91378 soc.simpleuart.recv_divcnt[3]
.sym 91380 soc.simpleuart.recv_divcnt[5]
.sym 91381 soc.simpleuart.recv_divcnt[6]
.sym 91384 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 91387 soc.simpleuart.recv_divcnt[4]
.sym 91389 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91390 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 91391 $nextpnr_ICESTORM_LC_16$O
.sym 91393 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 91397 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 91398 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91399 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 91401 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 91403 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 91404 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91405 soc.simpleuart.recv_divcnt[2]
.sym 91407 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 91409 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 91410 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91412 soc.simpleuart.recv_divcnt[3]
.sym 91413 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 91415 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 91416 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91417 soc.simpleuart.recv_divcnt[4]
.sym 91419 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 91421 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 91422 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91424 soc.simpleuart.recv_divcnt[5]
.sym 91425 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 91427 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 91428 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91430 soc.simpleuart.recv_divcnt[6]
.sym 91431 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 91433 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 91434 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91435 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 91437 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 91439 clk$SB_IO_IN_$glb_clk
.sym 91440 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 91442 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 91451 iomem_wdata[27]
.sym 91468 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 91469 soc.spimemio.dout_data[0]
.sym 91473 soc.spimemio.dout_data[5]
.sym 91476 soc.spimemio.dout_data[1]
.sym 91477 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 91485 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 91487 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 91491 soc.simpleuart.recv_divcnt[9]
.sym 91497 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91498 soc.simpleuart.recv_divcnt[8]
.sym 91501 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91502 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 91508 soc.simpleuart.recv_divcnt[10]
.sym 91512 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 91513 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 91514 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9]
.sym 91515 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91517 soc.simpleuart.recv_divcnt[8]
.sym 91518 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 91520 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 91521 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91522 soc.simpleuart.recv_divcnt[9]
.sym 91524 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9]
.sym 91526 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 91527 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91528 soc.simpleuart.recv_divcnt[10]
.sym 91530 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 91532 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 91533 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91535 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 91536 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 91538 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 91539 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91541 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 91542 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 91544 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 91545 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91547 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 91548 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 91550 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 91551 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91552 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 91554 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 91556 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 91557 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91558 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 91560 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 91562 clk$SB_IO_IN_$glb_clk
.sym 91563 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 91589 soc.spimemio.dout_data[4]
.sym 91590 $PACKER_GND_NET
.sym 91593 soc.simpleuart.recv_divcnt[24]
.sym 91594 soc.simpleuart.recv_divcnt[23]
.sym 91595 iomem_wdata[27]
.sym 91597 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 91598 soc.simpleuart.recv_divcnt[17]
.sym 91599 soc.simpleuart.recv_divcnt[27]
.sym 91600 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 91615 soc.simpleuart.recv_divcnt[18]
.sym 91620 soc.simpleuart.recv_divcnt[23]
.sym 91622 soc.simpleuart.recv_divcnt[17]
.sym 91627 soc.simpleuart.recv_divcnt[22]
.sym 91628 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91629 soc.simpleuart.recv_divcnt[16]
.sym 91632 soc.simpleuart.recv_divcnt[19]
.sym 91633 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 91634 soc.simpleuart.recv_divcnt[21]
.sym 91635 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91636 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91637 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 91638 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91639 soc.simpleuart.recv_divcnt[16]
.sym 91641 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 91643 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 91644 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91646 soc.simpleuart.recv_divcnt[17]
.sym 91647 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 91649 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]
.sym 91650 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91651 soc.simpleuart.recv_divcnt[18]
.sym 91653 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 91655 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]
.sym 91656 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91657 soc.simpleuart.recv_divcnt[19]
.sym 91659 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]
.sym 91661 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]
.sym 91662 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91663 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 91665 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]
.sym 91667 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]
.sym 91668 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91669 soc.simpleuart.recv_divcnt[21]
.sym 91671 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]
.sym 91673 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]
.sym 91674 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91676 soc.simpleuart.recv_divcnt[22]
.sym 91677 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]
.sym 91679 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 91680 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91681 soc.simpleuart.recv_divcnt[23]
.sym 91683 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]
.sym 91685 clk$SB_IO_IN_$glb_clk
.sym 91686 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 91713 soc.spimemio.dout_data[2]
.sym 91716 soc.spimemio.dout_data[6]
.sym 91718 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_3_I3[2]
.sym 91719 iomem_wdata[28]
.sym 91721 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91722 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I3[3]
.sym 91723 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 91730 soc.simpleuart.recv_divcnt[26]
.sym 91731 soc.simpleuart.recv_divcnt[27]
.sym 91732 soc.simpleuart.recv_divcnt[28]
.sym 91734 soc.simpleuart.recv_divcnt[30]
.sym 91736 soc.simpleuart.recv_divcnt[24]
.sym 91741 soc.simpleuart.recv_divcnt[29]
.sym 91745 soc.simpleuart.recv_divcnt[25]
.sym 91746 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91751 soc.simpleuart.recv_divcnt[31]
.sym 91754 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91760 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]
.sym 91761 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91762 soc.simpleuart.recv_divcnt[24]
.sym 91764 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 91766 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]
.sym 91767 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91769 soc.simpleuart.recv_divcnt[25]
.sym 91770 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]
.sym 91772 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]
.sym 91773 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91775 soc.simpleuart.recv_divcnt[26]
.sym 91776 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]
.sym 91778 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]
.sym 91779 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91781 soc.simpleuart.recv_divcnt[27]
.sym 91782 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]
.sym 91784 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]
.sym 91785 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91787 soc.simpleuart.recv_divcnt[28]
.sym 91788 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]
.sym 91790 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]
.sym 91791 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91792 soc.simpleuart.recv_divcnt[29]
.sym 91794 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]
.sym 91796 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]
.sym 91797 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91799 soc.simpleuart.recv_divcnt[30]
.sym 91800 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]
.sym 91803 soc.simpleuart.recv_divcnt[31]
.sym 91805 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 91806 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]
.sym 91808 clk$SB_IO_IN_$glb_clk
.sym 91809 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 91835 ser_rx_SB_LUT4_I1_I2[0]
.sym 91841 iomem_wdata[30]
.sym 91844 gpio_SB_DFFESR_Q_28_E
.sym 91856 iomem_wdata[18]
.sym 91869 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 91872 iomem_wdata[21]
.sym 91897 iomem_wdata[21]
.sym 91928 iomem_wdata[18]
.sym 91930 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 91931 clk$SB_IO_IN_$glb_clk
.sym 91932 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 91943 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 91958 soc.spimemio.dout_data[5]
.sym 91960 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 91961 soc.spimemio.dout_data[0]
.sym 91964 soc.spimemio.dout_data[1]
.sym 91965 iomem_wdata[25]
.sym 91976 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 91988 iomem_wdata[30]
.sym 91995 ser_rx_SB_LUT4_I1_I2[0]
.sym 91996 iomem_wdata[27]
.sym 92000 iomem_wdata[24]
.sym 92003 ser_rx_SB_LUT4_I1_I0[2]
.sym 92009 iomem_wdata[27]
.sym 92022 iomem_wdata[24]
.sym 92032 iomem_wdata[30]
.sym 92039 ser_rx_SB_LUT4_I1_I2[0]
.sym 92040 ser_rx_SB_LUT4_I1_I0[2]
.sym 92053 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 92054 clk$SB_IO_IN_$glb_clk
.sym 92055 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 92058 gpio[24]
.sym 92061 gpio[27]
.sym 92072 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 92083 iomem_wdata[27]
.sym 92084 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 92087 $PACKER_GND_NET
.sym 92108 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 92123 gpio[24]
.sym 92145 gpio[24]
.sym 92176 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 92177 clk$SB_IO_IN_$glb_clk
.sym 92192 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 92237 iomem_wdata[25]
.sym 92247 gpio_SB_DFFESR_Q_28_E
.sym 92297 iomem_wdata[25]
.sym 92299 gpio_SB_DFFESR_Q_28_E
.sym 92300 clk$SB_IO_IN_$glb_clk
.sym 92301 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 92312 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 92333 iomem_wdata[30]
.sym 92334 ser_rx_SB_LUT4_I1_I2[0]
.sym 92344 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92345 ser_rx_SB_LUT4_I1_I2[0]
.sym 92350 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 92354 iomem_wdata[31]
.sym 92356 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 92357 iomem_wdata[29]
.sym 92361 gpio_SB_DFFESR_Q_28_E
.sym 92365 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 92373 iomem_wdata[28]
.sym 92376 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 92377 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92378 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 92379 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 92388 ser_rx_SB_LUT4_I1_I2[0]
.sym 92390 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 92394 iomem_wdata[28]
.sym 92403 iomem_wdata[29]
.sym 92409 iomem_wdata[31]
.sym 92422 gpio_SB_DFFESR_Q_28_E
.sym 92423 clk$SB_IO_IN_$glb_clk
.sym 92424 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 92448 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92450 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92451 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 92466 $PACKER_VCC_NET
.sym 92468 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 92470 soc.simpleuart.send_bitcnt[1]
.sym 92474 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 92477 soc.simpleuart.send_bitcnt[3]
.sym 92478 $PACKER_VCC_NET
.sym 92484 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 92485 soc.simpleuart.send_bitcnt[3]
.sym 92489 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 92491 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 92496 soc.simpleuart.send_bitcnt[2]
.sym 92497 soc.simpleuart.send_bitcnt[0]
.sym 92498 $nextpnr_ICESTORM_LC_19$O
.sym 92501 soc.simpleuart.send_bitcnt[0]
.sym 92504 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 92506 soc.simpleuart.send_bitcnt[1]
.sym 92507 $PACKER_VCC_NET
.sym 92508 soc.simpleuart.send_bitcnt[0]
.sym 92510 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 92512 soc.simpleuart.send_bitcnt[2]
.sym 92513 $PACKER_VCC_NET
.sym 92514 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 92517 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 92518 soc.simpleuart.send_bitcnt[3]
.sym 92519 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 92520 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 92524 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 92525 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 92526 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 92529 soc.simpleuart.send_bitcnt[3]
.sym 92530 soc.simpleuart.send_bitcnt[1]
.sym 92531 soc.simpleuart.send_bitcnt[2]
.sym 92532 soc.simpleuart.send_bitcnt[0]
.sym 92536 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 92537 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 92538 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 92541 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 92543 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 92544 soc.simpleuart.send_bitcnt[0]
.sym 92545 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_O
.sym 92546 clk$SB_IO_IN_$glb_clk
.sym 92547 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 92553 ser_rx_SB_LUT4_I1_I0[0]
.sym 92555 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 92580 $PACKER_GND_NET
.sym 92589 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 92593 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92595 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92597 ser_rx_SB_LUT4_I1_I0[2]
.sym 92599 soc.simpleuart.recv_state[2]
.sym 92600 ser_rx_SB_LUT4_I1_O
.sym 92601 ser_rx_SB_LUT4_I1_I2[0]
.sym 92602 soc.simpleuart.recv_state[1]
.sym 92603 ser_rx$SB_IO_IN
.sym 92610 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92614 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[1]
.sym 92616 soc.simpleuart.recv_state[3]
.sym 92618 ser_rx_SB_LUT4_I1_I0[0]
.sym 92619 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92620 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 92621 $nextpnr_ICESTORM_LC_17$O
.sym 92624 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92627 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 92629 soc.simpleuart.recv_state[1]
.sym 92631 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92633 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 92634 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92635 soc.simpleuart.recv_state[2]
.sym 92637 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 92641 soc.simpleuart.recv_state[3]
.sym 92642 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92643 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 92646 soc.simpleuart.recv_state[3]
.sym 92647 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92648 soc.simpleuart.recv_state[1]
.sym 92649 soc.simpleuart.recv_state[2]
.sym 92652 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92653 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 92654 ser_rx_SB_LUT4_I1_I2[0]
.sym 92655 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[1]
.sym 92658 soc.simpleuart.recv_state[1]
.sym 92659 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 92660 soc.simpleuart.recv_state[3]
.sym 92661 soc.simpleuart.recv_state[2]
.sym 92664 ser_rx_SB_LUT4_I1_I0[2]
.sym 92665 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 92666 ser_rx$SB_IO_IN
.sym 92667 ser_rx_SB_LUT4_I1_I0[0]
.sym 92668 ser_rx_SB_LUT4_I1_O
.sym 92669 clk$SB_IO_IN_$glb_clk
.sym 92670 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 92699 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 92705 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 92820 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 92823 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 92942 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 92963 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 92964 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 92971 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 93027 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 93029 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 93030 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 93060 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 93065 $PACKER_GND_NET
.sym 93066 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 93068 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 93070 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 93072 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 93073 soc.cpu.mem_rdata_latched[2]
.sym 93083 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93085 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 93087 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 93088 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 93089 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 93092 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 93095 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 93096 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 93098 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93099 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93100 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 93101 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 93102 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 93103 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 93105 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 93106 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[1]
.sym 93107 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 93108 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 93109 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 93111 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93114 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93115 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 93116 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 93117 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 93120 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 93121 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 93122 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93123 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93126 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 93127 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93128 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 93129 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 93133 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 93135 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 93138 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 93139 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93140 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 93141 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 93144 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 93145 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 93146 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 93147 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93150 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[1]
.sym 93152 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 93156 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93157 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 93158 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 93159 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 93161 clk$SB_IO_IN_$glb_clk
.sym 93167 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 93170 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 93179 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 93190 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 93193 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 93194 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 93197 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 93204 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 93207 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_I2[2]
.sym 93208 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 93209 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 93210 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 93211 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 93212 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93213 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 93214 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 93215 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 93217 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 93218 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 93219 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 93221 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 93222 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 93223 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 93226 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 93227 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 93228 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93229 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 93230 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 93231 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 93233 soc.cpu.mem_rdata_latched[2]
.sym 93235 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93237 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 93238 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 93239 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93240 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 93243 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93244 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 93245 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 93246 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 93251 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 93252 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 93255 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_I2[2]
.sym 93256 soc.cpu.mem_rdata_latched[2]
.sym 93257 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 93258 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 93261 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 93263 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 93264 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 93267 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93268 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 93269 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93273 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 93274 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 93275 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 93276 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 93279 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 93280 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 93281 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 93282 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 93284 clk$SB_IO_IN_$glb_clk
.sym 93298 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93303 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 93308 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 93315 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 93316 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 93320 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 93328 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 93329 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[3]
.sym 93330 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 93331 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 93332 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 93333 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 93334 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 93336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 93337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 93338 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 93339 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 93341 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.sym 93342 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93343 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 93344 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.sym 93345 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 93346 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 93347 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 93348 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 93349 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 93350 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 93352 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[1]
.sym 93353 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 93355 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 93358 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 93361 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 93362 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 93363 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 93366 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 93368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 93369 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 93372 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 93373 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 93374 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[3]
.sym 93375 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.sym 93378 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 93379 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[1]
.sym 93380 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 93381 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 93384 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 93385 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 93386 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93387 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.sym 93390 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 93391 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 93397 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 93398 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 93399 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 93402 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 93403 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 93404 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 93405 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93407 clk$SB_IO_IN_$glb_clk
.sym 93438 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 93440 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93450 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.sym 93455 soc.cpu.mem_rdata_latched[2]
.sym 93456 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 93457 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93458 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 93460 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 93461 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 93465 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 93466 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 93468 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 93469 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 93473 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93475 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 93477 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 93480 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[3]
.sym 93481 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 93489 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 93490 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.sym 93491 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[3]
.sym 93492 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 93495 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 93496 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93497 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 93498 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93501 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93502 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 93503 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 93504 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 93513 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93515 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 93519 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 93520 soc.cpu.mem_rdata_latched[2]
.sym 93521 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 93522 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93525 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 93526 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 93527 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 93528 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 93530 clk$SB_IO_IN_$glb_clk
.sym 93576 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[0]
.sym 93577 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 93578 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 93579 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 93580 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 93581 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 93584 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 93587 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 93590 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[3]
.sym 93591 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 93592 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 93593 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I0[3]
.sym 93595 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93596 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93599 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 93600 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93603 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93604 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93606 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 93607 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 93608 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 93609 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 93612 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 93613 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93614 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 93615 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 93618 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 93619 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 93620 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93621 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 93624 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[3]
.sym 93625 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 93626 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[0]
.sym 93627 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93630 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 93631 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 93632 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 93633 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93636 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 93638 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 93642 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93643 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 93648 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 93649 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I0[3]
.sym 93650 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[0]
.sym 93651 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 93653 clk$SB_IO_IN_$glb_clk
.sym 94222 flash_clk$SB_IO_OUT
.sym 94225 flash_csb$SB_IO_OUT
.sym 94237 flash_clk$SB_IO_OUT
.sym 94238 flash_csb$SB_IO_OUT
.sym 94253 iomem_wdata[28]
.sym 94271 soc.memory.rdata_0[20]
.sym 94272 iomem_wdata[28]
.sym 94273 soc.memory.rdata_0[21]
.sym 94274 iomem_wdata[22]
.sym 94282 soc.memory.rdata_0[21]
.sym 94286 flash_clk_SB_LUT4_I0_O[3]
.sym 94288 soc.memory.rdata_1[21]
.sym 94290 soc.memory.rdata_1[18]
.sym 94291 soc.memory.wen[3]
.sym 94292 soc.memory.wen[2]
.sym 94293 soc.memory.rdata_0[18]
.sym 94294 soc.memory.rdata_1[16]
.sym 94295 soc.memory.rdata_0[19]
.sym 94296 iomem_addr[16]
.sym 94298 soc.memory.rdata_1[22]
.sym 94300 soc.memory.rdata_1[19]
.sym 94301 soc.memory.rdata_0[22]
.sym 94302 soc.memory.rdata_1[28]
.sym 94304 soc.memory.rdata_1[29]
.sym 94305 soc.memory.rdata_0[16]
.sym 94306 flash_clk_SB_LUT4_I0_O[3]
.sym 94310 soc.memory.rdata_0[28]
.sym 94312 soc.memory.rdata_0[29]
.sym 94314 iomem_addr[16]
.sym 94315 soc.memory.rdata_1[22]
.sym 94316 soc.memory.rdata_0[22]
.sym 94317 flash_clk_SB_LUT4_I0_O[3]
.sym 94320 soc.memory.rdata_1[19]
.sym 94321 flash_clk_SB_LUT4_I0_O[3]
.sym 94322 soc.memory.rdata_0[19]
.sym 94323 iomem_addr[16]
.sym 94326 iomem_addr[16]
.sym 94327 soc.memory.rdata_0[21]
.sym 94328 flash_clk_SB_LUT4_I0_O[3]
.sym 94329 soc.memory.rdata_1[21]
.sym 94333 soc.memory.rdata_1[16]
.sym 94334 soc.memory.rdata_0[16]
.sym 94335 iomem_addr[16]
.sym 94338 iomem_addr[16]
.sym 94339 soc.memory.rdata_1[28]
.sym 94340 soc.memory.rdata_0[28]
.sym 94344 flash_clk_SB_LUT4_I0_O[3]
.sym 94345 iomem_addr[16]
.sym 94346 soc.memory.rdata_0[18]
.sym 94347 soc.memory.rdata_1[18]
.sym 94351 soc.memory.wen[3]
.sym 94352 soc.memory.wen[2]
.sym 94356 flash_clk_SB_LUT4_I0_O[3]
.sym 94357 soc.memory.rdata_0[29]
.sym 94358 soc.memory.rdata_1[29]
.sym 94359 iomem_addr[16]
.sym 94391 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_3_I3[2]
.sym 94394 soc.memory.wen[2]
.sym 94395 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_3_I3[2]
.sym 94399 iomem_wdata[28]
.sym 94402 soc.memory.rdata_1[18]
.sym 94407 iomem_wdata[17]
.sym 94408 iomem_wdata[24]
.sym 94409 soc.memory.rdata_1[23]
.sym 94410 iomem_wdata[21]
.sym 94411 iomem_wdata[21]
.sym 94412 flash_clk_SB_LUT4_I0_O[3]
.sym 94413 iomem_wdata[17]
.sym 94417 iomem_wdata[25]
.sym 94418 iomem_wdata[23]
.sym 94420 soc.memory.rdata_1[20]
.sym 94421 iomem_addr[5]
.sym 94422 iomem_addr[16]
.sym 94423 iomem_addr[11]
.sym 94424 soc.memory.rdata_0[18]
.sym 94425 soc.memory.ram01_WREN
.sym 94427 soc.memory.rdata_0[19]
.sym 94428 iomem_wdata[16]
.sym 94441 soc.memory.rdata_1[30]
.sym 94443 soc.memory.rdata_1[31]
.sym 94445 soc.memory.rdata_0[23]
.sym 94449 soc.memory.rdata_1[26]
.sym 94451 soc.memory.rdata_1[23]
.sym 94452 soc.memory.rdata_0[26]
.sym 94453 soc.memory.rdata_1[24]
.sym 94455 soc.memory.rdata_1[25]
.sym 94460 soc.memory.rdata_0[30]
.sym 94461 soc.memory.rdata_1[20]
.sym 94462 soc.memory.rdata_0[31]
.sym 94463 iomem_addr[16]
.sym 94464 soc.memory.rdata_0[24]
.sym 94466 soc.memory.rdata_0[25]
.sym 94469 soc.memory.rdata_0[20]
.sym 94471 flash_clk_SB_LUT4_I0_O[3]
.sym 94473 soc.memory.rdata_0[31]
.sym 94474 soc.memory.rdata_1[31]
.sym 94475 flash_clk_SB_LUT4_I0_O[3]
.sym 94476 iomem_addr[16]
.sym 94479 iomem_addr[16]
.sym 94480 flash_clk_SB_LUT4_I0_O[3]
.sym 94481 soc.memory.rdata_0[23]
.sym 94482 soc.memory.rdata_1[23]
.sym 94485 soc.memory.rdata_1[26]
.sym 94486 iomem_addr[16]
.sym 94487 flash_clk_SB_LUT4_I0_O[3]
.sym 94488 soc.memory.rdata_0[26]
.sym 94491 iomem_addr[16]
.sym 94492 flash_clk_SB_LUT4_I0_O[3]
.sym 94493 soc.memory.rdata_0[24]
.sym 94494 soc.memory.rdata_1[24]
.sym 94497 flash_clk_SB_LUT4_I0_O[3]
.sym 94498 soc.memory.rdata_1[20]
.sym 94499 soc.memory.rdata_0[20]
.sym 94500 iomem_addr[16]
.sym 94503 iomem_addr[16]
.sym 94504 flash_clk_SB_LUT4_I0_O[3]
.sym 94505 soc.memory.rdata_0[25]
.sym 94506 soc.memory.rdata_1[25]
.sym 94515 soc.memory.rdata_1[30]
.sym 94516 flash_clk_SB_LUT4_I0_O[3]
.sym 94517 iomem_addr[16]
.sym 94518 soc.memory.rdata_0[30]
.sym 94551 soc.memory.rdata_1[30]
.sym 94552 iomem_addr[10]
.sym 94553 soc.memory.rdata_1[27]
.sym 94554 iomem_wdata[30]
.sym 94555 iomem_wdata[27]
.sym 94557 soc.memory.rdata_1[24]
.sym 94558 iomem_addr[13]
.sym 94559 soc.memory.rdata_1[25]
.sym 94560 iomem_addr[3]
.sym 94561 soc.memory.rdata_1[26]
.sym 94562 soc.memory.rdata_0[30]
.sym 94563 iomem_addr[2]
.sym 94564 soc.memory.rdata_0[31]
.sym 94565 iomem_addr[12]
.sym 94566 soc.memory.rdata_0[24]
.sym 94567 iomem_addr[7]
.sym 94568 soc.memory.rdata_0[25]
.sym 94569 iomem_addr[2]
.sym 94570 iomem_addr[8]
.sym 94571 iomem_addr[10]
.sym 94572 soc.memory.rdata_0[27]
.sym 94573 iomem_addr[9]
.sym 94583 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 94601 soc.spimemio.xfer.next_fetch
.sym 94650 soc.spimemio.xfer.next_fetch
.sym 94659 clk$SB_IO_IN_$glb_clk
.sym 94660 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 94692 iomem_addr[14]
.sym 94694 soc.memory.rdata_0[23]
.sym 94695 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 94698 iomem_addr[15]
.sym 94701 iomem_wstrb[3]
.sym 94702 $PACKER_VCC_NET
.sym 94703 iomem_wdata[23]
.sym 94704 iomem_wdata[21]
.sym 94705 iomem_wdata[17]
.sym 94707 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 94708 soc.memory.wen[3]
.sym 94711 iomem_wdata[17]
.sym 94712 soc.memory.wen[2]
.sym 94719 soc.spimemio.xfer.next_fetch
.sym 94721 soc.spimemio.xfer.last_fetch
.sym 94722 soc.spimemio.xfer.xfer_ddr_q
.sym 94724 soc.spimemio.xfer.fetch
.sym 94731 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 94763 soc.spimemio.xfer.fetch
.sym 94764 soc.spimemio.xfer.next_fetch
.sym 94765 soc.spimemio.xfer.xfer_ddr_q
.sym 94766 soc.spimemio.xfer.last_fetch
.sym 94770 soc.spimemio.xfer.fetch
.sym 94798 clk$SB_IO_IN_$glb_clk
.sym 94799 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 94826 $PACKER_GND_NET
.sym 94842 iomem_addr[11]
.sym 94850 iomem_wdata[16]
.sym 94875 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 94877 iomem_wstrb[3]
.sym 94883 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 94888 soc.spimemio.xfer.xfer_ddr
.sym 94896 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 94897 iomem_wstrb[3]
.sym 94909 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 94910 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 94914 soc.spimemio.xfer.xfer_ddr
.sym 94937 clk$SB_IO_IN_$glb_clk
.sym 94986 $PACKER_GND_NET
.sym 94987 iomem_wdata[26]
.sym 95122 iomem_addr[10]
.sym 95128 $PACKER_GND_NET
.sym 95260 iomem_wdata[21]
.sym 95263 iomem_wdata[23]
.sym 95265 iomem_wdata[17]
.sym 95267 iomem_wdata[17]
.sym 95382 iomem_wdata[28]
.sym 95417 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 95422 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 95453 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 95455 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 95493 clk$SB_IO_IN_$glb_clk
.sym 95494 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 95527 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 95529 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 95660 iomem_wdata[25]
.sym 95815 iomem_wdata[17]
.sym 95816 iomem_wdata[21]
.sym 95819 iomem_wdata[23]
.sym 95821 iomem_wdata[17]
.sym 96119 gpio_SB_DFFESR_Q_28_E
.sym 96128 iomem_wdata[24]
.sym 96134 iomem_wdata[27]
.sym 96153 iomem_wdata[24]
.sym 96171 iomem_wdata[27]
.sym 96187 gpio_SB_DFFESR_Q_28_E
.sym 96188 clk$SB_IO_IN_$glb_clk
.sym 96189 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O_$glb_sr
.sym 96666 soc.simpleuart.recv_state[2]
.sym 96667 soc.simpleuart.recv_state[3]
.sym 96671 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 96677 soc.simpleuart.recv_state[1]
.sym 96678 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 96727 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 96729 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 96739 soc.simpleuart.recv_state[3]
.sym 96740 soc.simpleuart.recv_state[2]
.sym 96742 soc.simpleuart.recv_state[1]
.sym 97359 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
.sym 97361 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 97382 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[1]
.sym 97388 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 97416 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 97418 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 97434 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[1]
.sym 97435 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
.sym 97439 clk$SB_IO_IN_$glb_clk
.sym 98492 clk$SB_IO_IN_$glb_clk
.sym 98500 iomem_wdata[28]
.sym 98501 iomem_wdata[17]
.sym 98502 iomem_wdata[24]
.sym 98503 iomem_wdata[23]
.sym 98505 iomem_wdata[21]
.sym 98507 iomem_wdata[17]
.sym 98510 iomem_wdata[25]
.sym 98511 iomem_wdata[23]
.sym 98512 iomem_wdata[21]
.sym 98513 iomem_wdata[19]
.sym 98514 iomem_wdata[30]
.sym 98515 iomem_wdata[31]
.sym 98516 iomem_wdata[22]
.sym 98517 iomem_wdata[18]
.sym 98518 iomem_wdata[19]
.sym 98519 iomem_wdata[20]
.sym 98520 iomem_wdata[16]
.sym 98522 iomem_wdata[29]
.sym 98523 iomem_wdata[26]
.sym 98524 iomem_wdata[22]
.sym 98525 iomem_wdata[18]
.sym 98526 iomem_wdata[27]
.sym 98527 iomem_wdata[20]
.sym 98528 iomem_wdata[16]
.sym 98529 iomem_wdata[16]
.sym 98530 iomem_wdata[24]
.sym 98531 iomem_wdata[16]
.sym 98532 iomem_wdata[17]
.sym 98533 iomem_wdata[25]
.sym 98534 iomem_wdata[17]
.sym 98535 iomem_wdata[18]
.sym 98536 iomem_wdata[26]
.sym 98537 iomem_wdata[18]
.sym 98538 iomem_wdata[19]
.sym 98539 iomem_wdata[27]
.sym 98540 iomem_wdata[19]
.sym 98541 iomem_wdata[20]
.sym 98542 iomem_wdata[28]
.sym 98543 iomem_wdata[20]
.sym 98544 iomem_wdata[21]
.sym 98545 iomem_wdata[29]
.sym 98546 iomem_wdata[21]
.sym 98547 iomem_wdata[22]
.sym 98548 iomem_wdata[30]
.sym 98549 iomem_wdata[22]
.sym 98550 iomem_wdata[23]
.sym 98551 iomem_wdata[31]
.sym 98552 iomem_wdata[23]
.sym 98600 soc.memory.rdata_1[16]
.sym 98601 soc.memory.rdata_1[17]
.sym 98602 soc.memory.rdata_1[18]
.sym 98603 soc.memory.rdata_1[19]
.sym 98604 soc.memory.rdata_1[20]
.sym 98605 soc.memory.rdata_1[21]
.sym 98606 soc.memory.rdata_1[22]
.sym 98607 soc.memory.rdata_1[23]
.sym 98619 iomem_wdata[29]
.sym 98633 iomem_addr[4]
.sym 98696 clk$SB_IO_IN_$glb_clk
.sym 98704 iomem_addr[13]
.sym 98705 iomem_addr[5]
.sym 98706 iomem_addr[3]
.sym 98707 iomem_wdata[27]
.sym 98708 iomem_wdata[30]
.sym 98711 iomem_wdata[24]
.sym 98712 iomem_wdata[25]
.sym 98713 iomem_wdata[28]
.sym 98714 iomem_addr[3]
.sym 98715 iomem_addr[11]
.sym 98716 iomem_addr[10]
.sym 98718 iomem_wdata[26]
.sym 98719 iomem_addr[14]
.sym 98721 iomem_addr[9]
.sym 98722 iomem_addr[2]
.sym 98723 iomem_wdata[29]
.sym 98724 iomem_addr[4]
.sym 98725 iomem_addr[6]
.sym 98726 iomem_addr[7]
.sym 98728 iomem_addr[2]
.sym 98729 iomem_addr[15]
.sym 98730 iomem_wdata[31]
.sym 98731 iomem_addr[8]
.sym 98732 iomem_addr[12]
.sym 98733 iomem_addr[10]
.sym 98734 iomem_addr[2]
.sym 98735 iomem_wdata[24]
.sym 98736 iomem_addr[11]
.sym 98737 iomem_addr[3]
.sym 98738 iomem_wdata[25]
.sym 98739 iomem_addr[12]
.sym 98740 iomem_addr[4]
.sym 98741 iomem_wdata[26]
.sym 98742 iomem_addr[13]
.sym 98743 iomem_addr[5]
.sym 98744 iomem_wdata[27]
.sym 98745 iomem_addr[14]
.sym 98746 iomem_addr[6]
.sym 98747 iomem_wdata[28]
.sym 98748 iomem_addr[15]
.sym 98749 iomem_addr[7]
.sym 98750 iomem_wdata[29]
.sym 98751 iomem_addr[2]
.sym 98752 iomem_addr[8]
.sym 98753 iomem_wdata[30]
.sym 98754 iomem_addr[3]
.sym 98755 iomem_addr[9]
.sym 98756 iomem_wdata[31]
.sym 98796 soc.memory.rdata_1[24]
.sym 98797 soc.memory.rdata_1[25]
.sym 98798 soc.memory.rdata_1[26]
.sym 98799 soc.memory.rdata_1[27]
.sym 98800 soc.memory.rdata_1[28]
.sym 98801 soc.memory.rdata_1[29]
.sym 98802 soc.memory.rdata_1[30]
.sym 98803 soc.memory.rdata_1[31]
.sym 98811 iomem_wdata[25]
.sym 98812 iomem_wdata[24]
.sym 98875 iomem_addr[15]
.sym 98876 iomem_addr[6]
.sym 98877 iomem_addr[5]
.sym 98878 soc.memory.ram01_WREN
.sym 98883 iomem_addr[16]
.sym 98886 soc.memory.ram01_WREN
.sym 98887 iomem_addr[14]
.sym 98889 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98890 iomem_addr[8]
.sym 98891 iomem_addr[9]
.sym 98892 soc.memory.wen[3]
.sym 98893 iomem_addr[7]
.sym 98894 iomem_addr[4]
.sym 98895 iomem_addr[11]
.sym 98896 soc.memory.wen[2]
.sym 98897 iomem_addr[10]
.sym 98899 iomem_addr[12]
.sym 98900 soc.memory.wen[3]
.sym 98902 iomem_addr[13]
.sym 98904 soc.memory.wen[2]
.sym 98905 soc.memory.wen[2]
.sym 98906 iomem_addr[12]
.sym 98907 iomem_addr[4]
.sym 98908 soc.memory.wen[2]
.sym 98909 iomem_addr[13]
.sym 98910 iomem_addr[5]
.sym 98911 soc.memory.wen[3]
.sym 98912 iomem_addr[14]
.sym 98913 iomem_addr[6]
.sym 98914 soc.memory.wen[3]
.sym 98915 iomem_addr[15]
.sym 98916 iomem_addr[7]
.sym 98917 soc.memory.wen[2]
.sym 98918 soc.memory.ram01_WREN
.sym 98919 iomem_addr[8]
.sym 98920 soc.memory.wen[2]
.sym 98921 soc.memory.ram01_WREN
.sym 98922 iomem_addr[9]
.sym 98923 soc.memory.wen[3]
.sym 98924 iomem_addr[16]
.sym 98925 iomem_addr[10]
.sym 98926 soc.memory.wen[3]
.sym 98927 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98928 iomem_addr[11]
.sym 98968 soc.memory.rdata_0[16]
.sym 98969 soc.memory.rdata_0[17]
.sym 98970 soc.memory.rdata_0[18]
.sym 98971 soc.memory.rdata_0[19]
.sym 98972 soc.memory.rdata_0[20]
.sym 98973 soc.memory.rdata_0[21]
.sym 98974 soc.memory.rdata_0[22]
.sym 98975 soc.memory.rdata_0[23]
.sym 98984 iomem_addr[16]
.sym 98986 iomem_addr[5]
.sym 99051 $PACKER_GND_NET
.sym 99059 $PACKER_GND_NET
.sym 99061 $PACKER_VCC_NET
.sym 99069 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 soc.memory.rdata_0[24]
.sym 99141 soc.memory.rdata_0[25]
.sym 99142 soc.memory.rdata_0[26]
.sym 99143 soc.memory.rdata_0[27]
.sym 99144 soc.memory.rdata_0[28]
.sym 99145 soc.memory.rdata_0[29]
.sym 99146 soc.memory.rdata_0[30]
.sym 99147 soc.memory.rdata_0[31]
.sym 99150 iomem_wdata[16]
.sym 99160 $PACKER_GND_NET
.sym 99930 iomem_wdata[29]
.sym 100868 ser_tx_SB_DFFESS_Q_S[2]
.sym 103398 soc.memory.rdata_0[4]
.sym 103399 soc.memory.rdata_1[4]
.sym 103400 iomem_addr[16]
.sym 103402 soc.memory.rdata_0[12]
.sym 103403 soc.memory.rdata_1[12]
.sym 103404 iomem_addr[16]
.sym 103406 soc.memory.rdata_0[2]
.sym 103407 soc.memory.rdata_1[2]
.sym 103408 iomem_addr[16]
.sym 103415 soc.memory.wen[0]
.sym 103416 soc.memory.wen[1]
.sym 103422 soc.memory.rdata_0[3]
.sym 103423 soc.memory.rdata_1[3]
.sym 103424 iomem_addr[16]
.sym 103427 soc.cpu.genblk1.pcpi_mul.rs1[7]
.sym 103428 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103431 soc.cpu.genblk1.pcpi_mul.rs1[1]
.sym 103432 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103433 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 103439 soc.cpu.genblk1.pcpi_mul.rs1[11]
.sym 103440 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103441 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 103447 soc.cpu.genblk1.pcpi_mul.rs1[8]
.sym 103448 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103449 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 103453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 103459 soc.cpu.genblk1.pcpi_mul.rs1[4]
.sym 103460 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103463 soc.cpu.genblk1.pcpi_mul.rs1[0]
.sym 103464 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103465 soc.cpu.pcpi_rs1[12]
.sym 103469 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 103473 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 103477 soc.cpu.pcpi_rs1[6]
.sym 103483 soc.cpu.genblk1.pcpi_mul.rs1[6]
.sym 103484 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103487 soc.cpu.genblk1.pcpi_mul.rs1[12]
.sym 103488 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103490 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[0]
.sym 103494 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[0]
.sym 103495 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103496 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[0]
.sym 103498 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[1]
.sym 103499 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[1]
.sym 103500 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[1]
.sym 103502 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[2]
.sym 103503 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[2]
.sym 103504 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[2]
.sym 103506 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[3]
.sym 103507 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[3]
.sym 103508 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[3]
.sym 103510 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[4]
.sym 103511 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[4]
.sym 103512 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[4]
.sym 103514 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[5]
.sym 103515 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[5]
.sym 103516 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[5]
.sym 103518 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[6]
.sym 103519 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[6]
.sym 103520 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[6]
.sym 103522 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[7]
.sym 103523 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[7]
.sym 103524 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[7]
.sym 103526 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[8]
.sym 103527 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[8]
.sym 103528 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[8]
.sym 103530 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[9]
.sym 103531 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[9]
.sym 103532 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[9]
.sym 103534 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[10]
.sym 103535 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[10]
.sym 103536 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[10]
.sym 103538 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[11]
.sym 103539 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[11]
.sym 103540 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[11]
.sym 103542 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[12]
.sym 103543 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[12]
.sym 103544 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[12]
.sym 103546 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[13]
.sym 103547 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[13]
.sym 103548 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[13]
.sym 103550 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[14]
.sym 103551 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[14]
.sym 103552 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[14]
.sym 103554 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[15]
.sym 103555 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[15]
.sym 103556 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[15]
.sym 103558 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103559 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_2[16]
.sym 103560 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O[16]
.sym 103561 soc.cpu.pcpi_rs1[10]
.sym 103567 soc.cpu.genblk1.pcpi_mul.rs1[13]
.sym 103568 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103571 soc.cpu.genblk1.pcpi_mul.rs1[9]
.sym 103572 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103575 soc.cpu.genblk1.pcpi_mul.rs1[10]
.sym 103576 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103577 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 103581 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 103586 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[0]
.sym 103587 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[0]
.sym 103590 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[1]
.sym 103591 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[1]
.sym 103592 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[1]
.sym 103594 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[2]
.sym 103595 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[2]
.sym 103596 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[2]
.sym 103598 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[3]
.sym 103599 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[3]
.sym 103600 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[3]
.sym 103602 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[4]
.sym 103603 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[4]
.sym 103604 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[4]
.sym 103606 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[5]
.sym 103607 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[5]
.sym 103608 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[5]
.sym 103610 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[6]
.sym 103611 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[6]
.sym 103612 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[6]
.sym 103614 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[7]
.sym 103615 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[7]
.sym 103616 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[7]
.sym 103618 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[8]
.sym 103619 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[8]
.sym 103620 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[8]
.sym 103622 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[9]
.sym 103623 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[9]
.sym 103624 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[9]
.sym 103626 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[10]
.sym 103627 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[10]
.sym 103628 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[10]
.sym 103630 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[11]
.sym 103631 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[11]
.sym 103632 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[11]
.sym 103634 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[12]
.sym 103635 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[12]
.sym 103636 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[12]
.sym 103638 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[13]
.sym 103639 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[13]
.sym 103640 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[13]
.sym 103642 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[14]
.sym 103643 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[14]
.sym 103644 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[14]
.sym 103646 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[15]
.sym 103647 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_1_O[15]
.sym 103648 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[15]
.sym 103650 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[16]
.sym 103651 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[16]
.sym 103652 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[16]
.sym 103654 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[17]
.sym 103655 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[17]
.sym 103656 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[17]
.sym 103658 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[18]
.sym 103659 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[18]
.sym 103660 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[18]
.sym 103662 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[19]
.sym 103663 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[19]
.sym 103664 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[19]
.sym 103666 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[20]
.sym 103667 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[20]
.sym 103668 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[20]
.sym 103670 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[21]
.sym 103671 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[21]
.sym 103672 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[21]
.sym 103674 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[22]
.sym 103675 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[22]
.sym 103676 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[22]
.sym 103678 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[23]
.sym 103679 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[23]
.sym 103680 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[23]
.sym 103682 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[24]
.sym 103683 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[24]
.sym 103684 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[24]
.sym 103686 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[25]
.sym 103687 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[25]
.sym 103688 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[25]
.sym 103690 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[26]
.sym 103691 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[26]
.sym 103692 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[26]
.sym 103694 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[27]
.sym 103695 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[27]
.sym 103696 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[27]
.sym 103698 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[28]
.sym 103699 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[28]
.sym 103700 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[28]
.sym 103702 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[29]
.sym 103703 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[29]
.sym 103704 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[29]
.sym 103706 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[30]
.sym 103707 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[30]
.sym 103708 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[30]
.sym 103710 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[31]
.sym 103711 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[31]
.sym 103712 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[31]
.sym 103714 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103715 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[32]
.sym 103716 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[32]
.sym 103718 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103719 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[33]
.sym 103720 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[33]
.sym 103722 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103723 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[34]
.sym 103724 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[34]
.sym 103726 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103727 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[35]
.sym 103728 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[35]
.sym 103730 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103731 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[36]
.sym 103732 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[36]
.sym 103734 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103735 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[37]
.sym 103736 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[37]
.sym 103738 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103739 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[38]
.sym 103740 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[38]
.sym 103742 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103743 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[39]
.sym 103744 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[39]
.sym 103746 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103747 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[40]
.sym 103748 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[40]
.sym 103750 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103751 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[41]
.sym 103752 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[41]
.sym 103754 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103755 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[42]
.sym 103756 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[42]
.sym 103758 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103759 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[43]
.sym 103760 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[43]
.sym 103762 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103763 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[44]
.sym 103764 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[44]
.sym 103766 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103767 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[45]
.sym 103768 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[45]
.sym 103770 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103771 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[46]
.sym 103772 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[46]
.sym 103774 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1[32]
.sym 103775 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_1[47]
.sym 103776 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_O_SB_CARRY_I1_CO[47]
.sym 103777 soc.cpu.genblk1.pcpi_mul.rd[17]
.sym 103778 soc.cpu.genblk1.pcpi_mul.rd[49]
.sym 103779 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 103780 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 103781 soc.cpu.genblk1.pcpi_mul.rd[24]
.sym 103782 soc.cpu.genblk1.pcpi_mul.rd[56]
.sym 103783 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 103784 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 103785 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 103791 soc.cpu.genblk1.pcpi_mul.rs1[15]
.sym 103792 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103795 soc.cpu.genblk1.pcpi_mul.rs2[19]
.sym 103796 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 103797 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 103801 soc.cpu.genblk1.pcpi_mul.rd[26]
.sym 103802 soc.cpu.genblk1.pcpi_mul.rd[58]
.sym 103803 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 103804 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 103805 soc.cpu.genblk1.pcpi_mul.rd[25]
.sym 103806 soc.cpu.genblk1.pcpi_mul.rd[57]
.sym 103807 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 103808 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 103810 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[0]
.sym 103811 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[0]
.sym 103814 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[1]
.sym 103815 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[1]
.sym 103816 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[1]
.sym 103818 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[2]
.sym 103819 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[2]
.sym 103820 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[2]
.sym 103822 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[3]
.sym 103823 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[3]
.sym 103824 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[3]
.sym 103826 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[4]
.sym 103827 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[4]
.sym 103828 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[4]
.sym 103830 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[5]
.sym 103831 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[5]
.sym 103832 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[5]
.sym 103834 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[6]
.sym 103835 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[6]
.sym 103836 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[6]
.sym 103838 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[7]
.sym 103839 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[7]
.sym 103840 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[7]
.sym 103842 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[8]
.sym 103843 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[8]
.sym 103844 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[8]
.sym 103846 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[9]
.sym 103847 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[9]
.sym 103848 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[9]
.sym 103850 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[10]
.sym 103851 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[10]
.sym 103852 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[10]
.sym 103854 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[11]
.sym 103855 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[11]
.sym 103856 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[11]
.sym 103858 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[12]
.sym 103859 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[12]
.sym 103860 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[12]
.sym 103862 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[13]
.sym 103863 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[13]
.sym 103864 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[13]
.sym 103866 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[14]
.sym 103867 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[14]
.sym 103868 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[14]
.sym 103870 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O[15]
.sym 103871 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2[15]
.sym 103872 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_CARRY_I0_CO[15]
.sym 103873 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 103877 soc.cpu.pcpi_rs1[22]
.sym 103883 soc.cpu.genblk1.pcpi_mul.rs1[22]
.sym 103884 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103889 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 103895 soc.cpu.genblk1.pcpi_mul.rs1[17]
.sym 103896 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103899 soc.cpu.genblk1.pcpi_mul.rs1[19]
.sym 103900 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 103906 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 103907 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103910 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 103912 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
.sym 103914 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 103916 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 103918 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 103920 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 103922 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 103924 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[4]
.sym 103926 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 103928 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[5]
.sym 103930 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 103932 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[6]
.sym 103934 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 103936 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[7]
.sym 103938 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 103940 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[8]
.sym 103942 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 103944 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[9]
.sym 103946 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[10]
.sym 103948 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[10]
.sym 103950 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[11]
.sym 103952 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[11]
.sym 103954 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[12]
.sym 103956 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[12]
.sym 103958 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[13]
.sym 103960 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[13]
.sym 103962 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[14]
.sym 103964 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[14]
.sym 103965 soc.cpu.genblk1.pcpi_mul.rs1[31]
.sym 103966 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103968 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[15]
.sym 103971 soc.cpu.genblk1.pcpi_mul.rs1[21]
.sym 103972 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103975 soc.cpu.genblk1.pcpi_mul.rs1[28]
.sym 103976 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103977 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 103981 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 103987 soc.cpu.genblk1.pcpi_mul.rs1[29]
.sym 103988 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 103989 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 103993 soc.cpu.pcpi_rs1[25]
.sym 103999 soc.cpu.genblk1.pcpi_mul.rs1[25]
.sym 104000 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 104021 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 104038 soc.cpu.pcpi_insn[12]
.sym 104039 soc.cpu.pcpi_insn[13]
.sym 104040 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 104058 soc.cpu.pcpi_insn[13]
.sym 104059 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 104060 soc.cpu.pcpi_insn[12]
.sym 104080 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 104129 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 104137 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 104153 soc.cpu.pcpi_insn[14]
.sym 104154 soc.cpu.pcpi_insn[26]
.sym 104155 soc.cpu.pcpi_insn[27]
.sym 104156 soc.cpu.pcpi_insn[0]
.sym 104157 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 104162 soc.cpu.pcpi_timeout_counter[0]
.sym 104166 soc.cpu.pcpi_timeout_counter[1]
.sym 104167 $PACKER_VCC_NET
.sym 104168 soc.cpu.pcpi_timeout_counter[0]
.sym 104170 soc.cpu.pcpi_timeout_counter[2]
.sym 104171 $PACKER_VCC_NET
.sym 104172 soc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 104174 soc.cpu.pcpi_timeout_counter[3]
.sym 104175 $PACKER_VCC_NET
.sym 104176 soc.cpu.pcpi_timeout_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 104181 soc.cpu.pcpi_timeout_counter[0]
.sym 104182 soc.cpu.pcpi_timeout_counter[1]
.sym 104183 soc.cpu.pcpi_timeout_counter[2]
.sym 104184 soc.cpu.pcpi_timeout_counter[3]
.sym 104188 soc.cpu.pcpi_timeout_counter[0]
.sym 104191 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[0]
.sym 104192 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[1]
.sym 104220 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 104226 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_I3_O
.sym 104227 reset_cnt[0]
.sym 104231 reset_cnt[1]
.sym 104232 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 104235 reset_cnt[2]
.sym 104236 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 104239 reset_cnt[3]
.sym 104240 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 104243 reset_cnt[4]
.sym 104244 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 104247 reset_cnt[5]
.sym 104248 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 104249 reset_cnt[2]
.sym 104250 reset_cnt[3]
.sym 104251 reset_cnt[4]
.sym 104252 reset_cnt[5]
.sym 104254 soc.cpu.genblk1.pcpi_mul.resetn_SB_LUT4_O_I1[0]
.sym 104255 reset_cnt[0]
.sym 104256 reset_cnt[1]
.sym 104353 soc.cpu.count_instr[3]
.sym 104354 soc.cpu.instr_rdinstr
.sym 104355 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 104356 soc.cpu.count_instr[35]
.sym 104386 soc.cpu.count_instr[0]
.sym 104391 soc.cpu.count_instr[1]
.sym 104392 soc.cpu.count_instr[0]
.sym 104395 soc.cpu.count_instr[2]
.sym 104396 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 104399 soc.cpu.count_instr[3]
.sym 104400 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 104403 soc.cpu.count_instr[4]
.sym 104404 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 104407 soc.cpu.count_instr[5]
.sym 104408 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 104411 soc.cpu.count_instr[6]
.sym 104412 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 104415 soc.cpu.count_instr[7]
.sym 104416 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 104419 soc.cpu.count_instr[8]
.sym 104420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 104423 soc.cpu.count_instr[9]
.sym 104424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 104427 soc.cpu.count_instr[10]
.sym 104428 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 104431 soc.cpu.count_instr[11]
.sym 104432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 104435 soc.cpu.count_instr[12]
.sym 104436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 104439 soc.cpu.count_instr[13]
.sym 104440 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 104443 soc.cpu.count_instr[14]
.sym 104444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 104447 soc.cpu.count_instr[15]
.sym 104448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 104451 soc.cpu.count_instr[16]
.sym 104452 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 104455 soc.cpu.count_instr[17]
.sym 104456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 104459 soc.cpu.count_instr[18]
.sym 104460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 104463 soc.cpu.count_instr[19]
.sym 104464 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 104467 soc.cpu.count_instr[20]
.sym 104468 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 104471 soc.cpu.count_instr[21]
.sym 104472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 104475 soc.cpu.count_instr[22]
.sym 104476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 104479 soc.cpu.count_instr[23]
.sym 104480 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 104483 soc.cpu.count_instr[24]
.sym 104484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 104487 soc.cpu.count_instr[25]
.sym 104488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 104491 soc.cpu.count_instr[26]
.sym 104492 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 104495 soc.cpu.count_instr[27]
.sym 104496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 104499 soc.cpu.count_instr[28]
.sym 104500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 104503 soc.cpu.count_instr[29]
.sym 104504 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 104507 soc.cpu.count_instr[30]
.sym 104508 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 104511 soc.cpu.count_instr[31]
.sym 104512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 104515 soc.cpu.count_instr[32]
.sym 104516 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 104519 soc.cpu.count_instr[33]
.sym 104520 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 104523 soc.cpu.count_instr[34]
.sym 104524 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 104527 soc.cpu.count_instr[35]
.sym 104528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 104531 soc.cpu.count_instr[36]
.sym 104532 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 104535 soc.cpu.count_instr[37]
.sym 104536 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 104539 soc.cpu.count_instr[38]
.sym 104540 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 104543 soc.cpu.count_instr[39]
.sym 104544 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 104547 soc.cpu.count_instr[40]
.sym 104548 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 104551 soc.cpu.count_instr[41]
.sym 104552 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 104555 soc.cpu.count_instr[42]
.sym 104556 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 104559 soc.cpu.count_instr[43]
.sym 104560 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 104563 soc.cpu.count_instr[44]
.sym 104564 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 104567 soc.cpu.count_instr[45]
.sym 104568 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 104571 soc.cpu.count_instr[46]
.sym 104572 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 104575 soc.cpu.count_instr[47]
.sym 104576 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 104579 soc.cpu.count_instr[48]
.sym 104580 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 104583 soc.cpu.count_instr[49]
.sym 104584 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 104587 soc.cpu.count_instr[50]
.sym 104588 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 104591 soc.cpu.count_instr[51]
.sym 104592 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 104595 soc.cpu.count_instr[52]
.sym 104596 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 104599 soc.cpu.count_instr[53]
.sym 104600 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 104603 soc.cpu.count_instr[54]
.sym 104604 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 104607 soc.cpu.count_instr[55]
.sym 104608 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 104611 soc.cpu.count_instr[56]
.sym 104612 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 104615 soc.cpu.count_instr[57]
.sym 104616 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 104619 soc.cpu.count_instr[58]
.sym 104620 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 104623 soc.cpu.count_instr[59]
.sym 104624 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 104627 soc.cpu.count_instr[60]
.sym 104628 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 104631 soc.cpu.count_instr[61]
.sym 104632 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 104635 soc.cpu.count_instr[62]
.sym 104636 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 104639 soc.cpu.count_instr[63]
.sym 104640 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 104642 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 104643 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[16]
.sym 104646 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104647 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[17]
.sym 104648 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 104650 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 104651 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[18]
.sym 104652 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 104654 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 104655 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[19]
.sym 104656 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 104658 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[4]
.sym 104659 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[20]
.sym 104660 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 104662 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[5]
.sym 104663 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[21]
.sym 104664 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 104666 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[6]
.sym 104667 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[22]
.sym 104668 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 104670 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[7]
.sym 104671 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[23]
.sym 104672 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 104674 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[8]
.sym 104675 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[24]
.sym 104676 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 104678 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[9]
.sym 104679 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[25]
.sym 104680 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 104682 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[10]
.sym 104683 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[26]
.sym 104684 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 104686 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[11]
.sym 104687 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[27]
.sym 104688 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 104690 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[12]
.sym 104691 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[28]
.sym 104692 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 104694 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[13]
.sym 104695 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[29]
.sym 104696 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 104698 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[14]
.sym 104699 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[30]
.sym 104700 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 104702 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[15]
.sym 104703 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[31]
.sym 104704 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 104706 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[16]
.sym 104707 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[32]
.sym 104708 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 104710 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[17]
.sym 104711 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[33]
.sym 104712 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 104714 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[18]
.sym 104715 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[34]
.sym 104716 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 104718 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[19]
.sym 104719 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[35]
.sym 104720 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 104722 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[20]
.sym 104723 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[36]
.sym 104724 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 104726 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[21]
.sym 104727 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[37]
.sym 104728 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[21]
.sym 104730 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[22]
.sym 104731 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[38]
.sym 104732 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[22]
.sym 104734 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[23]
.sym 104735 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[39]
.sym 104736 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[23]
.sym 104738 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[24]
.sym 104739 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[40]
.sym 104740 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[24]
.sym 104742 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[25]
.sym 104743 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[41]
.sym 104744 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[25]
.sym 104746 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[26]
.sym 104747 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[42]
.sym 104748 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[26]
.sym 104750 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[27]
.sym 104751 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[43]
.sym 104752 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[27]
.sym 104754 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[28]
.sym 104755 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[44]
.sym 104756 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[28]
.sym 104758 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[29]
.sym 104759 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[45]
.sym 104760 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[29]
.sym 104762 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[30]
.sym 104763 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[46]
.sym 104764 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[30]
.sym 104766 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I1[31]
.sym 104767 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_47_D[47]
.sym 104768 soc.cpu.genblk1.pcpi_mul.rd_SB_DFF_Q_D_SB_LUT4_O_I3[31]
.sym 104769 soc.cpu.count_instr[28]
.sym 104770 soc.cpu.instr_rdinstr
.sym 104771 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 104772 soc.cpu.count_instr[60]
.sym 104773 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 104774 soc.cpu.count_instr[62]
.sym 104775 soc.cpu.instr_rdcycleh
.sym 104776 soc.cpu.count_cycle[62]
.sym 104777 soc.cpu.genblk1.pcpi_mul.rd[29]
.sym 104778 soc.cpu.genblk1.pcpi_mul.rd[61]
.sym 104779 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 104780 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 104781 soc.cpu.genblk1.pcpi_mul.rd[31]
.sym 104782 soc.cpu.genblk1.pcpi_mul.rd[63]
.sym 104783 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 104784 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 104785 soc.cpu.genblk1.pcpi_mul.rd[22]
.sym 104786 soc.cpu.genblk1.pcpi_mul.rd[54]
.sym 104787 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 104788 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 104790 soc.cpu.count_instr[30]
.sym 104791 soc.cpu.instr_rdinstr
.sym 104792 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 104793 soc.cpu.genblk1.pcpi_mul.rd[23]
.sym 104794 soc.cpu.genblk1.pcpi_mul.rd[55]
.sym 104795 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 104796 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 104797 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 104803 soc.cpu.genblk1.pcpi_mul.rs2[24]
.sym 104804 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 104805 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 104809 soc.cpu.pcpi_rs2[25]
.sym 104815 soc.cpu.genblk1.pcpi_mul.rs2[25]
.sym 104816 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 104817 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 104823 soc.cpu.genblk1.pcpi_mul.rs2[28]
.sym 104824 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 104825 soc.cpu.genblk1.pcpi_mul.rd[28]
.sym 104826 soc.cpu.genblk1.pcpi_mul.rd[60]
.sym 104827 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 104828 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 104829 soc.cpu.genblk1.pcpi_mul.rd[30]
.sym 104830 soc.cpu.genblk1.pcpi_mul.rd[62]
.sym 104831 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 104832 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 104835 soc.cpu.genblk1.pcpi_mul.rs2[21]
.sym 104836 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 104837 soc.cpu.pcpi_rs2[26]
.sym 104841 soc.cpu.genblk1.pcpi_mul.rd[27]
.sym 104842 soc.cpu.genblk1.pcpi_mul.rd[59]
.sym 104843 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 104844 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 104845 soc.cpu.pcpi_rs2[22]
.sym 104851 soc.cpu.genblk1.pcpi_mul.rs2[10]
.sym 104852 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 104855 soc.cpu.genblk1.pcpi_mul.rs2[26]
.sym 104856 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 104857 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 104863 soc.cpu.genblk1.pcpi_mul.rs2[22]
.sym 104864 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 104867 soc.cpu.genblk1.pcpi_mul.rs1[16]
.sym 104868 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 104869 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 104873 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 104879 soc.cpu.genblk1.pcpi_mul.rs1[20]
.sym 104880 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 104883 soc.cpu.genblk1.pcpi_mul.rs2[23]
.sym 104884 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 104887 soc.cpu.genblk1.pcpi_mul.rs1[18]
.sym 104888 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 104889 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 104893 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 104897 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 104901 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 104902 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 104903 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 104904 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104907 soc.cpu.genblk1.pcpi_mul.rs2[29]
.sym 104908 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 104911 soc.cpu.genblk1.pcpi_mul.rs1[27]
.sym 104912 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 104917 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104921 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 104927 soc.cpu.genblk1.pcpi_mul.rs1[23]
.sym 104928 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 104931 soc.cpu.genblk1.pcpi_mul.rs1[24]
.sym 104932 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 104933 soc.cpu.pcpi_rs1[26]
.sym 104939 soc.cpu.genblk1.pcpi_mul.rs1[30]
.sym 104940 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 104941 soc.cpu.pcpi_rs1[22]
.sym 104942 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 104943 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 104944 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104947 soc.cpu.genblk1.pcpi_mul.rs1[26]
.sym 104948 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 104949 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 104953 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 104957 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 104985 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 104994 soc.cpu.pcpi_insn[13]
.sym 104995 soc.cpu.pcpi_insn[12]
.sym 104996 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 104997 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 104998 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 104999 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 105000 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 105001 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 105002 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105003 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 105004 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 105009 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 105010 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105011 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 105012 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 105013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 105017 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 105018 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 105019 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 105020 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 105021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105027 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 105028 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 105034 soc.cpu.pcpi_int_ready
.sym 105035 soc.cpu.genblk1.pcpi_mul.active[0]
.sym 105036 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_I3[2]
.sym 105037 soc.cpu.genblk1.pcpi_mul.active[0]
.sym 105041 soc.cpu.genblk1.pcpi_mul.active_SB_LUT4_I2_O
.sym 105055 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 105056 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 105058 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 105059 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 105060 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 105062 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 105063 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 105064 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 105067 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 105068 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105069 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 105070 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105071 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 105072 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 105073 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 105074 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 105075 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 105076 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 105077 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 105078 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105079 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105080 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 105082 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 105083 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 105084 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 105086 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 105087 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 105088 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 105089 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[0]
.sym 105090 soc.cpu.pcpi_valid_SB_LUT4_I3_O[1]
.sym 105091 soc.cpu.pcpi_valid_SB_LUT4_I3_O[2]
.sym 105092 soc.cpu.pcpi_valid_SB_LUT4_I3_O[3]
.sym 105093 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 105097 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 105101 soc.cpu.pcpi_insn[25]
.sym 105102 soc.cpu.pcpi_insn[5]
.sym 105103 soc.cpu.pcpi_insn[4]
.sym 105104 soc.cpu.pcpi_insn[1]
.sym 105105 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 105109 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 105113 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 105117 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 105133 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 105134 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 105135 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 105136 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105137 soc.cpu.pcpi_timeout_SB_DFFSR_Q_D[1]
.sym 105146 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 105147 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 105148 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 105151 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 105152 soc.cpu.pcpi_valid
.sym 105153 soc.cpu.pcpi_insn[2]
.sym 105154 soc.cpu.pcpi_insn[3]
.sym 105155 soc.cpu.pcpi_insn[6]
.sym 105156 soc.cpu.pcpi_valid_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 105158 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 105159 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 105160 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 105161 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 105162 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 105163 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 105164 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 105165 soc.cpu.pcpi_insn[28]
.sym 105166 soc.cpu.pcpi_insn[29]
.sym 105167 soc.cpu.pcpi_insn[30]
.sym 105168 soc.cpu.pcpi_insn[31]
.sym 105171 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105172 soc.cpu.is_alu_reg_reg
.sym 105175 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105176 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 105177 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 105181 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 105197 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 105205 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 105209 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 105213 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 105314 soc.cpu.count_instr[33]
.sym 105315 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105316 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[2]
.sym 105317 soc.cpu.count_cycle[6]
.sym 105318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 105319 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105320 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 105322 soc.cpu.count_cycle[35]
.sym 105323 soc.cpu.instr_rdcycleh
.sym 105324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105325 soc.cpu.instr_rdinstr
.sym 105326 soc.cpu.count_instr[2]
.sym 105327 soc.cpu.instr_rdcycleh
.sym 105328 soc.cpu.count_cycle[34]
.sym 105332 soc.cpu.count_instr[0]
.sym 105338 soc.cpu.count_cycle[2]
.sym 105339 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105342 soc.cpu.count_instr[38]
.sym 105343 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105345 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 105350 soc.cpu.count_cycle[44]
.sym 105351 soc.cpu.instr_rdcycleh
.sym 105352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105355 soc.cpu.genblk1.pcpi_mul.rs1[2]
.sym 105356 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 105357 soc.cpu.count_cycle[12]
.sym 105358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105359 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105360 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 105363 soc.cpu.genblk1.pcpi_mul.rs1[3]
.sym 105364 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 105365 soc.cpu.instr_rdinstr
.sym 105366 soc.cpu.count_instr[6]
.sym 105367 soc.cpu.instr_rdcycleh
.sym 105368 soc.cpu.count_cycle[38]
.sym 105369 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 105373 soc.cpu.instr_rdinstr
.sym 105374 soc.cpu.count_instr[1]
.sym 105375 soc.cpu.instr_rdcycleh
.sym 105376 soc.cpu.count_cycle[33]
.sym 105378 soc.cpu.count_cycle[13]
.sym 105379 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105382 soc.cpu.count_cycle[40]
.sym 105383 soc.cpu.instr_rdcycleh
.sym 105384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105385 soc.cpu.count_instr[8]
.sym 105386 soc.cpu.instr_rdinstr
.sym 105387 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105388 soc.cpu.count_instr[40]
.sym 105390 soc.cpu.count_cycle[15]
.sym 105391 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105392 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105393 soc.cpu.instr_rdinstr
.sym 105394 soc.cpu.count_instr[13]
.sym 105395 soc.cpu.instr_rdcycleh
.sym 105396 soc.cpu.count_cycle[45]
.sym 105397 soc.cpu.count_cycle[8]
.sym 105398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 105399 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105400 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 105401 soc.cpu.instr_rdinstr
.sym 105402 soc.cpu.count_instr[15]
.sym 105403 soc.cpu.instr_rdcycleh
.sym 105404 soc.cpu.count_cycle[47]
.sym 105405 soc.cpu.count_instr[12]
.sym 105406 soc.cpu.instr_rdinstr
.sym 105407 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105408 soc.cpu.count_instr[44]
.sym 105409 soc.cpu.count_cycle[10]
.sym 105410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 105411 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105412 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 105413 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 105417 soc.cpu.count_instr[10]
.sym 105418 soc.cpu.instr_rdinstr
.sym 105419 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105420 soc.cpu.count_instr[42]
.sym 105421 soc.cpu.count_cycle[5]
.sym 105422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 105423 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105424 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 105427 soc.cpu.genblk1.pcpi_mul.rs1[5]
.sym 105428 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 105430 soc.cpu.count_cycle[42]
.sym 105431 soc.cpu.instr_rdcycleh
.sym 105432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105434 soc.cpu.count_cycle[16]
.sym 105435 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105437 soc.cpu.instr_rdinstr
.sym 105438 soc.cpu.count_instr[16]
.sym 105439 soc.cpu.instr_rdcycleh
.sym 105440 soc.cpu.count_cycle[48]
.sym 105443 soc.cpu.genblk1.pcpi_mul.rs1[14]
.sym 105444 soc.cpu.genblk1.pcpi_mul.rd_SB_MAC16_O_AHOLD_SB_MAC16_AHOLD_2_O_1_SB_LUT4_O_I1[16]
.sym 105445 soc.cpu.count_instr[5]
.sym 105446 soc.cpu.instr_rdinstr
.sym 105447 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105448 soc.cpu.count_instr[37]
.sym 105450 soc.cpu.count_cycle[37]
.sym 105451 soc.cpu.instr_rdcycleh
.sym 105452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105458 soc.cpu.count_instr[39]
.sym 105459 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105461 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 105465 soc.cpu.count_cycle[7]
.sym 105466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105467 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105468 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 105469 soc.cpu.instr_rdinstr
.sym 105470 soc.cpu.count_instr[7]
.sym 105471 soc.cpu.instr_rdcycleh
.sym 105472 soc.cpu.count_cycle[39]
.sym 105474 soc.cpu.count_instr[41]
.sym 105475 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105477 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105478 soc.cpu.count_instr[32]
.sym 105479 soc.cpu.instr_rdcycleh
.sym 105480 soc.cpu.count_cycle[32]
.sym 105481 soc.cpu.count_instr[11]
.sym 105482 soc.cpu.instr_rdinstr
.sym 105483 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105484 soc.cpu.count_instr[43]
.sym 105486 soc.cpu.count_instr[0]
.sym 105487 soc.cpu.instr_rdinstr
.sym 105488 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105489 soc.cpu.count_cycle[9]
.sym 105490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105491 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105492 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 105493 soc.cpu.instr_rdinstr
.sym 105494 soc.cpu.count_instr[9]
.sym 105495 soc.cpu.instr_rdcycleh
.sym 105496 soc.cpu.count_cycle[41]
.sym 105497 soc.cpu.count_instr[4]
.sym 105498 soc.cpu.instr_rdinstr
.sym 105499 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105500 soc.cpu.count_instr[36]
.sym 105501 soc.cpu.instr_rdinstr
.sym 105502 soc.cpu.count_instr[14]
.sym 105503 soc.cpu.instr_rdcycleh
.sym 105504 soc.cpu.count_cycle[46]
.sym 105505 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105506 soc.cpu.count_instr[34]
.sym 105507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 105508 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 105509 soc.cpu.count_instr[22]
.sym 105510 soc.cpu.instr_rdinstr
.sym 105511 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105512 soc.cpu.count_instr[54]
.sym 105513 soc.cpu.count_cycle[23]
.sym 105514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 105515 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105516 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 105517 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105518 soc.cpu.count_instr[45]
.sym 105519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 105520 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 105521 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105522 soc.cpu.count_instr[47]
.sym 105523 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 105524 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 105525 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105526 soc.cpu.count_instr[51]
.sym 105527 soc.cpu.instr_rdcycleh
.sym 105528 soc.cpu.count_cycle[51]
.sym 105530 soc.cpu.count_instr[46]
.sym 105531 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105534 soc.cpu.count_instr[23]
.sym 105535 soc.cpu.instr_rdinstr
.sym 105536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105537 soc.cpu.instr_rdinstr
.sym 105538 soc.cpu.count_instr[18]
.sym 105539 soc.cpu.instr_rdcycleh
.sym 105540 soc.cpu.count_cycle[50]
.sym 105542 soc.cpu.count_instr[50]
.sym 105543 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105545 soc.cpu.count_instr[20]
.sym 105546 soc.cpu.instr_rdinstr
.sym 105547 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105548 soc.cpu.count_instr[52]
.sym 105549 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105550 soc.cpu.count_instr[55]
.sym 105551 soc.cpu.instr_rdcycleh
.sym 105552 soc.cpu.count_cycle[55]
.sym 105553 soc.cpu.count_cycle[18]
.sym 105554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 105555 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105556 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 105557 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105558 soc.cpu.count_instr[48]
.sym 105559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 105560 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 105561 soc.cpu.count_instr[21]
.sym 105562 soc.cpu.instr_rdinstr
.sym 105563 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105564 soc.cpu.count_instr[53]
.sym 105565 soc.cpu.instr_rdinstr
.sym 105566 soc.cpu.count_instr[24]
.sym 105567 soc.cpu.instr_rdcycleh
.sym 105568 soc.cpu.count_cycle[56]
.sym 105569 soc.cpu.genblk1.pcpi_mul.rd[4]
.sym 105570 soc.cpu.genblk1.pcpi_mul.rd[36]
.sym 105571 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 105572 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 105573 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105574 soc.cpu.count_instr[57]
.sym 105575 soc.cpu.instr_rdcycleh
.sym 105576 soc.cpu.count_cycle[57]
.sym 105578 soc.cpu.count_instr[56]
.sym 105579 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 105581 soc.cpu.count_instr[29]
.sym 105582 soc.cpu.instr_rdinstr
.sym 105583 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105584 soc.cpu.count_instr[61]
.sym 105585 soc.cpu.genblk1.pcpi_mul.rd[32]
.sym 105586 soc.cpu.genblk1.pcpi_mul.rd[0]
.sym 105587 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 105588 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 105589 soc.cpu.count_instr[27]
.sym 105590 soc.cpu.instr_rdinstr
.sym 105591 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105592 soc.cpu.count_instr[59]
.sym 105593 soc.cpu.count_instr[26]
.sym 105594 soc.cpu.instr_rdinstr
.sym 105595 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105596 soc.cpu.count_instr[58]
.sym 105598 soc.cpu.count_instr[25]
.sym 105599 soc.cpu.instr_rdinstr
.sym 105600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105602 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[0]
.sym 105603 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 105606 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[1]
.sym 105608 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[1]
.sym 105610 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[2]
.sym 105612 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[2]
.sym 105614 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[3]
.sym 105616 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[3]
.sym 105618 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[4]
.sym 105620 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[4]
.sym 105622 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[5]
.sym 105624 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[5]
.sym 105626 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[6]
.sym 105628 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[6]
.sym 105630 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[7]
.sym 105632 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[7]
.sym 105634 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[8]
.sym 105636 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[8]
.sym 105638 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[9]
.sym 105640 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[9]
.sym 105642 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[10]
.sym 105644 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[10]
.sym 105646 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[11]
.sym 105648 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[11]
.sym 105650 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[12]
.sym 105652 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[12]
.sym 105654 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[13]
.sym 105656 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[13]
.sym 105658 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[14]
.sym 105660 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[14]
.sym 105662 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[15]
.sym 105664 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[15]
.sym 105666 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[16]
.sym 105668 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[16]
.sym 105670 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[17]
.sym 105672 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[17]
.sym 105674 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[18]
.sym 105676 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[18]
.sym 105678 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[19]
.sym 105680 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[19]
.sym 105682 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[20]
.sym 105684 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[20]
.sym 105686 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[21]
.sym 105688 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[21]
.sym 105690 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[22]
.sym 105692 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[22]
.sym 105694 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[23]
.sym 105696 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[23]
.sym 105698 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[24]
.sym 105700 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[24]
.sym 105702 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[25]
.sym 105704 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[25]
.sym 105706 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[26]
.sym 105708 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[26]
.sym 105710 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[27]
.sym 105712 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[27]
.sym 105714 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[28]
.sym 105716 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[28]
.sym 105718 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[29]
.sym 105720 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[29]
.sym 105722 soc.cpu.genblk1.pcpi_mul.rs1_SB_LUT4_I3_O[30]
.sym 105724 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[30]
.sym 105725 soc.cpu.genblk1.pcpi_mul.rs2[31]
.sym 105726 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 105728 soc.cpu.genblk1.pcpi_mul.rs1_SB_CARRY_I1_CO[31]
.sym 105731 soc.cpu.genblk1.pcpi_mul.rs2[14]
.sym 105732 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 105735 soc.cpu.genblk1.pcpi_mul.rs2[27]
.sym 105736 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 105739 soc.cpu.genblk1.pcpi_mul.rs2[13]
.sym 105740 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 105742 soc.cpu.count_cycle[60]
.sym 105743 soc.cpu.instr_rdcycleh
.sym 105744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 105745 soc.cpu.mem_la_wdata[2]
.sym 105751 soc.cpu.genblk1.pcpi_mul.rs2[2]
.sym 105752 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 105753 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 105757 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 105761 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 105765 soc.cpu.instr_maskirq
.sym 105766 soc.cpu.irq_mask[31]
.sym 105767 soc.cpu.instr_timer
.sym 105768 soc.cpu.timer[31]
.sym 105769 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 105774 soc.cpu.instr_rdcycleh
.sym 105775 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 105776 soc.cpu.instr_rdinstr
.sym 105777 soc.cpu.instr_retirq
.sym 105778 soc.cpu.cpuregs_rs1[31]
.sym 105779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 105780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105781 soc.cpu.count_cycle[28]
.sym 105782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105783 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105784 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 105787 soc.cpu.genblk1.pcpi_mul.rs2[20]
.sym 105788 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 105791 soc.cpu.genblk1.pcpi_mul.rs2[30]
.sym 105792 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 105793 soc.cpu.instr_retirq
.sym 105794 soc.cpu.cpuregs_rs1[30]
.sym 105795 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 105796 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 105799 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 105800 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 105801 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[0]
.sym 105802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[1]
.sym 105803 soc.cpu.cpu_state[2]
.sym 105804 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[3]
.sym 105805 soc.cpu.instr_maskirq
.sym 105806 soc.cpu.irq_mask[30]
.sym 105807 soc.cpu.instr_timer
.sym 105808 soc.cpu.timer[30]
.sym 105810 soc.cpu.irq_pending[28]
.sym 105811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 105812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 105815 soc.cpu.irq_pending[31]
.sym 105816 soc.cpu.irq_mask[31]
.sym 105817 soc.cpu.irq_mask[28]
.sym 105818 soc.cpu.instr_maskirq
.sym 105819 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 105820 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105821 soc.cpu.instr_timer
.sym 105822 soc.cpu.timer[28]
.sym 105823 soc.cpu.cpuregs_rs1[28]
.sym 105824 soc.cpu.instr_retirq
.sym 105827 soc.cpu.irq_pending[28]
.sym 105828 soc.cpu.irq_mask[28]
.sym 105831 soc.cpu.irq_pending[26]
.sym 105832 soc.cpu.irq_mask[26]
.sym 105833 soc.cpu.instr_maskirq
.sym 105834 soc.cpu.irq_mask[26]
.sym 105835 soc.cpu.instr_timer
.sym 105836 soc.cpu.timer[26]
.sym 105839 soc.cpu.irq_mask[28]
.sym 105840 soc.cpu.irq_pending[28]
.sym 105843 soc.cpu.irq_mask[31]
.sym 105844 soc.cpu.irq_pending[31]
.sym 105845 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[0]
.sym 105846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[1]
.sym 105847 soc.cpu.cpu_state[2]
.sym 105848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0[3]
.sym 105849 soc.cpu.cpu_state[4]
.sym 105850 soc.cpu.pcpi_rs1[26]
.sym 105851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 105852 soc.cpu.irq_pending[26]
.sym 105853 soc.cpu.instr_retirq
.sym 105854 soc.cpu.cpuregs_rs1[26]
.sym 105855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 105856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105857 soc.cpu.cpuregs_rs1[31]
.sym 105861 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 105862 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 105863 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105864 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105865 soc.cpu.cpuregs_rs1[26]
.sym 105869 soc.cpu.cpuregs_rs1[28]
.sym 105873 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 105874 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 105875 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105876 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 105877 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105878 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 105879 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105880 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 105881 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105882 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105883 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105884 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105885 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105886 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 105887 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105888 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 105889 soc.cpu.pcpi_rs1[25]
.sym 105890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 105891 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105892 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 105893 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 105894 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105895 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105896 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105897 soc.cpu.pcpi_rs1[25]
.sym 105898 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 105899 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105900 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105901 soc.cpu.pcpi_rs1[26]
.sym 105902 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 105903 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105904 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 105905 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 105906 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 105907 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105908 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105909 soc.cpu.pcpi_rs1[26]
.sym 105910 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105911 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105912 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105913 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105914 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105915 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105916 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 105917 soc.cpu.cpuregs_rs1[30]
.sym 105923 soc.cpu.irq_pending[25]
.sym 105924 soc.cpu.irq_mask[25]
.sym 105927 soc.cpu.cpu_state[4]
.sym 105928 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 105929 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 105930 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 105931 soc.cpu.reg_sh_SB_DFFE_Q_E[2]
.sym 105932 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105933 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 105934 soc.cpu.pcpi_rs1[25]
.sym 105935 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105936 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105939 soc.cpu.irq_pending[30]
.sym 105940 soc.cpu.irq_mask[30]
.sym 105942 soc.cpu.cpu_state[2]
.sym 105943 soc.cpu.instr_maskirq
.sym 105944 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 105945 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105946 soc.cpu.pcpi_rs1[25]
.sym 105947 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 105948 soc.cpu.cpu_state[4]
.sym 105951 soc.cpu.irq_mask[30]
.sym 105952 soc.cpu.irq_pending[30]
.sym 105953 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 105955 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105956 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105957 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 105958 soc.cpu.pcpi_rs1[26]
.sym 105959 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105960 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105961 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105962 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 105963 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105964 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105965 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105966 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 105967 soc.cpu.cpu_state[4]
.sym 105968 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 105969 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105970 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105971 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105972 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105973 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105974 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 105975 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105976 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 105978 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1[0]
.sym 105979 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1[1]
.sym 105980 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1[2]
.sym 105982 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1[0]
.sym 105983 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1[1]
.sym 105984 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1[2]
.sym 105985 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 105986 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 105987 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 105988 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 105989 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 105990 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 105991 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 105992 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 105993 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105994 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105995 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 105996 soc.cpu.cpu_state[4]
.sym 106001 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106002 soc.cpu.pcpi_rs1[26]
.sym 106003 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 106004 soc.cpu.cpu_state[4]
.sym 106007 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 106008 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 106010 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106011 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 106012 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 106015 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O[0]
.sym 106016 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O[1]
.sym 106019 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 106020 soc.cpu.cpu_state[2]
.sym 106021 soc.cpu.cpu_state[4]
.sym 106022 soc.cpu.cpu_state[1]
.sym 106023 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 106024 soc.cpu.cpu_state[2]
.sym 106025 soc.cpu.instr_sll
.sym 106026 soc.cpu.instr_slli
.sym 106027 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 106028 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106031 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 106032 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 106034 soc.cpu.instr_timer
.sym 106035 soc.cpu.instr_retirq
.sym 106036 soc.cpu.instr_maskirq
.sym 106037 soc.cpu.cpu_state[2]
.sym 106038 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 106039 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 106040 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 106043 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 106044 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 106046 soc.cpu.pcpi_int_ready
.sym 106047 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 106048 soc.cpu.instr_ecall_ebreak
.sym 106050 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 106051 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 106052 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 106054 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106055 soc.cpu.cpu_state[1]
.sym 106056 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 106061 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106062 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106063 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 106064 soc.cpu.instr_jalr
.sym 106066 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 106067 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[1]
.sym 106068 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[2]
.sym 106069 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 106070 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 106071 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 106072 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 106075 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 106076 soc.cpu.cpu_state[2]
.sym 106081 soc.cpu.instr_add_SB_LUT4_I0_O[0]
.sym 106082 soc.cpu.instr_add_SB_LUT4_I0_O[1]
.sym 106083 soc.cpu.instr_add_SB_LUT4_I0_O[2]
.sym 106084 soc.cpu.instr_add_SB_LUT4_I0_O[3]
.sym 106085 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 106086 soc.cpu.instr_srl
.sym 106087 soc.cpu.instr_xor
.sym 106088 soc.cpu.instr_sll
.sym 106091 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 106092 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 106093 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 106094 soc.cpu.instr_srl
.sym 106095 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 106096 soc.cpu.instr_beq_SB_LUT4_I3_O[1]
.sym 106098 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 106099 soc.cpu.instr_beq_SB_LUT4_I3_O[1]
.sym 106100 soc.cpu.instr_beq_SB_LUT4_I3_O[2]
.sym 106101 soc.cpu.instr_add
.sym 106102 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 106103 soc.cpu.instr_srli_SB_LUT4_I2_O[2]
.sym 106104 soc.cpu.instr_srli_SB_LUT4_I2_O[3]
.sym 106107 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 106108 soc.cpu.cpu_state[2]
.sym 106109 soc.cpu.pcpi_timeout_SB_LUT4_I2_O[2]
.sym 106115 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106116 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 106118 soc.cpu.instr_maskirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 106119 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 106120 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 106123 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106124 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 106126 soc.cpu.instr_blt
.sym 106127 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106128 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 106129 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 106130 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 106131 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 106132 soc.cpu.is_alu_reg_reg
.sym 106135 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106136 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 106137 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 106138 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 106139 soc.cpu.instr_blt_SB_LUT4_I1_1_O[2]
.sym 106140 soc.cpu.instr_blt_SB_LUT4_I1_1_O[3]
.sym 106141 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 106142 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 106143 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 106144 soc.cpu.is_alu_reg_reg
.sym 106147 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 106148 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 106151 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 106152 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 106157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106159 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 106160 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106161 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106163 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106164 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106167 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106168 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 106171 soc.cpu.instr_xor
.sym 106172 soc.cpu.instr_xori
.sym 106173 soc.cpu.instr_slli
.sym 106174 soc.cpu.instr_xori
.sym 106175 soc.cpu.instr_addi
.sym 106176 soc.cpu.instr_beq
.sym 106179 soc.cpu.instr_or
.sym 106180 soc.cpu.instr_ori
.sym 106183 soc.cpu.instr_and
.sym 106184 soc.cpu.instr_andi
.sym 106193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106194 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106195 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106197 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106200 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 106201 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106202 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106203 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106204 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106205 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106206 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 106207 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 106208 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 106274 soc.cpu.count_cycle[0]
.sym 106279 soc.cpu.count_cycle[1]
.sym 106280 soc.cpu.count_cycle[0]
.sym 106283 soc.cpu.count_cycle[2]
.sym 106284 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 106287 soc.cpu.count_cycle[3]
.sym 106288 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 106291 soc.cpu.count_cycle[4]
.sym 106292 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 106295 soc.cpu.count_cycle[5]
.sym 106296 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 106299 soc.cpu.count_cycle[6]
.sym 106300 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 106303 soc.cpu.count_cycle[7]
.sym 106304 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 106307 soc.cpu.count_cycle[8]
.sym 106308 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 106311 soc.cpu.count_cycle[9]
.sym 106312 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 106315 soc.cpu.count_cycle[10]
.sym 106316 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 106319 soc.cpu.count_cycle[11]
.sym 106320 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 106323 soc.cpu.count_cycle[12]
.sym 106324 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 106327 soc.cpu.count_cycle[13]
.sym 106328 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 106331 soc.cpu.count_cycle[14]
.sym 106332 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 106335 soc.cpu.count_cycle[15]
.sym 106336 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 106339 soc.cpu.count_cycle[16]
.sym 106340 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 106343 soc.cpu.count_cycle[17]
.sym 106344 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 106347 soc.cpu.count_cycle[18]
.sym 106348 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 106351 soc.cpu.count_cycle[19]
.sym 106352 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 106355 soc.cpu.count_cycle[20]
.sym 106356 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 106359 soc.cpu.count_cycle[21]
.sym 106360 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 106363 soc.cpu.count_cycle[22]
.sym 106364 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 106367 soc.cpu.count_cycle[23]
.sym 106368 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 106371 soc.cpu.count_cycle[24]
.sym 106372 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 106375 soc.cpu.count_cycle[25]
.sym 106376 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 106379 soc.cpu.count_cycle[26]
.sym 106380 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 106383 soc.cpu.count_cycle[27]
.sym 106384 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 106387 soc.cpu.count_cycle[28]
.sym 106388 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 106391 soc.cpu.count_cycle[29]
.sym 106392 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 106395 soc.cpu.count_cycle[30]
.sym 106396 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 106399 soc.cpu.count_cycle[31]
.sym 106400 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 106403 soc.cpu.count_cycle[32]
.sym 106404 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 106407 soc.cpu.count_cycle[33]
.sym 106408 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 106411 soc.cpu.count_cycle[34]
.sym 106412 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 106415 soc.cpu.count_cycle[35]
.sym 106416 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 106419 soc.cpu.count_cycle[36]
.sym 106420 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 106423 soc.cpu.count_cycle[37]
.sym 106424 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 106427 soc.cpu.count_cycle[38]
.sym 106428 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 106431 soc.cpu.count_cycle[39]
.sym 106432 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 106435 soc.cpu.count_cycle[40]
.sym 106436 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 106439 soc.cpu.count_cycle[41]
.sym 106440 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 106443 soc.cpu.count_cycle[42]
.sym 106444 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 106447 soc.cpu.count_cycle[43]
.sym 106448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 106451 soc.cpu.count_cycle[44]
.sym 106452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 106455 soc.cpu.count_cycle[45]
.sym 106456 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 106459 soc.cpu.count_cycle[46]
.sym 106460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 106463 soc.cpu.count_cycle[47]
.sym 106464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 106467 soc.cpu.count_cycle[48]
.sym 106468 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 106471 soc.cpu.count_cycle[49]
.sym 106472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 106475 soc.cpu.count_cycle[50]
.sym 106476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 106479 soc.cpu.count_cycle[51]
.sym 106480 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 106483 soc.cpu.count_cycle[52]
.sym 106484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 106487 soc.cpu.count_cycle[53]
.sym 106488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 106491 soc.cpu.count_cycle[54]
.sym 106492 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 106495 soc.cpu.count_cycle[55]
.sym 106496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 106499 soc.cpu.count_cycle[56]
.sym 106500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 106503 soc.cpu.count_cycle[57]
.sym 106504 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 106507 soc.cpu.count_cycle[58]
.sym 106508 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 106511 soc.cpu.count_cycle[59]
.sym 106512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 106515 soc.cpu.count_cycle[60]
.sym 106516 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 106519 soc.cpu.count_cycle[61]
.sym 106520 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 106523 soc.cpu.count_cycle[62]
.sym 106524 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 106527 soc.cpu.count_cycle[63]
.sym 106528 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 106529 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 106530 soc.cpu.count_instr[63]
.sym 106531 soc.cpu.instr_rdcycleh
.sym 106532 soc.cpu.count_cycle[63]
.sym 106533 soc.cpu.count_cycle[31]
.sym 106534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106535 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 106536 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 106538 soc.cpu.count_cycle[59]
.sym 106539 soc.cpu.instr_rdcycleh
.sym 106540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 106542 soc.cpu.count_instr[31]
.sym 106543 soc.cpu.instr_rdinstr
.sym 106544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 106545 soc.cpu.count_cycle[29]
.sym 106546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 106547 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 106548 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 106550 soc.cpu.count_cycle[58]
.sym 106551 soc.cpu.instr_rdcycleh
.sym 106552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 106553 soc.cpu.count_cycle[26]
.sym 106554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106555 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 106556 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 106558 soc.cpu.count_cycle[61]
.sym 106559 soc.cpu.instr_rdcycleh
.sym 106560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106561 soc.cpu.genblk1.pcpi_mul.rd[6]
.sym 106562 soc.cpu.genblk1.pcpi_mul.rd[38]
.sym 106563 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106564 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 106565 soc.cpu.count_cycle[27]
.sym 106566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106567 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 106568 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 106569 soc.cpu.genblk1.pcpi_mul.rd[2]
.sym 106570 soc.cpu.genblk1.pcpi_mul.rd[34]
.sym 106571 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106572 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 106573 soc.cpu.genblk1.pcpi_mul.rd[7]
.sym 106574 soc.cpu.genblk1.pcpi_mul.rd[39]
.sym 106575 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106576 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 106577 soc.cpu.genblk1.pcpi_mul.rd[9]
.sym 106578 soc.cpu.genblk1.pcpi_mul.rd[41]
.sym 106579 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106580 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 106581 soc.cpu.count_cycle[25]
.sym 106582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 106583 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 106584 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 106585 soc.cpu.genblk1.pcpi_mul.rd[14]
.sym 106586 soc.cpu.genblk1.pcpi_mul.rd[46]
.sym 106587 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106588 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 106589 soc.cpu.genblk1.pcpi_mul.rd[3]
.sym 106590 soc.cpu.genblk1.pcpi_mul.rd[35]
.sym 106591 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106592 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 106593 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 106597 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 106601 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 106607 soc.cpu.genblk1.pcpi_mul.rs2[5]
.sym 106608 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106611 soc.cpu.genblk1.pcpi_mul.rs2[0]
.sym 106612 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106613 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 106619 soc.cpu.genblk1.pcpi_mul.rs2[1]
.sym 106620 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106623 soc.cpu.genblk1.pcpi_mul.rs2[8]
.sym 106624 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106625 soc.cpu.pcpi_rs2[12]
.sym 106629 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 106635 soc.cpu.genblk1.pcpi_mul.rs2[6]
.sym 106636 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106639 soc.cpu.genblk1.pcpi_mul.rs2[15]
.sym 106640 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106643 soc.cpu.genblk1.pcpi_mul.rs2[3]
.sym 106644 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106647 soc.cpu.genblk1.pcpi_mul.rs2[12]
.sym 106648 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106649 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 106653 soc.cpu.mem_la_wdata[6]
.sym 106657 soc.cpu.genblk1.pcpi_mul.rd[21]
.sym 106658 soc.cpu.genblk1.pcpi_mul.rd[53]
.sym 106659 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106660 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 106661 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 106667 soc.cpu.genblk1.pcpi_mul.rs2[18]
.sym 106668 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106671 soc.cpu.genblk1.pcpi_mul.rs2[17]
.sym 106672 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106673 soc.cpu.pcpi_rs2[17]
.sym 106677 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 106683 soc.cpu.genblk1.pcpi_mul.rs2[16]
.sym 106684 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106685 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 106689 soc.cpu.instr_retirq
.sym 106690 soc.cpu.cpuregs_rs1[25]
.sym 106691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 106692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 106693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[0]
.sym 106694 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[1]
.sym 106695 soc.cpu.cpu_state[2]
.sym 106696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I0[3]
.sym 106697 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 106701 soc.cpu.instr_maskirq
.sym 106702 soc.cpu.irq_mask[25]
.sym 106703 soc.cpu.instr_timer
.sym 106704 soc.cpu.timer[25]
.sym 106707 soc.cpu.genblk1.pcpi_mul.rs2[9]
.sym 106708 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106711 soc.cpu.genblk1.pcpi_mul.rs2[11]
.sym 106712 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 106713 soc.cpu.pcpi_rs2[11]
.sym 106717 soc.cpu.count_cycle[30]
.sym 106718 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 106719 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 106720 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 106723 soc.cpu.irq_pending[29]
.sym 106724 soc.cpu.irq_mask[29]
.sym 106725 soc.cpu.instr_maskirq
.sym 106726 soc.cpu.irq_mask[23]
.sym 106727 soc.cpu.instr_timer
.sym 106728 soc.cpu.timer[23]
.sym 106729 soc.cpu.instr_retirq
.sym 106730 soc.cpu.cpuregs_rs1[23]
.sym 106731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 106732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 106733 soc.cpu.instr_retirq
.sym 106734 soc.cpu.cpuregs_rs1[29]
.sym 106735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 106736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 106737 soc.cpu.instr_maskirq
.sym 106738 soc.cpu.irq_mask[29]
.sym 106739 soc.cpu.instr_timer
.sym 106740 soc.cpu.timer[29]
.sym 106741 soc.cpu.cpu_state[3]
.sym 106742 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[31]
.sym 106743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106744 soc.cpu.irq_pending[31]
.sym 106746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 106747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 106748 soc.cpu.cpu_state[2]
.sym 106749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[0]
.sym 106750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[1]
.sym 106751 soc.cpu.cpu_state[2]
.sym 106752 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I0[3]
.sym 106753 soc.cpu.instr_maskirq
.sym 106754 soc.cpu.irq_mask[27]
.sym 106755 soc.cpu.instr_timer
.sym 106756 soc.cpu.timer[27]
.sym 106757 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 106758 soc.cpu.cpu_state[4]
.sym 106759 soc.cpu.cpu_state[3]
.sym 106760 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[28]
.sym 106763 soc.cpu.irq_pending[27]
.sym 106764 soc.cpu.irq_mask[27]
.sym 106765 soc.cpu.instr_retirq
.sym 106766 soc.cpu.cpuregs_rs1[27]
.sym 106767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 106768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106769 soc.cpu.cpu_state[3]
.sym 106770 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[27]
.sym 106771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106772 soc.cpu.irq_pending[27]
.sym 106775 soc.cpu.irq_pending[24]
.sym 106776 soc.cpu.irq_mask[24]
.sym 106779 soc.cpu.irq_pending[21]
.sym 106780 soc.cpu.irq_mask[21]
.sym 106781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]
.sym 106782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[1]
.sym 106783 soc.cpu.cpu_state[2]
.sym 106784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I0[3]
.sym 106786 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0[0]
.sym 106787 soc.cpu.cpu_state[3]
.sym 106788 soc.cpu.reg_sh_SB_DFFE_Q_E[0]
.sym 106789 soc.cpu.cpuregs_rs1[24]
.sym 106793 soc.cpu.cpu_state[3]
.sym 106794 soc.cpu.cpu_state[4]
.sym 106795 soc.cpu.cpu_state[2]
.sym 106796 soc.cpu.cpu_state[6]
.sym 106797 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[0]
.sym 106798 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[1]
.sym 106799 soc.cpu.cpu_state[2]
.sym 106800 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_O[3]
.sym 106803 soc.cpu.irq_mask[27]
.sym 106804 soc.cpu.irq_pending[27]
.sym 106805 soc.cpu.cpuregs_rs1[27]
.sym 106809 soc.cpu.irq_pending[24]
.sym 106810 soc.cpu.irq_pending[25]
.sym 106811 soc.cpu.irq_pending[26]
.sym 106812 soc.cpu.irq_pending[27]
.sym 106813 soc.cpu.irq_pending[28]
.sym 106814 soc.cpu.irq_pending[29]
.sym 106815 soc.cpu.irq_pending[30]
.sym 106816 soc.cpu.irq_pending[31]
.sym 106817 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[0]
.sym 106818 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[1]
.sym 106819 soc.cpu.cpu_state[4]
.sym 106820 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0[3]
.sym 106821 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[0]
.sym 106822 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 106823 soc.cpu.cpu_state[4]
.sym 106824 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[3]
.sym 106827 soc.cpu.irq_mask[26]
.sym 106828 soc.cpu.irq_pending[26]
.sym 106829 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 106830 soc.cpu.pcpi_rs1[22]
.sym 106831 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 106832 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106833 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[0]
.sym 106834 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[1]
.sym 106835 soc.cpu.cpu_state[4]
.sym 106836 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0[3]
.sym 106837 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 106838 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 106839 soc.cpu.cpu_state[4]
.sym 106840 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106841 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[0]
.sym 106842 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[1]
.sym 106843 soc.cpu.cpu_state[4]
.sym 106844 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0[3]
.sym 106845 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 106846 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 106847 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 106848 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0[1]
.sym 106849 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 106850 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 106851 soc.cpu.cpu_state[4]
.sym 106852 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 106853 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 106854 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 106855 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 106856 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[1]
.sym 106857 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 106858 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 106859 soc.cpu.cpu_state[4]
.sym 106860 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106861 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[0]
.sym 106862 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[1]
.sym 106863 soc.cpu.cpu_state[4]
.sym 106864 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0[3]
.sym 106865 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[0]
.sym 106866 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[1]
.sym 106867 soc.cpu.cpu_state[4]
.sym 106868 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0[3]
.sym 106869 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 106870 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 106871 soc.cpu.cpu_state[4]
.sym 106872 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 106873 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[0]
.sym 106874 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[1]
.sym 106875 soc.cpu.cpu_state[4]
.sym 106876 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0[3]
.sym 106878 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1[0]
.sym 106879 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1[1]
.sym 106880 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1[2]
.sym 106881 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106882 soc.cpu.reg_pc[26]
.sym 106883 soc.cpu.cpuregs_rs1[26]
.sym 106884 soc.cpu.is_lui_auipc_jal
.sym 106887 soc.cpu.irq_mask[25]
.sym 106888 soc.cpu.irq_pending[25]
.sym 106889 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 106890 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 106891 soc.cpu.cpu_state[4]
.sym 106892 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106893 soc.cpu.cpuregs_rs1[23]
.sym 106897 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106898 soc.cpu.reg_pc[27]
.sym 106899 soc.cpu.cpuregs_rs1[27]
.sym 106900 soc.cpu.is_lui_auipc_jal
.sym 106901 soc.cpu.cpuregs_rs1[25]
.sym 106905 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 106906 soc.cpu.pcpi_rs1[22]
.sym 106907 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 106908 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 106909 soc.cpu.cpuregs_rs1[29]
.sym 106913 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106914 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1[31]
.sym 106915 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 106916 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 106917 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[0]
.sym 106918 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 106919 soc.cpu.cpu_state[4]
.sym 106920 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[3]
.sym 106921 soc.cpu.cpu_state[4]
.sym 106922 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[1]
.sym 106923 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 106924 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106925 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106926 soc.cpu.reg_pc[30]
.sym 106927 soc.cpu.cpuregs_rs1[30]
.sym 106928 soc.cpu.is_lui_auipc_jal
.sym 106929 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106930 soc.cpu.reg_pc[31]
.sym 106931 soc.cpu.cpuregs_rs1[31]
.sym 106932 soc.cpu.is_lui_auipc_jal
.sym 106935 soc.cpu.cpu_state[4]
.sym 106936 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106937 soc.cpu.pcpi_rs1[22]
.sym 106938 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 106939 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 106940 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0[1]
.sym 106941 soc.cpu.cpu_state[4]
.sym 106942 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[1]
.sym 106943 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I1[2]
.sym 106944 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 106946 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 106947 soc.cpu.mem_do_rdata
.sym 106948 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 106951 soc.cpu.cpu_state[2]
.sym 106952 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 106954 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 106955 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 106956 soc.cpu.cpu_state[4]
.sym 106959 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 106960 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 106961 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 106962 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106963 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 106964 soc.cpu.mem_wordsize[0]
.sym 106965 soc.cpu.cpu_state[0]
.sym 106966 soc.cpu.pcpi_timeout_SB_LUT4_I1_1_O[1]
.sym 106967 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 106968 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 106970 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I1[0]
.sym 106971 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 106972 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 106978 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 106979 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 106980 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 106981 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 106982 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 106983 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106984 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 106986 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 106987 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 106988 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 106989 soc.cpu.instr_ecall_ebreak
.sym 106990 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 106991 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 106992 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 106994 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 106995 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 106996 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 106997 soc.cpu.cpu_state[1]
.sym 106998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106999 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107000 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107001 soc.cpu.instr_ecall_ebreak
.sym 107002 soc.cpu.irq_active_SB_LUT4_I2_O[1]
.sym 107003 soc.cpu.irq_active_SB_LUT4_I2_O[3]
.sym 107004 soc.cpu.irq_active_SB_LUT4_I2_O[2]
.sym 107007 soc.cpu.pcpi_int_ready
.sym 107008 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 107011 soc.cpu.cpu_state[5]
.sym 107012 soc.cpu.cpu_state[6]
.sym 107013 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 107014 soc.cpu.is_sll_srl_sra
.sym 107015 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 107016 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 107017 soc.cpu.is_sll_srl_sra
.sym 107018 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[1]
.sym 107019 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 107020 soc.cpu.cpu_state[2]
.sym 107023 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 107024 soc.cpu.cpu_state[2]
.sym 107025 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 107026 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[1]
.sym 107027 soc.cpu.is_lui_auipc_jal
.sym 107028 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107029 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 107030 soc.cpu.is_lui_auipc_jal
.sym 107031 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107032 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107033 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 107034 soc.cpu.cpu_state[2]
.sym 107035 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 107036 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[1]
.sym 107037 $PACKER_GND_NET
.sym 107041 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107042 soc.cpu.mem_do_rdata
.sym 107043 soc.cpu.cpu_state[6]
.sym 107044 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107045 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 107046 soc.cpu.cpu_state[6]
.sym 107047 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 107048 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 107049 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 107050 soc.cpu.cpu_state[5]
.sym 107051 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 107052 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 107053 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 107054 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 107055 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 107056 soc.cpu.instr_lbu_SB_LUT4_I2_O[3]
.sym 107057 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 107058 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 107059 soc.cpu.instr_lw_SB_LUT4_I3_O[2]
.sym 107060 soc.cpu.instr_lw_SB_LUT4_I3_O[3]
.sym 107063 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0[0]
.sym 107064 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107065 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107066 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 107067 soc.cpu.cpu_state[5]
.sym 107068 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107069 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107070 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 107071 soc.cpu.cpu_state[5]
.sym 107072 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107074 soc.cpu.instr_lb
.sym 107075 soc.cpu.instr_lbu
.sym 107076 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 107077 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 107078 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 107079 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 107080 soc.cpu.mem_wordsize[0]
.sym 107083 soc.cpu.cpu_state[6]
.sym 107084 soc.cpu.instr_lh
.sym 107085 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 107086 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 107087 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 107088 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 107091 soc.cpu.cpu_state[6]
.sym 107092 soc.cpu.instr_lb
.sym 107093 soc.cpu.cpu_state[1]
.sym 107094 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107095 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 107096 soc.cpu.instr_lhu_SB_LUT4_I0_O[0]
.sym 107097 soc.cpu.instr_lw_SB_LUT4_I2_O[0]
.sym 107098 soc.cpu.instr_blt_SB_LUT4_I1_1_O[3]
.sym 107099 soc.cpu.instr_lw_SB_LUT4_I2_O[2]
.sym 107100 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 107101 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 107102 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 107103 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 107104 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 107107 soc.cpu.instr_lhu_SB_LUT4_I0_O[0]
.sym 107108 soc.cpu.instr_lhu_SB_LUT4_I0_O[1]
.sym 107111 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 107112 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 107114 soc.cpu.instr_lh
.sym 107115 soc.cpu.instr_lhu
.sym 107116 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 107119 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 107120 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107121 soc.cpu.instr_lhu
.sym 107122 soc.cpu.instr_lbu
.sym 107123 soc.cpu.instr_lh
.sym 107124 soc.cpu.instr_lb
.sym 107126 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 107127 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 107128 soc.cpu.instr_lw_SB_LUT4_I3_O[1]
.sym 107129 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 107130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 107131 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 107132 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107135 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 107136 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107145 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 107146 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 107147 soc.cpu.instr_lhu_SB_LUT4_I2_O[2]
.sym 107148 soc.cpu.instr_lhu_SB_LUT4_I2_O[3]
.sym 107234 soc.memory.rdata_0[0]
.sym 107235 soc.memory.rdata_1[0]
.sym 107236 iomem_addr[16]
.sym 107241 soc.cpu.count_cycle[1]
.sym 107242 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 107243 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107244 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 107245 soc.cpu.count_cycle[3]
.sym 107246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 107247 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107248 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 107250 soc.memory.rdata_0[1]
.sym 107251 soc.memory.rdata_1[1]
.sym 107252 iomem_addr[16]
.sym 107256 soc.cpu.count_cycle[0]
.sym 107266 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 107270 soc.cpu.timer[1]
.sym 107271 $PACKER_VCC_NET
.sym 107274 soc.cpu.timer[2]
.sym 107275 $PACKER_VCC_NET
.sym 107276 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107278 soc.cpu.timer[3]
.sym 107279 $PACKER_VCC_NET
.sym 107280 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 107282 soc.cpu.timer[4]
.sym 107283 $PACKER_VCC_NET
.sym 107284 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 107286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 107287 $PACKER_VCC_NET
.sym 107288 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 107290 soc.cpu.timer[6]
.sym 107291 $PACKER_VCC_NET
.sym 107292 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 107294 soc.cpu.timer[7]
.sym 107295 $PACKER_VCC_NET
.sym 107296 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 107298 soc.cpu.timer[8]
.sym 107299 $PACKER_VCC_NET
.sym 107300 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 107302 soc.cpu.timer[9]
.sym 107303 $PACKER_VCC_NET
.sym 107304 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 107306 soc.cpu.timer[10]
.sym 107307 $PACKER_VCC_NET
.sym 107308 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 107310 soc.cpu.timer[11]
.sym 107311 $PACKER_VCC_NET
.sym 107312 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 107314 soc.cpu.timer[12]
.sym 107315 $PACKER_VCC_NET
.sym 107316 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 107318 soc.cpu.timer[13]
.sym 107319 $PACKER_VCC_NET
.sym 107320 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 107322 soc.cpu.timer[14]
.sym 107323 $PACKER_VCC_NET
.sym 107324 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 107326 soc.cpu.timer[15]
.sym 107327 $PACKER_VCC_NET
.sym 107328 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 107330 soc.cpu.timer[16]
.sym 107331 $PACKER_VCC_NET
.sym 107332 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 107334 soc.cpu.timer[17]
.sym 107335 $PACKER_VCC_NET
.sym 107336 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 107338 soc.cpu.timer[18]
.sym 107339 $PACKER_VCC_NET
.sym 107340 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 107342 soc.cpu.timer[19]
.sym 107343 $PACKER_VCC_NET
.sym 107344 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 107346 soc.cpu.timer[20]
.sym 107347 $PACKER_VCC_NET
.sym 107348 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 107350 soc.cpu.timer[21]
.sym 107351 $PACKER_VCC_NET
.sym 107352 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 107354 soc.cpu.timer[22]
.sym 107355 $PACKER_VCC_NET
.sym 107356 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 107358 soc.cpu.timer[23]
.sym 107359 $PACKER_VCC_NET
.sym 107360 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 107362 soc.cpu.timer[24]
.sym 107363 $PACKER_VCC_NET
.sym 107364 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 107366 soc.cpu.timer[25]
.sym 107367 $PACKER_VCC_NET
.sym 107368 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 107370 soc.cpu.timer[26]
.sym 107371 $PACKER_VCC_NET
.sym 107372 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 107374 soc.cpu.timer[27]
.sym 107375 $PACKER_VCC_NET
.sym 107376 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 107378 soc.cpu.timer[28]
.sym 107379 $PACKER_VCC_NET
.sym 107380 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 107382 soc.cpu.timer[29]
.sym 107383 $PACKER_VCC_NET
.sym 107384 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 107386 soc.cpu.timer[30]
.sym 107387 $PACKER_VCC_NET
.sym 107388 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 107390 soc.cpu.timer[31]
.sym 107391 $PACKER_VCC_NET
.sym 107392 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 107401 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107402 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 107403 soc.cpu.cpuregs_rs1[11]
.sym 107404 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107406 soc.cpu.count_cycle[36]
.sym 107407 soc.cpu.instr_rdcycleh
.sym 107408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107410 soc.cpu.count_cycle[43]
.sym 107411 soc.cpu.instr_rdcycleh
.sym 107412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 107413 soc.cpu.count_cycle[0]
.sym 107414 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 107415 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107416 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 107417 soc.cpu.count_cycle[11]
.sym 107418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107419 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107420 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 107421 soc.cpu.count_cycle[4]
.sym 107422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 107423 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107424 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 107425 soc.cpu.instr_retirq
.sym 107426 soc.cpu.cpuregs_rs1[14]
.sym 107427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 107428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 107429 soc.cpu.instr_rdinstr
.sym 107430 soc.cpu.count_instr[17]
.sym 107431 soc.cpu.instr_rdcycleh
.sym 107432 soc.cpu.count_cycle[49]
.sym 107433 soc.cpu.count_cycle[19]
.sym 107434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107435 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107436 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 107437 soc.cpu.count_cycle[14]
.sym 107438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 107439 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107440 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 107442 soc.cpu.count_cycle[54]
.sym 107443 soc.cpu.instr_rdcycleh
.sym 107444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 107445 soc.cpu.count_cycle[22]
.sym 107446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107447 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107448 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 107450 soc.cpu.count_instr[19]
.sym 107451 soc.cpu.instr_rdinstr
.sym 107452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 107454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 107455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 107456 soc.cpu.cpu_state[2]
.sym 107457 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 107458 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 107459 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 107460 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 107462 soc.cpu.count_instr[49]
.sym 107463 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[1]
.sym 107464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 107465 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 107466 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 107467 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 107468 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 107469 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 107470 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 107471 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 107472 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 107474 soc.cpu.count_cycle[52]
.sym 107475 soc.cpu.instr_rdcycleh
.sym 107476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 107478 soc.cpu.count_cycle[53]
.sym 107479 soc.cpu.instr_rdcycleh
.sym 107480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 107481 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 107482 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 107483 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 107484 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 107485 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 107486 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 107487 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 107488 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 107489 soc.cpu.count_cycle[24]
.sym 107490 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 107491 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 107493 soc.cpu.count_cycle[20]
.sym 107494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 107495 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107496 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 107497 soc.cpu.timer[20]
.sym 107498 soc.cpu.timer[21]
.sym 107499 soc.cpu.timer[22]
.sym 107500 soc.cpu.timer[23]
.sym 107501 soc.cpu.count_cycle[17]
.sym 107502 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 107503 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 107505 soc.cpu.timer[24]
.sym 107506 soc.cpu.timer[25]
.sym 107507 soc.cpu.timer[26]
.sym 107508 soc.cpu.timer[27]
.sym 107509 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 107510 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 107511 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 107512 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 107513 soc.cpu.count_cycle[21]
.sym 107514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 107515 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 107516 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 107517 soc.cpu.timer[28]
.sym 107518 soc.cpu.timer[29]
.sym 107519 soc.cpu.timer[30]
.sym 107520 soc.cpu.timer[31]
.sym 107521 soc.cpu.genblk1.pcpi_mul.rd[11]
.sym 107522 soc.cpu.genblk1.pcpi_mul.rd[43]
.sym 107523 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107524 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107525 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 107531 soc.cpu.genblk1.pcpi_mul.rs2[7]
.sym 107532 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 107533 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 107537 soc.cpu.genblk1.pcpi_mul.rd[10]
.sym 107538 soc.cpu.genblk1.pcpi_mul.rd[42]
.sym 107539 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107540 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107543 soc.cpu.genblk1.pcpi_mul.rs2[4]
.sym 107544 soc.cpu.genblk1.pcpi_mul.rs1[32]
.sym 107545 soc.cpu.genblk1.pcpi_mul.rd[5]
.sym 107546 soc.cpu.genblk1.pcpi_mul.rd[37]
.sym 107547 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107548 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107549 soc.cpu.genblk1.pcpi_mul.rd[15]
.sym 107550 soc.cpu.genblk1.pcpi_mul.rd[47]
.sym 107551 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107552 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107553 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107554 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 107555 soc.cpu.cpuregs_rs1[22]
.sym 107556 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107557 soc.cpu.genblk1.pcpi_mul.rd[16]
.sym 107558 soc.cpu.genblk1.pcpi_mul.rd[48]
.sym 107559 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107560 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107561 soc.cpu.genblk1.pcpi_mul.rd[8]
.sym 107562 soc.cpu.genblk1.pcpi_mul.rd[40]
.sym 107563 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107564 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107565 soc.cpu.genblk1.pcpi_mul.rd[12]
.sym 107566 soc.cpu.genblk1.pcpi_mul.rd[44]
.sym 107567 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107568 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107569 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107570 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 107571 soc.cpu.cpuregs_rs1[23]
.sym 107572 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107573 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107574 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 107575 soc.cpu.cpuregs_rs1[19]
.sym 107576 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107577 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107578 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 107579 soc.cpu.cpuregs_rs1[17]
.sym 107580 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107581 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107582 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 107583 soc.cpu.cpuregs_rs1[20]
.sym 107584 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107585 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107586 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 107587 soc.cpu.cpuregs_rs1[31]
.sym 107588 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107589 soc.cpu.genblk1.pcpi_mul.rd[19]
.sym 107590 soc.cpu.genblk1.pcpi_mul.rd[51]
.sym 107591 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107592 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107597 soc.cpu.genblk1.pcpi_mul.rd[20]
.sym 107598 soc.cpu.genblk1.pcpi_mul.rd[52]
.sym 107599 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 107600 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107601 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107602 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 107603 soc.cpu.cpuregs_rs1[30]
.sym 107604 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107605 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107606 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 107607 soc.cpu.cpuregs_rs1[29]
.sym 107608 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107609 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107610 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 107611 soc.cpu.cpuregs_rs1[27]
.sym 107612 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107613 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107614 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 107615 soc.cpu.cpuregs_rs1[21]
.sym 107616 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107617 soc.cpu.pcpi_rs1[25]
.sym 107618 soc.cpu.cpu_state[4]
.sym 107619 soc.cpu.cpu_state[3]
.sym 107620 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[25]
.sym 107621 soc.cpu.pcpi_rs1[22]
.sym 107622 soc.cpu.cpu_state[4]
.sym 107623 soc.cpu.cpu_state[3]
.sym 107624 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[22]
.sym 107625 soc.cpu.instr_maskirq
.sym 107626 soc.cpu.irq_mask[21]
.sym 107627 soc.cpu.instr_timer
.sym 107628 soc.cpu.timer[21]
.sym 107629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 107630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 107631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 107632 soc.cpu.cpu_state[2]
.sym 107633 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 107634 soc.cpu.pcpi_rs1[12]
.sym 107635 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 107636 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 107637 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[0]
.sym 107638 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[1]
.sym 107639 soc.cpu.cpu_state[4]
.sym 107640 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0[3]
.sym 107642 soc.cpu.instr_retirq
.sym 107643 soc.cpu.cpuregs_rs1[21]
.sym 107644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 107645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 107646 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 107647 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 107648 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 107650 soc.cpu.irq_pending[22]
.sym 107651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 107652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 107653 soc.cpu.irq_pending[21]
.sym 107654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 107655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2[2]
.sym 107656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I2[3]
.sym 107657 soc.cpu.instr_retirq
.sym 107658 soc.cpu.cpuregs_rs1[22]
.sym 107659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 107660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107661 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107662 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 107663 soc.cpu.cpuregs_rs1[25]
.sym 107664 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 107666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 107667 soc.cpu.cpu_state[2]
.sym 107668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[3]
.sym 107669 soc.cpu.instr_maskirq
.sym 107670 soc.cpu.irq_mask[22]
.sym 107671 soc.cpu.instr_timer
.sym 107672 soc.cpu.timer[22]
.sym 107673 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 107674 soc.cpu.cpu_state[4]
.sym 107675 soc.cpu.cpu_state[3]
.sym 107676 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[23]
.sym 107677 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107678 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 107679 soc.cpu.cpuregs_rs1[24]
.sym 107680 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107681 soc.cpu.instr_maskirq
.sym 107682 soc.cpu.irq_mask[24]
.sym 107683 soc.cpu.instr_timer
.sym 107684 soc.cpu.timer[24]
.sym 107687 soc.cpu.cpu_state[2]
.sym 107688 soc.cpu.instr_timer
.sym 107689 soc.cpu.instr_retirq
.sym 107690 soc.cpu.cpuregs_rs1[24]
.sym 107691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 107692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107693 soc.cpu.cpuregs_rs1[21]
.sym 107697 soc.cpu.cpuregs_rs1[20]
.sym 107701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[0]
.sym 107702 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[1]
.sym 107703 soc.cpu.cpu_state[2]
.sym 107704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0[3]
.sym 107705 soc.cpu.cpuregs_rs1[22]
.sym 107710 soc.cpu.irq_pending[23]
.sym 107711 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 107712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 107715 soc.cpu.irq_mask[22]
.sym 107716 soc.cpu.irq_pending[22]
.sym 107718 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 107719 soc.cpu.cpu_state[4]
.sym 107720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I3[2]
.sym 107723 soc.cpu.irq_mask[24]
.sym 107724 soc.cpu.irq_pending[24]
.sym 107725 soc.cpu.cpuregs.regs.1.0_RDATA_2[0]
.sym 107726 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 107727 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107728 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107729 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107730 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 107731 soc.cpu.cpuregs_rs1[28]
.sym 107732 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107733 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107734 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 107735 soc.cpu.cpuregs_rs1[26]
.sym 107736 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107743 soc.cpu.irq_mask[21]
.sym 107744 soc.cpu.irq_pending[21]
.sym 107745 soc.cpu.irq_pending[20]
.sym 107746 soc.cpu.irq_pending[21]
.sym 107747 soc.cpu.irq_pending[22]
.sym 107748 soc.cpu.irq_pending[23]
.sym 107749 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 107750 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 107751 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 107752 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 107755 soc.cpu.irq_pending[20]
.sym 107756 soc.cpu.irq_mask[20]
.sym 107759 soc.cpu.irq_pending[17]
.sym 107760 soc.cpu.irq_mask[17]
.sym 107761 soc.cpu.cpuregs.regs.1.0_RDATA_8[0]
.sym 107762 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 107763 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107764 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107767 soc.cpu.irq_pending[22]
.sym 107768 soc.cpu.irq_mask[22]
.sym 107771 soc.cpu.irq_pending[19]
.sym 107772 soc.cpu.irq_mask[19]
.sym 107773 soc.cpu.irq_pending[16]
.sym 107774 soc.cpu.irq_pending[17]
.sym 107775 soc.cpu.irq_pending[18]
.sym 107776 soc.cpu.irq_pending[19]
.sym 107777 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 107778 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 107779 soc.cpu.cpu_state[4]
.sym 107780 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107781 soc.cpu.cpuregs.regs.0.0_RDATA_10_SB_LUT4_I0_O[0]
.sym 107782 soc.cpu.decoded_imm[10]
.sym 107783 soc.cpu.is_lui_auipc_jal
.sym 107784 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107785 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 107786 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 107787 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 107788 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 107789 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107790 soc.cpu.reg_pc[19]
.sym 107791 soc.cpu.cpuregs_rs1[19]
.sym 107792 soc.cpu.is_lui_auipc_jal
.sym 107794 soc.cpu.cpu_state[5]
.sym 107795 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 107796 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 107797 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107798 soc.cpu.reg_pc[23]
.sym 107799 soc.cpu.cpuregs_rs1[23]
.sym 107800 soc.cpu.is_lui_auipc_jal
.sym 107801 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107802 soc.cpu.reg_pc[17]
.sym 107803 soc.cpu.cpuregs_rs1[17]
.sym 107804 soc.cpu.is_lui_auipc_jal
.sym 107805 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 107806 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 107807 soc.cpu.cpu_state[4]
.sym 107808 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107809 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 107810 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 107811 soc.cpu.cpu_state[4]
.sym 107812 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107813 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 107814 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 107815 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 107816 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 107817 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 107818 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 107819 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 107820 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 107821 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107822 soc.cpu.reg_pc[21]
.sym 107823 soc.cpu.cpuregs_rs1[21]
.sym 107824 soc.cpu.is_lui_auipc_jal
.sym 107827 soc.cpu.irq_pending[16]
.sym 107828 soc.cpu.irq_mask[16]
.sym 107831 soc.cpu.irq_pending[23]
.sym 107832 soc.cpu.irq_mask[23]
.sym 107833 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107834 soc.cpu.reg_pc[24]
.sym 107835 soc.cpu.cpuregs_rs1[24]
.sym 107836 soc.cpu.is_lui_auipc_jal
.sym 107837 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 107838 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 107839 soc.cpu.cpu_state[4]
.sym 107840 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107841 soc.cpu.cpuregs_wrdata[11]
.sym 107845 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 107846 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 107847 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 107848 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 107849 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 107850 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 107851 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 107852 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 107853 soc.cpu.cpu_state[4]
.sym 107854 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[1]
.sym 107855 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_26_I1_SB_LUT4_O_2_I1[2]
.sym 107856 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107857 soc.cpu.cpuregs_wrdata[14]
.sym 107863 soc.cpu.irq_mask[23]
.sym 107864 soc.cpu.irq_pending[23]
.sym 107865 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 107866 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 107867 soc.cpu.cpu_state[4]
.sym 107868 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107869 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107870 soc.cpu.reg_pc[25]
.sym 107871 soc.cpu.cpuregs_rs1[25]
.sym 107872 soc.cpu.is_lui_auipc_jal
.sym 107873 soc.cpu.cpuregs.regs.1.1_RDATA_1[0]
.sym 107874 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 107875 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107876 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107877 soc.cpu.cpuregs.regs.1.1_RDATA[0]
.sym 107878 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 107879 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107880 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107881 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107882 soc.cpu.reg_pc[28]
.sym 107883 soc.cpu.cpuregs_rs1[28]
.sym 107884 soc.cpu.is_lui_auipc_jal
.sym 107885 soc.cpu.cpuregs.regs.1.1_RDATA_6[0]
.sym 107886 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 107887 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107888 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107889 soc.cpu.cpuregs.regs.1.1_RDATA_2[0]
.sym 107890 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 107891 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107892 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107893 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107894 soc.cpu.reg_pc[29]
.sym 107895 soc.cpu.cpuregs_rs1[29]
.sym 107896 soc.cpu.is_lui_auipc_jal
.sym 107897 soc.cpu.cpuregs.regs.1.1_RDATA_14[0]
.sym 107898 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 107899 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107900 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107901 soc.cpu.cpuregs.regs.1.1_RDATA_10[0]
.sym 107902 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 107903 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107904 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107905 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 107906 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 107907 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[2]
.sym 107908 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107909 soc.cpu.cpu_state[1]
.sym 107910 soc.cpu.cpu_state[0]
.sym 107911 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 107912 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 107913 soc.cpu.cpuregs.regs.1.1_RDATA_8[0]
.sym 107914 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 107915 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 107916 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 107918 soc.cpu.cpu_state[3]
.sym 107919 soc.cpu.cpu_state[0]
.sym 107920 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 107921 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107922 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 107923 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 107924 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 107926 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107927 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 107928 soc.cpu.reg_next_pc[0]
.sym 107930 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 107931 soc.cpu.cpu_state[4]
.sym 107932 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 107933 soc.cpu.cpu_state[1]
.sym 107934 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 107935 soc.cpu.cpu_state[0]
.sym 107936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 107937 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 107938 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 107939 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107940 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 107941 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 107942 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 107943 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 107944 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107945 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 107946 soc.cpu.cpu_state[1]
.sym 107947 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 107948 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3[0]
.sym 107950 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 107951 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 107952 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107953 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 107954 soc.cpu.pcpi_int_ready
.sym 107955 soc.cpu.pcpi_timeout_SB_LUT4_I1_O[3]
.sym 107956 soc.cpu.pcpi_timeout_SB_LUT4_I1_O_SB_LUT4_I2_I3[3]
.sym 107957 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 107958 soc.cpu.cpu_state[2]
.sym 107959 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 107960 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 107961 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 107962 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 107963 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 107964 soc.cpu.instr_sll_SB_LUT4_I0_O[3]
.sym 107966 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 107967 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 107968 soc.cpu.latched_store_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 107971 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 107972 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107975 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 107976 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 107979 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 107980 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 107981 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 107982 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 107983 soc.cpu.cpu_state[2]
.sym 107984 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 107987 soc.cpu.instr_jalr
.sym 107988 soc.cpu.instr_retirq
.sym 107991 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 107992 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3[1]
.sym 107994 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107995 soc.cpu.cpu_state[1]
.sym 107996 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 107999 soc.cpu.cpu_state[6]
.sym 108000 soc.cpu.mem_do_rdata
.sym 108003 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108004 soc.cpu.mem_do_rdata
.sym 108005 soc.cpu.is_lui_auipc_jal
.sym 108006 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108007 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 108008 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108009 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 108010 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 108011 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108012 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 108015 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 108016 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 108018 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 108019 soc.cpu.cpu_state[5]
.sym 108020 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 108021 $PACKER_GND_NET
.sym 108025 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 108026 soc.cpu.cpu_state[4]
.sym 108027 soc.cpu.cpu_state[2]
.sym 108028 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 108031 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 108032 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 108035 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 108036 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 108042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 108043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 108044 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108045 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 108051 soc.cpu.reg_pc_SB_DFFESS_Q_E[0]
.sym 108052 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 108058 soc.cpu.mem_do_rdata
.sym 108059 soc.cpu.cpu_state[6]
.sym 108060 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 108061 soc.cpu.cpu_state[1]
.sym 108062 soc.cpu.latched_is_lb_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 108063 soc.cpu.cpu_state[6]
.sym 108064 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 108067 soc.cpu.cpu_state[1]
.sym 108068 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 108071 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 108072 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108079 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 108080 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 108083 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108084 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 108095 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108096 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 108193 soc.memory.rdata_0[11]
.sym 108194 soc.memory.rdata_1[11]
.sym 108195 iomem_addr[16]
.sym 108196 flash_clk_SB_LUT4_I0_O[3]
.sym 108197 soc.memory.rdata_0[6]
.sym 108198 soc.memory.rdata_1[6]
.sym 108199 iomem_addr[16]
.sym 108200 flash_clk_SB_LUT4_I0_O[3]
.sym 108201 soc.memory.rdata_0[5]
.sym 108202 soc.memory.rdata_1[5]
.sym 108203 iomem_addr[16]
.sym 108204 flash_clk_SB_LUT4_I0_O[3]
.sym 108205 soc.memory.rdata_0[10]
.sym 108206 soc.memory.rdata_1[10]
.sym 108207 iomem_addr[16]
.sym 108208 flash_clk_SB_LUT4_I0_O[3]
.sym 108209 soc.memory.rdata_0[9]
.sym 108210 soc.memory.rdata_1[9]
.sym 108211 iomem_addr[16]
.sym 108212 flash_clk_SB_LUT4_I0_O[3]
.sym 108213 soc.memory.rdata_0[8]
.sym 108214 soc.memory.rdata_1[8]
.sym 108215 iomem_addr[16]
.sym 108216 flash_clk_SB_LUT4_I0_O[3]
.sym 108217 soc.memory.rdata_0[14]
.sym 108218 soc.memory.rdata_1[14]
.sym 108219 iomem_addr[16]
.sym 108220 flash_clk_SB_LUT4_I0_O[3]
.sym 108221 soc.memory.rdata_0[7]
.sym 108222 soc.memory.rdata_1[7]
.sym 108223 iomem_addr[16]
.sym 108224 flash_clk_SB_LUT4_I0_O[3]
.sym 108225 soc.cpu.timer[4]
.sym 108226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 108227 soc.cpu.timer[6]
.sym 108228 soc.cpu.timer[7]
.sym 108229 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108230 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 108231 soc.cpu.cpuregs_rs1[7]
.sym 108232 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108233 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 108234 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 108235 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 108236 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 108239 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 108240 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 108241 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 108242 soc.cpu.timer[1]
.sym 108243 soc.cpu.timer[2]
.sym 108244 soc.cpu.timer[3]
.sym 108246 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 108247 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 108248 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 108249 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108250 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 108251 soc.cpu.cpuregs_rs1[4]
.sym 108252 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108253 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108254 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 108255 soc.cpu.cpuregs_rs1[6]
.sym 108256 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108257 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 108258 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 108259 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 108260 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 108261 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 108262 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 108263 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 108264 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 108265 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108266 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 108267 soc.cpu.cpuregs_rs1[5]
.sym 108268 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108269 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108270 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 108271 soc.cpu.cpuregs_rs1[10]
.sym 108272 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108273 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 108274 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 108275 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 108276 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
.sym 108277 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108278 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 108279 soc.cpu.cpuregs_rs1[2]
.sym 108280 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108281 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 108282 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 108283 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 108284 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 108285 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108286 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 108287 soc.cpu.cpuregs_rs1[3]
.sym 108288 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108290 soc.cpu.timer[1]
.sym 108291 $PACKER_VCC_NET
.sym 108292 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 108293 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108294 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 108295 soc.cpu.cpuregs_rs1[9]
.sym 108296 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108297 soc.cpu.instr_maskirq
.sym 108298 soc.cpu.irq_mask[1]
.sym 108299 soc.cpu.instr_timer
.sym 108300 soc.cpu.timer[1]
.sym 108301 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108302 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 108303 soc.cpu.cpuregs_rs1[13]
.sym 108304 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108305 soc.cpu.instr_retirq
.sym 108306 soc.cpu.cpuregs_rs1[1]
.sym 108307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 108308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 108309 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108310 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 108311 soc.cpu.cpuregs_rs1[12]
.sym 108312 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108313 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108314 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 108315 soc.cpu.cpuregs_rs1[8]
.sym 108316 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108317 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108318 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 108319 soc.cpu.cpuregs_rs1[1]
.sym 108320 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108321 soc.cpu.timer[12]
.sym 108322 soc.cpu.timer[13]
.sym 108323 soc.cpu.timer[14]
.sym 108324 soc.cpu.timer[15]
.sym 108325 soc.cpu.instr_timer
.sym 108326 soc.cpu.timer[8]
.sym 108327 soc.cpu.cpuregs_rs1[8]
.sym 108328 soc.cpu.instr_retirq
.sym 108329 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108330 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 108331 soc.cpu.cpuregs_rs1[0]
.sym 108332 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108333 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108334 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 108335 soc.cpu.cpuregs_rs1[14]
.sym 108336 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108337 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108338 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 108339 soc.cpu.cpuregs_rs1[15]
.sym 108340 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108341 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 108342 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 108343 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 108344 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 108345 soc.cpu.instr_maskirq
.sym 108346 soc.cpu.irq_mask[12]
.sym 108347 soc.cpu.instr_timer
.sym 108348 soc.cpu.timer[12]
.sym 108349 soc.cpu.timer[8]
.sym 108350 soc.cpu.timer[9]
.sym 108351 soc.cpu.timer[10]
.sym 108352 soc.cpu.timer[11]
.sym 108353 soc.cpu.instr_maskirq
.sym 108354 soc.cpu.irq_mask[14]
.sym 108355 soc.cpu.instr_timer
.sym 108356 soc.cpu.timer[14]
.sym 108359 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 108360 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 108361 soc.cpu.irq_mask[8]
.sym 108362 soc.cpu.instr_maskirq
.sym 108363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 108364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 108365 soc.cpu.instr_retirq
.sym 108366 soc.cpu.cpuregs_rs1[12]
.sym 108367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 108368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 108370 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 108371 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 108372 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 108373 soc.cpu.instr_maskirq
.sym 108374 soc.cpu.irq_mask[0]
.sym 108375 soc.cpu.instr_timer
.sym 108376 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 108377 soc.cpu.irq_mask[0]
.sym 108378 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 108379 soc.cpu.irq_pending[0]
.sym 108380 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 108381 soc.cpu.instr_maskirq
.sym 108382 soc.cpu.irq_mask[10]
.sym 108383 soc.cpu.instr_timer
.sym 108384 soc.cpu.timer[10]
.sym 108385 soc.cpu.instr_maskirq
.sym 108386 soc.cpu.irq_mask[2]
.sym 108387 soc.cpu.instr_timer
.sym 108388 soc.cpu.timer[2]
.sym 108391 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 108392 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 108393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 108394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 108395 soc.cpu.cpu_state[2]
.sym 108396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 108397 soc.cpu.irq_mask[2]
.sym 108398 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 108399 soc.cpu.irq_pending[2]
.sym 108400 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 108401 soc.cpu.instr_maskirq
.sym 108402 soc.cpu.irq_mask[15]
.sym 108403 soc.cpu.instr_timer
.sym 108404 soc.cpu.timer[15]
.sym 108405 soc.cpu.instr_maskirq
.sym 108406 soc.cpu.irq_mask[4]
.sym 108407 soc.cpu.instr_timer
.sym 108408 soc.cpu.timer[4]
.sym 108409 soc.cpu.instr_retirq
.sym 108410 soc.cpu.cpuregs_rs1[2]
.sym 108411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 108412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 108414 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 108415 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 108416 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 108417 soc.cpu.instr_retirq
.sym 108418 soc.cpu.cpuregs_rs1[15]
.sym 108419 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 108420 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 108421 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 108422 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 108423 soc.cpu.cpu_state[2]
.sym 108424 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 108427 soc.cpu.irq_active
.sym 108428 soc.cpu.irq_mask[2]
.sym 108430 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 108431 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 108432 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 108435 soc.cpu.irq_active
.sym 108436 soc.cpu.irq_mask[1]
.sym 108437 soc.cpu.irq_mask[1]
.sym 108438 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 108439 soc.cpu.irq_pending[1]
.sym 108440 soc.cpu.pcpi_timeout_SB_LUT4_I1_O[3]
.sym 108441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 108442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 108443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 108444 soc.cpu.cpu_state[2]
.sym 108446 soc.cpu.instr_retirq
.sym 108447 soc.cpu.cpuregs_rs1[4]
.sym 108448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 108449 soc.cpu.instr_maskirq
.sym 108450 soc.cpu.irq_mask[18]
.sym 108451 soc.cpu.instr_timer
.sym 108452 soc.cpu.timer[18]
.sym 108453 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108454 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 108455 soc.cpu.cpuregs_rs1[18]
.sym 108456 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108457 soc.cpu.timer[16]
.sym 108458 soc.cpu.timer[17]
.sym 108459 soc.cpu.timer[18]
.sym 108460 soc.cpu.timer[19]
.sym 108461 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 108462 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 108463 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 108464 soc.cpu.cpu_state[2]
.sym 108465 soc.cpu.genblk1.pcpi_mul.rd[18]
.sym 108466 soc.cpu.genblk1.pcpi_mul.rd[50]
.sym 108467 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 108468 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108469 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108470 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 108471 soc.cpu.cpuregs_rs1[16]
.sym 108472 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 108475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 108476 soc.cpu.cpu_state[2]
.sym 108477 soc.cpu.instr_retirq
.sym 108478 soc.cpu.cpuregs_rs1[18]
.sym 108479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 108481 soc.cpu.cpuregs_rs1[18]
.sym 108485 soc.cpu.genblk1.pcpi_mul.rd[13]
.sym 108486 soc.cpu.genblk1.pcpi_mul.rd[45]
.sym 108487 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 108488 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108490 soc.cpu.instr_retirq
.sym 108491 soc.cpu.cpuregs_rs1[10]
.sym 108492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 108494 soc.cpu.irq_pending[1]
.sym 108495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 108496 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 108497 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 108498 soc.cpu.cpu_state[4]
.sym 108499 soc.cpu.cpu_state[3]
.sym 108500 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[1]
.sym 108501 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 108502 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 108503 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 108504 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 108505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]
.sym 108506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[1]
.sym 108507 soc.cpu.cpu_state[2]
.sym 108508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[3]
.sym 108510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[0]
.sym 108511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[1]
.sym 108512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I1[2]
.sym 108513 soc.cpu.instr_maskirq
.sym 108514 soc.cpu.irq_mask[20]
.sym 108515 soc.cpu.instr_timer
.sym 108516 soc.cpu.timer[20]
.sym 108521 soc.cpu.instr_retirq
.sym 108522 soc.cpu.cpuregs_rs1[16]
.sym 108523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 108524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 108525 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 108526 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 108527 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 108528 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 108529 soc.cpu.instr_maskirq
.sym 108530 soc.cpu.irq_mask[16]
.sym 108531 soc.cpu.instr_timer
.sym 108532 soc.cpu.timer[16]
.sym 108535 soc.cpu.irq_pending[18]
.sym 108536 soc.cpu.irq_mask[18]
.sym 108537 soc.cpu.instr_retirq
.sym 108538 soc.cpu.cpuregs_rs1[20]
.sym 108539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 108543 soc.cpu.irq_mask[18]
.sym 108544 soc.cpu.irq_pending[18]
.sym 108545 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 108546 soc.cpu.cpu_state[4]
.sym 108547 soc.cpu.cpu_state[3]
.sym 108548 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[19]
.sym 108549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[0]
.sym 108550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[1]
.sym 108551 soc.cpu.cpu_state[2]
.sym 108552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0[3]
.sym 108553 soc.cpu.instr_maskirq
.sym 108554 soc.cpu.irq_mask[19]
.sym 108555 soc.cpu.instr_timer
.sym 108556 soc.cpu.timer[19]
.sym 108557 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 108558 soc.cpu.cpu_state[4]
.sym 108559 soc.cpu.cpu_state[3]
.sym 108560 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[16]
.sym 108562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3[0]
.sym 108563 soc.cpu.cpu_state[3]
.sym 108564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_1_I3[2]
.sym 108566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 108567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 108568 soc.cpu.cpu_state[2]
.sym 108569 soc.cpu.instr_retirq
.sym 108570 soc.cpu.cpuregs_rs1[19]
.sym 108571 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 108572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 108573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[0]
.sym 108574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[1]
.sym 108575 soc.cpu.cpu_state[2]
.sym 108576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I0[3]
.sym 108585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 108586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 108587 soc.cpu.cpu_state[2]
.sym 108588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 108589 soc.cpu.instr_retirq
.sym 108590 soc.cpu.cpuregs_rs1[17]
.sym 108591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 108592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 108597 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108598 soc.cpu.reg_pc[16]
.sym 108599 soc.cpu.cpuregs_rs1[16]
.sym 108600 soc.cpu.is_lui_auipc_jal
.sym 108601 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 108602 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 108603 soc.cpu.cpu_state[4]
.sym 108604 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 108605 soc.cpu.instr_maskirq
.sym 108606 soc.cpu.irq_mask[17]
.sym 108607 soc.cpu.instr_timer
.sym 108608 soc.cpu.timer[17]
.sym 108610 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 108611 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 108612 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3[2]
.sym 108613 soc.cpu.cpu_state[3]
.sym 108614 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[17]
.sym 108615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 108616 soc.cpu.irq_pending[17]
.sym 108617 soc.cpu.cpuregs_rs1[19]
.sym 108621 soc.cpu.cpuregs_rs1[17]
.sym 108625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 108626 soc.cpu.cpu_state[4]
.sym 108627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 108628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 108629 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 108630 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 108631 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 108632 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 108633 soc.cpu.cpuregs_rs1[16]
.sym 108637 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 108638 soc.cpu.cpu_state[4]
.sym 108639 soc.cpu.cpu_state[3]
.sym 108640 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[21]
.sym 108641 soc.cpu.cpuregs_wrdata[10]
.sym 108645 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 108646 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 108647 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 108648 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 108649 soc.cpu.cpuregs.regs.1.0_RDATA_9[0]
.sym 108650 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 108651 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108652 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108653 soc.cpu.cpuregs.regs.1.0_RDATA_10[0]
.sym 108654 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 108655 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108656 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108657 soc.cpu.cpuregs_wrdata[6]
.sym 108661 soc.cpu.irq_mask[29]
.sym 108662 soc.cpu.irq_pending[29]
.sym 108663 soc.cpu.irq_mask[17]
.sym 108664 soc.cpu.irq_pending[17]
.sym 108666 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 108667 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 108668 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3[2]
.sym 108669 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 108670 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 108671 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 108672 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 108673 soc.cpu.cpuregs_wrdata[3]
.sym 108677 soc.cpu.cpuregs_wrdata[12]
.sym 108681 soc.cpu.cpuregs.regs.1.0_RDATA_12[0]
.sym 108682 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 108683 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108684 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108685 soc.cpu.cpuregs.regs.1.0_RDATA_13[0]
.sym 108686 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 108687 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108688 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108689 soc.cpu.cpuregs.regs.1.0_RDATA_3[0]
.sym 108690 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 108691 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108692 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108693 soc.cpu.cpuregs.regs.1.0_RDATA_11[0]
.sym 108694 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 108695 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108696 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108697 soc.cpu.cpuregs_wrdata[4]
.sym 108701 soc.cpu.cpuregs_wrdata[2]
.sym 108705 soc.cpu.cpuregs.regs.1.0_RDATA_14[0]
.sym 108706 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 108707 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108708 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108709 soc.cpu.cpuregs_wrdata[7]
.sym 108713 soc.cpu.cpuregs.regs.1.0_RDATA[0]
.sym 108714 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 108715 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108716 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108717 soc.cpu.cpuregs.regs.1.0_RDATA_1[0]
.sym 108718 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 108719 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108720 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108721 soc.cpu.cpuregs.regs.1.0_RDATA_7[0]
.sym 108722 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 108723 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108724 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108725 soc.cpu.cpuregs.regs.1.0_RDATA_6[0]
.sym 108726 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 108727 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108728 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108729 soc.cpu.cpuregs.regs.1.0_RDATA_4[0]
.sym 108730 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 108731 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108732 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108733 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 108734 soc.cpu.cpuregs.regs.1.0_RDATA_15[1]
.sym 108735 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108736 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108738 soc.cpu.irq_mask[17]
.sym 108739 soc.cpu.irq_pending[17]
.sym 108740 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 108741 soc.cpu.cpuregs.regs.0.0_RDATA_11[0]
.sym 108742 soc.cpu.cpuregs.regs.0.0_RDATA_11[1]
.sym 108743 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108744 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108745 soc.cpu.cpuregs.regs.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 108746 soc.cpu.decoded_imm[5]
.sym 108747 soc.cpu.is_lui_auipc_jal
.sym 108748 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108749 soc.cpu.cpuregs.regs.0.0_RDATA_9[0]
.sym 108750 soc.cpu.cpuregs.regs.0.0_RDATA_9[1]
.sym 108751 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108752 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108753 soc.cpu.cpuregs.regs.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 108754 soc.cpu.decoded_imm[7]
.sym 108755 soc.cpu.is_lui_auipc_jal
.sym 108756 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108757 soc.cpu.cpuregs.regs.0.0_RDATA_10[0]
.sym 108758 soc.cpu.cpuregs.regs.0.0_RDATA_10[1]
.sym 108759 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108760 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108761 soc.cpu.cpuregs.regs.0.0_RDATA_1[0]
.sym 108762 soc.cpu.cpuregs.regs.0.0_RDATA_1[1]
.sym 108763 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108764 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108765 soc.cpu.cpuregs.regs.1.0_RDATA_5[0]
.sym 108766 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 108767 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108768 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108769 soc.cpu.cpuregs.regs.0.0_RDATA_5[0]
.sym 108770 soc.cpu.cpuregs.regs.0.0_RDATA_5[1]
.sym 108771 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108772 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108773 soc.cpu.cpuregs_wrdata[15]
.sym 108777 soc.cpu.cpuregs_wrdata[5]
.sym 108781 soc.cpu.cpuregs.regs.0.0_RDATA_3[0]
.sym 108782 soc.cpu.cpuregs.regs.0.0_RDATA_3[1]
.sym 108783 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108784 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108785 soc.cpu.cpuregs.regs.0.0_RDATA_12[0]
.sym 108786 soc.cpu.cpuregs.regs.0.0_RDATA_12[1]
.sym 108787 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108788 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108789 soc.cpu.cpuregs_wrdata[1]
.sym 108793 soc.cpu.cpuregs_wrdata[9]
.sym 108797 soc.cpu.cpuregs.regs.0.0_RDATA_6[0]
.sym 108798 soc.cpu.cpuregs.regs.0.0_RDATA_6[1]
.sym 108799 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108800 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108801 soc.cpu.cpuregs.regs.0.0_RDATA[0]
.sym 108802 soc.cpu.cpuregs.regs.0.0_RDATA[1]
.sym 108803 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108804 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108805 soc.cpu.cpuregs.regs.0.0_RDATA_8[0]
.sym 108806 soc.cpu.cpuregs.regs.0.0_RDATA_8[1]
.sym 108807 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108808 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108809 soc.cpu.cpuregs.regs.0.0_RDATA_7[0]
.sym 108810 soc.cpu.cpuregs.regs.0.0_RDATA_7[1]
.sym 108811 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108812 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108817 soc.cpu.cpuregs.regs.0.0_RDATA_13[0]
.sym 108818 soc.cpu.cpuregs.regs.0.0_RDATA_13[1]
.sym 108819 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108820 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108821 soc.cpu.cpuregs.regs.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 108822 soc.cpu.decoded_imm[15]
.sym 108823 soc.cpu.is_lui_auipc_jal
.sym 108824 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108825 soc.cpu.cpuregs.regs.0.0_RDATA_2[0]
.sym 108826 soc.cpu.cpuregs.regs.0.0_RDATA_2[1]
.sym 108827 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108828 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108829 soc.cpu.cpuregs.regs.0.0_RDATA_8_SB_LUT4_I0_O[0]
.sym 108830 soc.cpu.decoded_imm[14]
.sym 108831 soc.cpu.is_lui_auipc_jal
.sym 108832 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108833 soc.cpu.cpuregs.regs.1.1_RDATA_7[0]
.sym 108834 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 108835 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108836 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108837 soc.cpu.cpuregs.regs.1.1_RDATA_3[0]
.sym 108838 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 108839 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108840 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108841 soc.cpu.cpuregs.regs.1.1_RDATA_12[0]
.sym 108842 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 108843 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108844 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108845 soc.cpu.cpuregs.regs.1.1_RDATA_5[0]
.sym 108846 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 108847 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108848 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108849 soc.cpu.cpuregs_wrdata[13]
.sym 108853 soc.cpu.cpuregs.regs.1.1_RDATA_9[0]
.sym 108854 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 108855 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108856 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108857 soc.cpu.cpuregs.regs.1.1_RDATA_15[0]
.sym 108858 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 108859 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108860 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108861 soc.cpu.cpuregs.regs.0.0_RDATA_4[0]
.sym 108862 soc.cpu.cpuregs.regs.0.0_RDATA_4[1]
.sym 108863 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108864 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108865 soc.cpu.cpuregs.regs.0.1_RDATA_7[0]
.sym 108866 soc.cpu.cpuregs.regs.0.1_RDATA_7[1]
.sym 108867 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108868 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108871 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 108872 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 108873 soc.cpu.cpuregs.regs.1.1_RDATA_13[0]
.sym 108874 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 108875 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108876 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108877 soc.cpu.cpuregs.regs.0.1_RDATA_9[0]
.sym 108878 soc.cpu.cpuregs.regs.0.1_RDATA_9[1]
.sym 108879 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108880 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108881 soc.cpu.cpuregs.regs.1.1_RDATA_4[0]
.sym 108882 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 108883 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108884 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108885 soc.cpu.cpuregs_wrdata[22]
.sym 108889 soc.cpu.cpuregs.regs.1.1_RDATA_11[0]
.sym 108890 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 108891 soc.cpu.cpuregs.regs.1.0_RDATA[2]
.sym 108892 soc.cpu.cpuregs.regs.1.0_RDATA[3]
.sym 108893 soc.cpu.cpuregs_wrdata[17]
.sym 108900 soc.cpu.cpuregs.wen
.sym 108901 soc.cpu.cpuregs_wrdata[19]
.sym 108905 soc.cpu.cpuregs.regs.0.1_RDATA_14[0]
.sym 108906 soc.cpu.cpuregs.regs.0.1_RDATA_14[1]
.sym 108907 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108908 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108909 soc.cpu.cpuregs_wrdata[18]
.sym 108913 soc.cpu.cpuregs.regs.0.1_RDATA_3[0]
.sym 108914 soc.cpu.cpuregs.regs.0.1_RDATA_3[1]
.sym 108915 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108916 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108917 soc.cpu.cpuregs.regs.0.1_RDATA_13[0]
.sym 108918 soc.cpu.cpuregs.regs.0.1_RDATA_13[1]
.sym 108919 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108920 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108921 soc.cpu.cpuregs_wrdata[20]
.sym 108925 soc.cpu.cpuregs_wrdata[31]
.sym 108929 soc.cpu.cpuregs_wrdata[24]
.sym 108933 soc.cpu.cpuregs.regs.0.1_RDATA_2[0]
.sym 108934 soc.cpu.cpuregs.regs.0.1_RDATA_2[1]
.sym 108935 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108936 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108937 soc.cpu.cpuregs_wrdata[30]
.sym 108941 soc.cpu.cpuregs_wrdata[28]
.sym 108945 soc.cpu.cpuregs.regs.0.1_RDATA_11[0]
.sym 108946 soc.cpu.cpuregs.regs.0.1_RDATA_11[1]
.sym 108947 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108948 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108949 soc.cpu.cpuregs.regs.0.1_RDATA_6[0]
.sym 108950 soc.cpu.cpuregs.regs.0.1_RDATA_6[1]
.sym 108951 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108952 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108953 soc.cpu.cpuregs_wrdata[25]
.sym 108957 soc.cpu.cpuregs_wrdata[27]
.sym 108961 soc.cpu.cpuregs.regs.0.1_RDATA_4_SB_LUT4_I0_O[0]
.sym 108962 soc.cpu.decoded_imm[29]
.sym 108963 soc.cpu.is_lui_auipc_jal
.sym 108964 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108965 soc.cpu.cpuregs.regs.0.1_RDATA_4[0]
.sym 108966 soc.cpu.cpuregs.regs.0.1_RDATA_4[1]
.sym 108967 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108968 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108969 soc.cpu.cpuregs.regs.0.1_RDATA_8_SB_LUT4_I0_O[0]
.sym 108970 soc.cpu.decoded_imm[30]
.sym 108971 soc.cpu.is_lui_auipc_jal
.sym 108972 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108973 soc.cpu.cpuregs.regs.0.1_RDATA_8[0]
.sym 108974 soc.cpu.cpuregs.regs.0.1_RDATA_8[1]
.sym 108975 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108976 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108979 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 108980 soc.cpu.cpu_state[3]
.sym 108981 soc.cpu.cpuregs.regs.0.1_RDATA_12[0]
.sym 108982 soc.cpu.cpuregs.regs.0.1_RDATA_12[1]
.sym 108983 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108984 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108985 soc.cpu.cpuregs.regs.0.1_RDATA_2_SB_LUT4_I0_O[0]
.sym 108986 soc.cpu.decoded_imm[27]
.sym 108987 soc.cpu.is_lui_auipc_jal
.sym 108988 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 108989 soc.cpu.cpuregs.regs.0.1_RDATA[0]
.sym 108990 soc.cpu.cpuregs.regs.0.1_RDATA[1]
.sym 108991 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 108992 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 108997 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 108998 soc.cpu.cpu_state[4]
.sym 108999 soc.cpu.cpu_state[2]
.sym 109000 soc.cpu.cpu_state[6]
.sym 109007 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 109008 soc.cpu.is_alu_reg_reg
.sym 109018 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109019 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 109021 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 109022 soc.cpu.instr_bne_SB_LUT4_I0_O[1]
.sym 109023 soc.cpu.cpu_state[3]
.sym 109024 soc.cpu.instr_bne_SB_LUT4_I0_O[3]
.sym 109041 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109042 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 109043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 109045 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 109046 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 109048 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 109055 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 109056 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 109157 soc.memory.rdata_0[15]
.sym 109158 soc.memory.rdata_1[15]
.sym 109159 iomem_addr[16]
.sym 109160 flash_clk_SB_LUT4_I0_O[3]
.sym 109165 soc.memory.rdata_0[13]
.sym 109166 soc.memory.rdata_1[13]
.sym 109167 iomem_addr[16]
.sym 109168 flash_clk_SB_LUT4_I0_O[3]
.sym 109174 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 109175 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 109176 soc.cpu.cpu_state[4]
.sym 109186 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1[0]
.sym 109187 soc.cpu.cpu_state[4]
.sym 109188 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1[2]
.sym 109189 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 109190 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 109191 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 109192 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 109193 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 109194 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 109195 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 109196 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 109197 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 109198 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 109199 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 109200 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 109201 soc.cpu.pcpi_rs1[6]
.sym 109202 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 109203 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 109204 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 109205 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[0]
.sym 109206 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[1]
.sym 109207 soc.cpu.cpu_state[4]
.sym 109208 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0[3]
.sym 109209 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[0]
.sym 109210 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[1]
.sym 109211 soc.cpu.cpu_state[4]
.sym 109212 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[3]
.sym 109213 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 109214 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 109215 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 109216 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0[1]
.sym 109217 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[0]
.sym 109218 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 109219 soc.cpu.cpu_state[4]
.sym 109220 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[3]
.sym 109221 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 109222 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 109223 soc.cpu.cpu_state[4]
.sym 109224 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109225 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109226 soc.cpu.reg_pc[2]
.sym 109227 soc.cpu.cpuregs_rs1[2]
.sym 109228 soc.cpu.is_lui_auipc_jal
.sym 109229 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109230 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 109231 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 109232 soc.cpu.cpu_state[4]
.sym 109233 soc.cpu.cpu_state[4]
.sym 109234 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 109235 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 109236 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109238 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1[0]
.sym 109239 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 109240 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1[2]
.sym 109241 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109242 soc.cpu.reg_pc[3]
.sym 109243 soc.cpu.cpuregs_rs1[3]
.sym 109244 soc.cpu.is_lui_auipc_jal
.sym 109245 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109246 soc.cpu.reg_pc[4]
.sym 109247 soc.cpu.cpuregs_rs1[4]
.sym 109248 soc.cpu.is_lui_auipc_jal
.sym 109250 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1[0]
.sym 109251 soc.cpu.cpu_state[4]
.sym 109252 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1[2]
.sym 109253 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 109254 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 109255 soc.cpu.cpu_state[4]
.sym 109256 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109257 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109258 soc.cpu.reg_pc[5]
.sym 109259 soc.cpu.cpuregs_rs1[5]
.sym 109260 soc.cpu.is_lui_auipc_jal
.sym 109261 soc.cpu.instr_maskirq
.sym 109262 soc.cpu.irq_mask[5]
.sym 109263 soc.cpu.cpuregs_rs1[5]
.sym 109264 soc.cpu.instr_retirq
.sym 109265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 109266 soc.cpu.instr_timer
.sym 109267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 109268 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 109269 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[0]
.sym 109270 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 109271 soc.cpu.cpu_state[4]
.sym 109272 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[3]
.sym 109273 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 109274 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 109275 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 109276 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 109277 soc.cpu.instr_maskirq
.sym 109278 soc.cpu.irq_mask[3]
.sym 109279 soc.cpu.instr_timer
.sym 109280 soc.cpu.timer[3]
.sym 109281 soc.cpu.instr_maskirq
.sym 109282 soc.cpu.irq_mask[6]
.sym 109283 soc.cpu.instr_timer
.sym 109284 soc.cpu.timer[6]
.sym 109287 soc.cpu.irq_pending[5]
.sym 109288 soc.cpu.irq_mask[5]
.sym 109291 soc.cpu.irq_pending[7]
.sym 109292 soc.cpu.irq_mask[7]
.sym 109295 soc.cpu.irq_pending[3]
.sym 109296 soc.cpu.irq_mask[3]
.sym 109297 soc.cpu.instr_retirq
.sym 109298 soc.cpu.cpuregs_rs1[7]
.sym 109299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 109300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 109303 soc.cpu.irq_pending[6]
.sym 109304 soc.cpu.irq_mask[6]
.sym 109305 soc.cpu.instr_maskirq
.sym 109306 soc.cpu.irq_mask[7]
.sym 109307 soc.cpu.instr_timer
.sym 109308 soc.cpu.timer[7]
.sym 109309 soc.cpu.instr_retirq
.sym 109310 soc.cpu.cpuregs_rs1[6]
.sym 109311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 109312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 109313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[0]
.sym 109314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[1]
.sym 109315 soc.cpu.cpu_state[2]
.sym 109316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_I0[3]
.sym 109317 soc.cpu.instr_retirq
.sym 109318 soc.cpu.cpuregs_rs1[3]
.sym 109319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 109320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 109321 soc.cpu.cpu_state[4]
.sym 109322 soc.cpu.pcpi_rs1[12]
.sym 109323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 109324 soc.cpu.irq_pending[12]
.sym 109326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 109327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 109328 soc.cpu.cpu_state[2]
.sym 109335 soc.cpu.irq_pending[10]
.sym 109336 soc.cpu.irq_mask[10]
.sym 109337 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109338 soc.cpu.reg_next_pc[0]
.sym 109339 soc.cpu.cpuregs_rs1[0]
.sym 109340 soc.cpu.is_lui_auipc_jal
.sym 109341 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109342 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[1]
.sym 109343 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 109344 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 109347 soc.cpu.irq_pending[13]
.sym 109348 soc.cpu.irq_mask[13]
.sym 109349 soc.cpu.instr_maskirq
.sym 109350 soc.cpu.irq_mask[11]
.sym 109351 soc.cpu.instr_timer
.sym 109352 soc.cpu.timer[11]
.sym 109353 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 109354 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 109355 soc.cpu.cpu_state[4]
.sym 109356 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109357 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109358 soc.cpu.reg_pc[14]
.sym 109359 soc.cpu.cpuregs_rs1[14]
.sym 109360 soc.cpu.is_lui_auipc_jal
.sym 109361 soc.cpu.instr_maskirq
.sym 109362 soc.cpu.irq_mask[13]
.sym 109363 soc.cpu.instr_timer
.sym 109364 soc.cpu.timer[13]
.sym 109367 soc.cpu.irq_pending[11]
.sym 109368 soc.cpu.irq_mask[11]
.sym 109369 soc.cpu.instr_maskirq
.sym 109370 soc.cpu.irq_mask[9]
.sym 109371 soc.cpu.instr_timer
.sym 109372 soc.cpu.timer[9]
.sym 109375 soc.cpu.irq_mask[2]
.sym 109376 soc.cpu.irq_pending[2]
.sym 109377 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 109378 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 109379 soc.cpu.cpu_state[4]
.sym 109380 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109381 soc.cpu.instr_retirq
.sym 109382 soc.cpu.cpuregs_rs1[13]
.sym 109383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 109384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 109385 soc.cpu.instr_retirq
.sym 109386 soc.cpu.cpuregs_rs1[9]
.sym 109387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 109388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 109389 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109390 soc.cpu.reg_pc[9]
.sym 109391 soc.cpu.cpuregs_rs1[9]
.sym 109392 soc.cpu.is_lui_auipc_jal
.sym 109393 soc.cpu.instr_retirq
.sym 109394 soc.cpu.cpuregs_rs1[11]
.sym 109395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 109396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 109397 soc.cpu.cpuregs_rs1[15]
.sym 109401 soc.cpu.cpuregs_rs1[2]
.sym 109405 soc.cpu.cpuregs_rs1[11]
.sym 109409 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 109410 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 109411 soc.cpu.cpu_state[4]
.sym 109412 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109413 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 109414 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 109415 soc.cpu.cpu_state[4]
.sym 109416 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 109418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 109419 soc.cpu.cpu_state[2]
.sym 109420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 109421 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 109425 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109426 soc.cpu.reg_pc[15]
.sym 109427 soc.cpu.cpuregs_rs1[15]
.sym 109428 soc.cpu.is_lui_auipc_jal
.sym 109429 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109430 soc.cpu.reg_pc[13]
.sym 109431 soc.cpu.cpuregs_rs1[13]
.sym 109432 soc.cpu.is_lui_auipc_jal
.sym 109433 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 109434 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 109435 soc.cpu.cpu_state[4]
.sym 109436 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109437 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109438 soc.cpu.reg_pc[11]
.sym 109439 soc.cpu.cpuregs_rs1[11]
.sym 109440 soc.cpu.is_lui_auipc_jal
.sym 109442 soc.cpu.decoded_imm[0]
.sym 109443 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 109446 soc.cpu.decoded_imm[1]
.sym 109447 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 109448 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 109450 soc.cpu.decoded_imm[2]
.sym 109451 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 109452 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109454 soc.cpu.decoded_imm[3]
.sym 109455 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 109456 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 109458 soc.cpu.decoded_imm[4]
.sym 109459 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 109460 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 109462 soc.cpu.decoded_imm[5]
.sym 109463 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 109464 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 109466 soc.cpu.decoded_imm[6]
.sym 109467 soc.cpu.pcpi_rs1[6]
.sym 109468 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 109470 soc.cpu.decoded_imm[7]
.sym 109471 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 109472 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 109474 soc.cpu.decoded_imm[8]
.sym 109475 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 109476 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 109478 soc.cpu.decoded_imm[9]
.sym 109479 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 109480 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 109482 soc.cpu.decoded_imm[10]
.sym 109483 soc.cpu.pcpi_rs1[10]
.sym 109484 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 109486 soc.cpu.decoded_imm[11]
.sym 109487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 109488 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 109490 soc.cpu.decoded_imm[12]
.sym 109491 soc.cpu.pcpi_rs1[12]
.sym 109492 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 109494 soc.cpu.decoded_imm[13]
.sym 109495 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 109496 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 109498 soc.cpu.decoded_imm[14]
.sym 109499 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 109500 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 109502 soc.cpu.decoded_imm[15]
.sym 109503 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 109504 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 109506 soc.cpu.decoded_imm[16]
.sym 109507 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 109508 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 109510 soc.cpu.decoded_imm[17]
.sym 109511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 109512 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 109514 soc.cpu.decoded_imm[18]
.sym 109515 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 109516 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 109518 soc.cpu.decoded_imm[19]
.sym 109519 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 109520 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 109522 soc.cpu.decoded_imm[20]
.sym 109523 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 109524 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 109526 soc.cpu.decoded_imm[21]
.sym 109527 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 109528 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 109530 soc.cpu.decoded_imm[22]
.sym 109531 soc.cpu.pcpi_rs1[22]
.sym 109532 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 109534 soc.cpu.decoded_imm[23]
.sym 109535 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 109536 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 109538 soc.cpu.decoded_imm[24]
.sym 109539 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 109540 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 109542 soc.cpu.decoded_imm[25]
.sym 109543 soc.cpu.pcpi_rs1[25]
.sym 109544 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 109546 soc.cpu.decoded_imm[26]
.sym 109547 soc.cpu.pcpi_rs1[26]
.sym 109548 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 109550 soc.cpu.decoded_imm[27]
.sym 109551 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 109552 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 109554 soc.cpu.decoded_imm[28]
.sym 109555 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 109556 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 109558 soc.cpu.decoded_imm[29]
.sym 109559 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 109560 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 109562 soc.cpu.decoded_imm[30]
.sym 109563 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 109564 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 109566 soc.cpu.decoded_imm[31]
.sym 109567 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 109568 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 109570 soc.cpu.latched_compr
.sym 109571 soc.cpu.reg_pc[1]
.sym 109574 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 109575 soc.cpu.reg_pc[2]
.sym 109576 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 109579 soc.cpu.reg_pc[3]
.sym 109580 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 109583 soc.cpu.reg_pc[4]
.sym 109584 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 109587 soc.cpu.reg_pc[5]
.sym 109588 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 109591 soc.cpu.reg_pc[6]
.sym 109592 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 109595 soc.cpu.reg_pc[7]
.sym 109596 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 109599 soc.cpu.reg_pc[8]
.sym 109600 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 109603 soc.cpu.reg_pc[9]
.sym 109604 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 109607 soc.cpu.reg_pc[10]
.sym 109608 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 109611 soc.cpu.reg_pc[11]
.sym 109612 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 109615 soc.cpu.reg_pc[12]
.sym 109616 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 109619 soc.cpu.reg_pc[13]
.sym 109620 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 109623 soc.cpu.reg_pc[14]
.sym 109624 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 109627 soc.cpu.reg_pc[15]
.sym 109628 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 109631 soc.cpu.reg_pc[16]
.sym 109632 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 109635 soc.cpu.reg_pc[17]
.sym 109636 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 109639 soc.cpu.reg_pc[18]
.sym 109640 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 109643 soc.cpu.reg_pc[19]
.sym 109644 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 109647 soc.cpu.reg_pc[20]
.sym 109648 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 109651 soc.cpu.reg_pc[21]
.sym 109652 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 109655 soc.cpu.reg_pc[22]
.sym 109656 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 109659 soc.cpu.reg_pc[23]
.sym 109660 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 109663 soc.cpu.reg_pc[24]
.sym 109664 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 109667 soc.cpu.reg_pc[25]
.sym 109668 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 109671 soc.cpu.reg_pc[26]
.sym 109672 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 109675 soc.cpu.reg_pc[27]
.sym 109676 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 109679 soc.cpu.reg_pc[28]
.sym 109680 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 109683 soc.cpu.reg_pc[29]
.sym 109684 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 109687 soc.cpu.reg_pc[30]
.sym 109688 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 109691 soc.cpu.reg_pc[31]
.sym 109692 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 109693 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 109694 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 109695 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 109696 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 109698 soc.cpu.cpuregs_raddr2[2]
.sym 109699 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 109700 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 109701 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109702 soc.cpu.reg_pc[20]
.sym 109703 soc.cpu.cpuregs_rs1[20]
.sym 109704 soc.cpu.is_lui_auipc_jal
.sym 109705 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I0[0]
.sym 109706 soc.cpu.decoded_imm[3]
.sym 109707 soc.cpu.is_lui_auipc_jal
.sym 109708 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109709 soc.cpu.cpuregs.regs.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 109710 soc.cpu.decoded_imm[2]
.sym 109711 soc.cpu.is_lui_auipc_jal
.sym 109712 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109713 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 109714 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 109715 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 109716 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 109717 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 109718 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 109719 soc.cpu.cpu_state[4]
.sym 109720 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109721 soc.cpu.cpuregs.regs.0.0_RDATA_9_SB_LUT4_I0_O[0]
.sym 109722 soc.cpu.decoded_imm[6]
.sym 109723 soc.cpu.is_lui_auipc_jal
.sym 109724 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109725 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 109726 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 109727 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 109728 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 109731 soc.cpu.irq_mask[16]
.sym 109732 soc.cpu.irq_pending[16]
.sym 109733 soc.cpu.cpuregs_wrdata[8]
.sym 109737 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109738 soc.cpu.reg_pc[22]
.sym 109739 soc.cpu.cpuregs_rs1[22]
.sym 109740 soc.cpu.is_lui_auipc_jal
.sym 109741 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 109742 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 109743 soc.cpu.cpu_state[4]
.sym 109744 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109745 soc.cpu.cpuregs_wrdata[0]
.sym 109749 soc.cpu.cpuregs.regs.0.0_RDATA_15[0]
.sym 109750 soc.cpu.cpuregs.regs.0.0_RDATA_15[1]
.sym 109751 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 109752 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 109754 soc.cpu.cpuregs_raddr2[3]
.sym 109755 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I0[0]
.sym 109756 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 109757 soc.cpu.cpuregs.regs.0.0_RDATA_14[0]
.sym 109758 soc.cpu.cpuregs.regs.0.0_RDATA_14[1]
.sym 109759 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 109760 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 109761 soc.cpu.cpuregs.regs.0.0_RDATA_2_SB_LUT4_I0_O[0]
.sym 109762 soc.cpu.decoded_imm[11]
.sym 109763 soc.cpu.is_lui_auipc_jal
.sym 109764 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109766 soc.cpu.cpuregs_raddr2[4]
.sym 109767 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 109768 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 109769 soc.cpu.cpuregs.regs.0.0_RDATA_14_SB_LUT4_I0_O[0]
.sym 109770 soc.cpu.decoded_imm[8]
.sym 109771 soc.cpu.is_lui_auipc_jal
.sym 109772 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109773 soc.cpu.cpuregs.regs.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 109774 soc.cpu.decoded_imm[4]
.sym 109775 soc.cpu.is_lui_auipc_jal
.sym 109776 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109777 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109778 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109779 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109780 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109781 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I0[1]
.sym 109782 soc.cpu.decoded_imm[0]
.sym 109783 soc.cpu.is_lui_auipc_jal
.sym 109784 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109785 soc.cpu.cpuregs.regs.0.0_RDATA_12_SB_LUT4_I0_O[0]
.sym 109786 soc.cpu.decoded_imm[12]
.sym 109787 soc.cpu.is_lui_auipc_jal
.sym 109788 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109789 soc.cpu.cpuregs.regs.0.0_RDATA_6_SB_LUT4_I0_O[0]
.sym 109790 soc.cpu.decoded_imm[9]
.sym 109791 soc.cpu.is_lui_auipc_jal
.sym 109792 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109794 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 109795 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109796 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 109797 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 109798 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 109799 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 109800 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 109801 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 109802 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 109803 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 109804 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 109805 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 109806 soc.cpu.decoded_imm[1]
.sym 109807 soc.cpu.is_lui_auipc_jal
.sym 109808 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109809 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109810 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 109811 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 109812 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109813 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 109814 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 109815 soc.cpu.cpu_state[4]
.sym 109816 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 109817 soc.cpu.cpuregs.regs.0.0_RDATA_4_SB_LUT4_I0_O[0]
.sym 109818 soc.cpu.decoded_imm[13]
.sym 109819 soc.cpu.is_lui_auipc_jal
.sym 109820 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109821 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109822 soc.cpu.reg_pc[18]
.sym 109823 soc.cpu.cpuregs_rs1[18]
.sym 109824 soc.cpu.is_lui_auipc_jal
.sym 109825 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 109826 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 109827 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 109828 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 109829 soc.cpu.cpuregs.regs.0.1_RDATA_14_SB_LUT4_I0_O[0]
.sym 109830 soc.cpu.decoded_imm[24]
.sym 109831 soc.cpu.is_lui_auipc_jal
.sym 109832 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109833 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 109834 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109835 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 109836 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 109839 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[0]
.sym 109840 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[1]
.sym 109841 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109842 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 109843 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109844 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109845 soc.cpu.cpuregs.regs.0.1_RDATA_9_SB_LUT4_I0_O[0]
.sym 109846 soc.cpu.decoded_imm[22]
.sym 109847 soc.cpu.is_lui_auipc_jal
.sym 109848 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109849 soc.cpu.cpuregs.regs.0.1_RDATA_7_SB_LUT4_I0_O[0]
.sym 109850 soc.cpu.decoded_imm[17]
.sym 109851 soc.cpu.is_lui_auipc_jal
.sym 109852 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109853 soc.cpu.cpuregs.regs.0.1_RDATA_3_SB_LUT4_I0_O[0]
.sym 109854 soc.cpu.decoded_imm[19]
.sym 109855 soc.cpu.is_lui_auipc_jal
.sym 109856 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109857 soc.cpu.cpuregs_wrdata[23]
.sym 109861 soc.cpu.cpuregs_wrdata[16]
.sym 109865 soc.cpu.cpuregs_wrdata[26]
.sym 109869 soc.cpu.cpuregs_wrdata[29]
.sym 109873 soc.cpu.cpuregs_wrdata[21]
.sym 109877 soc.cpu.cpuregs.regs.0.1_RDATA_15[0]
.sym 109878 soc.cpu.cpuregs.regs.0.1_RDATA_15[1]
.sym 109879 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 109880 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 109881 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 109882 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 109883 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[2]
.sym 109884 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2[3]
.sym 109885 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109886 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 109887 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109888 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109889 soc.cpu.cpuregs.regs.0.1_RDATA_1[0]
.sym 109890 soc.cpu.cpuregs.regs.0.1_RDATA_1[1]
.sym 109891 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 109892 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 109893 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 109894 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 109895 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 109896 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 109897 soc.cpu.cpuregs.regs.0.1_RDATA_5[0]
.sym 109898 soc.cpu.cpuregs.regs.0.1_RDATA_5[1]
.sym 109899 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 109900 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 109901 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109902 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 109903 soc.cpu.cpuregs.wdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109904 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109905 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109906 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 109907 soc.cpu.cpu_state[2]
.sym 109908 soc.cpu.cpu_state[4]
.sym 109909 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 109910 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 109911 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 109912 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 109913 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 109914 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 109915 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 109916 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 109917 soc.cpu.cpuregs.regs.0.1_RDATA_10[0]
.sym 109918 soc.cpu.cpuregs.regs.0.1_RDATA_10[1]
.sym 109919 soc.cpu.cpuregs.regs.0.0_RDATA[2]
.sym 109920 soc.cpu.cpuregs.regs.0.0_RDATA[3]
.sym 109921 soc.cpu.cpuregs.regs.0.1_RDATA_6_SB_LUT4_I0_O[0]
.sym 109922 soc.cpu.decoded_imm[25]
.sym 109923 soc.cpu.is_lui_auipc_jal
.sym 109924 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109927 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 109928 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 109929 soc.cpu.cpuregs.regs.0.1_RDATA_10_SB_LUT4_I0_O[0]
.sym 109930 soc.cpu.decoded_imm[26]
.sym 109931 soc.cpu.is_lui_auipc_jal
.sym 109932 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109933 soc.cpu.cpuregs.regs.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 109934 soc.cpu.decoded_imm[23]
.sym 109935 soc.cpu.is_lui_auipc_jal
.sym 109936 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109937 soc.cpu.cpuregs.regs.0.1_RDATA_5_SB_LUT4_I0_O[0]
.sym 109938 soc.cpu.decoded_imm[21]
.sym 109939 soc.cpu.is_lui_auipc_jal
.sym 109940 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109941 soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109942 soc.cpu.decoded_imm[31]
.sym 109943 soc.cpu.is_lui_auipc_jal
.sym 109944 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109945 soc.cpu.cpuregs.regs.0.1_RDATA_12_SB_LUT4_I0_O[0]
.sym 109946 soc.cpu.decoded_imm[28]
.sym 109947 soc.cpu.is_lui_auipc_jal
.sym 109948 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109949 soc.cpu.cpuregs.regs.0.1_RDATA_11_SB_LUT4_I0_O[0]
.sym 109950 soc.cpu.decoded_imm[18]
.sym 109951 soc.cpu.is_lui_auipc_jal
.sym 109952 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109953 soc.cpu.instr_slt_SB_LUT4_I1_O[0]
.sym 109957 soc.cpu.instr_bltu
.sym 109958 soc.cpu.instr_jalr
.sym 109959 soc.cpu.instr_waitirq
.sym 109960 soc.cpu.instr_fence
.sym 109962 soc.cpu.instr_blt
.sym 109963 soc.cpu.instr_slti
.sym 109964 soc.cpu.instr_slt
.sym 109966 soc.cpu.instr_jalr
.sym 109967 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 109968 soc.cpu.cpu_state[2]
.sym 109971 soc.cpu.cpu_state[3]
.sym 109972 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 109973 soc.cpu.instr_slt_SB_LUT4_I1_O[0]
.sym 109974 soc.cpu.instr_bge_SB_LUT4_I2_O[2]
.sym 109975 soc.cpu.instr_slt_SB_LUT4_I1_O[2]
.sym 109976 soc.cpu.instr_add_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 109978 soc.cpu.instr_bltu
.sym 109979 soc.cpu.instr_sltiu
.sym 109980 soc.cpu.instr_sltu
.sym 109985 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109986 soc.cpu.instr_auipc
.sym 109987 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 109988 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 109989 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109990 soc.cpu.instr_auipc
.sym 109991 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 109992 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 109993 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109994 soc.cpu.instr_auipc
.sym 109995 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 109996 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 109997 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 109998 soc.cpu.instr_auipc
.sym 109999 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 110000 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110001 soc.cpu.instr_slti
.sym 110002 soc.cpu.instr_slt
.sym 110003 soc.cpu.instr_sltiu
.sym 110004 soc.cpu.instr_sltu
.sym 110005 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110006 soc.cpu.instr_auipc
.sym 110007 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 110008 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110009 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110010 soc.cpu.instr_auipc
.sym 110011 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 110012 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110114 soc.cpu.reg_sh[0]
.sym 110118 soc.cpu.reg_sh[1]
.sym 110119 $PACKER_VCC_NET
.sym 110120 soc.cpu.reg_sh[0]
.sym 110122 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 110123 $PACKER_VCC_NET
.sym 110124 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 110126 soc.cpu.reg_sh[3]
.sym 110127 $PACKER_VCC_NET
.sym 110128 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 110129 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110130 soc.cpu.reg_sh[4]
.sym 110131 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 110132 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 110134 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 110135 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 110136 soc.cpu.cpu_state[4]
.sym 110137 soc.cpu.reg_sh[4]
.sym 110138 soc.cpu.reg_sh[0]
.sym 110139 soc.cpu.reg_sh[1]
.sym 110140 soc.cpu.reg_sh[3]
.sym 110142 soc.cpu.reg_sh[0]
.sym 110143 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 110144 soc.cpu.cpu_state[4]
.sym 110146 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 110147 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 110148 soc.cpu.cpu_state[4]
.sym 110149 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 110150 soc.cpu.pcpi_rs1[6]
.sym 110151 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110152 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 110154 soc.cpu.reg_sh[3]
.sym 110155 $PACKER_VCC_NET
.sym 110156 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 110158 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 110159 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 110160 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 110162 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 110163 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 110164 soc.cpu.cpu_state[4]
.sym 110167 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 110168 soc.cpu.cpu_state[4]
.sym 110170 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110171 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 110172 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 110173 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 110174 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 110175 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 110176 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 110177 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 110178 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[1]
.sym 110179 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 110180 soc.cpu.cpu_state[4]
.sym 110181 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 110182 soc.cpu.pcpi_rs1[10]
.sym 110183 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 110184 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_13_I0[1]
.sym 110185 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 110186 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 110187 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 110188 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[1]
.sym 110189 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[0]
.sym 110190 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 110191 soc.cpu.cpu_state[4]
.sym 110192 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[3]
.sym 110193 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[0]
.sym 110194 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[1]
.sym 110195 soc.cpu.cpu_state[4]
.sym 110196 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_16_I0[3]
.sym 110197 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 110198 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 110199 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 110200 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 110201 soc.cpu.pcpi_rs1[12]
.sym 110202 soc.cpu.pcpi_rs1[10]
.sym 110203 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 110204 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 110206 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1[0]
.sym 110207 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 110208 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1[2]
.sym 110209 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110210 soc.cpu.reg_pc[6]
.sym 110211 soc.cpu.cpuregs_rs1[6]
.sym 110212 soc.cpu.is_lui_auipc_jal
.sym 110213 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110214 soc.cpu.reg_pc[1]
.sym 110215 soc.cpu.cpuregs_rs1[1]
.sym 110216 soc.cpu.is_lui_auipc_jal
.sym 110217 soc.cpu.cpuregs_rs1[5]
.sym 110221 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 110222 soc.cpu.pcpi_rs1[12]
.sym 110223 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 110224 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 110225 soc.cpu.cpuregs_rs1[1]
.sym 110229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 110230 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 110231 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 110232 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_14_I0[1]
.sym 110233 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 110234 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 110235 soc.cpu.cpu_state[4]
.sym 110236 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 110237 soc.cpu.cpuregs_rs1[3]
.sym 110241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 110242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 110243 soc.cpu.cpu_state[2]
.sym 110244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 110247 soc.cpu.irq_mask[5]
.sym 110248 soc.cpu.irq_pending[5]
.sym 110249 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 110250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 110251 soc.cpu.cpu_state[2]
.sym 110252 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 110254 soc.cpu.irq_pending[7]
.sym 110255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 110256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 110258 soc.cpu.irq_pending[6]
.sym 110259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 110260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110263 soc.cpu.irq_mask[3]
.sym 110264 soc.cpu.irq_pending[3]
.sym 110265 soc.cpu.cpuregs_rs1[6]
.sym 110271 soc.cpu.irq_mask[6]
.sym 110272 soc.cpu.irq_pending[6]
.sym 110273 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 110274 soc.cpu.cpu_state[4]
.sym 110275 soc.cpu.cpu_state[3]
.sym 110276 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[3]
.sym 110277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]
.sym 110278 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[1]
.sym 110279 soc.cpu.cpu_state[2]
.sym 110280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3]
.sym 110281 soc.cpu.cpuregs_rs1[14]
.sym 110286 soc.cpu.irq_pending[3]
.sym 110287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 110288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110289 soc.cpu.cpuregs_rs1[0]
.sym 110293 soc.cpu.pcpi_rs1[6]
.sym 110294 soc.cpu.cpu_state[4]
.sym 110295 soc.cpu.cpu_state[3]
.sym 110296 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[6]
.sym 110297 soc.cpu.cpuregs_rs1[8]
.sym 110301 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 110302 soc.cpu.cpu_state[4]
.sym 110303 soc.cpu.cpu_state[3]
.sym 110304 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[7]
.sym 110305 soc.cpu.cpuregs_rs1[9]
.sym 110310 soc.cpu.irq_pending[2]
.sym 110311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 110312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110313 soc.cpu.cpu_state[4]
.sym 110314 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 110315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 110316 soc.cpu.irq_pending[0]
.sym 110318 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 110319 soc.cpu.cpu_state[4]
.sym 110320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 110323 soc.cpu.irq_mask[13]
.sym 110324 soc.cpu.irq_pending[13]
.sym 110325 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 110326 soc.cpu.cpu_state[4]
.sym 110327 soc.cpu.cpu_state[3]
.sym 110328 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[2]
.sym 110329 soc.cpu.cpuregs_rs1[13]
.sym 110333 soc.cpu.irq_pending[0]
.sym 110334 soc.cpu.irq_pending[1]
.sym 110335 soc.cpu.irq_pending[2]
.sym 110336 soc.cpu.irq_pending[3]
.sym 110337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 110338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 110339 soc.cpu.cpu_state[2]
.sym 110340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 110341 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 110342 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 110343 soc.cpu.cpu_state[2]
.sym 110344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[3]
.sym 110345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[0]
.sym 110346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[1]
.sym 110347 soc.cpu.cpu_state[2]
.sym 110348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I0[3]
.sym 110350 soc.cpu.irq_pending[13]
.sym 110351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 110352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 110353 soc.cpu.cpu_state[3]
.sym 110354 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[11]
.sym 110355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 110356 soc.cpu.irq_pending[11]
.sym 110359 soc.cpu.irq_mask[11]
.sym 110360 soc.cpu.irq_pending[11]
.sym 110361 soc.cpu.cpu_state[3]
.sym 110362 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[9]
.sym 110363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 110364 soc.cpu.irq_pending[9]
.sym 110367 soc.cpu.irq_mask[1]
.sym 110368 soc.cpu.irq_pending[1]
.sym 110370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3[0]
.sym 110371 soc.cpu.cpu_state[3]
.sym 110372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I3[2]
.sym 110373 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110374 soc.cpu.reg_pc[8]
.sym 110375 soc.cpu.cpuregs_rs1[8]
.sym 110376 soc.cpu.is_lui_auipc_jal
.sym 110377 soc.cpu.cpu_state[3]
.sym 110378 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[8]
.sym 110379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 110380 soc.cpu.irq_pending[8]
.sym 110382 soc.cpu.irq_pending[5]
.sym 110383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 110384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 110385 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 110386 soc.cpu.cpu_state[4]
.sym 110387 soc.cpu.cpu_state[3]
.sym 110388 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[5]
.sym 110389 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 110390 soc.cpu.cpu_state[3]
.sym 110391 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 110392 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 110393 soc.cpu.cpu_state[6]
.sym 110394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[1]
.sym 110395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 110396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[3]
.sym 110397 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 110398 soc.cpu.cpu_state[4]
.sym 110399 soc.cpu.cpu_state[3]
.sym 110400 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[13]
.sym 110402 soc.cpu.decoded_imm[0]
.sym 110403 soc.cpu.reg_next_pc[0]
.sym 110406 soc.cpu.decoded_imm[1]
.sym 110407 soc.cpu.reg_pc[1]
.sym 110408 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
.sym 110410 soc.cpu.decoded_imm[2]
.sym 110411 soc.cpu.reg_pc[2]
.sym 110412 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.sym 110414 soc.cpu.decoded_imm[3]
.sym 110415 soc.cpu.reg_pc[3]
.sym 110416 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 110418 soc.cpu.decoded_imm[4]
.sym 110419 soc.cpu.reg_pc[4]
.sym 110420 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[4]
.sym 110422 soc.cpu.decoded_imm[5]
.sym 110423 soc.cpu.reg_pc[5]
.sym 110424 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[5]
.sym 110426 soc.cpu.decoded_imm[6]
.sym 110427 soc.cpu.reg_pc[6]
.sym 110428 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[6]
.sym 110430 soc.cpu.decoded_imm[7]
.sym 110431 soc.cpu.reg_pc[7]
.sym 110432 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[7]
.sym 110434 soc.cpu.decoded_imm[8]
.sym 110435 soc.cpu.reg_pc[8]
.sym 110436 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[8]
.sym 110438 soc.cpu.decoded_imm[9]
.sym 110439 soc.cpu.reg_pc[9]
.sym 110440 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[9]
.sym 110442 soc.cpu.decoded_imm[10]
.sym 110443 soc.cpu.reg_pc[10]
.sym 110444 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[10]
.sym 110446 soc.cpu.decoded_imm[11]
.sym 110447 soc.cpu.reg_pc[11]
.sym 110448 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[11]
.sym 110450 soc.cpu.decoded_imm[12]
.sym 110451 soc.cpu.reg_pc[12]
.sym 110452 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[12]
.sym 110454 soc.cpu.decoded_imm[13]
.sym 110455 soc.cpu.reg_pc[13]
.sym 110456 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[13]
.sym 110458 soc.cpu.decoded_imm[14]
.sym 110459 soc.cpu.reg_pc[14]
.sym 110460 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[14]
.sym 110462 soc.cpu.decoded_imm[15]
.sym 110463 soc.cpu.reg_pc[15]
.sym 110464 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[15]
.sym 110466 soc.cpu.decoded_imm[16]
.sym 110467 soc.cpu.reg_pc[16]
.sym 110468 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[16]
.sym 110470 soc.cpu.decoded_imm[17]
.sym 110471 soc.cpu.reg_pc[17]
.sym 110472 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[17]
.sym 110474 soc.cpu.decoded_imm[18]
.sym 110475 soc.cpu.reg_pc[18]
.sym 110476 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[18]
.sym 110478 soc.cpu.decoded_imm[19]
.sym 110479 soc.cpu.reg_pc[19]
.sym 110480 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[19]
.sym 110482 soc.cpu.decoded_imm[20]
.sym 110483 soc.cpu.reg_pc[20]
.sym 110484 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[20]
.sym 110486 soc.cpu.decoded_imm[21]
.sym 110487 soc.cpu.reg_pc[21]
.sym 110488 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[21]
.sym 110490 soc.cpu.decoded_imm[22]
.sym 110491 soc.cpu.reg_pc[22]
.sym 110492 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[22]
.sym 110494 soc.cpu.decoded_imm[23]
.sym 110495 soc.cpu.reg_pc[23]
.sym 110496 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[23]
.sym 110498 soc.cpu.decoded_imm[24]
.sym 110499 soc.cpu.reg_pc[24]
.sym 110500 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[24]
.sym 110502 soc.cpu.decoded_imm[25]
.sym 110503 soc.cpu.reg_pc[25]
.sym 110504 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[25]
.sym 110506 soc.cpu.decoded_imm[26]
.sym 110507 soc.cpu.reg_pc[26]
.sym 110508 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[26]
.sym 110510 soc.cpu.decoded_imm[27]
.sym 110511 soc.cpu.reg_pc[27]
.sym 110512 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[27]
.sym 110514 soc.cpu.decoded_imm[28]
.sym 110515 soc.cpu.reg_pc[28]
.sym 110516 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[28]
.sym 110518 soc.cpu.decoded_imm[29]
.sym 110519 soc.cpu.reg_pc[29]
.sym 110520 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[29]
.sym 110522 soc.cpu.decoded_imm[30]
.sym 110523 soc.cpu.reg_pc[30]
.sym 110524 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[30]
.sym 110526 soc.cpu.decoded_imm[31]
.sym 110527 soc.cpu.reg_pc[31]
.sym 110528 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1_SB_LUT4_O_I3[31]
.sym 110529 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110530 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110531 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110532 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110533 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 110537 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110538 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 110539 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110540 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110544 soc.cpu.latched_compr
.sym 110545 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 110549 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 110550 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 110551 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 110552 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 110553 soc.cpu.cpu_state[3]
.sym 110554 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[29]
.sym 110555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 110556 soc.cpu.irq_pending[29]
.sym 110557 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110558 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 110559 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 110560 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110561 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 110565 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 110566 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 110567 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 110568 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 110569 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 110573 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 110574 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 110575 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 110576 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 110577 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 110578 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 110579 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 110580 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[3]
.sym 110581 soc.cpu.cpu_state[3]
.sym 110582 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[24]
.sym 110583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 110584 soc.cpu.irq_pending[24]
.sym 110585 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 110586 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 110587 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 110588 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 110589 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 110593 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 110594 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 110595 soc.cpu.pcpi_rs2[26]
.sym 110596 soc.cpu.pcpi_rs1[26]
.sym 110598 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 110599 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 110601 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 110602 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 110603 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 110604 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 110605 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[0]
.sym 110606 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[1]
.sym 110607 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[2]
.sym 110608 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O[3]
.sym 110609 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 110610 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 110611 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 110612 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 110613 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 110614 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 110615 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 110616 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 110617 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 110618 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 110619 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 110620 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 110621 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 110622 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 110623 soc.cpu.pcpi_rs2[12]
.sym 110624 soc.cpu.pcpi_rs1[12]
.sym 110626 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 110627 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 110628 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[2]
.sym 110630 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 110631 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 110632 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I3[2]
.sym 110634 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 110635 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 110636 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 110637 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110638 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 110639 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110640 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 110642 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 110643 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 110644 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I3[2]
.sym 110645 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110646 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 110647 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110648 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 110649 soc.cpu.irq_mask[20]
.sym 110650 soc.cpu.irq_pending[20]
.sym 110651 soc.cpu.irq_mask[19]
.sym 110652 soc.cpu.irq_pending[19]
.sym 110655 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 110656 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 110657 soc.cpu.instr_jal
.sym 110658 soc.cpu.decoded_imm_j[5]
.sym 110659 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 110660 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 110661 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110662 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 110663 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 110664 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110665 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110666 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.sym 110667 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110668 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 110670 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 110671 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 110672 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[2]
.sym 110673 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 110674 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 110675 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 110676 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 110677 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110678 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 110679 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110680 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 110681 soc.cpu.instr_jal
.sym 110682 soc.cpu.decoded_imm_j[7]
.sym 110683 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 110684 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 110685 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110686 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 110687 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 110688 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110689 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 110690 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 110691 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 110692 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 110693 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 110697 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 110701 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 110705 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 110709 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 110713 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 110717 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 110722 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 110723 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 110724 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 110725 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110726 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[14]
.sym 110727 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110728 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 110730 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 110731 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 110732 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.sym 110733 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110734 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[11]
.sym 110735 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110736 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 110737 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110738 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 110739 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110740 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 110742 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 110743 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 110744 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 110746 soc.cpu.cpuregs_raddr2[0]
.sym 110747 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I0[1]
.sym 110748 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 110749 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110750 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 110751 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 110752 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 110753 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 110758 soc.cpu.cpuregs_raddr2[1]
.sym 110759 soc.cpu.cpuregs.regs.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 110760 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_I1[2]
.sym 110763 soc.cpu.pcpi_rs1[22]
.sym 110764 soc.cpu.pcpi_rs2[22]
.sym 110765 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 110769 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 110770 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 110771 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 110772 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 110773 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 110774 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 110775 soc.cpu.pcpi_rs2[25]
.sym 110776 soc.cpu.pcpi_rs1[25]
.sym 110777 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110778 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 110779 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 110780 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110781 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 110782 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 110783 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 110784 soc.cpu.instr_bge_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 110785 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 110786 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110787 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 110788 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 110789 soc.cpu.irq_mask[19]
.sym 110790 soc.cpu.irq_pending[19]
.sym 110791 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110792 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 110793 soc.cpu.irq_mask[20]
.sym 110794 soc.cpu.irq_pending[20]
.sym 110795 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110796 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3[3]
.sym 110797 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110798 soc.cpu.instr_auipc
.sym 110799 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110800 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110802 soc.cpu.cpuregs_raddr2[0]
.sym 110803 soc.cpu.cpuregs_raddr2[1]
.sym 110804 soc.cpu.cpuregs.regs.0.0_RDATA_3_SB_LUT4_O_I3[2]
.sym 110805 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 110806 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 110807 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 110808 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 110809 soc.cpu.alu_out_SB_LUT4_O_14_I1[0]
.sym 110810 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 110811 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 110812 soc.cpu.alu_out_SB_LUT4_O_14_I1[3]
.sym 110815 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[0]
.sym 110816 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[1]
.sym 110817 soc.cpu.irq_mask[29]
.sym 110818 soc.cpu.irq_pending[29]
.sym 110819 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110820 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 110821 soc.cpu.cpuregs.regs.0.1_RDATA_15_SB_LUT4_I0_O[0]
.sym 110822 soc.cpu.decoded_imm[16]
.sym 110823 soc.cpu.is_lui_auipc_jal
.sym 110824 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 110825 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110826 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 110827 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 110828 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110829 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 110830 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 110831 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 110832 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 110835 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[0]
.sym 110836 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[1]
.sym 110837 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 110838 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110839 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 110840 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 110841 soc.cpu.cpuregs.regs.0.1_RDATA_13_SB_LUT4_I0_O[0]
.sym 110842 soc.cpu.decoded_imm[20]
.sym 110843 soc.cpu.is_lui_auipc_jal
.sym 110844 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 110845 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 110846 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 110847 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 110848 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 110849 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110850 soc.cpu.instr_auipc
.sym 110851 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 110852 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110853 soc.cpu.decoder_trigger
.sym 110854 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 110855 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 110856 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 110857 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 110858 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 110859 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 110860 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 110861 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 110862 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110863 soc.cpu.decoder_trigger
.sym 110864 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 110865 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110866 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 110867 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 110868 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110869 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 110870 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 110871 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 110872 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 110873 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110874 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 110875 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110876 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110877 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110878 soc.cpu.instr_auipc
.sym 110879 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 110880 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110881 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 110887 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 110888 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 110889 soc.cpu.do_waitirq
.sym 110890 soc.cpu.decoder_trigger
.sym 110891 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 110892 soc.cpu.instr_bne_SB_LUT4_I0_O[1]
.sym 110895 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 110896 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 110898 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 110899 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 110900 soc.cpu.cpu_state[1]
.sym 110901 soc.cpu.instr_bge_SB_LUT4_I0_O[0]
.sym 110902 soc.cpu.instr_bge_SB_LUT4_I0_O[1]
.sym 110903 soc.cpu.instr_bge_SB_LUT4_I0_O[2]
.sym 110904 soc.cpu.instr_bge_SB_LUT4_I0_O[3]
.sym 110905 soc.cpu.instr_bge
.sym 110906 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 110907 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 110908 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 110910 soc.cpu.do_waitirq
.sym 110911 soc.cpu.decoder_trigger
.sym 110912 soc.cpu.instr_waitirq
.sym 110913 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 110914 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 110915 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 110916 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 110918 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 110919 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 110920 soc.cpu.instr_bge_SB_LUT4_I2_O[2]
.sym 110922 soc.cpu.instr_bgeu
.sym 110923 soc.cpu.instr_bge
.sym 110924 soc.cpu.instr_bge_SB_LUT4_I0_O[0]
.sym 110927 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 110928 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 110930 soc.cpu.instr_jal
.sym 110931 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110932 soc.cpu.instr_auipc
.sym 110935 soc.cpu.decoder_pseudo_trigger
.sym 110936 soc.cpu.decoder_trigger
.sym 110943 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 110944 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 110945 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 110946 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 110949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110950 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 110951 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 110952 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 110963 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 110964 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 110971 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 110972 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 110975 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 110976 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 111074 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 111079 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 111080 soc.cpu.reg_sh[1]
.sym 111082 $PACKER_VCC_NET
.sym 111083 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 111084 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 111087 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 111088 soc.cpu.reg_sh[3]
.sym 111091 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 111092 soc.cpu.reg_sh[4]
.sym 111094 $PACKER_VCC_NET
.sym 111096 $nextpnr_ICESTORM_LC_2$I3
.sym 111098 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 111099 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 111100 $nextpnr_ICESTORM_LC_2$COUT
.sym 111104 soc.cpu.reg_sh[0]
.sym 111105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 111106 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 111107 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 111108 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 111121 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 111122 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 111123 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 111124 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 111130 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 111131 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 111132 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 111133 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 111134 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 111135 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111136 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 111137 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111138 soc.cpu.reg_pc[10]
.sym 111139 soc.cpu.cpuregs_rs1[10]
.sym 111140 soc.cpu.is_lui_auipc_jal
.sym 111141 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[0]
.sym 111142 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[1]
.sym 111143 soc.cpu.cpu_state[4]
.sym 111144 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[3]
.sym 111145 soc.cpu.pcpi_rs1[12]
.sym 111146 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 111147 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 111148 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[1]
.sym 111153 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 111154 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 111155 soc.cpu.cpu_state[4]
.sym 111156 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 111157 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 111158 soc.cpu.pcpi_rs1[6]
.sym 111159 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 111160 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_17_I0[1]
.sym 111161 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[0]
.sym 111162 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 111163 soc.cpu.cpu_state[4]
.sym 111164 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[3]
.sym 111165 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[0]
.sym 111166 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[1]
.sym 111167 soc.cpu.cpu_state[4]
.sym 111168 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0[3]
.sym 111169 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[0]
.sym 111170 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[1]
.sym 111171 soc.cpu.cpu_state[4]
.sym 111172 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[3]
.sym 111173 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 111174 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 111175 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 111176 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 111181 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 111182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 111183 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 111184 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_12_I0[1]
.sym 111185 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 111186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 111187 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 111188 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 111189 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 111190 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 111191 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 111192 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 111193 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[0]
.sym 111194 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 111195 soc.cpu.cpu_state[4]
.sym 111196 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[3]
.sym 111197 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[0]
.sym 111198 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[1]
.sym 111199 soc.cpu.cpu_state[4]
.sym 111200 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0[3]
.sym 111201 soc.cpu.cpuregs_rs1[10]
.sym 111206 soc.cpu.irq_mask[7]
.sym 111207 soc.cpu.irq_pending[7]
.sym 111208 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111209 soc.cpu.cpuregs_rs1[12]
.sym 111213 soc.cpu.cpuregs_rs1[4]
.sym 111217 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 111218 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 111219 soc.cpu.cpu_state[4]
.sym 111220 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 111221 soc.cpu.irq_pending[4]
.sym 111222 soc.cpu.irq_pending[5]
.sym 111223 soc.cpu.irq_pending[6]
.sym 111224 soc.cpu.irq_pending[7]
.sym 111225 soc.cpu.cpuregs_rs1[7]
.sym 111229 soc.cpu.irq_mask[7]
.sym 111230 soc.cpu.irq_pending[7]
.sym 111231 soc.cpu.irq_mask[4]
.sym 111232 soc.cpu.irq_pending[4]
.sym 111235 soc.cpu.irq_pending[4]
.sym 111236 soc.cpu.irq_mask[4]
.sym 111237 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111238 soc.cpu.reg_pc[7]
.sym 111239 soc.cpu.cpuregs_rs1[7]
.sym 111240 soc.cpu.is_lui_auipc_jal
.sym 111243 soc.cpu.irq_pending[12]
.sym 111244 soc.cpu.irq_mask[12]
.sym 111246 soc.cpu.irq_mask[0]
.sym 111247 soc.cpu.irq_pending[0]
.sym 111248 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111251 soc.cpu.irq_mask[10]
.sym 111252 soc.cpu.irq_pending[10]
.sym 111253 soc.cpu.irq_mask[12]
.sym 111254 soc.cpu.irq_pending[12]
.sym 111255 soc.cpu.irq_mask[0]
.sym 111256 soc.cpu.irq_pending[0]
.sym 111258 soc.cpu.irq_mask[12]
.sym 111259 soc.cpu.irq_pending[12]
.sym 111260 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111263 soc.cpu.irq_pending[8]
.sym 111264 soc.cpu.irq_mask[8]
.sym 111267 soc.cpu.irq_mask[14]
.sym 111268 soc.cpu.irq_pending[14]
.sym 111269 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111270 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 111271 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 111272 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 111275 soc.cpu.irq_pending[9]
.sym 111276 soc.cpu.irq_mask[9]
.sym 111279 soc.cpu.irq_pending[14]
.sym 111280 soc.cpu.irq_mask[14]
.sym 111281 soc.cpu.irq_pending[12]
.sym 111282 soc.cpu.irq_pending[13]
.sym 111283 soc.cpu.irq_pending[14]
.sym 111284 soc.cpu.irq_pending[15]
.sym 111287 soc.cpu.irq_mask[8]
.sym 111288 soc.cpu.irq_pending[8]
.sym 111291 soc.cpu.irq_pending[15]
.sym 111292 soc.cpu.irq_mask[15]
.sym 111293 soc.cpu.irq_pending[8]
.sym 111294 soc.cpu.irq_pending[9]
.sym 111295 soc.cpu.irq_pending[10]
.sym 111296 soc.cpu.irq_pending[11]
.sym 111297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 111298 soc.cpu.cpu_state[4]
.sym 111299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[2]
.sym 111300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[3]
.sym 111303 soc.cpu.irq_mask[15]
.sym 111304 soc.cpu.irq_pending[15]
.sym 111310 soc.cpu.irq_pending[15]
.sym 111311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 111312 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 111316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 111317 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 111318 soc.cpu.cpu_state[4]
.sym 111319 soc.cpu.cpu_state[3]
.sym 111320 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[15]
.sym 111327 soc.cpu.irq_mask[9]
.sym 111328 soc.cpu.irq_pending[9]
.sym 111329 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 111330 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 111331 soc.cpu.cpu_state[4]
.sym 111332 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 111333 soc.cpu.irq_pending[4]
.sym 111334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 111335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 111336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 111338 soc.cpu.irq_active
.sym 111339 soc.cpu.irq_delay
.sym 111340 soc.cpu.decoder_trigger
.sym 111341 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 111342 soc.cpu.cpu_state[4]
.sym 111343 soc.cpu.cpu_state[3]
.sym 111344 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_I0_SB_LUT4_I3_I1[4]
.sym 111346 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 111347 soc.cpu.cpu_state[4]
.sym 111348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[2]
.sym 111349 soc.cpu.irq_active
.sym 111354 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 111355 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 111356 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 111357 soc.cpu.irq_mask[4]
.sym 111358 soc.cpu.irq_pending[4]
.sym 111359 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111360 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 111361 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 111365 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 111366 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[1]
.sym 111367 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2]
.sym 111368 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2]
.sym 111369 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 111373 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 111377 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111378 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 111379 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2]
.sym 111380 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111381 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111382 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 111383 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[2]
.sym 111384 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111385 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 111386 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 111387 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 111388 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 111389 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 111393 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 111394 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 111395 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 111396 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 111398 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 111399 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 111400 soc.cpu.cpu_state[1]
.sym 111401 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 111402 soc.cpu.reg_pc[12]
.sym 111403 soc.cpu.cpuregs_rs1[12]
.sym 111404 soc.cpu.is_lui_auipc_jal
.sym 111405 soc.cpu.compressed_instr
.sym 111409 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111410 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111411 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111412 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 111413 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 111414 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 111415 soc.cpu.cpu_state[4]
.sym 111416 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 111417 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111418 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 111419 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 111420 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111421 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[0]
.sym 111422 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[1]
.sym 111423 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2]
.sym 111424 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I0[3]
.sym 111425 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 111429 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 111430 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 111431 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 111432 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 111433 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 111438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3[0]
.sym 111439 soc.cpu.cpu_state[3]
.sym 111440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I3[2]
.sym 111441 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111442 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 111443 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[1]
.sym 111444 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111445 soc.cpu.reg_next_pc[0]
.sym 111446 soc.cpu.latched_compr
.sym 111447 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111448 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 111449 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 111450 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 111451 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2]
.sym 111452 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2]
.sym 111453 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 111454 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111455 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I2[2]
.sym 111456 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I2[3]
.sym 111457 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 111458 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 111459 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 111460 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 111461 soc.cpu.alu_out_q[2]
.sym 111462 soc.cpu.reg_out[2]
.sym 111463 soc.cpu.latched_stalu
.sym 111464 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 111465 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 111466 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 111467 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 111468 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 111469 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 111473 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111474 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 111475 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[1]
.sym 111476 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111478 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 111479 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 111480 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[2]
.sym 111481 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 111482 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 111483 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 111484 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 111485 soc.cpu.alu_out_q[2]
.sym 111486 soc.cpu.reg_out[2]
.sym 111487 soc.cpu.latched_stalu
.sym 111488 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111489 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 111490 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111491 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2[2]
.sym 111492 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I2[3]
.sym 111495 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 111496 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[1]
.sym 111497 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 111498 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111499 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 111500 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[3]
.sym 111503 soc.cpu.pcpi_rs1[10]
.sym 111504 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 111505 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111506 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 111507 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 111508 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111509 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111513 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111517 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 111518 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 111519 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 111520 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 111521 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111522 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 111523 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2]
.sym 111524 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111525 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 111526 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 111527 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 111528 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 111529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 111530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 111531 soc.cpu.cpu_state[2]
.sym 111532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 111533 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111534 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 111535 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2]
.sym 111536 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111537 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 111538 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 111539 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 111540 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 111543 soc.cpu.pcpi_rs1[6]
.sym 111544 soc.cpu.mem_la_wdata[6]
.sym 111545 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 111546 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 111547 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 111548 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 111549 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 111550 soc.cpu.cpu_state[4]
.sym 111551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 111552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 111554 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111555 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111556 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[2]
.sym 111557 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111558 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 111559 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111560 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 111561 soc.cpu.reg_next_pc[0]
.sym 111562 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 111563 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 111564 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 111566 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111567 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111568 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I3[2]
.sym 111569 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111570 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 111571 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111572 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 111573 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111574 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 111575 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111576 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 111578 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111579 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 111580 soc.cpu.decoder_trigger_SB_LUT4_I0_O[2]
.sym 111584 soc.cpu.compressed_instr
.sym 111586 soc.cpu.compressed_instr
.sym 111587 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 111590 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 111591 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111592 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 111595 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111596 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 111599 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 111600 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 111603 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 111604 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 111607 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 111608 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 111611 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 111612 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 111615 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 111616 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 111619 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 111620 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 111623 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 111624 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 111627 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 111628 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 111631 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 111632 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 111635 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 111636 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 111639 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 111640 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 111643 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 111644 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 111647 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 111648 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 111651 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 111652 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 111655 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 111656 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 111659 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 111660 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 111663 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 111664 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 111667 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 111668 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 111671 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 111672 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 111675 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 111676 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 111679 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 111680 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 111683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 111684 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 111687 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 111688 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 111691 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 111692 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 111695 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 111696 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 111699 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 111700 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 111703 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 111704 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 111707 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 111708 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 111709 soc.cpu.instr_jal
.sym 111710 soc.cpu.decoded_imm_j[6]
.sym 111711 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 111712 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 111713 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111714 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[16]
.sym 111715 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111716 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 111717 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111718 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[19]
.sym 111719 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111720 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 111721 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111722 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 111723 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111724 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 111725 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111726 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[12]
.sym 111727 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111728 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 111729 soc.cpu.instr_jal
.sym 111730 soc.cpu.decoded_imm_j[10]
.sym 111731 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 111732 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 111733 soc.cpu.instr_jal
.sym 111734 soc.cpu.decoded_imm_j[9]
.sym 111735 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 111736 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 111737 soc.cpu.instr_jal
.sym 111738 soc.cpu.decoded_imm_j[8]
.sym 111739 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 111740 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 111741 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111742 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[18]
.sym 111743 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111744 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 111745 soc.cpu.alu_out_q[17]
.sym 111746 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 111747 soc.cpu.latched_stalu
.sym 111748 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 111750 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111751 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 111752 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 111753 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 111758 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111759 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 111760 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 111762 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111763 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 111764 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2]
.sym 111766 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111767 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 111768 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 111769 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 111774 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111775 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 111776 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 111777 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111778 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[20]
.sym 111779 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111780 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 111781 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111782 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[23]
.sym 111783 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111784 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 111786 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111787 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 111788 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 111789 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111790 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[17]
.sym 111791 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111792 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 111793 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111794 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 111795 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 111796 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111797 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 111798 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 111799 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[2]
.sym 111800 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[3]
.sym 111802 soc.cpu.cpuregs_raddr2[2]
.sym 111803 soc.cpu.cpuregs_raddr2[3]
.sym 111804 soc.cpu.cpuregs_raddr2[4]
.sym 111806 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111807 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 111808 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 111809 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111810 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[30]
.sym 111811 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111812 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 111813 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111814 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[25]
.sym 111815 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111816 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 111817 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 111818 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[29]
.sym 111819 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 111820 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 111821 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111822 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 111823 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 111824 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111826 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111827 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 111828 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 111831 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 111832 soc.cpu.instr_bne_SB_LUT4_I0_O[1]
.sym 111833 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111834 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 111835 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I2[0]
.sym 111836 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111837 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111838 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 111839 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I2[0]
.sym 111840 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111841 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 111845 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 111850 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111851 soc.cpu.decoder_trigger
.sym 111852 soc.cpu.instr_jal
.sym 111855 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 111856 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 111858 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111859 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 111860 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111862 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111863 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 111864 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111866 soc.cpu.instr_jal
.sym 111867 soc.cpu.decoder_trigger
.sym 111868 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111870 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 111871 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 111872 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 111874 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111875 soc.cpu.latched_store
.sym 111876 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111877 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 111878 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 111879 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 111880 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 111881 soc.cpu.cpu_state[3]
.sym 111882 soc.cpu.cpu_state[1]
.sym 111883 soc.cpu.instr_retirq
.sym 111884 soc.cpu.cpu_state[2]
.sym 111886 soc.cpu.latched_store
.sym 111887 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111888 soc.cpu.reg_next_pc[0]
.sym 111891 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111892 soc.cpu.latched_store
.sym 111895 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111896 soc.cpu.latched_store
.sym 111897 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111898 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 111899 soc.cpu.cpu_state[1]
.sym 111900 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 111901 soc.cpu.decoder_trigger
.sym 111902 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 111903 soc.cpu.cpu_state[1]
.sym 111904 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 111919 soc.cpu.instr_slt_SB_LUT4_I1_O[0]
.sym 111920 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 111927 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 111928 soc.cpu.latched_branch_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111931 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 111932 soc.cpu.instr_slt_SB_LUT4_I1_O[2]
.sym 112034 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 112038 soc.cpu.reg_sh[3]
.sym 112039 $PACKER_VCC_NET
.sym 112042 soc.cpu.reg_sh[4]
.sym 112043 $PACKER_VCC_NET
.sym 112044 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112097 soc.cpu.pcpi_rs1[10]
.sym 112098 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 112099 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 112100 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_21_I0[1]
.sym 112101 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 112102 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 112103 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 112104 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_18_I0[1]
.sym 112109 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 112110 soc.cpu.pcpi_rs1[6]
.sym 112111 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 112112 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 112117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 112118 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 112119 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 112120 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_20_I0[1]
.sym 112121 soc.cpu.pcpi_rs1[10]
.sym 112122 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 112123 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 112124 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 112125 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 112126 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 112127 soc.cpu.reg_sh_SB_DFFE_Q_E_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_10_I1[2]
.sym 112128 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 112130 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 112135 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 112139 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 112143 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 112147 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 112151 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 112155 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 112159 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 112163 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 112167 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 112171 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 112175 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 112179 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 112183 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 112187 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 112188 iomem_addr[16]
.sym 112191 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 112195 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 112199 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 112203 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 112207 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 112211 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 112215 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 112216 iomem_addr[23]
.sym 112219 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 112222 $PACKER_VCC_NET
.sym 112223 iomem_ready_SB_LUT4_I3_I1[0]
.sym 112227 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 112231 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 112235 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 112239 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 112243 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 112247 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 112251 soc.mem_valid
.sym 112252 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 112268 soc.cpu.cpu_state[2]
.sym 112279 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 112280 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 112291 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112292 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 112293 soc.cpu.cpu_state[4]
.sym 112294 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 112295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 112296 soc.cpu.irq_pending[14]
.sym 112297 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 112301 soc.cpu.cpu_state[1]
.sym 112302 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 112303 soc.cpu.instr_retirq
.sym 112304 soc.cpu.cpu_state[2]
.sym 112306 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 112307 soc.cpu.cpu_state[1]
.sym 112308 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 112313 soc.cpu.cpu_state[4]
.sym 112314 soc.cpu.pcpi_rs1[10]
.sym 112315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 112316 soc.cpu.irq_pending[10]
.sym 112319 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112320 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 112322 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 112323 soc.cpu.reg_out[8]
.sym 112324 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112326 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_29_I3[1]
.sym 112327 soc.cpu.reg_out[2]
.sym 112328 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[0]
.sym 112330 soc.cpu.cpu_state[3]
.sym 112331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 112332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]
.sym 112334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 112335 soc.cpu.cpu_state[2]
.sym 112336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 112337 soc.cpu.alu_out_q[8]
.sym 112338 soc.cpu.reg_out[8]
.sym 112339 soc.cpu.latched_stalu
.sym 112340 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112342 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112343 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[1]
.sym 112344 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_23_I3[2]
.sym 112345 soc.cpu.alu_out_q[8]
.sym 112346 soc.cpu.reg_out[8]
.sym 112347 soc.cpu.latched_stalu
.sym 112348 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 112351 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 112352 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 112353 soc.cpu.alu_out_q[10]
.sym 112354 soc.cpu.reg_out[10]
.sym 112355 soc.cpu.latched_stalu
.sym 112356 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112357 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 112361 soc.cpu.alu_out_q[10]
.sym 112362 soc.cpu.reg_out[10]
.sym 112363 soc.cpu.latched_stalu
.sym 112364 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 112365 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 112369 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 112374 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112375 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 112376 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[2]
.sym 112378 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_21_I3[1]
.sym 112379 soc.cpu.reg_out[10]
.sym 112380 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112382 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 112383 soc.cpu.reg_out[11]
.sym 112384 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112385 soc.cpu.alu_out_q[12]
.sym 112386 soc.cpu.reg_out[12]
.sym 112387 soc.cpu.latched_stalu
.sym 112388 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 112389 soc.cpu.alu_out_q[12]
.sym 112390 soc.cpu.reg_out[12]
.sym 112391 soc.cpu.latched_stalu
.sym 112392 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[0]
.sym 112394 soc.cpu.cpu_state[3]
.sym 112395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[2]
.sym 112396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2[3]
.sym 112398 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112399 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 112400 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[2]
.sym 112402 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_19_I3[1]
.sym 112403 soc.cpu.reg_out[12]
.sym 112404 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112405 soc.cpu.alu_out_q[11]
.sym 112406 soc.cpu.reg_out[11]
.sym 112407 soc.cpu.latched_stalu
.sym 112408 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 112410 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112411 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[1]
.sym 112412 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_20_I3[2]
.sym 112413 soc.cpu.alu_out_q[11]
.sym 112414 soc.cpu.reg_out[11]
.sym 112415 soc.cpu.latched_stalu
.sym 112416 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112417 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 112418 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 112419 soc.cpu.pcpi_rs1[10]
.sym 112420 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 112422 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 112423 soc.cpu.pcpi_rs1[12]
.sym 112424 soc.cpu.pcpi_rs2[12]
.sym 112425 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 112426 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 112427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 112428 soc.cpu.pcpi_rs2[11]
.sym 112429 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 112430 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 112431 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 112432 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 112433 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 112434 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 112435 soc.cpu.pcpi_rs1[12]
.sym 112436 soc.cpu.pcpi_rs2[12]
.sym 112438 soc.cpu.alu_out_SB_LUT4_O_19_I1[0]
.sym 112439 soc.cpu.alu_out_SB_LUT4_O_19_I1[1]
.sym 112440 soc.cpu.alu_out_SB_LUT4_O_19_I1[2]
.sym 112441 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 112442 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 112443 soc.cpu.alu_out_SB_LUT4_O_21_I1[2]
.sym 112444 soc.cpu.alu_out_SB_LUT4_O_21_I1[3]
.sym 112447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 112448 soc.cpu.pcpi_rs2[11]
.sym 112450 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 112451 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 112452 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 112454 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 112455 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 112456 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 112458 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 112459 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 112460 soc.cpu.mem_la_wdata[2]
.sym 112462 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 112463 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 112464 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 112466 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 112467 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 112468 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 112470 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 112471 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 112472 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 112474 soc.cpu.pcpi_rs1[6]
.sym 112475 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 112476 soc.cpu.mem_la_wdata[6]
.sym 112478 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 112479 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 112480 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 112482 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 112483 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 112484 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 112486 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 112487 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 112488 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 112490 soc.cpu.pcpi_rs1[10]
.sym 112491 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 112492 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 112494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 112495 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 112496 soc.cpu.pcpi_rs2[11]
.sym 112498 soc.cpu.pcpi_rs1[12]
.sym 112499 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 112500 soc.cpu.pcpi_rs2[12]
.sym 112502 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 112503 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 112504 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 112506 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 112507 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 112508 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 112510 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 112511 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 112512 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 112514 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 112515 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 112516 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 112518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 112519 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 112520 soc.cpu.pcpi_rs2[17]
.sym 112522 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 112523 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 112524 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 112526 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 112527 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 112528 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 112530 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 112531 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 112532 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 112534 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 112535 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 112536 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 112538 soc.cpu.pcpi_rs1[22]
.sym 112539 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 112540 soc.cpu.pcpi_rs2[22]
.sym 112542 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 112543 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 112544 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 112546 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 112547 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 112548 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 112550 soc.cpu.pcpi_rs1[25]
.sym 112551 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 112552 soc.cpu.pcpi_rs2[25]
.sym 112554 soc.cpu.pcpi_rs1[26]
.sym 112555 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 112556 soc.cpu.pcpi_rs2[26]
.sym 112558 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 112559 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 112560 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 112562 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 112563 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 112564 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 112566 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 112567 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 112568 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 112570 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 112571 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 112572 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 112573 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[31]
.sym 112574 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 112575 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 112576 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I0[30]
.sym 112580 $nextpnr_ICESTORM_LC_18$I3
.sym 112582 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 112583 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 112584 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I3[2]
.sym 112586 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112587 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 112588 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[2]
.sym 112590 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 112591 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 112592 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[2]
.sym 112593 soc.cpu.alu_out_q[6]
.sym 112594 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 112595 soc.cpu.latched_stalu
.sym 112596 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112597 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112598 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 112599 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 112600 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 112601 soc.cpu.alu_out_q[6]
.sym 112602 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 112603 soc.cpu.latched_stalu
.sym 112604 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 112605 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112606 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 112607 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 112608 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 112610 soc.cpu.decoder_trigger_SB_LUT4_I0_O[1]
.sym 112611 soc.cpu.decoded_imm_j[1]
.sym 112614 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112615 soc.cpu.decoded_imm_j[2]
.sym 112616 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 112618 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112619 soc.cpu.decoded_imm_j[3]
.sym 112620 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112622 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 112623 soc.cpu.decoded_imm_j[4]
.sym 112624 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 112626 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[4]
.sym 112627 soc.cpu.decoded_imm_j[5]
.sym 112628 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 112630 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[5]
.sym 112631 soc.cpu.decoded_imm_j[6]
.sym 112632 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 112634 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[6]
.sym 112635 soc.cpu.decoded_imm_j[7]
.sym 112636 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 112638 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[7]
.sym 112639 soc.cpu.decoded_imm_j[8]
.sym 112640 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 112642 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[8]
.sym 112643 soc.cpu.decoded_imm_j[9]
.sym 112644 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 112646 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[9]
.sym 112647 soc.cpu.decoded_imm_j[10]
.sym 112648 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 112650 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[10]
.sym 112651 soc.cpu.decoded_imm_j[11]
.sym 112652 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 112654 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[11]
.sym 112655 soc.cpu.decoded_imm_j[12]
.sym 112656 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 112658 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[12]
.sym 112659 soc.cpu.decoded_imm_j[13]
.sym 112660 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 112662 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[13]
.sym 112663 soc.cpu.decoded_imm_j[14]
.sym 112664 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 112666 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 112667 soc.cpu.decoded_imm_j[15]
.sym 112668 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 112670 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 112671 soc.cpu.decoded_imm_j[16]
.sym 112672 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 112674 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[16]
.sym 112675 soc.cpu.decoded_imm_j[17]
.sym 112676 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 112678 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[17]
.sym 112679 soc.cpu.decoded_imm_j[18]
.sym 112680 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 112682 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[18]
.sym 112683 soc.cpu.decoded_imm_j[19]
.sym 112684 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 112686 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 112687 soc.cpu.decoded_imm_j[20]
.sym 112688 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 112690 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[20]
.sym 112691 soc.cpu.decoded_imm_j[20]
.sym 112692 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 112694 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 112695 soc.cpu.decoded_imm_j[20]
.sym 112696 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 112698 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 112699 soc.cpu.decoded_imm_j[20]
.sym 112700 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 112702 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[23]
.sym 112703 soc.cpu.decoded_imm_j[20]
.sym 112704 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 112706 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 112707 soc.cpu.decoded_imm_j[20]
.sym 112708 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 112710 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[25]
.sym 112711 soc.cpu.decoded_imm_j[20]
.sym 112712 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 112714 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 112715 soc.cpu.decoded_imm_j[20]
.sym 112716 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 112718 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 112719 soc.cpu.decoded_imm_j[20]
.sym 112720 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 112722 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 112723 soc.cpu.decoded_imm_j[20]
.sym 112724 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 112726 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 112727 soc.cpu.decoded_imm_j[20]
.sym 112728 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 112730 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[30]
.sym 112731 soc.cpu.decoded_imm_j[20]
.sym 112732 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 112734 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 112735 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[21]
.sym 112736 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 112737 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112738 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[22]
.sym 112739 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 112740 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 112742 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112743 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 112744 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[2]
.sym 112745 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112746 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[15]
.sym 112747 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 112748 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 112749 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112750 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[21]
.sym 112751 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 112752 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 112753 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112754 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[28]
.sym 112755 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 112756 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 112758 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 112759 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[28]
.sym 112760 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 112762 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 112763 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[22]
.sym 112764 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 112766 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 112767 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 112768 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 112769 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112770 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[27]
.sym 112771 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 112772 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 112773 soc.cpu.alu_out_q[24]
.sym 112774 soc.cpu.reg_out[24]
.sym 112775 soc.cpu.latched_stalu
.sym 112776 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 112777 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112778 soc.cpu.instr_auipc
.sym 112779 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 112780 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 112782 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112783 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 112784 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[2]
.sym 112785 soc.cpu.alu_out_q[24]
.sym 112786 soc.cpu.reg_out[24]
.sym 112787 soc.cpu.latched_stalu
.sym 112788 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112790 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_7_I3[1]
.sym 112791 soc.cpu.reg_out[24]
.sym 112792 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112793 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112794 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[26]
.sym 112795 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 112796 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 112797 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112798 soc.cpu.decoder_trigger_SB_LUT4_I0_O_SB_LUT4_O_I1[24]
.sym 112799 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 112800 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 112802 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 112803 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[24]
.sym 112804 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 112806 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112807 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 112808 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[2]
.sym 112809 soc.cpu.cpuregs_waddr[1]
.sym 112810 soc.cpu.cpuregs.wen_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 112811 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112812 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[2]
.sym 112814 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 112815 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[27]
.sym 112816 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 112817 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[29]
.sym 112822 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 112823 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 112824 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 112826 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112827 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 112828 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[2]
.sym 112830 soc.cpu.cpuregs.wen_SB_LUT4_O_I1[0]
.sym 112831 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 112832 soc.cpu.cpu_state[1]
.sym 112835 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 112836 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 112838 soc.cpu.instr_auipc
.sym 112839 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 112841 soc.cpu.decoded_imm_j[13]
.sym 112842 soc.cpu.instr_jal
.sym 112843 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 112844 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_18_I3[3]
.sym 112845 soc.cpu.decoded_imm_j[12]
.sym 112846 soc.cpu.instr_jal
.sym 112847 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 112848 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 112850 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 112851 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 112852 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[2]
.sym 112853 soc.cpu.cpuregs_waddr[0]
.sym 112854 soc.cpu.cpuregs_waddr[2]
.sym 112855 soc.cpu.cpuregs_waddr[3]
.sym 112856 soc.cpu.cpuregs_waddr[4]
.sym 112857 soc.cpu.decoded_imm_j[14]
.sym 112858 soc.cpu.instr_jal
.sym 112859 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 112860 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_17_I3[3]
.sym 112862 soc.cpu.instr_auipc
.sym 112863 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112864 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112866 soc.cpu.instr_auipc
.sym 112867 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 112868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 112885 soc.cpu.cpu_state[3]
.sym 112886 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 112887 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 112888 soc.cpu.instr_bne_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 112890 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 112891 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 112892 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 113073 soc.cpu.mem_la_wdata[2]
.sym 113088 iomem_addr[2]
.sym 113090 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 113095 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 113096 iomem_addr[3]
.sym 113099 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 113100 iomem_addr[4]
.sym 113103 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 113104 iomem_addr[5]
.sym 113107 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 113108 iomem_addr[6]
.sym 113111 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 113112 iomem_addr[7]
.sym 113115 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 113116 iomem_addr[8]
.sym 113119 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 113120 iomem_addr[9]
.sym 113123 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 113124 iomem_addr[10]
.sym 113127 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 113128 iomem_addr[11]
.sym 113131 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 113132 iomem_addr[12]
.sym 113135 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 113136 iomem_addr[13]
.sym 113139 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 113140 iomem_addr[14]
.sym 113143 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 113144 iomem_addr[15]
.sym 113147 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 113150 $PACKER_VCC_NET
.sym 113151 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 113152 iomem_addr[17]
.sym 113155 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 113156 iomem_addr[18]
.sym 113159 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 113160 iomem_addr[19]
.sym 113163 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 113164 iomem_addr[20]
.sym 113167 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 113168 iomem_addr[21]
.sym 113171 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 113172 iomem_addr[22]
.sym 113175 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 113179 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 113180 iomem_addr[24]
.sym 113183 iomem_ready_SB_LUT4_I3_I1[0]
.sym 113184 iomem_addr[25]
.sym 113187 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 113191 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 113195 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 113199 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 113203 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 113207 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 113209 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 113210 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 113211 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 113212 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 113221 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 113225 soc.cpu.pcpi_rs2[11]
.sym 113226 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 113227 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 113228 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 113234 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 113235 soc.cpu.pcpi_rs2[11]
.sym 113236 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[3]
.sym 113237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 113238 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 113239 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 113240 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[3]
.sym 113246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 113247 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 113248 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 113257 soc.cpu.pcpi_rs1[10]
.sym 113258 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[8]
.sym 113259 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 113260 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 113261 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 113262 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[0]
.sym 113263 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 113264 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 113265 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 113266 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[3]
.sym 113267 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 113268 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 113273 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 113274 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[11]
.sym 113275 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 113276 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 113277 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 113278 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[1]
.sym 113279 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 113280 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 113282 soc.cpu.mem_la_firstword_xfer
.sym 113283 soc.cpu.next_pc[2]
.sym 113287 soc.cpu.next_pc[3]
.sym 113288 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 113291 soc.cpu.next_pc[4]
.sym 113292 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 113295 soc.cpu.next_pc[5]
.sym 113296 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 113299 soc.cpu.next_pc[6]
.sym 113300 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 113303 soc.cpu.next_pc[7]
.sym 113304 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 113307 soc.cpu.next_pc[8]
.sym 113308 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 113311 soc.cpu.next_pc[9]
.sym 113312 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 113315 soc.cpu.next_pc[10]
.sym 113316 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 113319 soc.cpu.next_pc[11]
.sym 113320 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 113323 soc.cpu.next_pc[12]
.sym 113324 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 113327 soc.cpu.next_pc[13]
.sym 113328 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 113331 soc.cpu.next_pc[14]
.sym 113332 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 113335 soc.cpu.next_pc[15]
.sym 113336 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 113339 soc.cpu.next_pc[16]
.sym 113340 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 113343 soc.cpu.next_pc[17]
.sym 113344 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 113347 soc.cpu.next_pc[18]
.sym 113348 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 113351 soc.cpu.next_pc[19]
.sym 113352 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 113355 soc.cpu.next_pc[20]
.sym 113356 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 113359 soc.cpu.next_pc[21]
.sym 113360 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 113363 soc.cpu.next_pc[22]
.sym 113364 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 113367 soc.cpu.next_pc[23]
.sym 113368 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 113371 soc.cpu.next_pc[24]
.sym 113372 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 113375 soc.cpu.next_pc[25]
.sym 113376 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 113379 soc.cpu.next_pc[26]
.sym 113380 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 113383 soc.cpu.next_pc[27]
.sym 113384 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 113387 soc.cpu.next_pc[28]
.sym 113388 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 113391 soc.cpu.next_pc[29]
.sym 113392 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 113395 soc.cpu.next_pc[30]
.sym 113396 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 113397 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 113398 soc.cpu.reg_out[31]
.sym 113399 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113400 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 113402 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 113403 soc.cpu.reg_out[15]
.sym 113404 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113405 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 113406 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[29]
.sym 113407 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 113408 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 113410 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_24_I3[1]
.sym 113411 soc.cpu.reg_out[7]
.sym 113412 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113413 soc.cpu.cpu_state[6]
.sym 113414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 113415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 113416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[3]
.sym 113417 soc.cpu.alu_out_q[4]
.sym 113418 soc.cpu.reg_out[4]
.sym 113419 soc.cpu.latched_stalu
.sym 113420 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113422 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 113423 soc.cpu.reg_out[13]
.sym 113424 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113426 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 113427 soc.cpu.reg_out[4]
.sym 113428 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113431 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 113432 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 113434 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_25_I3[1]
.sym 113435 soc.cpu.latched_store_SB_LUT4_I3_O[1]
.sym 113436 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113438 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 113439 soc.cpu.reg_out[14]
.sym 113440 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113441 soc.cpu.alu_out_q[15]
.sym 113442 soc.cpu.reg_out[15]
.sym 113443 soc.cpu.latched_stalu
.sym 113444 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113446 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113447 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[1]
.sym 113448 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_16_I3[2]
.sym 113449 soc.cpu.alu_out_q[15]
.sym 113450 soc.cpu.reg_out[15]
.sym 113451 soc.cpu.latched_stalu
.sym 113452 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113454 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113455 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[1]
.sym 113456 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_17_I3[2]
.sym 113457 soc.cpu.alu_out_q[14]
.sym 113458 soc.cpu.reg_out[14]
.sym 113459 soc.cpu.latched_stalu
.sym 113460 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113461 soc.cpu.alu_out_q[14]
.sym 113462 soc.cpu.reg_out[14]
.sym 113463 soc.cpu.latched_stalu
.sym 113464 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113467 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 113468 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 113470 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113471 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I3_O[0]
.sym 113472 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_27_I3[2]
.sym 113474 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 113475 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 113476 $PACKER_VCC_NET
.sym 113478 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 113479 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 113480 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 113482 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 113483 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 113484 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 113486 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 113487 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 113488 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 113490 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 113491 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 113492 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 113494 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 113495 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 113496 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[4]
.sym 113498 soc.cpu.pcpi_rs1[6]
.sym 113499 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 113500 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[5]
.sym 113502 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 113503 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 113504 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[6]
.sym 113506 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 113507 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 113508 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[7]
.sym 113510 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 113511 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 113512 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[8]
.sym 113514 soc.cpu.pcpi_rs1[10]
.sym 113515 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 113516 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[9]
.sym 113518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 113519 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 113520 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[10]
.sym 113522 soc.cpu.pcpi_rs1[12]
.sym 113523 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 113524 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[11]
.sym 113526 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 113527 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 113528 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[12]
.sym 113530 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 113531 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 113532 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[13]
.sym 113534 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 113535 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 113536 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[14]
.sym 113538 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 113539 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 113540 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[15]
.sym 113542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 113543 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 113544 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[16]
.sym 113546 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 113547 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 113548 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[17]
.sym 113550 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 113551 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 113552 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[18]
.sym 113554 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 113555 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 113556 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[19]
.sym 113558 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 113559 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 113560 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[20]
.sym 113562 soc.cpu.pcpi_rs1[22]
.sym 113563 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 113564 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[21]
.sym 113566 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 113567 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 113568 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[22]
.sym 113570 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 113571 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 113572 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[23]
.sym 113574 soc.cpu.pcpi_rs1[25]
.sym 113575 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 113576 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[24]
.sym 113578 soc.cpu.pcpi_rs1[26]
.sym 113579 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 113580 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[25]
.sym 113582 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 113583 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 113584 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[26]
.sym 113586 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 113587 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 113588 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[27]
.sym 113590 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 113591 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[29]
.sym 113592 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[28]
.sym 113594 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 113595 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[30]
.sym 113596 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[29]
.sym 113598 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 113599 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I2[31]
.sym 113600 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[30]
.sym 113602 soc.cpu.instr_bgeu
.sym 113603 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 113604 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[31]
.sym 113605 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[26]
.sym 113609 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 113610 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 113611 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 113612 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 113614 soc.cpu.decoder_trigger_SB_LUT4_I0_O[0]
.sym 113615 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[14]
.sym 113616 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 113617 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[15]
.sym 113621 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 113622 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 113623 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 113624 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 113625 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_O[19]
.sym 113632 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 113633 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 113634 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 113635 soc.cpu.pcpi_rs1[22]
.sym 113636 soc.cpu.pcpi_rs2[22]
.sym 113638 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113639 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 113640 soc.cpu.latched_store_SB_LUT4_I2_O[2]
.sym 113641 soc.cpu.alu_out_q[22]
.sym 113642 soc.cpu.reg_out[22]
.sym 113643 soc.cpu.latched_stalu
.sym 113644 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113646 soc.cpu.latched_store_SB_LUT4_I2_O[1]
.sym 113647 soc.cpu.reg_out[22]
.sym 113648 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113650 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 113651 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 113652 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113654 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 113655 soc.cpu.reg_out[16]
.sym 113656 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113657 soc.cpu.alu_out_q[22]
.sym 113658 soc.cpu.reg_out[22]
.sym 113659 soc.cpu.latched_stalu
.sym 113660 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113661 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 113662 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 113663 soc.cpu.alu_out_SB_LUT4_O_9_I1[2]
.sym 113664 soc.cpu.alu_out_SB_LUT4_O_9_I1[3]
.sym 113665 soc.cpu.alu_out_q[17]
.sym 113666 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 113667 soc.cpu.latched_stalu
.sym 113668 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113669 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 113670 soc.cpu.alu_out_SB_LUT4_O_14_I1[0]
.sym 113671 soc.cpu.alu_out_SB_LUT4_O_14_I2[2]
.sym 113672 soc.cpu.alu_out_SB_LUT4_O_14_I2[3]
.sym 113674 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113675 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[1]
.sym 113676 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_14_I3[2]
.sym 113678 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 113679 soc.cpu.reg_out[23]
.sym 113680 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113682 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113683 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[1]
.sym 113684 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_15_I3[2]
.sym 113687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 113688 soc.cpu.pcpi_rs2[17]
.sym 113690 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113691 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[1]
.sym 113692 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_18_I3[2]
.sym 113693 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 113694 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 113695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 113696 soc.cpu.pcpi_rs2[17]
.sym 113697 soc.cpu.alu_out_q[23]
.sym 113698 soc.cpu.reg_out[23]
.sym 113699 soc.cpu.latched_stalu
.sym 113700 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113701 soc.cpu.alu_out_q[23]
.sym 113702 soc.cpu.reg_out[23]
.sym 113703 soc.cpu.latched_stalu
.sym 113704 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113705 soc.cpu.alu_out_q[18]
.sym 113706 soc.cpu.reg_out[18]
.sym 113707 soc.cpu.latched_stalu
.sym 113708 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113710 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113711 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[1]
.sym 113712 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_8_I3[2]
.sym 113714 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_13_I3[1]
.sym 113715 soc.cpu.reg_out[18]
.sym 113716 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113718 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113719 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 113720 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[2]
.sym 113721 soc.cpu.alu_out_q[18]
.sym 113722 soc.cpu.reg_out[18]
.sym 113723 soc.cpu.latched_stalu
.sym 113724 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113726 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_2_I3[1]
.sym 113727 soc.cpu.reg_out[29]
.sym 113728 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113730 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 113731 soc.cpu.reg_out[26]
.sym 113732 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113733 soc.cpu.alu_out_q[29]
.sym 113734 soc.cpu.reg_out[29]
.sym 113735 soc.cpu.latched_stalu
.sym 113736 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113737 soc.cpu.alu_out_q[29]
.sym 113738 soc.cpu.reg_out[29]
.sym 113739 soc.cpu.latched_stalu
.sym 113740 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113742 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_3_I3[1]
.sym 113743 soc.cpu.reg_out[28]
.sym 113744 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113746 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 113747 soc.cpu.reg_out[27]
.sym 113748 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113749 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 113750 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 113751 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 113752 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 113754 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_10_I3[1]
.sym 113755 soc.cpu.reg_out[21]
.sym 113756 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113758 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 113759 soc.cpu.reg_out[30]
.sym 113760 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113762 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113763 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[1]
.sym 113764 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[2]
.sym 113765 soc.cpu.alu_out_q[21]
.sym 113766 soc.cpu.reg_out[21]
.sym 113767 soc.cpu.latched_stalu
.sym 113768 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113770 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113771 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[1]
.sym 113772 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_4_I3[2]
.sym 113774 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113775 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 113776 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 113778 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 113779 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[1]
.sym 113780 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_5_I3[2]
.sym 113781 soc.cpu.alu_out_q[30]
.sym 113782 soc.cpu.reg_out[30]
.sym 113783 soc.cpu.latched_stalu
.sym 113784 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113785 soc.cpu.alu_out_q[30]
.sym 113786 soc.cpu.reg_out[30]
.sym 113787 soc.cpu.latched_stalu
.sym 113788 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113789 soc.cpu.alu_out_q[21]
.sym 113790 soc.cpu.reg_out[21]
.sym 113791 soc.cpu.latched_stalu
.sym 113792 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113793 soc.cpu.alu_out_q[26]
.sym 113794 soc.cpu.reg_out[26]
.sym 113795 soc.cpu.latched_stalu
.sym 113796 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113797 soc.cpu.alu_out_q[25]
.sym 113798 soc.cpu.reg_out[25]
.sym 113799 soc.cpu.latched_stalu
.sym 113800 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113802 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_6_I3[1]
.sym 113803 soc.cpu.reg_out[25]
.sym 113804 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113805 soc.cpu.alu_out_q[31]
.sym 113806 soc.cpu.reg_out[31]
.sym 113807 soc.cpu.latched_stalu
.sym 113808 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113809 soc.cpu.alu_out_q[25]
.sym 113810 soc.cpu.reg_out[25]
.sym 113811 soc.cpu.latched_stalu
.sym 113812 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113813 soc.cpu.alu_out_q[27]
.sym 113814 soc.cpu.reg_out[27]
.sym 113815 soc.cpu.latched_stalu
.sym 113816 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113817 soc.cpu.alu_out_q[26]
.sym 113818 soc.cpu.reg_out[26]
.sym 113819 soc.cpu.latched_stalu
.sym 113820 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113821 soc.cpu.alu_out_q[31]
.sym 113822 soc.cpu.reg_out[31]
.sym 113823 soc.cpu.latched_stalu
.sym 113824 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 113829 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 113830 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 113831 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 113832 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 113838 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 113840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 113985 soc.spimemio.rd_addr[12]
.sym 113986 iomem_addr[12]
.sym 113987 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 113988 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 113989 iomem_addr[12]
.sym 113990 soc.spimemio.rd_addr[12]
.sym 113991 iomem_addr[9]
.sym 113992 soc.spimemio.rd_addr[9]
.sym 113994 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 113995 iomem_addr[12]
.sym 113996 soc.spimemio.rd_inc
.sym 113997 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.sym 113998 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.sym 113999 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
.sym 114000 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
.sym 114001 soc.spimemio.rd_addr[9]
.sym 114002 iomem_addr[9]
.sym 114003 soc.spimemio.rd_addr[7]
.sym 114004 iomem_addr[7]
.sym 114006 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 114007 iomem_addr[16]
.sym 114008 soc.spimemio.rd_inc
.sym 114009 iomem_addr[5]
.sym 114010 soc.spimemio.rd_addr[5]
.sym 114011 iomem_addr[7]
.sym 114012 soc.spimemio.rd_addr[7]
.sym 114013 soc.spimemio.rd_addr[8]
.sym 114014 iomem_addr[8]
.sym 114015 iomem_addr[6]
.sym 114016 soc.spimemio.rd_addr[6]
.sym 114017 iomem_addr[7]
.sym 114018 soc.spimemio.rd_addr[7]
.sym 114019 soc.spimemio.rd_addr[4]
.sym 114020 iomem_addr[4]
.sym 114022 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 114023 iomem_addr[9]
.sym 114024 soc.spimemio.rd_inc
.sym 114025 iomem_addr[14]
.sym 114026 soc.spimemio.rd_addr[14]
.sym 114027 iomem_addr[11]
.sym 114028 soc.spimemio.rd_addr[11]
.sym 114029 soc.spimemio.rd_addr[20]
.sym 114030 iomem_addr[20]
.sym 114031 iomem_addr[6]
.sym 114032 soc.spimemio.rd_addr[6]
.sym 114033 iomem_addr[16]
.sym 114034 soc.spimemio.rd_addr[16]
.sym 114035 soc.spimemio.rd_addr[4]
.sym 114036 iomem_addr[4]
.sym 114037 soc.spimemio.rd_addr[14]
.sym 114038 iomem_addr[14]
.sym 114039 soc.spimemio.rd_addr[12]
.sym 114040 iomem_addr[12]
.sym 114041 soc.spimemio.rd_addr[11]
.sym 114042 iomem_addr[11]
.sym 114043 iomem_addr[8]
.sym 114044 soc.spimemio.rd_addr[8]
.sym 114045 iomem_addr[22]
.sym 114046 soc.spimemio.rd_addr[22]
.sym 114047 soc.spimemio.rd_addr[8]
.sym 114048 iomem_addr[8]
.sym 114057 soc.spimemio.rd_addr[22]
.sym 114058 iomem_addr[22]
.sym 114059 soc.spimemio.rd_addr[21]
.sym 114060 iomem_addr[21]
.sym 114061 iomem_addr[20]
.sym 114062 soc.spimemio.rd_addr[20]
.sym 114063 soc.spimemio.rd_addr[16]
.sym 114064 iomem_addr[16]
.sym 114065 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[2]
.sym 114066 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 114067 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 114068 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 114069 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[0]
.sym 114070 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 114071 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[2]
.sym 114072 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0[3]
.sym 114074 soc.spimemio.rd_addr[2]
.sym 114075 iomem_addr[2]
.sym 114076 soc.spimemio.rd_inc
.sym 114079 iomem_addr[2]
.sym 114080 soc.spimemio.rd_addr[2]
.sym 114087 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 114088 iomem_wstrb[0]
.sym 114093 iomem_addr[21]
.sym 114094 soc.spimemio.rd_addr[21]
.sym 114095 soc.spimemio.rd_addr[20]
.sym 114096 iomem_addr[20]
.sym 114106 soc.spimemio.rd_addr[22]
.sym 114107 iomem_addr[22]
.sym 114108 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 114111 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 114112 iomem_wstrb[1]
.sym 114113 iomem_wdata[1]
.sym 114117 iomem_wdata[6]
.sym 114121 iomem_wdata[7]
.sym 114125 iomem_wdata[4]
.sym 114129 iomem_wdata[5]
.sym 114141 iomem_wdata[0]
.sym 114145 iomem_wdata[11]
.sym 114157 iomem_wdata[13]
.sym 114161 iomem_wdata[10]
.sym 114177 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 114178 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 114179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 114180 soc.cpu.mem_la_wdata[2]
.sym 114181 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 114182 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[2]
.sym 114183 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114184 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114187 iomem_addr[4]
.sym 114188 iomem_addr[5]
.sym 114189 iomem_addr[2]
.sym 114190 iomem_addr[3]
.sym 114191 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 114192 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 114193 iomem_addr[6]
.sym 114194 iomem_addr[7]
.sym 114195 iomem_addr[8]
.sym 114196 iomem_addr[9]
.sym 114197 soc.cpu.pcpi_rs1[6]
.sym 114198 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[4]
.sym 114199 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114200 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114201 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 114202 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[6]
.sym 114203 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114204 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114205 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 114206 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[5]
.sym 114207 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114208 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114217 soc.cpu.pcpi_rs1[12]
.sym 114218 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[10]
.sym 114219 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114220 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114221 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 114222 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[7]
.sym 114223 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114224 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114225 iomem_addr[2]
.sym 114226 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 114227 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 114228 iomem_addr[3]
.sym 114237 iomem_addr[3]
.sym 114238 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 114239 iomem_addr[2]
.sym 114240 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 114242 iomem_addr[14]
.sym 114243 iomem_addr[15]
.sym 114244 iomem_addr[16]
.sym 114245 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 114246 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 114247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 114248 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 114249 iomem_addr[10]
.sym 114250 iomem_addr[11]
.sym 114251 iomem_addr[12]
.sym 114252 iomem_addr[13]
.sym 114254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 114255 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 114256 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 114258 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 114259 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 114260 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 114261 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 114262 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 114263 soc.cpu.pcpi_rs2[25]
.sym 114264 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 114265 soc.cpu.mem_la_wdata[6]
.sym 114270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 114271 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 114272 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 114273 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 114274 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[22]
.sym 114275 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114276 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 114278 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[15]
.sym 114279 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114280 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114281 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 114282 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[14]
.sym 114283 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114284 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 114286 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[9]
.sym 114287 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114288 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114289 soc.cpu.pcpi_rs1[25]
.sym 114290 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[23]
.sym 114291 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114292 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114294 iomem_addr[25]
.sym 114295 iomem_addr[24]
.sym 114296 iomem_addr[17]
.sym 114297 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 114298 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[13]
.sym 114299 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114300 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114301 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 114302 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[12]
.sym 114303 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114304 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114305 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 114306 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[17]
.sym 114307 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114308 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114309 soc.cpu.pcpi_rs1[22]
.sym 114310 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[20]
.sym 114311 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114312 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114315 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 114316 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 114317 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 114318 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[19]
.sym 114319 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114320 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114321 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 114322 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[18]
.sym 114323 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114324 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114327 iomem_addr[18]
.sym 114328 iomem_addr[19]
.sym 114329 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 114330 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[16]
.sym 114331 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114332 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114333 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 114334 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[21]
.sym 114335 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114336 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114337 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 114338 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[27]
.sym 114339 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114340 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114341 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 114342 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[28]
.sym 114343 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114344 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114345 soc.cpu.pcpi_rs1[26]
.sym 114346 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[24]
.sym 114347 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114348 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114349 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 114350 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 114351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 114352 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 114353 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 114354 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[26]
.sym 114355 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114356 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114359 iomem_addr[26]
.sym 114360 iomem_addr[27]
.sym 114361 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 114362 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I1_O[25]
.sym 114363 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 114364 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 114365 iomem_addr[28]
.sym 114366 iomem_addr[29]
.sym 114367 iomem_addr[30]
.sym 114368 iomem_addr[31]
.sym 114370 iomem_ready_SB_LUT4_I3_I1[0]
.sym 114375 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 114376 iomem_addr[26]
.sym 114379 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 114380 iomem_addr[27]
.sym 114383 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 114384 iomem_addr[28]
.sym 114387 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 114388 iomem_addr[29]
.sym 114391 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 114392 iomem_addr[30]
.sym 114395 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 114396 iomem_addr[31]
.sym 114400 $nextpnr_ICESTORM_LC_12$I3
.sym 114401 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 114402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 114403 soc.cpu.cpu_state[6]
.sym 114404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 114406 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 114407 soc.cpu.reg_out[3]
.sym 114408 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114410 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 114411 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[1]
.sym 114412 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_28_I3[2]
.sym 114413 soc.cpu.alu_out_q[4]
.sym 114414 soc.cpu.reg_out[4]
.sym 114415 soc.cpu.latched_stalu
.sym 114416 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[0]
.sym 114418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 114419 soc.cpu.cpu_state[6]
.sym 114420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[3]
.sym 114421 soc.cpu.cpu_state[4]
.sym 114422 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 114423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 114424 soc.cpu.irq_pending[18]
.sym 114426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 114427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[1]
.sym 114428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 114430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 114431 soc.cpu.cpu_state[6]
.sym 114432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 114433 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 114434 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 114435 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114436 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114439 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 114440 soc.cpu.mem_la_wdata[2]
.sym 114441 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 114442 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 114443 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 114444 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 114445 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 114446 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 114447 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 114448 soc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.sym 114449 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 114450 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 114451 soc.cpu.pcpi_rs1[6]
.sym 114452 soc.cpu.mem_la_wdata[6]
.sym 114453 soc.cpu.alu_out_q[0]
.sym 114454 soc.cpu.reg_out[0]
.sym 114455 soc.cpu.latched_stalu
.sym 114456 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 114457 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 114458 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 114459 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114460 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114461 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 114462 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 114463 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 114464 soc.cpu.mem_la_wdata[2]
.sym 114465 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 114466 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 114467 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114468 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114469 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 114470 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 114471 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114472 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 114474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 114475 soc.cpu.cpu_state[6]
.sym 114476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 114477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 114478 soc.cpu.cpu_state[3]
.sym 114479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[2]
.sym 114480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[3]
.sym 114481 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 114482 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 114483 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114484 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114485 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 114486 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 114487 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114488 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114489 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 114490 soc.cpu.cpu_state[4]
.sym 114491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[2]
.sym 114492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[3]
.sym 114493 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 114494 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 114495 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114496 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114498 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 114499 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 114502 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 114503 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 114504 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 114506 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 114507 soc.cpu.mem_la_wdata[2]
.sym 114508 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 114510 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 114511 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 114512 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 114514 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 114515 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 114516 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 114518 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 114519 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 114520 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 114522 soc.cpu.pcpi_rs1[6]
.sym 114523 soc.cpu.mem_la_wdata[6]
.sym 114524 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 114526 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 114527 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 114528 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 114530 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 114531 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 114532 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 114534 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 114535 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 114536 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 114538 soc.cpu.pcpi_rs1[10]
.sym 114539 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[1]
.sym 114540 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 114542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 114543 soc.cpu.pcpi_rs2[11]
.sym 114544 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 114546 soc.cpu.pcpi_rs1[12]
.sym 114547 soc.cpu.pcpi_rs2[12]
.sym 114548 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 114550 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 114551 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 114552 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 114554 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 114555 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 114556 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 114558 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 114559 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 114560 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 114562 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 114563 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 114564 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 114566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 114567 soc.cpu.pcpi_rs2[17]
.sym 114568 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 114570 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 114571 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 114572 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 114574 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 114575 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 114576 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 114578 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 114579 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 114580 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 114582 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 114583 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 114584 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 114586 soc.cpu.pcpi_rs1[22]
.sym 114587 soc.cpu.pcpi_rs2[22]
.sym 114588 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 114590 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 114591 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 114592 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 114594 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 114595 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 114596 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 114598 soc.cpu.pcpi_rs1[25]
.sym 114599 soc.cpu.pcpi_rs2[25]
.sym 114600 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 114602 soc.cpu.pcpi_rs1[26]
.sym 114603 soc.cpu.pcpi_rs2[26]
.sym 114604 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 114606 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 114607 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 114608 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 114610 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 114611 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 114612 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 114614 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 114615 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 114616 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 114618 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 114619 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 114620 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 114622 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 114623 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 114624 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 114625 soc.cpu.alu_out_q[13]
.sym 114626 soc.cpu.reg_out[13]
.sym 114627 soc.cpu.latched_stalu
.sym 114628 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114629 soc.cpu.alu_out_q[13]
.sym 114630 soc.cpu.reg_out[13]
.sym 114631 soc.cpu.latched_stalu
.sym 114632 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 114633 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 114634 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 114635 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114636 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114637 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 114638 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 114639 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114640 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114642 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 114643 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 114644 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[2]
.sym 114645 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 114646 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 114647 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114648 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114649 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 114650 soc.cpu.cpu_state[4]
.sym 114651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[2]
.sym 114652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[3]
.sym 114654 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_12_I3[1]
.sym 114655 soc.cpu.reg_out[19]
.sym 114656 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114659 soc.cpu.alu_out_SB_LUT4_O_8_I2[0]
.sym 114660 soc.cpu.alu_out_SB_LUT4_O_8_I2[1]
.sym 114661 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 114662 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 114663 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114664 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114665 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 114666 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 114667 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114668 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114671 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 114672 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 114673 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 114674 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 114675 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 114676 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 114677 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 114678 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 114679 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114680 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114681 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 114682 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 114683 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114684 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114685 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 114686 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 114687 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 114688 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 114689 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 114690 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 114691 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 114692 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 114695 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 114696 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 114697 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 114698 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 114699 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114700 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114701 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 114702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 114703 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114704 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114705 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 114706 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 114707 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 114708 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 114709 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 114710 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 114711 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114712 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114713 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 114714 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 114715 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 114716 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 114717 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 114718 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 114719 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 114720 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 114721 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 114722 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 114723 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114724 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114725 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 114726 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 114727 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 114728 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 114731 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 114732 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 114735 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 114736 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 114737 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 114738 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 114739 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114740 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114743 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 114744 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 114745 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 114746 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 114747 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 114748 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 114749 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 114750 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 114751 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114752 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114753 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 114754 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 114755 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 114756 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 114758 soc.cpu.alu_out_SB_LUT4_O_6_I1[0]
.sym 114759 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 114760 soc.cpu.alu_out_SB_LUT4_O_6_I1[2]
.sym 114761 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 114762 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 114763 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 114764 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 114766 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 114767 soc.cpu.pcpi_rs1[25]
.sym 114768 soc.cpu.pcpi_rs2[25]
.sym 114769 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 114770 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 114771 soc.cpu.alu_out_SB_LUT4_O_14_I1[1]
.sym 114772 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 114775 soc.cpu.alu_out_SB_LUT4_O_4_I2[0]
.sym 114776 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 114777 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 114778 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 114779 soc.cpu.pcpi_rs1[25]
.sym 114780 soc.cpu.pcpi_rs2[25]
.sym 114781 soc.cpu.alu_out_q[27]
.sym 114782 soc.cpu.reg_out[27]
.sym 114783 soc.cpu.latched_stalu
.sym 114784 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114785 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 114786 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 114787 soc.cpu.pcpi_rs1[26]
.sym 114788 soc.cpu.pcpi_rs2[26]
.sym 114790 soc.cpu.alu_out_SB_LUT4_O_5_I1[0]
.sym 114791 soc.cpu.alu_out_SB_LUT4_O_5_I1[1]
.sym 114792 soc.cpu.alu_out_SB_LUT4_O_5_I1[2]
.sym 114793 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 114794 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 114795 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 114796 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 114799 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 114800 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 114806 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 114807 soc.cpu.pcpi_rs1[26]
.sym 114808 soc.cpu.pcpi_rs2[26]
.sym 114809 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 114810 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 114811 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 114812 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 114913 iomem_addr[16]
.sym 114914 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 114915 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 114916 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 114918 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 114919 iomem_addr[3]
.sym 114920 soc.spimemio.rd_inc
.sym 114921 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 114922 iomem_addr[8]
.sym 114923 iomem_addr[6]
.sym 114924 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 114926 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 114927 iomem_addr[5]
.sym 114928 soc.spimemio.rd_inc
.sym 114929 iomem_addr[5]
.sym 114930 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 114931 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 114932 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 114935 iomem_addr[8]
.sym 114936 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 114937 iomem_addr[12]
.sym 114938 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 114939 iomem_addr[7]
.sym 114940 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 114941 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 114942 iomem_addr[18]
.sym 114943 iomem_addr[3]
.sym 114944 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 114946 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 114947 iomem_addr[10]
.sym 114948 soc.spimemio.rd_inc
.sym 114951 iomem_addr[3]
.sym 114952 soc.spimemio.rd_addr[3]
.sym 114954 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 114955 iomem_addr[4]
.sym 114956 soc.spimemio.rd_inc
.sym 114958 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 114959 iomem_addr[8]
.sym 114960 soc.spimemio.rd_inc
.sym 114962 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 114963 iomem_addr[7]
.sym 114964 soc.spimemio.rd_inc
.sym 114966 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 114967 iomem_addr[6]
.sym 114968 soc.spimemio.rd_inc
.sym 114970 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 114971 iomem_addr[11]
.sym 114972 soc.spimemio.rd_inc
.sym 114974 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 114975 iomem_addr[14]
.sym 114976 soc.spimemio.rd_inc
.sym 114977 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 114978 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 114979 iomem_addr[16]
.sym 114980 soc.spimemio.rd_addr[16]
.sym 114981 $PACKER_VCC_NET
.sym 114985 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 114986 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 114987 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 114988 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 114990 soc.spimemio.rd_addr[14]
.sym 114991 iomem_addr[14]
.sym 114992 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[2]
.sym 114993 iomem_addr[21]
.sym 114994 soc.spimemio.rd_addr[21]
.sym 114995 iomem_addr[11]
.sym 114996 soc.spimemio.rd_addr[11]
.sym 114997 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 114998 soc.spimemio.rd_valid_SB_LUT4_I3_1_I0[1]
.sym 114999 soc.spimemio.rd_valid_SB_LUT4_I3_1_I0[2]
.sym 115000 soc.spimemio.rd_valid
.sym 115001 soc.spimemio.rd_addr[6]
.sym 115002 iomem_addr[6]
.sym 115003 iomem_addr[4]
.sym 115004 soc.spimemio.rd_addr[4]
.sym 115005 iomem_addr[8]
.sym 115006 soc.spimemio.rd_addr[8]
.sym 115007 iomem_addr[4]
.sym 115008 soc.spimemio.rd_addr[4]
.sym 115009 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115010 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 115011 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[2]
.sym 115012 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[3]
.sym 115013 soc.spimemio.rd_addr[21]
.sym 115014 iomem_addr[21]
.sym 115015 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[2]
.sym 115016 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_O_2_I2[3]
.sym 115017 soc.spimemio.rd_addr[20]
.sym 115018 iomem_addr[20]
.sym 115019 soc.spimemio.rd_valid
.sym 115020 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 115022 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 115023 iomem_addr[21]
.sym 115024 soc.spimemio.rd_inc
.sym 115025 iomem_addr[9]
.sym 115026 soc.spimemio.rd_addr[9]
.sym 115027 iomem_addr[23]
.sym 115028 soc.spimemio.rd_addr[23]
.sym 115030 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 115031 iomem_addr[22]
.sym 115032 soc.spimemio.rd_inc
.sym 115035 iomem_addr[23]
.sym 115036 soc.spimemio.rd_addr[23]
.sym 115038 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 115039 iomem_addr[20]
.sym 115040 soc.spimemio.rd_inc
.sym 115043 iomem_addr[13]
.sym 115044 soc.spimemio.rd_addr[13]
.sym 115045 soc.spimemio.rd_addr[22]
.sym 115046 iomem_addr[22]
.sym 115047 iomem_addr[18]
.sym 115048 soc.spimemio.rd_addr[18]
.sym 115049 iomem_wdata[18]
.sym 115055 iomem_addr[17]
.sym 115056 soc.spimemio.rd_addr[17]
.sym 115057 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 115058 iomem_addr[15]
.sym 115059 soc.spimemio.rd_addr[15]
.sym 115060 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 115061 iomem_wdata[17]
.sym 115066 soc.spimemio.rd_valid_SB_LUT4_I2_O[0]
.sym 115067 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 115068 soc.spimemio.rd_valid_SB_LUT4_I2_O[2]
.sym 115069 iomem_addr[5]
.sym 115070 soc.spimemio.rd_addr[5]
.sym 115071 iomem_addr[15]
.sym 115072 soc.spimemio.rd_addr[15]
.sym 115073 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 115074 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 115075 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 115076 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 115077 soc.spimemio.rd_addr[6]
.sym 115078 iomem_addr[6]
.sym 115079 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 115080 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 115083 iomem_addr[10]
.sym 115084 soc.spimemio.rd_addr[10]
.sym 115085 soc.spimemio.dout_data[6]
.sym 115089 soc.spimemio.dout_data[5]
.sym 115099 iomem_addr[18]
.sym 115100 soc.spimemio.rd_addr[18]
.sym 115101 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 115102 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115103 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 115104 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 115109 led1$SB_IO_OUT
.sym 115113 soc.spimem_rdata[0]
.sym 115114 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 115115 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 115116 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 115117 gpio[10]
.sym 115121 gpio[0]
.sym 115129 gpio[4]
.sym 115135 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 115136 iomem_rdata[1]
.sym 115138 flash_csb_SB_LUT4_I3_I1[0]
.sym 115139 soc.simpleuart.recv_buf_data[0]
.sym 115140 flash_csb_SB_LUT4_I3_I0[1]
.sym 115141 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 115142 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 115143 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 115144 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 115145 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 115146 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 115147 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 115148 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 115150 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115151 soc.cpu.pcpi_rs2[26]
.sym 115152 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 115153 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[0]
.sym 115154 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[1]
.sym 115155 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I0_O[2]
.sym 115156 flash_clk_SB_LUT4_I0_O[3]
.sym 115159 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 115160 iomem_rdata[0]
.sym 115163 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 115164 iomem_rdata[4]
.sym 115165 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 115169 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 115170 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 115171 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 115172 flash_clk_SB_LUT4_I0_O[3]
.sym 115173 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 115174 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 115175 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 115176 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 115179 flash_csb_SB_LUT4_I3_O[0]
.sym 115180 soc.simpleuart_reg_div_do[3]
.sym 115181 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 115182 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 115183 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 115184 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 115187 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 115188 iomem_rdata[3]
.sym 115189 led3$SB_IO_OUT
.sym 115193 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 115194 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 115195 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 115196 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 115202 soc.simpleuart.recv_buf_data[2]
.sym 115203 flash_csb_SB_LUT4_I3_I1[0]
.sym 115204 flash_csb_SB_LUT4_I3_I0[1]
.sym 115205 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 115206 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 115207 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 115208 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 115209 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[0]
.sym 115210 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[1]
.sym 115211 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I0_O[2]
.sym 115212 flash_clk_SB_LUT4_I0_O[3]
.sym 115215 iomem_addr[24]
.sym 115216 iomem_addr[25]
.sym 115217 flash_csb_SB_LUT4_I3_O[0]
.sym 115218 soc.simpleuart_reg_div_do[6]
.sym 115219 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 115220 soc.simpleuart.recv_buf_data[6]
.sym 115221 iomem_addr[17]
.sym 115222 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 115223 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 115224 soc.mem_valid
.sym 115225 soc.simpleuart.recv_pattern[2]
.sym 115229 soc.simpleuart.recv_pattern[6]
.sym 115233 gpio[7]
.sym 115237 gpio[13]
.sym 115242 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 115243 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115244 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 115246 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 115247 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 115248 soc.cpu.mem_valid_SB_LUT4_I3_O[3]
.sym 115249 gpio[14]
.sym 115254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 115255 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 115257 gpio[6]
.sym 115262 iomem_addr[24]
.sym 115263 iomem_addr[25]
.sym 115264 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 115265 iomem_wdata[14]
.sym 115269 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 115270 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 115271 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115272 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 115273 iomem_addr[20]
.sym 115274 iomem_addr[21]
.sym 115275 iomem_addr[22]
.sym 115276 iomem_addr[23]
.sym 115277 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 115278 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 115279 iomem_rdata[7]
.sym 115280 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 115281 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 115282 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 115283 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 115284 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 115286 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 115287 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 115288 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 115289 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 115290 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 115291 iomem_rdata[14]
.sym 115292 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 115293 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 115294 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 115295 iomem_rdata[6]
.sym 115296 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 115297 soc.spimemio.buffer[13]
.sym 115301 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 115302 soc.spimem_rdata[14]
.sym 115303 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 115304 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 115305 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 115306 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 115307 iomem_rdata[13]
.sym 115308 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 115309 soc.spimemio.buffer[14]
.sym 115315 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 115316 iomem_ready_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 115317 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 115318 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 115319 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115320 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 115321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 115322 soc.spimem_rdata[13]
.sym 115323 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 115324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 115325 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 115326 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 115327 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 115328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 115329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 115330 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115331 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 115332 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 115333 soc.cpu.pcpi_rs2[17]
.sym 115334 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 115335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 115336 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115337 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 115338 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 115339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 115340 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115346 iomem_ready_SB_LUT4_I0_O[0]
.sym 115347 iomem_ready_SB_LUT4_I0_O[1]
.sym 115348 iomem_addr[24]
.sym 115349 iomem_ready
.sym 115350 iomem_ready_SB_LUT4_I3_I1[6]
.sym 115351 soc.mem_valid
.sym 115352 iomem_addr[25]
.sym 115358 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 115359 iomem_wstrb[0]
.sym 115360 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 115361 soc.cpu.alu_out_q[3]
.sym 115362 soc.cpu.reg_out[3]
.sym 115363 soc.cpu.latched_stalu
.sym 115364 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115366 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 115367 soc.cpu.reg_out[9]
.sym 115368 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115369 iomem_wdata[3]
.sym 115373 iomem_wdata[2]
.sym 115385 soc.cpu.alu_out_q[7]
.sym 115386 soc.cpu.reg_out[7]
.sym 115387 soc.cpu.latched_stalu
.sym 115388 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 115389 soc.cpu.alu_out_q[3]
.sym 115390 soc.cpu.reg_out[3]
.sym 115391 soc.cpu.latched_stalu
.sym 115392 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 115395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 115396 soc.cpu.latched_is_lb
.sym 115397 soc.cpu.alu_out_q[7]
.sym 115398 soc.cpu.reg_out[7]
.sym 115399 soc.cpu.latched_stalu
.sym 115400 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 115403 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 115404 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 115405 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 115406 soc.cpu.mem_la_wdata[2]
.sym 115407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 115408 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 115410 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115411 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 115412 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 115413 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 115414 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[2]
.sym 115415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 115416 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115417 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 115418 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 115420 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 115421 soc.mem_rdata[18]
.sym 115422 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 115424 soc.cpu.cpu_state[6]
.sym 115425 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 115426 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 115427 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 115428 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 115431 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 115432 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 115433 soc.mem_rdata[26]
.sym 115434 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 115436 soc.cpu.cpu_state[6]
.sym 115437 soc.mem_rdata[31]
.sym 115438 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 115440 soc.cpu.cpu_state[6]
.sym 115441 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 115442 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 115443 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 115444 soc.cpu.instr_and_SB_LUT4_I2_O[3]
.sym 115447 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 115448 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 115450 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 115451 soc.cpu.reg_out[5]
.sym 115452 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115453 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 115454 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 115455 soc.cpu.instr_and_SB_LUT4_I2_O[1]
.sym 115456 soc.cpu.instr_and_SB_LUT4_I2_O[2]
.sym 115457 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 115458 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 115459 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 115460 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 115461 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 115462 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 115463 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 115464 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 115465 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 115466 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 115467 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 115468 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 115469 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 115470 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 115471 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 115472 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[3]
.sym 115475 soc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.sym 115476 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 115479 soc.cpu.alu_out_SB_LUT4_O_26_I2[0]
.sym 115480 soc.cpu.alu_out_SB_LUT4_O_26_I2[1]
.sym 115481 soc.cpu.alu_out_q[5]
.sym 115482 soc.cpu.reg_out[5]
.sym 115483 soc.cpu.latched_stalu
.sym 115484 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 115485 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 115486 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 115487 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 115488 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 115489 soc.cpu.alu_out_q[5]
.sym 115490 soc.cpu.reg_out[5]
.sym 115491 soc.cpu.latched_stalu
.sym 115492 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 115496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 115497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 115498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 115499 soc.cpu.cpu_state[6]
.sym 115500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 115501 soc.cpu.irq_pending[16]
.sym 115502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 115503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[2]
.sym 115504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[3]
.sym 115506 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 115507 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[1]
.sym 115508 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_26_I3[2]
.sym 115511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 115512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 115514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[0]
.sym 115515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 115516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 115518 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 115519 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 115520 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[2]
.sym 115523 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 115524 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 115527 soc.cpu.alu_out_SB_LUT4_O_17_I2[0]
.sym 115528 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 115529 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 115530 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 115531 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 115532 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 115535 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 115536 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 115537 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 115538 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 115539 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 115540 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 115541 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 115542 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 115543 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 115544 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 115545 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 115546 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 115547 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 115548 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 115549 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 115550 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 115551 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 115552 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 115553 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 115554 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 115555 soc.cpu.instr_beq_SB_LUT4_I3_O[0]
.sym 115556 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 115557 soc.mem_rdata[27]
.sym 115558 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 115560 soc.cpu.cpu_state[6]
.sym 115561 soc.cpu.irq_pending[25]
.sym 115562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 115563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[2]
.sym 115564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[3]
.sym 115565 soc.cpu.irq_pending[30]
.sym 115566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 115567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[2]
.sym 115568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[3]
.sym 115569 soc.cpu.alu_out_q[9]
.sym 115570 soc.cpu.reg_out[9]
.sym 115571 soc.cpu.latched_stalu
.sym 115572 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 115574 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 115575 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[1]
.sym 115576 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_22_I3[2]
.sym 115577 soc.cpu.irq_pending[19]
.sym 115578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 115579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 115580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[3]
.sym 115581 soc.cpu.alu_out_q[9]
.sym 115582 soc.cpu.reg_out[9]
.sym 115583 soc.cpu.latched_stalu
.sym 115584 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115586 soc.cpu.latched_store_SB_LUT4_I2_O[0]
.sym 115587 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 115588 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[2]
.sym 115591 soc.cpu.alu_out_SB_LUT4_O_18_I2[0]
.sym 115592 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 115593 soc.cpu.cpu_state[4]
.sym 115594 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 115595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 115596 soc.cpu.irq_pending[20]
.sym 115597 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 115598 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 115599 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 115600 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[3]
.sym 115601 soc.cpu.alu_out_q[16]
.sym 115602 soc.cpu.reg_out[16]
.sym 115603 soc.cpu.latched_stalu
.sym 115604 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 115605 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 115606 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 115607 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 115608 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 115611 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 115612 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 115613 soc.cpu.alu_out_q[16]
.sym 115614 soc.cpu.reg_out[16]
.sym 115615 soc.cpu.latched_stalu
.sym 115616 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115617 soc.cpu.alu_out_q[19]
.sym 115618 soc.cpu.reg_out[19]
.sym 115619 soc.cpu.latched_stalu
.sym 115620 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115623 soc.cpu.alu_out_SB_LUT4_O_15_I2[0]
.sym 115624 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 115627 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 115628 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 115630 soc.cpu.cpuregs_waddr[2]
.sym 115631 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[1]
.sym 115632 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_I2_O[2]
.sym 115633 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 115634 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 115635 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 115636 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 115639 soc.cpu.alu_out_SB_LUT4_O_11_I2[0]
.sym 115640 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 115641 soc.cpu.alu_out_q[19]
.sym 115642 soc.cpu.reg_out[19]
.sym 115643 soc.cpu.latched_stalu
.sym 115644 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 115645 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 115646 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 115647 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 115648 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[3]
.sym 115650 soc.cpu.instr_jal
.sym 115651 soc.cpu.decoded_imm_j[1]
.sym 115652 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_O[2]
.sym 115653 soc.cpu.cpuregs_waddr[3]
.sym 115654 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[1]
.sym 115655 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[2]
.sym 115656 soc.cpu.cpuregs.regs.0.0_RADDR_SB_LUT4_I1_O[3]
.sym 115657 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 115658 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 115659 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 115660 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 115662 soc.cpu.cpuregs.regs.0.0_RADDR[0]
.sym 115663 soc.cpu.cpuregs_waddr[4]
.sym 115664 soc.cpu.cpuregs.wen
.sym 115665 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 115666 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 115667 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 115668 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[3]
.sym 115669 soc.cpu.decoded_imm_j[15]
.sym 115670 soc.cpu.instr_jal
.sym 115671 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115672 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 115673 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115674 soc.cpu.instr_auipc
.sym 115675 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 115676 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 115677 soc.cpu.instr_jal
.sym 115678 soc.cpu.decoded_imm_j[11]
.sym 115679 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 115680 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 115681 soc.cpu.alu_out_q[28]
.sym 115682 soc.cpu.reg_out[28]
.sym 115683 soc.cpu.latched_stalu
.sym 115684 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 115685 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 115686 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 115687 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 115688 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 115691 soc.cpu.alu_out_SB_LUT4_O_3_I2[0]
.sym 115692 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 115693 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 115694 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 115695 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 115696 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[3]
.sym 115701 soc.cpu.alu_out_q[28]
.sym 115702 soc.cpu.reg_out[28]
.sym 115703 soc.cpu.latched_stalu
.sym 115704 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 115705 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 115706 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 115707 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 115708 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 115709 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 115710 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 115711 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 115712 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 115718 soc.cpu.instr_jal
.sym 115719 soc.cpu.decoded_imm_j[2]
.sym 115720 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_2_O[2]
.sym 115722 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 115723 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 115724 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_2_I3[2]
.sym 115725 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 115726 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 115727 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 115728 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 115729 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 115730 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 115731 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 115732 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_O_I3[3]
.sym 115733 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 115734 soc.cpu.cpu_state[1]
.sym 115735 soc.cpu.cpu_state[3]
.sym 115736 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 115742 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 115743 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 115744 soc.cpu.mem_rdata_q[9]
.sym 115745 soc.cpu.cpu_state[3]
.sym 115757 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 115758 soc.cpu.cpu_state[1]
.sym 115759 soc.cpu.cpu_state[3]
.sym 115760 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 115769 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 115770 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 115771 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 115772 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 115874 soc.spimemio.rd_addr[2]
.sym 115879 soc.spimemio.rd_addr[3]
.sym 115880 soc.spimemio.rd_addr[2]
.sym 115883 soc.spimemio.rd_addr[4]
.sym 115884 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 115887 soc.spimemio.rd_addr[5]
.sym 115888 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 115891 soc.spimemio.rd_addr[6]
.sym 115892 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[4]
.sym 115895 soc.spimemio.rd_addr[7]
.sym 115896 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[5]
.sym 115899 soc.spimemio.rd_addr[8]
.sym 115900 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[6]
.sym 115903 soc.spimemio.rd_addr[9]
.sym 115904 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[7]
.sym 115907 soc.spimemio.rd_addr[10]
.sym 115908 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[8]
.sym 115911 soc.spimemio.rd_addr[11]
.sym 115912 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[9]
.sym 115915 soc.spimemio.rd_addr[12]
.sym 115916 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[10]
.sym 115919 soc.spimemio.rd_addr[13]
.sym 115920 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[11]
.sym 115923 soc.spimemio.rd_addr[14]
.sym 115924 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[12]
.sym 115927 soc.spimemio.rd_addr[15]
.sym 115928 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[13]
.sym 115931 soc.spimemio.rd_addr[16]
.sym 115932 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[14]
.sym 115935 soc.spimemio.rd_addr[17]
.sym 115936 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[15]
.sym 115939 soc.spimemio.rd_addr[18]
.sym 115940 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[16]
.sym 115943 soc.spimemio.rd_addr[19]
.sym 115944 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[17]
.sym 115947 soc.spimemio.rd_addr[20]
.sym 115948 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[18]
.sym 115951 soc.spimemio.rd_addr[21]
.sym 115952 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[19]
.sym 115955 soc.spimemio.rd_addr[22]
.sym 115956 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[20]
.sym 115959 soc.spimemio.rd_addr[23]
.sym 115960 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[21]
.sym 115961 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 115962 iomem_addr[4]
.sym 115963 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2]
.sym 115964 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 115965 $PACKER_VCC_NET
.sym 115969 iomem_addr[17]
.sym 115970 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 115971 iomem_addr[21]
.sym 115972 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 115973 soc.spimemio.rd_valid_SB_LUT4_I2_I3[3]
.sym 115974 iomem_addr[13]
.sym 115975 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 115976 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_I3[3]
.sym 115977 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 115978 iomem_addr[22]
.sym 115979 iomem_addr[23]
.sym 115980 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 115981 iomem_addr[18]
.sym 115982 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 115983 iomem_addr[19]
.sym 115984 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 115986 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 115987 iomem_addr[19]
.sym 115988 soc.spimemio.rd_inc
.sym 115990 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 115991 iomem_addr[13]
.sym 115992 soc.spimemio.rd_inc
.sym 115994 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 115995 iomem_addr[23]
.sym 115996 soc.spimemio.rd_inc
.sym 115999 iomem_addr[19]
.sym 116000 soc.spimemio.rd_addr[19]
.sym 116002 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 116003 iomem_addr[17]
.sym 116004 soc.spimemio.rd_inc
.sym 116006 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 116007 iomem_addr[15]
.sym 116008 soc.spimemio.rd_inc
.sym 116021 soc.spimemio.buffer[5]
.sym 116030 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 116031 iomem_addr[18]
.sym 116032 soc.spimemio.rd_inc
.sym 116033 soc.spimemio.buffer[1]
.sym 116037 soc.spimemio.buffer[6]
.sym 116041 soc.spimemio.buffer[4]
.sym 116045 soc.spimem_rdata[5]
.sym 116046 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116047 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 116048 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116049 soc.spimem_rdata[1]
.sym 116050 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116051 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 116052 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116053 soc.spimemio.buffer[0]
.sym 116058 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 116059 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116060 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 116062 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116063 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116064 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 116067 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116068 iomem_rdata[10]
.sym 116069 soc.spimem_rdata[10]
.sym 116070 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116071 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116072 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116073 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 116074 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116075 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 116076 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 116077 soc.spimem_rdata[4]
.sym 116078 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116079 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 116080 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116081 soc.simpleuart.recv_pattern[0]
.sym 116085 soc.simpleuart.recv_pattern[1]
.sym 116089 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[0]
.sym 116090 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[1]
.sym 116091 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I0_O[2]
.sym 116092 flash_clk_SB_LUT4_I0_O[3]
.sym 116094 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116095 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116096 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 116099 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116100 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116101 iomem_wdata[15]
.sym 116105 flash_clk_SB_LUT4_I0_O[0]
.sym 116106 flash_clk_SB_LUT4_I0_O[1]
.sym 116107 flash_clk_SB_LUT4_I0_O[2]
.sym 116108 flash_clk_SB_LUT4_I0_O[3]
.sym 116110 soc.simpleuart.recv_buf_data[1]
.sym 116111 flash_csb_SB_LUT4_I3_I1[0]
.sym 116112 flash_csb_SB_LUT4_I3_I0[1]
.sym 116115 soc.simpleuart.recv_buf_data[5]
.sym 116116 flash_csb_SB_LUT4_I3_I1[0]
.sym 116117 flash_csb_SB_LUT4_I3_I0[0]
.sym 116118 flash_csb_SB_LUT4_I3_I0[1]
.sym 116119 flash_csb_SB_LUT4_I3_I0[2]
.sym 116120 flash_csb$SB_IO_OUT
.sym 116122 soc.simpleuart.recv_buf_data[4]
.sym 116123 flash_csb_SB_LUT4_I3_I1[0]
.sym 116124 flash_csb_SB_LUT4_I3_I0[1]
.sym 116125 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 116126 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 116127 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 116128 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 116130 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116131 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116132 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 116133 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 116134 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 116135 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 116136 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 116137 flash_csb_SB_LUT4_I3_I0[2]
.sym 116138 flash_io3_di
.sym 116139 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 116140 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 116141 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 116142 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_I0[1]
.sym 116143 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_I0[2]
.sym 116144 flash_clk_SB_LUT4_I0_O[3]
.sym 116145 flash_io2_di
.sym 116146 flash_csb_SB_LUT4_I3_I0[2]
.sym 116147 flash_csb_SB_LUT4_I3_O[0]
.sym 116148 soc.simpleuart_reg_div_do[2]
.sym 116149 soc.simpleuart.recv_pattern[5]
.sym 116153 soc.simpleuart.recv_pattern[4]
.sym 116157 flash_io0_di
.sym 116158 flash_csb_SB_LUT4_I3_I0[2]
.sym 116159 flash_csb_SB_LUT4_I3_O[0]
.sym 116160 soc.simpleuart_reg_div_do[0]
.sym 116163 soc.simpleuart.recv_buf_data[3]
.sym 116164 flash_csb_SB_LUT4_I3_I1[0]
.sym 116165 soc.simpleuart.recv_pattern[3]
.sym 116171 flash_csb_SB_LUT4_I3_I1[0]
.sym 116172 flash_csb_SB_LUT4_I3_I0[1]
.sym 116173 soc.cpu.mem_valid_SB_LUT4_I3_O[0]
.sym 116174 soc.cpu.mem_valid_SB_LUT4_I3_O[1]
.sym 116175 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 116176 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 116179 flash_csb_SB_LUT4_I3_I1[0]
.sym 116180 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 116183 flash_csb_SB_LUT4_I3_I0[2]
.sym 116184 soc.spimemio_cfgreg_do[17]
.sym 116185 flash_csb_SB_LUT4_I3_O[0]
.sym 116186 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 116187 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 116188 soc.simpleuart.recv_buf_data[7]
.sym 116189 soc.simpleuart.recv_pattern[7]
.sym 116195 flash_csb_SB_LUT4_I3_O[0]
.sym 116196 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 116198 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116199 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116200 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 116203 flash_csb_SB_LUT4_I3_O[0]
.sym 116204 soc.simpleuart_reg_div_do[17]
.sym 116205 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 116206 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[1]
.sym 116207 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2]
.sym 116208 flash_clk_SB_LUT4_I0_O[3]
.sym 116211 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 116212 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 116213 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 116214 ser_tx_SB_DFFESS_Q_S[0]
.sym 116215 flash_csb_SB_LUT4_I3_I1[0]
.sym 116216 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 116217 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 116218 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 116219 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 116220 flash_clk_SB_LUT4_I0_O[3]
.sym 116221 soc.spimem_rdata[18]
.sym 116222 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116223 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116224 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116226 flash_csb_SB_LUT4_I3_I1[0]
.sym 116227 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 116228 flash_clk_SB_LUT4_I0_O[3]
.sym 116229 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 116230 soc.spimem_rdata[6]
.sym 116231 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116232 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 116233 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 116234 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 116235 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 116236 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 116237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 116238 soc.spimem_rdata[7]
.sym 116239 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 116243 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116244 iomem_rdata[19]
.sym 116246 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 116247 flash_csb_SB_LUT4_I3_I0[2]
.sym 116248 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 116249 gpio[19]
.sym 116253 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[0]
.sym 116254 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[1]
.sym 116255 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[2]
.sym 116256 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I1_O[3]
.sym 116258 iomem_ready_SB_LUT4_I3_I1[6]
.sym 116259 soc.mem_valid
.sym 116260 iomem_ready
.sym 116261 iomem_wdata[17]
.sym 116265 soc.spimem_rdata[2]
.sym 116266 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116267 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 116268 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116269 soc.spimem_rdata[22]
.sym 116270 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116271 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116272 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116273 iomem_wdata[19]
.sym 116277 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116278 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116279 iomem_rdata[15]
.sym 116280 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116281 iomem_wdata[18]
.sym 116287 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116288 iomem_rdata[18]
.sym 116289 gpio[17]
.sym 116293 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 116294 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 116295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 116296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 116299 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116300 iomem_rdata[2]
.sym 116301 gpio[18]
.sym 116305 gpio[15]
.sym 116313 led2$SB_IO_OUT
.sym 116317 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 116318 soc.spimem_rdata[15]
.sym 116319 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 116320 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 116322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 116323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_2_I2[1]
.sym 116324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 116326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 116327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[1]
.sym 116328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 116329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 116330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 116331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 116332 soc.cpu.cpu_state[6]
.sym 116333 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 116337 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116338 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116339 soc.mem_rdata[30]
.sym 116340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 116341 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0[0]
.sym 116342 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 116343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 116344 soc.cpu.cpu_state[6]
.sym 116345 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 116346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 116347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 116348 soc.cpu.cpu_state[6]
.sym 116349 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 116350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 116351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 116352 soc.cpu.cpu_state[6]
.sym 116353 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 116354 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116355 soc.mem_rdata[31]
.sym 116356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 116359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 116360 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116361 soc.mem_rdata[29]
.sym 116362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 116363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[2]
.sym 116364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 116365 soc.mem_rdata[25]
.sym 116366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 116367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2[2]
.sym 116368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[0]
.sym 116369 soc.cpu.pcpi_rs2[22]
.sym 116370 soc.cpu.mem_la_wdata[6]
.sym 116371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 116372 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116373 soc.mem_rdata[17]
.sym 116374 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 116376 soc.cpu.cpu_state[6]
.sym 116377 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 116379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 116380 soc.cpu.cpu_state[6]
.sym 116381 soc.mem_rdata[24]
.sym 116382 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 116384 soc.cpu.cpu_state[6]
.sym 116386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 116387 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 116389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 116390 soc.mem_rdata[20]
.sym 116391 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 116393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 116394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 116395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 116396 soc.mem_rdata[18]
.sym 116398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 116399 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116400 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116401 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 116402 soc.mem_rdata[31]
.sym 116403 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 116405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 116406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 116407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 116408 soc.mem_rdata[23]
.sym 116409 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116410 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 116411 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 116414 soc.cpu.latched_is_lh
.sym 116415 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 116416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[2]
.sym 116417 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 116418 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 116419 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 116420 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 116421 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 116422 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 116423 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 116424 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 116425 soc.mem_rdata[28]
.sym 116426 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 116428 soc.cpu.cpu_state[6]
.sym 116429 soc.mem_rdata[23]
.sym 116430 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 116432 soc.cpu.cpu_state[6]
.sym 116435 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 116436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 116437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 116438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 116439 soc.cpu.cpu_state[6]
.sym 116440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 116443 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 116444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 116445 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 116446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 116447 soc.cpu.cpu_state[6]
.sym 116448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 116449 soc.mem_rdata[29]
.sym 116450 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 116452 soc.cpu.cpu_state[6]
.sym 116453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 116454 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 116455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 116456 soc.mem_rdata[16]
.sym 116457 soc.mem_rdata[16]
.sym 116458 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 116460 soc.cpu.cpu_state[6]
.sym 116463 soc.mem_rdata[22]
.sym 116464 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116467 soc.mem_rdata[21]
.sym 116468 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[0]
.sym 116472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 116473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 116474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 116475 soc.cpu.cpu_state[6]
.sym 116476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 116477 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 116478 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 116479 soc.cpu.cpu_state[6]
.sym 116480 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 116481 soc.cpu.pcpi_rs2[12]
.sym 116482 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 116484 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 116485 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 116486 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 116487 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 116488 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 116489 soc.cpu.alu_out_q[1]
.sym 116490 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[1]
.sym 116491 soc.cpu.latched_stalu
.sym 116492 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 116493 soc.cpu.alu_out_q[1]
.sym 116494 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[1]
.sym 116495 soc.cpu.latched_stalu
.sym 116496 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 116499 soc.cpu.latched_is_lh
.sym 116500 soc.cpu.latched_is_lb
.sym 116502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 116503 soc.cpu.pcpi_rs2[12]
.sym 116504 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[3]
.sym 116505 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 116506 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[1]
.sym 116507 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 116508 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[3]
.sym 116509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 116510 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116511 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I3[2]
.sym 116512 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[3]
.sym 116513 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 116514 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 116516 soc.cpu.mem_la_wdata[6]
.sym 116517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 116518 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116519 soc.cpu.alu_out_SB_LUT4_O_14_I1[2]
.sym 116520 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 116521 soc.mem_rdata[30]
.sym 116522 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 116524 soc.cpu.cpu_state[6]
.sym 116525 soc.mem_rdata[25]
.sym 116526 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 116528 soc.cpu.cpu_state[6]
.sym 116530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 116531 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 116532 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 116533 soc.mem_rdata[20]
.sym 116534 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 116536 soc.cpu.cpu_state[6]
.sym 116537 soc.cpu.latched_is_lb
.sym 116538 soc.cpu.latched_is_lh
.sym 116539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 116540 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116541 soc.mem_rdata[19]
.sym 116542 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 116544 soc.cpu.cpu_state[6]
.sym 116545 soc.cpu.alu_out_q[20]
.sym 116546 soc.cpu.reg_out[20]
.sym 116547 soc.cpu.latched_stalu
.sym 116548 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 116549 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 116550 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116551 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 116552 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 116554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 116555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 116556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 116557 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 116558 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 116559 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 116560 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[3]
.sym 116562 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_11_I3[1]
.sym 116563 soc.cpu.reg_out[20]
.sym 116564 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 116565 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 116566 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 116567 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 116568 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 116569 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 116570 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 116571 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116572 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 116573 soc.cpu.alu_out_q[20]
.sym 116574 soc.cpu.reg_out[20]
.sym 116575 soc.cpu.latched_stalu
.sym 116576 soc.cpu.irq_state_SB_DFFESR_Q_1_D[0]
.sym 116578 soc.cpu.cpuregs_raddr2[2]
.sym 116579 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 116580 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116581 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 116585 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 116590 soc.cpu.cpuregs_raddr2[4]
.sym 116591 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 116592 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116594 soc.cpu.decoded_imm_j[20]
.sym 116595 soc.cpu.instr_jal
.sym 116596 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 116597 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 116598 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 116599 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 116600 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 116601 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 116602 soc.cpu.cpuregs_waddr[0]
.sym 116603 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 116604 soc.cpu.cpuregs_waddr[1]
.sym 116605 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 116606 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 116607 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 116608 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 116613 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 116614 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 116615 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 116616 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[3]
.sym 116617 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[0]
.sym 116618 soc.cpu.cpuregs_waddr[2]
.sym 116619 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[2]
.sym 116620 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I2_O[3]
.sym 116622 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 116623 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 116624 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_3_I3[2]
.sym 116630 soc.cpu.cpuregs_raddr2[3]
.sym 116631 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 116632 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116634 soc.cpu.instr_auipc
.sym 116635 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 116636 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 116637 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 116638 soc.cpu.instr_or_SB_LUT4_I2_O[1]
.sym 116639 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 116640 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I3[2]
.sym 116641 soc.cpu.decoded_imm_j[16]
.sym 116642 soc.cpu.instr_jal
.sym 116643 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 116644 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_15_I3[3]
.sym 116645 soc.cpu.decoded_imm_j[18]
.sym 116646 soc.cpu.instr_jal
.sym 116647 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 116648 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 116649 soc.cpu.instr_jal
.sym 116650 soc.cpu.decoded_imm_j[4]
.sym 116651 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 116652 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 116653 soc.cpu.instr_jal
.sym 116654 soc.cpu.decoded_imm_j[3]
.sym 116655 soc.cpu.instr_jalr_SB_LUT4_I1_O[2]
.sym 116656 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 116657 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 116658 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 116659 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 116660 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[3]
.sym 116661 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 116662 soc.cpu.instr_auipc
.sym 116663 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 116664 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 116665 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 116666 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 116667 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 116668 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 116670 soc.cpu.instr_jalr_SB_LUT4_I1_O[1]
.sym 116671 soc.cpu.instr_jalr_SB_LUT4_I1_O[0]
.sym 116672 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 116674 soc.cpu.mem_rdata_q[9]
.sym 116675 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 116676 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 116677 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 116678 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 116679 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 116680 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 116681 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 116682 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 116683 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 116684 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 116686 soc.cpu.instr_jalr
.sym 116687 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116688 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 116690 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116691 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 116692 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116694 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 116695 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 116696 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 116697 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 116698 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 116699 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 116700 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 116701 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 116702 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 116703 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116704 soc.cpu.instr_lw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 116710 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116711 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 116712 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 116713 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 116714 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 116715 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 116716 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 116721 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 116722 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 116723 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 116724 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 116730 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 116732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 116733 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 116734 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 116735 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116736 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 116833 iomem_addr[13]
.sym 116834 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 116835 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 116836 iomem_addr[21]
.sym 116841 soc.spimemio.rd_inc
.sym 116849 iomem_addr[15]
.sym 116850 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 116851 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 116852 iomem_addr[23]
.sym 116858 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116859 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116860 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 116865 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 116866 iomem_addr[14]
.sym 116867 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 116868 iomem_addr[12]
.sym 116869 $PACKER_VCC_NET
.sym 116873 iomem_addr[22]
.sym 116874 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 116875 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 116876 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 116879 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 116880 iomem_addr[6]
.sym 116881 iomem_addr[12]
.sym 116882 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 116883 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 116884 iomem_addr[20]
.sym 116885 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 116886 iomem_addr[14]
.sym 116887 soc.spimemio_cfgreg_do[21]
.sym 116888 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 116889 iomem_addr[14]
.sym 116890 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 116891 iomem_addr[11]
.sym 116892 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 116893 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 116894 iomem_addr[10]
.sym 116895 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 116896 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 116899 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116900 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 116902 iomem_addr[9]
.sym 116903 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 116904 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 116906 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 116907 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116908 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 116909 iomem_addr[15]
.sym 116910 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 116911 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O[2]
.sym 116912 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O[3]
.sym 116913 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 116914 iomem_addr[4]
.sym 116915 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 116916 soc.spimemio.rd_valid_SB_LUT4_I2_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 116918 soc.spimemio.state[7]
.sym 116919 soc.spimemio.state[10]
.sym 116920 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 116923 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116924 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 116925 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 116926 iomem_addr[20]
.sym 116927 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[2]
.sym 116928 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 116929 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 116930 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 116931 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 116932 soc.spimemio.rd_valid
.sym 116933 soc.spimemio.dout_data[0]
.sym 116937 soc.spimemio.dout_data[3]
.sym 116945 iomem_addr[22]
.sym 116946 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 116947 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 116948 iomem_addr[20]
.sym 116949 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[0]
.sym 116950 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[1]
.sym 116951 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 116952 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 116953 soc.spimemio.dout_data[7]
.sym 116957 soc.spimemio.dout_data[5]
.sym 116961 soc.spimemio.dout_data[3]
.sym 116965 soc.spimemio.dout_data[0]
.sym 116975 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 116976 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 116977 soc.spimemio.dout_data[7]
.sym 116981 soc.spimemio.dout_data[4]
.sym 116985 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 116986 soc.spimemio_cfgreg_do[18]
.sym 116987 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 116988 iomem_addr[18]
.sym 116991 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 116992 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 116999 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117000 iomem_rdata[8]
.sym 117001 iomem_wdata[8]
.sym 117007 flash_csb_SB_LUT4_I3_I0[2]
.sym 117008 flash_io2_oe
.sym 117010 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117011 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117012 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 117013 soc.spimem_rdata[8]
.sym 117014 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117015 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117016 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117017 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 117018 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117019 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 117020 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 117021 iomem_wdata[9]
.sym 117025 soc.simpleuart.recv_pattern[2]
.sym 117029 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 117030 flash_io2_oe_SB_LUT4_I3_O[1]
.sym 117031 flash_io2_oe_SB_LUT4_I3_O[2]
.sym 117032 flash_clk_SB_LUT4_I0_O[3]
.sym 117033 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 117034 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 117035 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 117036 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 117037 soc.simpleuart.recv_pattern[1]
.sym 117041 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 117042 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117043 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 117044 flash_io2_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 117047 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117048 iomem_rdata[5]
.sym 117049 flash_csb_SB_LUT4_I3_O[0]
.sym 117050 flash_csb_SB_LUT4_I3_O[1]
.sym 117051 flash_csb_SB_LUT4_I3_O[2]
.sym 117052 flash_clk_SB_LUT4_I0_O[3]
.sym 117053 soc.simpleuart.recv_pattern[3]
.sym 117059 flash_csb_SB_LUT4_I3_I0[2]
.sym 117060 soc.spimemio_cfgreg_do[18]
.sym 117061 soc.spimem_rdata[9]
.sym 117062 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117063 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117064 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117065 soc.spimemio.buffer[11]
.sym 117069 flash_clk$SB_IO_OUT
.sym 117070 flash_csb_SB_LUT4_I3_I0[2]
.sym 117071 flash_csb_SB_LUT4_I3_O[0]
.sym 117072 soc.simpleuart_reg_div_do[4]
.sym 117073 flash_io1_di
.sym 117074 flash_csb_SB_LUT4_I3_I0[2]
.sym 117075 flash_csb_SB_LUT4_I3_O[0]
.sym 117076 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 117077 soc.spimem_rdata[11]
.sym 117078 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117079 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117080 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117083 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117084 iomem_rdata[9]
.sym 117085 soc.spimemio.buffer[2]
.sym 117091 flash_csb_SB_LUT4_I3_O[0]
.sym 117092 soc.simpleuart_reg_div_do[18]
.sym 117093 soc.simpleuart.recv_pattern[5]
.sym 117097 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 117098 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117099 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 117100 flash_io1_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 117101 soc.simpleuart.recv_pattern[7]
.sym 117105 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 117106 flash_io1_oe_SB_LUT4_I3_O[1]
.sym 117107 flash_io1_oe_SB_LUT4_I3_O[2]
.sym 117108 flash_clk_SB_LUT4_I0_O[3]
.sym 117111 flash_csb_SB_LUT4_I3_O[0]
.sym 117112 soc.simpleuart_reg_div_do[9]
.sym 117113 soc.simpleuart.recv_pattern[4]
.sym 117117 soc.simpleuart.recv_pattern[6]
.sym 117121 soc.spimemio.buffer[15]
.sym 117125 soc.spimemio.buffer[18]
.sym 117129 soc.spimemio.buffer[7]
.sym 117133 soc.spimemio_cfgreg_do[16]
.sym 117134 flash_csb_SB_LUT4_I3_I0[2]
.sym 117135 flash_csb_SB_LUT4_I3_O[0]
.sym 117136 soc.simpleuart_reg_div_do[16]
.sym 117139 flash_csb_SB_LUT4_I3_O[0]
.sym 117140 soc.simpleuart_reg_div_do[19]
.sym 117143 flash_csb_SB_LUT4_I3_I0[2]
.sym 117144 soc.spimemio_cfgreg_do[19]
.sym 117145 soc.spimemio.dout_data[3]
.sym 117151 flash_csb_SB_LUT4_I3_I0[2]
.sym 117152 soc.spimemio_cfgreg_do[21]
.sym 117153 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 117154 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[1]
.sym 117155 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[2]
.sym 117156 flash_clk_SB_LUT4_I0_O[3]
.sym 117157 iomem_wdata[16]
.sym 117162 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117163 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117164 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_3_I3[2]
.sym 117167 flash_csb_SB_LUT4_I3_O[0]
.sym 117168 soc.simpleuart_reg_div_do[21]
.sym 117171 flash_csb_SB_LUT4_I3_O[0]
.sym 117172 soc.simpleuart_reg_div_do[28]
.sym 117173 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 117174 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 117175 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 117176 flash_clk_SB_LUT4_I0_O[3]
.sym 117177 flash_io1_oe_SB_LUT4_I3_O[0]
.sym 117178 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 117179 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 117180 flash_clk_SB_LUT4_I0_O[3]
.sym 117181 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 117182 soc.spimemio.config_qspi_SB_LUT4_I3_O[1]
.sym 117183 soc.spimemio.config_qspi_SB_LUT4_I3_O[2]
.sym 117184 flash_clk_SB_LUT4_I0_O[3]
.sym 117185 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[0]
.sym 117186 soc.spimem_rdata[12]
.sym 117187 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117188 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 117189 soc.spimemio.buffer[12]
.sym 117193 soc.spimem_rdata[19]
.sym 117194 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117195 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117196 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117197 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 117198 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 117199 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 117200 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 117202 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117203 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117204 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_3_I3[2]
.sym 117205 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 117206 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 117207 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 117208 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 117211 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117212 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 117213 soc.spimem_rdata[17]
.sym 117214 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117215 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117216 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117217 soc.spimem_rdata[21]
.sym 117218 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117219 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117220 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117221 soc.spimem_rdata[31]
.sym 117222 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117223 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117224 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117225 soc.spimemio.dout_data[7]
.sym 117229 soc.spimemio.buffer[22]
.sym 117233 soc.spimem_rdata[27]
.sym 117234 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117235 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 117236 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117238 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117239 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117240 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_3_I3[2]
.sym 117242 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117243 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117244 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_3_I3[2]
.sym 117246 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 117247 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 117248 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 117249 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 117250 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 117251 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 117252 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 117255 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117256 iomem_rdata[21]
.sym 117259 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117260 iomem_rdata[27]
.sym 117261 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 117262 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 117263 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 117264 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 117265 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 117269 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117270 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117271 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 117272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117275 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117276 iomem_rdata[22]
.sym 117279 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 117280 iomem_rdata[17]
.sym 117281 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 117282 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 117283 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 117284 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 117285 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 117286 iomem_wstrb[1]
.sym 117287 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 117288 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 117293 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 117294 iomem_wstrb[0]
.sym 117295 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 117296 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 117297 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 117298 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117299 soc.mem_rdata[24]
.sym 117300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 117301 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 117302 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117303 soc.mem_rdata[26]
.sym 117304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 117305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 117306 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117307 soc.mem_rdata[27]
.sym 117308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 117311 soc.cpu.mem_la_read
.sym 117312 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 117314 soc.mem_rdata[28]
.sym 117315 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117319 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 117320 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117321 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I3[2]
.sym 117322 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 117323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117324 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 117325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2[1]
.sym 117326 soc.mem_rdata[28]
.sym 117327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 117328 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 117332 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117335 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117336 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 117338 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117339 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117340 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117341 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 117342 soc.mem_rdata[26]
.sym 117343 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117345 soc.cpu.mem_la_read
.sym 117346 soc.cpu.mem_do_rdata
.sym 117347 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 117348 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 117351 soc.cpu.clear_prefetched_high_word
.sym 117352 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 117353 soc.cpu.clear_prefetched_high_word
.sym 117362 soc.cpu.clear_prefetched_high_word_q
.sym 117363 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 117364 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 117366 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117367 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117368 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117369 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 117370 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 117371 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 117372 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 117375 soc.cpu.mem_do_rdata
.sym 117376 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 117378 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 117379 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 117380 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117381 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 117382 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 117383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117384 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 117385 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 117386 soc.mem_rdata[22]
.sym 117387 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 117389 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 117390 soc.mem_rdata[25]
.sym 117391 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 117394 soc.mem_rdata[19]
.sym 117395 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 117397 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 117398 soc.mem_rdata[30]
.sym 117399 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117401 soc.cpu.latched_store_SB_LUT4_I2_O_SB_LUT4_I1_30_I3[1]
.sym 117402 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[1]
.sym 117403 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 117404 soc.cpu.mem_la_secondword_SB_LUT4_I3_O[3]
.sym 117405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 117406 soc.mem_rdata[27]
.sym 117407 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117409 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]
.sym 117411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 117412 soc.cpu.cpu_state[6]
.sym 117413 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117415 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 117416 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 117418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 117419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 117420 soc.mem_rdata[21]
.sym 117421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 117422 soc.mem_rdata[29]
.sym 117423 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[0]
.sym 117428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I2[1]
.sym 117429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 117430 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 117431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 117432 soc.mem_rdata[17]
.sym 117435 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 117436 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117437 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117438 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 117439 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 117440 soc.cpu.cpu_state[6]
.sym 117443 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117444 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117447 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117448 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117449 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 117450 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 117451 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117452 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 117453 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[1]
.sym 117454 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 117455 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 117456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117457 soc.mem_rdata[24]
.sym 117458 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117459 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 117460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117463 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 117464 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117465 soc.cpu.cpu_state[0]
.sym 117471 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117472 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117489 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 117490 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 117491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117492 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_O_I3[2]
.sym 117494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117495 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 117496 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 117501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 117502 soc.cpu.instr_lw_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 117503 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 117504 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 117507 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 117508 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 117511 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117512 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 117513 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 117514 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 117515 soc.cpu.cpuregs_raddr2[0]
.sym 117516 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 117517 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 117523 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 117524 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 117525 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117526 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117527 soc.cpu.cpuregs_raddr2[1]
.sym 117528 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 117530 soc.cpu.cpuregs_raddr1[0]
.sym 117531 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 117532 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 117535 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117536 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117538 soc.cpu.cpuregs_raddr1[0]
.sym 117539 soc.cpu.cpuregs_raddr1[1]
.sym 117540 soc.cpu.cpuregs.regs.1.0_RDATA_10_SB_LUT4_O_I3[2]
.sym 117543 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 117544 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 117546 soc.cpu.instr_auipc
.sym 117547 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 117548 soc.cpu.mem_rdata_q[19]
.sym 117549 soc.cpu.decoded_imm_j[19]
.sym 117550 soc.cpu.instr_jal
.sym 117551 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 117552 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 117554 soc.cpu.cpuregs_raddr1[2]
.sym 117555 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 117556 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 117557 soc.cpu.decoded_imm_j[17]
.sym 117558 soc.cpu.instr_jal
.sym 117559 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 117560 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 117562 soc.cpu.cpuregs_raddr1[2]
.sym 117563 soc.cpu.cpuregs_raddr1[3]
.sym 117564 soc.cpu.cpuregs_raddr1[4]
.sym 117566 soc.cpu.cpuregs_raddr1[3]
.sym 117567 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 117568 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 117569 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 117570 soc.cpu.cpuregs_raddr1[0]
.sym 117571 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 117572 soc.cpu.cpuregs_waddr[0]
.sym 117573 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[0]
.sym 117574 soc.cpu.cpuregs_waddr[1]
.sym 117575 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[2]
.sym 117576 soc.cpu.cpuregs.regs.1.0_RADDR_SB_LUT4_I1_O[3]
.sym 117577 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[0]
.sym 117581 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 117582 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 117583 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 117584 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 117586 soc.cpu.cpuregs.regs.1.0_RADDR[0]
.sym 117587 soc.cpu.cpuregs_waddr[4]
.sym 117588 soc.cpu.cpuregs.wen
.sym 117589 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 117593 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 117597 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[0]
.sym 117598 soc.cpu.cpuregs_raddr1[3]
.sym 117599 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 117600 soc.cpu.cpuregs_waddr[3]
.sym 117602 soc.cpu.instr_auipc
.sym 117603 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 117604 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 117605 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117606 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 117607 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 117608 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 117610 soc.cpu.instr_auipc
.sym 117611 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 117612 soc.cpu.mem_rdata_q[18]
.sym 117614 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 117615 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 117616 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 117618 soc.cpu.mem_rdata_q[17]
.sym 117619 soc.cpu.mem_rdata_q[18]
.sym 117620 soc.cpu.mem_rdata_q[19]
.sym 117621 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117630 soc.cpu.instr_auipc
.sym 117631 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 117632 soc.cpu.mem_rdata_q[17]
.sym 117634 soc.cpu.cpu_state[3]
.sym 117635 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 117636 soc.cpu.decoded_rd[4]
.sym 117637 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 117638 soc.cpu.decoded_rd[0]
.sym 117639 soc.cpu.cpu_state[3]
.sym 117640 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 117646 soc.cpu.cpu_state[3]
.sym 117647 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 117648 soc.cpu.decoded_rd[3]
.sym 117649 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 117650 soc.cpu.decoded_rd[1]
.sym 117651 soc.cpu.cpu_state[3]
.sym 117652 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 117653 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 117654 soc.cpu.decoded_rd[2]
.sym 117655 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 117656 soc.cpu.cpu_state[3]
.sym 117661 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 117662 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 117663 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117664 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 117793 iomem_addr[8]
.sym 117794 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 117795 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 117796 iomem_addr[16]
.sym 117797 iomem_addr[11]
.sym 117798 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 117799 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 117800 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 117801 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 117802 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 117803 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 117804 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 117805 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117806 iomem_addr[7]
.sym 117807 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117808 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117809 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 117810 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 117811 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 117812 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 117813 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117814 iomem_addr[5]
.sym 117815 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117816 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117819 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 117820 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 117821 iomem_addr[6]
.sym 117822 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117823 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117824 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 117826 soc.spimemio_cfgreg_do[21]
.sym 117827 soc.spimemio_cfgreg_do[22]
.sym 117828 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117830 iomem_addr[19]
.sym 117831 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 117832 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 117833 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117834 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 117835 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117836 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 117837 soc.spimemio_cfgreg_do[21]
.sym 117838 soc.spimemio_cfgreg_do[22]
.sym 117839 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117840 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 117842 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117843 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117844 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 117847 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 117848 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 117849 iomem_addr[4]
.sym 117850 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117851 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117852 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 117853 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117854 soc.spimemio_cfgreg_do[16]
.sym 117855 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117856 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 117857 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117858 iomem_addr[2]
.sym 117859 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117860 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117863 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 117864 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117865 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117866 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117867 soc.spimemio_cfgreg_do[17]
.sym 117868 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3[3]
.sym 117870 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 117871 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[1]
.sym 117872 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2[2]
.sym 117875 soc.spimemio_cfgreg_do[20]
.sym 117876 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 117877 iomem_addr[9]
.sym 117878 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 117879 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 117880 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]
.sym 117881 iomem_addr[10]
.sym 117882 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 117883 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[2]
.sym 117884 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[3]
.sym 117886 soc.spimemio_cfgreg_do[20]
.sym 117887 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117888 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117890 soc.spimemio_cfgreg_do[20]
.sym 117891 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 117892 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 117894 soc.spimemio.dout_tag[1]
.sym 117895 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 117896 soc.spimemio.dout_tag[2]
.sym 117899 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 117900 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 117902 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 117903 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117904 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 117905 soc.spimemio.xfer.xfer_tag[1]
.sym 117911 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 117912 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 117913 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 117914 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 117915 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 117916 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117917 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 117918 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117919 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 117920 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117921 soc.spimemio.buffer[10]
.sym 117925 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117926 soc.spimemio_cfgreg_do[22]
.sym 117927 soc.spimemio_cfgreg_do[21]
.sym 117928 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 117929 soc.spimemio.buffer[8]
.sym 117933 iomem_addr[17]
.sym 117934 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 117935 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 117936 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 117937 soc.spimemio.buffer[9]
.sym 117941 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117942 soc.spimemio.dout_tag[2]
.sym 117943 soc.spimemio.dout_tag[1]
.sym 117944 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 117945 soc.spimemio.buffer[3]
.sym 117949 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 117950 soc.spimemio.dout_tag[1]
.sym 117951 soc.spimemio.dout_tag[2]
.sym 117952 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 117957 soc.spimemio.dout_data[1]
.sym 117961 soc.spimemio.dout_data[6]
.sym 117969 soc.spimemio.dout_data[4]
.sym 117973 soc.spimemio.dout_data[2]
.sym 117977 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 117978 flash_io0_oe_SB_LUT4_I3_O[1]
.sym 117979 flash_io0_oe_SB_LUT4_I3_O[2]
.sym 117980 flash_clk_SB_LUT4_I0_O[3]
.sym 117983 flash_csb_SB_LUT4_I3_I0[2]
.sym 117984 flash_io0_oe
.sym 117987 flash_csb_SB_LUT4_I3_O[0]
.sym 117988 soc.simpleuart_reg_div_do[10]
.sym 117989 gpio[11]
.sym 117995 flash_csb_SB_LUT4_I3_O[0]
.sym 117996 soc.simpleuart_reg_div_do[8]
.sym 117997 gpio[5]
.sym 118001 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 118002 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 118003 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 118004 flash_io3_oe_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 118005 gpio[8]
.sym 118009 gpio[9]
.sym 118015 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 118016 iomem_rdata[11]
.sym 118018 soc.simpleuart.send_divcnt[0]
.sym 118023 soc.simpleuart.send_divcnt[1]
.sym 118027 soc.simpleuart.send_divcnt[2]
.sym 118028 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 118031 soc.simpleuart.send_divcnt[3]
.sym 118032 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 118035 soc.simpleuart.send_divcnt[4]
.sym 118036 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 118039 soc.simpleuart.send_divcnt[5]
.sym 118040 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 118043 soc.simpleuart.send_divcnt[6]
.sym 118044 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 118047 soc.simpleuart.send_divcnt[7]
.sym 118048 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 118051 soc.simpleuart.send_divcnt[8]
.sym 118052 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 118055 soc.simpleuart.send_divcnt[9]
.sym 118056 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 118059 soc.simpleuart.send_divcnt[10]
.sym 118060 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 118063 soc.simpleuart.send_divcnt[11]
.sym 118064 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 118067 soc.simpleuart.send_divcnt[12]
.sym 118068 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 118071 soc.simpleuart.send_divcnt[13]
.sym 118072 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 118075 soc.simpleuart.send_divcnt[14]
.sym 118076 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 118079 soc.simpleuart.send_divcnt[15]
.sym 118080 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 118083 soc.simpleuart.send_divcnt[16]
.sym 118084 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 118087 soc.simpleuart.send_divcnt[17]
.sym 118088 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 118091 soc.simpleuart.send_divcnt[18]
.sym 118092 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 118095 soc.simpleuart.send_divcnt[19]
.sym 118096 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 118099 soc.simpleuart.send_divcnt[20]
.sym 118100 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 118103 soc.simpleuart.send_divcnt[21]
.sym 118104 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 118107 soc.simpleuart.send_divcnt[22]
.sym 118108 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 118111 soc.simpleuart.send_divcnt[23]
.sym 118112 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 118115 soc.simpleuart.send_divcnt[24]
.sym 118116 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 118119 soc.simpleuart.send_divcnt[25]
.sym 118120 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 118123 soc.simpleuart.send_divcnt[26]
.sym 118124 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 118127 soc.simpleuart.send_divcnt[27]
.sym 118128 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 118131 soc.simpleuart.send_divcnt[28]
.sym 118132 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 118135 soc.simpleuart.send_divcnt[29]
.sym 118136 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 118139 soc.simpleuart.send_divcnt[30]
.sym 118140 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 118143 soc.simpleuart.send_divcnt[31]
.sym 118144 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 118145 soc.spimemio.buffer[19]
.sym 118149 soc.spimemio.dout_data[4]
.sym 118154 flash_csb_SB_LUT4_I3_I0[2]
.sym 118155 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 118156 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 118157 soc.spimemio.buffer[16]
.sym 118161 soc.spimemio.buffer[21]
.sym 118165 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]
.sym 118166 soc.spimem_rdata[16]
.sym 118167 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 118168 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 118169 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 118170 soc.spimem_rdata[28]
.sym 118171 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 118172 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 118173 soc.spimemio.buffer[17]
.sym 118177 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 118178 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 118179 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 118180 flash_clk_SB_LUT4_I0_O[3]
.sym 118183 flash_csb_SB_LUT4_I3_O[0]
.sym 118184 soc.simpleuart_reg_div_do[22]
.sym 118185 flash_csb_SB_LUT4_I3_O[0]
.sym 118186 soc.simpleuart_reg_div_do[27]
.sym 118187 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 118188 flash_clk_SB_LUT4_I0_O[3]
.sym 118191 flash_csb_SB_LUT4_I3_I0[2]
.sym 118192 soc.spimemio_cfgreg_do[22]
.sym 118197 iomem_wdata[13]
.sym 118201 iomem_wdata[15]
.sym 118215 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 118216 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 118217 iomem_wstrb[3]
.sym 118218 iomem_wstrb[0]
.sym 118219 iomem_wstrb[1]
.sym 118220 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 118221 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 118222 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 118223 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 118224 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 118229 soc.cpu.mem_la_read_SB_LUT4_I2_O[0]
.sym 118230 iomem_wstrb[3]
.sym 118231 soc.cpu.mem_la_read_SB_LUT4_I2_O[2]
.sym 118232 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 118235 soc.cpu.trap_SB_LUT4_I2_I3[0]
.sym 118236 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 118238 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 118239 iomem_wstrb[1]
.sym 118240 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 118245 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 118251 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 118252 soc.mem_valid
.sym 118257 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 118270 soc.cpu.mem_la_firstword_reg
.sym 118271 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118272 soc.cpu.last_mem_valid
.sym 118282 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 118283 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 118284 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 118292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 118295 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 118296 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 118305 soc.cpu.mem_do_rdata
.sym 118306 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 118307 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 118308 soc.cpu.mem_la_read
.sym 118309 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D[1]
.sym 118315 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118316 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 118317 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 118318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 118319 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118320 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118321 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 118322 soc.mem_rdata[23]
.sym 118323 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118324 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 118326 soc.cpu.clear_prefetched_high_word
.sym 118327 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118328 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 118329 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 118331 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118332 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118333 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 118335 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118336 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118337 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 118338 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 118339 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118340 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118342 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0_SB_LUT4_I2_I1[0]
.sym 118343 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[0]
.sym 118344 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118345 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 118346 soc.mem_rdata[27]
.sym 118347 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118348 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118350 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 118351 soc.mem_rdata[20]
.sym 118352 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118354 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 118355 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118356 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118358 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 118359 soc.mem_rdata[22]
.sym 118360 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118361 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 118362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 118363 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118364 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118365 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 118366 soc.mem_rdata[22]
.sym 118367 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118368 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118370 soc.cpu.mem_rdata_q[19]
.sym 118371 soc.mem_rdata[19]
.sym 118372 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118373 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 118374 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 118375 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118376 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118377 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 118378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118379 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118380 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118381 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 118382 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 118383 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118384 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118385 soc.cpu.mem_rdata_q[17]
.sym 118386 soc.mem_rdata[17]
.sym 118387 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118388 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118389 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 118390 soc.mem_rdata[21]
.sym 118391 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118392 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118393 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 118394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118395 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118396 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118397 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 118398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 118399 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118400 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118401 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118405 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 118406 soc.mem_rdata[27]
.sym 118407 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118408 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 118410 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 118411 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 118412 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118414 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 118415 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 118416 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118417 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 118418 soc.mem_rdata[24]
.sym 118419 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118420 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 118422 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 118423 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118424 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118426 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 118427 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 118428 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118430 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 118431 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 118432 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 118435 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118436 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 118438 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 118439 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 118440 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118443 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118444 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 118447 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118448 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 118450 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118451 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118452 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 118455 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118456 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3[1]
.sym 118458 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 118459 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 118460 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118463 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118464 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 118465 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 118466 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118467 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118468 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 118471 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 118472 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 118475 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 118476 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 118479 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 118480 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
.sym 118482 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 118483 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118484 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118487 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 118488 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 118489 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118490 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118491 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118492 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 118493 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 118494 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118495 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 118496 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118497 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 118498 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 118499 soc.cpu.cpuregs_raddr1[1]
.sym 118500 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 118502 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 118503 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 118504 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 118507 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 118508 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 118511 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 118512 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 118513 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 118514 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 118515 soc.cpu.cpuregs_raddr1[4]
.sym 118516 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 118517 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 118518 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118519 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 118520 soc.cpu.mem_rdata_latched[2]
.sym 118521 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 118527 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 118528 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 118531 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118532 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 118535 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118536 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118537 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 118538 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 118539 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 118540 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 118543 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 118544 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 118546 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118547 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118548 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118549 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118550 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 118551 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118552 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 118553 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 118554 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 118555 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 118556 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 118557 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 118558 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118559 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 118560 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 118562 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 118563 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 118564 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 118567 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118568 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 118569 soc.cpu.mem_rdata_latched[2]
.sym 118575 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118576 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 118577 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 118578 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118579 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 118580 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 118581 soc.cpu.mem_rdata_latched[1]
.sym 118585 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 118586 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 118587 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118588 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118589 soc.cpu.mem_rdata_q[19]
.sym 118590 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3[1]
.sym 118591 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 118592 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 118593 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 118594 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 118595 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 118596 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 118597 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 118598 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 118599 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 118600 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 118602 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 118603 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 118604 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 118605 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118606 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118607 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 118608 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 118611 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118612 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 118615 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 118616 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118619 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 118620 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 118621 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118622 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 118623 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 118624 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118625 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 118633 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118637 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 118649 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118755 soc.spimemio.rd_valid_SB_LUT4_I3_I2[1]
.sym 118756 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 118758 soc.spimemio.rd_valid_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]
.sym 118759 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 118760 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118762 soc.spimemio.rd_wait
.sym 118763 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 118764 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 118766 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 118767 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 118768 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 118770 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 118771 soc.spimemio.state[5]
.sym 118772 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_5_I2[1]
.sym 118774 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 118775 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 118776 soc.spimemio.rd_wait_SB_LUT4_I1_O[2]
.sym 118778 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 118779 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 118780 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 118783 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118784 soc.spimemio.softreset_SB_LUT4_I2_O[1]
.sym 118785 soc.spimemio.softreset_SB_LUT4_I2_O[1]
.sym 118786 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 118787 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 118788 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118791 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 118792 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 118793 soc.spimemio.din_ddr
.sym 118794 soc.spimemio_cfgreg_do[22]
.sym 118795 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 118796 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 118797 soc.spimemio.din_qspi
.sym 118798 soc.spimemio_cfgreg_do[21]
.sym 118799 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 118800 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 118801 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 118802 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118803 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 118804 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 118807 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 118808 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 118810 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 118811 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 118812 soc.spimemio.rd_wait
.sym 118813 soc.spimemio_cfgreg_do[21]
.sym 118814 soc.spimemio_cfgreg_do[22]
.sym 118815 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 118816 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 118818 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 118819 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 118820 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 118821 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118822 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 118823 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 118824 soc.spimemio.state[10]
.sym 118825 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 118826 soc.spimemio.state[8]
.sym 118827 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118828 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118829 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 118830 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118831 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 118832 soc.spimemio.state[7]
.sym 118833 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 118834 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 118835 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 118836 soc.spimemio.state[7]
.sym 118838 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 118839 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118840 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118841 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 118842 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 118843 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 118844 soc.spimemio.state[10]
.sym 118847 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118848 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118851 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118852 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 118853 soc.spimemio.din_data[0]
.sym 118857 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 118858 soc.spimemio_cfgreg_do[19]
.sym 118859 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 118860 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118863 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 118864 soc.spimemio.dout_tag[0]
.sym 118867 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 118868 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118869 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 118870 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 118871 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118872 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118875 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 118876 iomem_addr[3]
.sym 118879 soc.spimemio.dout_tag[0]
.sym 118880 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 118885 iomem_wdata[19]
.sym 118889 iomem_wdata[20]
.sym 118901 soc.spimemio.rd_inc_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 118902 soc.spimemio.dout_tag[2]
.sym 118903 soc.spimemio.dout_tag[1]
.sym 118904 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 118906 soc.spimemio_cfgreg_do[21]
.sym 118907 soc.spimemio_cfgreg_do[22]
.sym 118908 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 118914 flash_csb_SB_LUT4_I3_I0[2]
.sym 118915 iomem_wstrb[1]
.sym 118916 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 118923 soc.simpleuart.send_divcnt[1]
.sym 118924 soc.simpleuart.send_divcnt[0]
.sym 118941 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 118949 soc.spimemio.dout_data[2]
.sym 118955 flash_csb_SB_LUT4_I3_O[0]
.sym 118956 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 118957 soc.spimemio.dout_data[3]
.sym 118961 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 118962 flash_io3_oe_SB_LUT4_I3_O[1]
.sym 118963 flash_io3_oe_SB_LUT4_I3_O[2]
.sym 118964 flash_clk_SB_LUT4_I0_O[3]
.sym 118967 flash_csb_SB_LUT4_I3_I0[2]
.sym 118968 flash_io3_oe
.sym 118973 soc.spimemio.dout_data[1]
.sym 118978 soc.simpleuart_reg_div_do[0]
.sym 118979 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 118980 soc.simpleuart.send_divcnt[0]
.sym 118982 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 118983 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 118984 soc.simpleuart.send_divcnt[1]
.sym 118986 soc.simpleuart_reg_div_do[2]
.sym 118987 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 118988 soc.simpleuart.send_divcnt[2]
.sym 118990 soc.simpleuart_reg_div_do[3]
.sym 118991 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 118992 soc.simpleuart.send_divcnt[3]
.sym 118994 soc.simpleuart_reg_div_do[4]
.sym 118995 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 118996 soc.simpleuart.send_divcnt[4]
.sym 118998 flash_csb_SB_LUT4_I3_O[1]
.sym 118999 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 119000 soc.simpleuart.send_divcnt[5]
.sym 119002 soc.simpleuart_reg_div_do[6]
.sym 119003 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 119004 soc.simpleuart.send_divcnt[6]
.sym 119006 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 119007 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 119008 soc.simpleuart.send_divcnt[7]
.sym 119010 soc.simpleuart_reg_div_do[8]
.sym 119011 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 119012 soc.simpleuart.send_divcnt[8]
.sym 119014 soc.simpleuart_reg_div_do[9]
.sym 119015 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 119016 soc.simpleuart.send_divcnt[9]
.sym 119018 soc.simpleuart_reg_div_do[10]
.sym 119019 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 119020 soc.simpleuart.send_divcnt[10]
.sym 119022 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 119023 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 119024 soc.simpleuart.send_divcnt[11]
.sym 119026 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 119027 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 119028 soc.simpleuart.send_divcnt[12]
.sym 119030 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 119031 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 119032 soc.simpleuart.send_divcnt[13]
.sym 119034 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 119035 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 119036 soc.simpleuart.send_divcnt[14]
.sym 119038 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 119039 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 119040 soc.simpleuart.send_divcnt[15]
.sym 119042 soc.simpleuart_reg_div_do[16]
.sym 119043 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 119044 soc.simpleuart.send_divcnt[16]
.sym 119046 soc.simpleuart_reg_div_do[17]
.sym 119047 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 119048 soc.simpleuart.send_divcnt[17]
.sym 119050 soc.simpleuart_reg_div_do[18]
.sym 119051 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 119052 soc.simpleuart.send_divcnt[18]
.sym 119054 soc.simpleuart_reg_div_do[19]
.sym 119055 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 119056 soc.simpleuart.send_divcnt[19]
.sym 119058 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 119059 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 119060 soc.simpleuart.send_divcnt[20]
.sym 119062 soc.simpleuart_reg_div_do[21]
.sym 119063 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 119064 soc.simpleuart.send_divcnt[21]
.sym 119066 soc.simpleuart_reg_div_do[22]
.sym 119067 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 119068 soc.simpleuart.send_divcnt[22]
.sym 119070 soc.simpleuart_reg_div_do[23]
.sym 119071 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 119072 soc.simpleuart.send_divcnt[23]
.sym 119074 soc.simpleuart_reg_div_do[24]
.sym 119075 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 119076 soc.simpleuart.send_divcnt[24]
.sym 119078 soc.simpleuart_reg_div_do[25]
.sym 119079 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 119080 soc.simpleuart.send_divcnt[25]
.sym 119082 soc.simpleuart_reg_div_do[26]
.sym 119083 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 119084 soc.simpleuart.send_divcnt[26]
.sym 119086 soc.simpleuart_reg_div_do[27]
.sym 119087 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 119088 soc.simpleuart.send_divcnt[27]
.sym 119090 soc.simpleuart_reg_div_do[28]
.sym 119091 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 119092 soc.simpleuart.send_divcnt[28]
.sym 119094 soc.simpleuart_reg_div_do[29]
.sym 119095 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 119096 soc.simpleuart.send_divcnt[29]
.sym 119098 soc.simpleuart_reg_div_do[30]
.sym 119099 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 119100 soc.simpleuart.send_divcnt[30]
.sym 119102 soc.simpleuart_reg_div_do[31]
.sym 119103 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 119104 soc.simpleuart.send_divcnt[31]
.sym 119108 $nextpnr_ICESTORM_LC_0$I3
.sym 119109 soc.spimemio.dout_data[0]
.sym 119113 soc.spimemio.dout_data[4]
.sym 119117 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 119118 soc.simpleuart_reg_div_do[23]
.sym 119119 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 119120 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 119121 soc.spimemio.dout_data[7]
.sym 119125 soc.spimemio.dout_data[5]
.sym 119129 soc.spimemio.dout_data[6]
.sym 119135 flash_csb_SB_LUT4_I3_I0[2]
.sym 119136 soc.spimemio_cfgreg_do[20]
.sym 119137 soc.spimemio.buffer[23]
.sym 119141 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 119142 soc.spimemio.config_cont_SB_LUT4_I3_O[1]
.sym 119143 soc.spimemio.config_cont_SB_LUT4_I3_O[2]
.sym 119144 flash_clk_SB_LUT4_I0_O[3]
.sym 119147 flash_csb_SB_LUT4_I3_O[0]
.sym 119148 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 119149 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 119150 soc.simpleuart_reg_div_do[30]
.sym 119151 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 119152 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 119162 flash_csb_SB_LUT4_I3_O[0]
.sym 119163 iomem_wstrb[1]
.sym 119164 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 119173 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 119174 soc.spimem_rdata[30]
.sym 119175 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 119176 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[3]
.sym 119189 iomem_wdata[12]
.sym 119197 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 119198 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119199 iomem_rdata[30]
.sym 119200 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 119203 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 119204 iomem_rdata[12]
.sym 119209 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 119210 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119211 iomem_rdata[23]
.sym 119212 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 119217 gpio[12]
.sym 119223 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 119224 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 119229 gpio[30]
.sym 119233 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 119234 soc.spimem_rdata[23]
.sym 119235 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 119236 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[3]
.sym 119237 soc.cpu.mem_la_read
.sym 119238 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 119239 soc.cpu.mem_state[1]
.sym 119240 soc.cpu.mem_state[0]
.sym 119243 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 119244 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 119254 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 119255 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 119256 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 119257 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 119258 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 119259 soc.cpu.mem_state[0]
.sym 119260 soc.cpu.mem_state[1]
.sym 119261 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 119262 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 119263 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 119264 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 119267 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 119268 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 119271 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 119272 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 119273 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 119274 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 119275 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119276 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119278 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119279 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119280 soc.cpu.mem_la_firstword_xfer
.sym 119281 soc.cpu.mem_la_read
.sym 119285 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 119286 soc.mem_rdata[23]
.sym 119287 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119288 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 119290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 119291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 119292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 119293 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 119294 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 119295 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119296 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119297 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 119298 soc.mem_rdata[26]
.sym 119299 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119300 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 119301 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 119302 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 119303 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119304 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119305 flash_clk_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 119306 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 119307 soc.mem_valid
.sym 119308 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119309 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 119310 soc.mem_rdata[30]
.sym 119311 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119312 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119313 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 119314 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 119315 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119316 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119317 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 119318 soc.mem_rdata[20]
.sym 119319 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119320 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119321 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[0]
.sym 119322 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I0[1]
.sym 119323 soc.cpu.mem_16bit_buffer[4]
.sym 119324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 119327 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 119328 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119329 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119330 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.sym 119331 soc.cpu.mem_16bit_buffer[6]
.sym 119332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 119334 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119335 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119336 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 119338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 119339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 119340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 119341 soc.cpu.mem_rdata_q[18]
.sym 119342 soc.mem_rdata[18]
.sym 119343 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119344 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119346 soc.cpu.mem_rdata_q[18]
.sym 119347 soc.mem_rdata[18]
.sym 119348 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119350 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 119351 soc.mem_rdata[21]
.sym 119352 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119354 soc.cpu.mem_rdata_q[17]
.sym 119355 soc.mem_rdata[17]
.sym 119356 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119357 soc.cpu.mem_rdata_q[19]
.sym 119358 soc.mem_rdata[19]
.sym 119359 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119360 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 119362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 119363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 119364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 119365 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119366 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 119367 soc.cpu.mem_16bit_buffer[3]
.sym 119368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 119369 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 119371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 119372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 119374 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 119376 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119377 soc.cpu.mem_state[0]
.sym 119378 soc.cpu.mem_state[1]
.sym 119379 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 119380 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 119381 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119382 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1]
.sym 119383 soc.cpu.mem_16bit_buffer[1]
.sym 119384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 119386 soc.cpu.mem_state[1]
.sym 119387 soc.cpu.mem_state[0]
.sym 119388 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 119390 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119391 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119392 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119393 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119394 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119395 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 119396 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 119397 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119398 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119399 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 119400 soc.cpu.mem_rdata_latched[1]
.sym 119402 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 119403 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119404 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119406 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 119407 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119408 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119410 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119411 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119412 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119415 soc.cpu.mem_rdata_latched[2]
.sym 119416 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119422 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119423 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119424 soc.cpu.mem_rdata_latched[1]
.sym 119425 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 119426 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 119427 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 119428 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 119431 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119432 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 119435 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119436 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 119438 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119439 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119440 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119443 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 119444 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 119447 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 119448 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 119451 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119452 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 119455 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 119456 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 119459 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
.sym 119460 soc.cpu.decoded_imm_j_SB_DFFE_Q_3_D_SB_LUT4_O_I3[1]
.sym 119461 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119462 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 119463 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 119464 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 119466 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 119467 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 119468 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 119469 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 119470 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 119471 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 119472 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119475 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[0]
.sym 119476 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[1]
.sym 119479 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 119480 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 119481 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119482 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 119483 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119484 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119485 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 119486 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 119487 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 119488 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 119490 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119491 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119492 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119493 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119494 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 119495 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 119496 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119497 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 119498 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 119499 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 119500 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 119502 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 119503 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 119504 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119506 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119507 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 119508 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119510 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119511 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119512 soc.cpu.mem_rdata_latched[1]
.sym 119515 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119516 soc.cpu.mem_rdata_latched[2]
.sym 119517 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 119518 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 119519 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119520 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119523 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119524 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 119527 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119528 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 119531 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 119532 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 119535 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 119536 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 119537 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 119538 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 119539 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 119540 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]
.sym 119541 soc.cpu.mem_rdata_q[18]
.sym 119542 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 119543 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119544 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119547 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 119548 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119551 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119552 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 119553 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119554 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 119555 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119556 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 119557 soc.cpu.mem_rdata_latched[1]
.sym 119558 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 119559 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 119560 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119562 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 119563 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 119564 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119567 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2[0]
.sym 119568 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 119569 soc.cpu.mem_rdata_q[17]
.sym 119570 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 119571 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 119572 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119573 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119574 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 119575 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 119576 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 119577 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 119578 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 119579 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119580 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 119581 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 119582 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 119583 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 119584 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 119585 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 119586 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119587 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 119588 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 119590 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 119591 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 119592 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 119594 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 119595 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 119596 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 119601 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 119602 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119603 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119604 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 119611 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119612 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119722 soc.spimemio.din_data[5]
.sym 119723 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 119724 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119726 soc.spimemio.din_data[4]
.sym 119727 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 119728 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119729 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 119730 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 119731 soc.spimemio.din_data[7]
.sym 119732 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119734 soc.spimemio.din_data[6]
.sym 119735 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 119736 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119745 soc.spimemio_cfgreg_do[21]
.sym 119746 soc.spimemio_cfgreg_do[22]
.sym 119747 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 119748 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 119751 soc.spimemio.state[11]
.sym 119752 soc.spimemio.state[5]
.sym 119753 soc.spimemio.xfer.xfer_dspi
.sym 119754 soc.spimemio.xfer.obuffer[6]
.sym 119755 soc.spimemio.xfer.obuffer[4]
.sym 119756 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119761 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119762 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 119763 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 119764 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 119765 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 119771 soc.spimemio.state[11]
.sym 119772 soc.spimemio.state[8]
.sym 119773 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 119777 soc.spimemio.state[5]
.sym 119778 soc.spimemio.state[11]
.sym 119779 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 119780 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119781 soc.spimemio.state[8]
.sym 119782 soc.spimemio.state[5]
.sym 119783 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 119784 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119786 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 119787 soc.spimemio.state[11]
.sym 119788 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 119790 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 119791 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 119792 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 119793 soc.spimemio.xfer.xfer_tag[2]
.sym 119798 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 119799 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 119800 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 119803 soc.spimemio.rd_valid_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 119804 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119806 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119807 soc.spimemio.xfer.xfer_dspi
.sym 119808 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 119809 soc.spimemio.din_qspi
.sym 119813 soc.spimemio.din_tag[0]
.sym 119821 soc.spimemio.din_tag[1]
.sym 119827 soc.spimemio.din_qspi
.sym 119828 soc.spimemio.din_ddr
.sym 119830 soc.spimemio.xfer.obuffer[0]
.sym 119831 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119832 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 119833 soc.spimemio.din_tag[2]
.sym 119839 soc.spimemio.din_qspi
.sym 119840 soc.spimemio.din_ddr
.sym 119841 soc.spimemio.dout_data[1]
.sym 119861 soc.spimemio.dout_data[2]
.sym 119873 iomem_wdata[10]
.sym 119878 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119879 flash_io3_oe_SB_LUT4_O_I3[1]
.sym 119880 flash_io3_oe_SB_LUT4_O_I3[2]
.sym 119881 iomem_wdata[9]
.sym 119885 iomem_wdata[8]
.sym 119893 iomem_wdata[11]
.sym 119899 soc.spimemio.softreset
.sym 119900 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 119902 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119903 soc.spimemio.config_oe[3]
.sym 119904 flash_io3_oe_SB_LUT4_O_I3[2]
.sym 119905 iomem_wdata[11]
.sym 119909 iomem_wdata[12]
.sym 119913 iomem_wdata[9]
.sym 119917 iomem_wdata[10]
.sym 119921 iomem_wdata[14]
.sym 119925 iomem_wdata[8]
.sym 119935 flash_csb_SB_LUT4_I3_I0[2]
.sym 119936 flash_io1_oe
.sym 119941 iomem_wdata[6]
.sym 119945 iomem_wdata[5]
.sym 119949 iomem_wdata[1]
.sym 119957 iomem_wdata[4]
.sym 119961 iomem_wdata[2]
.sym 119969 soc.simpleuart_reg_div_do[3]
.sym 119970 soc.simpleuart.recv_divcnt[3]
.sym 119971 soc.simpleuart_reg_div_do[6]
.sym 119972 soc.simpleuart.recv_divcnt[6]
.sym 119974 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 119975 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 119976 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 119977 soc.simpleuart_reg_div_do[0]
.sym 119978 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 119979 soc.simpleuart_reg_div_do[2]
.sym 119980 soc.simpleuart.recv_divcnt[2]
.sym 119981 flash_csb_SB_LUT4_I3_O[1]
.sym 119982 soc.simpleuart.recv_divcnt[5]
.sym 119983 soc.simpleuart_reg_div_do[4]
.sym 119984 soc.simpleuart.recv_divcnt[4]
.sym 119985 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 119986 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 119987 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 119988 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 119989 soc.simpleuart.recv_divcnt[5]
.sym 119990 flash_csb_SB_LUT4_I3_O[1]
.sym 119991 soc.simpleuart.recv_divcnt[4]
.sym 119992 soc.simpleuart_reg_div_do[4]
.sym 119993 iomem_wdata[0]
.sym 119997 iomem_wdata[7]
.sym 120002 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 120003 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 120004 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 120005 iomem_wdata[21]
.sym 120017 soc.simpleuart_reg_div_do[8]
.sym 120018 soc.simpleuart.recv_divcnt[8]
.sym 120019 soc.simpleuart.recv_divcnt[9]
.sym 120020 soc.simpleuart_reg_div_do[9]
.sym 120025 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 120026 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 120027 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 120028 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 120029 soc.simpleuart.recv_divcnt[21]
.sym 120030 soc.simpleuart_reg_div_do[21]
.sym 120031 soc.simpleuart_reg_div_do[22]
.sym 120032 soc.simpleuart.recv_divcnt[22]
.sym 120033 soc.simpleuart_reg_div_do[10]
.sym 120034 soc.simpleuart.recv_divcnt[10]
.sym 120035 soc.simpleuart_reg_div_do[29]
.sym 120036 soc.simpleuart.recv_divcnt[29]
.sym 120037 soc.simpleuart_reg_div_do[18]
.sym 120038 soc.simpleuart.recv_divcnt[18]
.sym 120039 soc.simpleuart.recv_divcnt[25]
.sym 120040 soc.simpleuart_reg_div_do[25]
.sym 120041 soc.simpleuart_reg_div_do[26]
.sym 120042 soc.simpleuart.recv_divcnt[26]
.sym 120043 soc.simpleuart_reg_div_do[31]
.sym 120044 soc.simpleuart.recv_divcnt[31]
.sym 120045 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 120046 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 120047 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 120048 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 120049 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.sym 120050 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.sym 120051 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.sym 120052 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.sym 120055 soc.simpleuart_reg_div_do[21]
.sym 120056 soc.simpleuart.recv_divcnt[21]
.sym 120057 iomem_wdata[22]
.sym 120061 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 120062 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 120063 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 120064 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 120067 flash_csb_SB_LUT4_I3_I0[2]
.sym 120068 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120069 iomem_wdata[29]
.sym 120073 iomem_wdata[25]
.sym 120077 iomem_wdata[31]
.sym 120081 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 120082 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 120083 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 120084 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 120085 iomem_wdata[28]
.sym 120089 iomem_wdata[26]
.sym 120093 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 120094 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 120095 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 120096 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 120099 flash_csb_SB_LUT4_I3_O[0]
.sym 120100 soc.simpleuart_reg_div_do[31]
.sym 120101 soc.spimemio.dout_data[2]
.sym 120105 soc.spimemio.buffer[20]
.sym 120110 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120111 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 120112 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_3_I3[2]
.sym 120114 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120115 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 120116 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 120117 soc.spimem_rdata[20]
.sym 120118 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 120119 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120120 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 120121 flash_csb_SB_LUT4_I3_I1_SB_LUT4_I3_O[0]
.sym 120122 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[1]
.sym 120123 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[2]
.sym 120124 flash_clk_SB_LUT4_I0_O[3]
.sym 120125 soc.spimemio.dout_data[6]
.sym 120129 iomem_wdata[23]
.sym 120133 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 120134 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 120135 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 120136 soc.spimemio.config_cont_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 120137 iomem_wdata[21]
.sym 120141 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 120142 soc.spimem_rdata[26]
.sym 120143 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 120144 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[3]
.sym 120145 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 120146 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 120147 flash_csb_SB_LUT4_I3_I0[2]
.sym 120148 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 120150 flash_csb_SB_LUT4_I3_O[0]
.sym 120151 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 120152 flash_clk_SB_LUT4_I0_O[3]
.sym 120153 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 120154 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 120155 iomem_rdata[26]
.sym 120156 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 120157 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 120158 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[1]
.sym 120159 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[2]
.sym 120160 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[3]
.sym 120162 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 120163 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 120164 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 120165 gpio[22]
.sym 120175 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 120176 iomem_rdata[20]
.sym 120181 gpio[23]
.sym 120185 gpio[20]
.sym 120193 soc.cpu.mem_state[0]
.sym 120194 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 120195 soc.cpu.mem_state[1]
.sym 120196 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 120199 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[0]
.sym 120200 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[1]
.sym 120201 soc.cpu.mem_state[1]
.sym 120202 soc.cpu.mem_state[0]
.sym 120203 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 120204 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 120211 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 120212 iomem_rdata[28]
.sym 120213 ser_rx$SB_IO_IN
.sym 120220 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 120225 soc.mem_rdata[23]
.sym 120230 soc.cpu.mem_state[1]
.sym 120231 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120232 soc.cpu.mem_state[0]
.sym 120233 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 120234 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 120235 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 120236 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 120237 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[0]
.sym 120238 soc.cpu.mem_rdata_SB_LUT4_O_6_I2[1]
.sym 120239 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 120240 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120243 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 120244 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 120245 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 120246 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 120247 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 120248 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 120249 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 120250 soc.cpu.mem_state[1]
.sym 120251 soc.cpu.mem_state[0]
.sym 120252 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 120253 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 120254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 120255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 120256 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120257 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 120258 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 120259 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 120260 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 120261 soc.cpu.mem_rdata_q[9]
.sym 120262 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 120263 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120264 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120265 soc.mem_rdata[20]
.sym 120271 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120272 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 120274 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 120275 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 120276 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 120277 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120278 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 120279 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120280 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120281 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120282 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 120283 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 120284 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 120286 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 120287 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 120288 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 120289 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 120290 soc.mem_rdata[26]
.sym 120291 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120292 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120293 soc.mem_rdata[19]
.sym 120297 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 120298 soc.mem_rdata[31]
.sym 120299 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120300 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120301 soc.mem_rdata[21]
.sym 120305 soc.mem_rdata[22]
.sym 120309 soc.mem_rdata[18]
.sym 120313 soc.mem_rdata[17]
.sym 120317 soc.mem_rdata[27]
.sym 120321 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 120322 soc.mem_rdata[30]
.sym 120323 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120324 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120325 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120326 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 120327 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120328 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 120330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 120331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 120332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 120335 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 120336 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 120337 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 120338 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 120339 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120340 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120341 soc.cpu.instr_rdcycleh_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 120342 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 120343 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120344 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120345 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 120346 soc.mem_rdata[24]
.sym 120347 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120348 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120349 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 120350 soc.mem_rdata[31]
.sym 120351 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120352 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120354 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 120355 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120356 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120358 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 120359 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 120360 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120362 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 120363 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 120364 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120365 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 120366 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120367 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 120368 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 120370 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120371 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 120372 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 120373 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O[0]
.sym 120374 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O[1]
.sym 120375 soc.cpu.mem_16bit_buffer[8]
.sym 120376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 120378 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 120379 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 120380 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120381 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120382 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 120383 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 120384 soc.cpu.mem_rdata_latched[1]
.sym 120387 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120388 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 120391 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[0]
.sym 120392 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 120395 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 120396 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120399 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 120400 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 120401 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 120402 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 120403 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 120404 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 120405 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 120406 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 120407 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 120408 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120409 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120410 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 120411 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 120412 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 120414 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120415 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 120416 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 120418 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120419 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 120420 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120423 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 120424 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 120427 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 120428 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 120430 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 120431 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120432 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120435 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 120436 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120437 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 120438 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 120439 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 120440 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 120443 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 120444 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 120445 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120446 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 120447 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120448 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 120450 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 120451 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 120452 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 120453 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 120454 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 120455 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120456 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120459 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 120460 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120461 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 120462 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 120463 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 120464 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120465 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 120466 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 120467 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120468 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 120469 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 120470 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 120471 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[2]
.sym 120472 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 120475 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 120476 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120478 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 120479 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 120480 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 120483 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 120484 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 120485 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 120486 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120487 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120488 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 120489 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 120490 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 120491 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120492 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120493 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 120494 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120495 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120496 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[3]
.sym 120497 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 120498 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 120499 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 120500 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 120501 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 120502 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 120503 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 120504 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 120505 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 120506 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 120507 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 120508 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120509 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 120510 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 120511 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 120512 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 120515 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 120516 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 120519 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 120520 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 120521 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 120522 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 120523 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120524 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 120527 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120528 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 120529 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 120530 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 120531 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 120532 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[3]
.sym 120533 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 120534 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 120535 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 120536 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 120537 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 120538 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120539 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120540 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 120542 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 120543 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 120544 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 120547 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 120548 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 120550 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 120551 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 120552 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 120553 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 120554 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 120555 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120556 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 120559 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 120560 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 120563 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 120564 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 120567 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 120568 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120571 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 120572 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 120575 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120576 soc.cpu.mem_rdata_latched[2]
.sym 120675 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 120676 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 120677 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120678 soc.spimemio.xfer.obuffer[3]
.sym 120679 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120680 soc.spimemio.xfer.obuffer[6]
.sym 120682 soc.spimemio.xfer.obuffer[2]
.sym 120683 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120684 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120685 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120686 soc.spimemio.xfer.obuffer[4]
.sym 120687 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 120688 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120690 flash_io3_do_SB_LUT4_O_I2[0]
.sym 120691 flash_io3_do_SB_LUT4_O_I2[1]
.sym 120692 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120693 iomem_wdata[2]
.sym 120698 flash_io2_do_SB_LUT4_O_I2[0]
.sym 120699 flash_io2_do_SB_LUT4_O_I2[1]
.sym 120700 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120701 iomem_wdata[3]
.sym 120705 soc.spimemio.xfer_io3_do
.sym 120709 soc.spimemio.xfer_io1_do
.sym 120713 soc.spimemio.xfer_io2_do
.sym 120718 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 120719 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120720 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 120721 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120722 soc.spimemio.xfer.obuffer[3]
.sym 120723 soc.spimemio.xfer.obuffer[4]
.sym 120724 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120726 soc.spimemio.xfer_io3_90
.sym 120727 soc.spimemio.xfer_io3_do
.sym 120728 soc.spimemio_cfgreg_do[22]
.sym 120730 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 120731 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120732 soc.spimemio.xfer.obuffer[6]
.sym 120734 soc.spimemio.xfer_io2_90
.sym 120735 soc.spimemio.xfer_io2_do
.sym 120736 soc.spimemio_cfgreg_do[22]
.sym 120737 soc.spimemio.din_data[1]
.sym 120738 soc.spimemio.din_rd
.sym 120739 soc.spimemio.din_valid_SB_LUT4_I3_1_O[2]
.sym 120740 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120745 soc.spimemio.din_data[3]
.sym 120746 soc.spimemio.din_rd
.sym 120747 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 120748 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120749 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120750 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 120751 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 120752 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 120754 soc.spimemio.xfer.obuffer[1]
.sym 120755 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120756 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120757 soc.spimemio.din_rd
.sym 120758 soc.spimemio.din_data[0]
.sym 120759 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 120760 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120761 soc.spimemio.xfer.dummy_count[0]
.sym 120762 soc.spimemio.xfer.dummy_count[1]
.sym 120763 soc.spimemio.xfer.dummy_count[2]
.sym 120764 soc.spimemio.xfer.dummy_count[3]
.sym 120765 soc.spimemio.din_data[2]
.sym 120766 soc.spimemio.din_rd
.sym 120767 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 120768 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120770 soc.spimemio.xfer.dummy_count[0]
.sym 120771 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 120772 $PACKER_VCC_NET
.sym 120774 soc.spimemio.xfer.dummy_count[1]
.sym 120775 $PACKER_VCC_NET
.sym 120776 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 120778 soc.spimemio.xfer.dummy_count[2]
.sym 120779 $PACKER_VCC_NET
.sym 120780 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 120782 soc.spimemio.xfer.dummy_count[3]
.sym 120783 $PACKER_VCC_NET
.sym 120784 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 120785 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120786 soc.spimemio.xfer.obuffer[2]
.sym 120787 soc.spimemio.xfer.obuffer[3]
.sym 120788 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120791 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 120792 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 120794 soc.spimemio.xfer.xfer_ddr
.sym 120795 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120796 soc.spimemio.xfer.xfer_dspi
.sym 120797 soc.spimemio.xfer.xfer_tag[0]
.sym 120801 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120802 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 120803 soc.spimemio.config_oe[0]
.sym 120804 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120807 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120808 soc.spimemio.xfer.xfer_dspi
.sym 120809 soc.spimemio.din_rd
.sym 120817 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0[0]
.sym 120818 soc.spimemio.xfer.xfer_rd
.sym 120819 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120820 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 120829 soc.spimemio.xfer.xfer_rd
.sym 120830 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120831 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120832 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 120835 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O[0]
.sym 120836 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O[1]
.sym 120838 flash_csb_SB_LUT4_I3_I0[2]
.sym 120839 iomem_wstrb[0]
.sym 120840 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 120857 iomem_wdata[31]
.sym 120862 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120863 soc.spimemio.config_oe[1]
.sym 120864 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O[0]
.sym 120874 ser_tx_SB_DFFESS_Q_S[0]
.sym 120875 flash_csb_SB_LUT4_I3_I0[2]
.sym 120876 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120878 flash_csb_SB_LUT4_I3_I0[2]
.sym 120879 iomem_wstrb[3]
.sym 120880 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 120898 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 120899 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[0]
.sym 120900 soc.simpleuart_reg_div_do[0]
.sym 120902 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 120903 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 120904 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 120906 soc.simpleuart.recv_divcnt[2]
.sym 120907 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 120908 soc.simpleuart_reg_div_do[2]
.sym 120910 soc.simpleuart.recv_divcnt[3]
.sym 120911 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 120912 soc.simpleuart_reg_div_do[3]
.sym 120914 soc.simpleuart.recv_divcnt[4]
.sym 120915 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 120916 soc.simpleuart_reg_div_do[4]
.sym 120918 soc.simpleuart.recv_divcnt[5]
.sym 120919 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 120920 flash_csb_SB_LUT4_I3_O[1]
.sym 120922 soc.simpleuart.recv_divcnt[6]
.sym 120923 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[6]
.sym 120924 soc.simpleuart_reg_div_do[6]
.sym 120926 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 120927 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[7]
.sym 120928 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 120930 soc.simpleuart.recv_divcnt[8]
.sym 120931 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[8]
.sym 120932 soc.simpleuart_reg_div_do[8]
.sym 120934 soc.simpleuart.recv_divcnt[9]
.sym 120935 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[9]
.sym 120936 soc.simpleuart_reg_div_do[9]
.sym 120938 soc.simpleuart.recv_divcnt[10]
.sym 120939 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[10]
.sym 120940 soc.simpleuart_reg_div_do[10]
.sym 120942 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 120943 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[11]
.sym 120944 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 120946 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 120947 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[12]
.sym 120948 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 120950 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 120951 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[13]
.sym 120952 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 120954 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 120955 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[14]
.sym 120956 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 120958 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 120959 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[15]
.sym 120960 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 120962 soc.simpleuart.recv_divcnt[16]
.sym 120963 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[16]
.sym 120964 soc.simpleuart_reg_div_do[16]
.sym 120966 soc.simpleuart.recv_divcnt[17]
.sym 120967 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[17]
.sym 120968 soc.simpleuart_reg_div_do[17]
.sym 120970 soc.simpleuart.recv_divcnt[18]
.sym 120971 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[18]
.sym 120972 soc.simpleuart_reg_div_do[18]
.sym 120974 soc.simpleuart.recv_divcnt[19]
.sym 120975 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[19]
.sym 120976 soc.simpleuart_reg_div_do[19]
.sym 120978 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 120979 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[20]
.sym 120980 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 120982 soc.simpleuart.recv_divcnt[21]
.sym 120983 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[21]
.sym 120984 soc.simpleuart_reg_div_do[21]
.sym 120986 soc.simpleuart.recv_divcnt[22]
.sym 120987 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[22]
.sym 120988 soc.simpleuart_reg_div_do[22]
.sym 120990 soc.simpleuart.recv_divcnt[23]
.sym 120991 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[23]
.sym 120992 soc.simpleuart_reg_div_do[23]
.sym 120994 soc.simpleuart.recv_divcnt[24]
.sym 120995 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[24]
.sym 120996 soc.simpleuart_reg_div_do[24]
.sym 120998 soc.simpleuart.recv_divcnt[25]
.sym 120999 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[25]
.sym 121000 soc.simpleuart_reg_div_do[25]
.sym 121002 soc.simpleuart.recv_divcnt[26]
.sym 121003 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[26]
.sym 121004 soc.simpleuart_reg_div_do[26]
.sym 121006 soc.simpleuart.recv_divcnt[27]
.sym 121007 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[27]
.sym 121008 soc.simpleuart_reg_div_do[27]
.sym 121010 soc.simpleuart.recv_divcnt[28]
.sym 121011 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[28]
.sym 121012 soc.simpleuart_reg_div_do[28]
.sym 121014 soc.simpleuart.recv_divcnt[29]
.sym 121015 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[29]
.sym 121016 soc.simpleuart_reg_div_do[29]
.sym 121018 soc.simpleuart.recv_divcnt[30]
.sym 121019 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[30]
.sym 121020 soc.simpleuart_reg_div_do[30]
.sym 121022 soc.simpleuart.recv_divcnt[31]
.sym 121023 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[31]
.sym 121024 soc.simpleuart_reg_div_do[31]
.sym 121027 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 121028 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 121029 soc.simpleuart.recv_divcnt[17]
.sym 121030 soc.simpleuart_reg_div_do[17]
.sym 121031 soc.simpleuart_reg_div_do[19]
.sym 121032 soc.simpleuart.recv_divcnt[19]
.sym 121033 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 121034 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 121035 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 121036 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 121037 soc.simpleuart_reg_div_do[23]
.sym 121038 soc.simpleuart.recv_divcnt[23]
.sym 121039 soc.simpleuart.recv_divcnt[28]
.sym 121040 soc.simpleuart_reg_div_do[28]
.sym 121041 soc.simpleuart_reg_div_do[27]
.sym 121042 soc.simpleuart.recv_divcnt[27]
.sym 121043 soc.simpleuart_reg_div_do[30]
.sym 121044 soc.simpleuart.recv_divcnt[30]
.sym 121045 soc.simpleuart_reg_div_do[17]
.sym 121046 soc.simpleuart.recv_divcnt[17]
.sym 121047 soc.simpleuart_reg_div_do[16]
.sym 121048 soc.simpleuart.recv_divcnt[16]
.sym 121050 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 121051 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 121052 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 121053 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 121054 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 121055 soc.simpleuart_reg_div_do[24]
.sym 121056 soc.simpleuart.recv_divcnt[24]
.sym 121057 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 121058 soc.simpleuart_reg_div_do[29]
.sym 121059 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 121060 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 121063 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 121064 ser_rx_SB_LUT4_I1_I2[0]
.sym 121065 iomem_wdata[30]
.sym 121069 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 121070 soc.simpleuart_reg_div_do[24]
.sym 121071 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 121072 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 121073 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 121074 soc.simpleuart_reg_div_do[25]
.sym 121075 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 121076 soc.cpu.mem_rdata_SB_LUT4_O_5_I0_SB_LUT4_O_1_I3[3]
.sym 121077 iomem_wdata[26]
.sym 121082 flash_csb_SB_LUT4_I3_O[0]
.sym 121083 iomem_wstrb[3]
.sym 121084 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 121085 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 121086 soc.simpleuart_reg_div_do[26]
.sym 121087 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 121088 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 121090 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 121091 iomem_wstrb[3]
.sym 121092 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 121093 gpio[21]
.sym 121097 gpio[27]
.sym 121105 gpio[26]
.sym 121109 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 121110 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121111 iomem_rdata[24]
.sym 121112 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 121115 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 121116 iomem_rdata[31]
.sym 121117 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 121118 soc.spimem_rdata[24]
.sym 121119 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 121120 soc.cpu.mem_rdata_SB_LUT4_O_I0[3]
.sym 121121 soc.spimemio.dout_data[5]
.sym 121125 soc.spimemio.dout_data[0]
.sym 121145 soc.spimemio.dout_data[1]
.sym 121151 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 121152 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 121157 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 121158 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121159 iomem_rdata[25]
.sym 121160 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 121161 iomem_wdata[22]
.sym 121165 iomem_wdata[16]
.sym 121169 iomem_wdata[20]
.sym 121174 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 121175 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 121176 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 121177 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 121178 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 121179 iomem_rdata[29]
.sym 121180 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 121181 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 121182 soc.spimem_rdata[29]
.sym 121183 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 121184 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[3]
.sym 121186 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 121187 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 121188 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121189 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 121190 soc.spimem_rdata[25]
.sym 121191 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 121192 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[3]
.sym 121197 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 121198 soc.mem_rdata[29]
.sym 121199 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121200 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 121203 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 121204 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 121205 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 121206 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 121207 soc.cpu.mem_state[1]
.sym 121208 soc.cpu.mem_state[0]
.sym 121209 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 121210 soc.mem_rdata[29]
.sym 121211 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121212 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121213 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 121214 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 121215 soc.cpu.mem_state[1]
.sym 121216 soc.cpu.mem_state[0]
.sym 121217 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 121218 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 121219 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121220 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121221 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121222 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121223 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121224 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121226 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 121227 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 121228 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 121229 soc.mem_rdata[28]
.sym 121233 soc.cpu.mem_rdata_q[9]
.sym 121234 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 121235 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121236 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121239 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121240 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121241 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 121242 soc.mem_rdata[25]
.sym 121243 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121244 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 121245 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 121246 soc.mem_rdata[25]
.sym 121247 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121248 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121249 soc.mem_rdata[29]
.sym 121253 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 121254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 121255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 121256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 121257 soc.mem_rdata[24]
.sym 121261 soc.mem_rdata[16]
.sym 121265 soc.mem_rdata[31]
.sym 121269 soc.mem_rdata[26]
.sym 121273 soc.mem_rdata[30]
.sym 121277 soc.mem_rdata[25]
.sym 121283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 121284 soc.cpu.mem_16bit_buffer[0]
.sym 121285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 121286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 121287 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 121288 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121289 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 121290 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 121291 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 121292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 121294 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 121295 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 121296 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121298 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 121299 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 121300 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 121305 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 121306 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121307 soc.cpu.mem_state[1]
.sym 121308 soc.cpu.mem_state[0]
.sym 121310 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 121311 soc.cpu.mem_rdata_latched[2]
.sym 121312 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 121314 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 121315 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 121316 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121317 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 121318 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 121319 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 121320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 121321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 121322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 121323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 121324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 121326 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 121327 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 121328 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121329 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 121330 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 121331 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 121332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 121334 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 121335 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 121336 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 121337 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 121338 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 121339 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 121340 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121342 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121343 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121344 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 121346 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121347 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 121348 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 121350 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121351 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 121352 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 121355 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 121356 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 121359 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 121360 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 121363 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121364 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 121365 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121366 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 121367 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 121368 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 121369 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 121370 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 121371 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 121372 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 121374 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 121375 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 121376 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 121377 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121378 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 121379 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 121380 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 121381 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 121382 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 121383 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121384 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121386 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121387 soc.cpu.mem_rdata_latched[1]
.sym 121388 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121389 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 121390 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 121391 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 121392 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 121393 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 121394 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 121395 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 121396 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 121397 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 121398 soc.cpu.mem_rdata_latched[2]
.sym 121399 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121400 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121403 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 121404 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 121405 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 121406 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121407 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 121408 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 121411 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121412 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 121414 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121415 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121416 soc.cpu.mem_rdata_latched[1]
.sym 121418 soc.cpu.mem_rdata_latched_SB_LUT4_O_I1[0]
.sym 121419 soc.cpu.mem_16bit_buffer[12]
.sym 121420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 121423 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121424 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 121426 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 121427 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 121428 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121429 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 121430 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 121431 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 121432 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 121433 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 121434 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121435 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121436 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 121437 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 121438 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 121439 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 121440 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 121443 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 121444 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 121447 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 121448 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 121449 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121450 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 121451 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 121452 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 121453 soc.cpu.mem_rdata_latched[0]
.sym 121459 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 121460 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 121463 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 121464 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 121467 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 121468 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121471 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121472 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121475 soc.cpu.mem_rdata_latched[0]
.sym 121476 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 121478 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 121479 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 121480 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 121482 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 121483 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 121484 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 121487 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 121488 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 121489 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 121490 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 121491 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 121492 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 121493 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 121494 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 121495 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 121496 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 121497 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 121498 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 121499 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 121500 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 121503 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 121504 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 121505 soc.cpu.mem_rdata_latched[2]
.sym 121506 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 121507 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 121508 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 121533 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 121534 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 121535 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 121536 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 121634 flash_io1_do_SB_LUT4_O_I2[0]
.sym 121635 flash_io1_do_SB_LUT4_O_I2[1]
.sym 121636 flash_io0_do_SB_LUT4_O_I2[2]
.sym 121637 soc.spimemio.xfer_clk
.sym 121638 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 121639 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 121640 soc.spimemio.xfer.count[2]
.sym 121646 flash_io0_do_SB_LUT4_O_I2[0]
.sym 121647 flash_io0_do_SB_LUT4_O_I2[1]
.sym 121648 flash_io0_do_SB_LUT4_O_I2[2]
.sym 121649 iomem_wdata[0]
.sym 121661 iomem_wdata[1]
.sym 121666 soc.spimemio.xfer_clk
.sym 121667 soc.spimemio.xfer.xfer_ddr
.sym 121668 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 121670 soc.spimemio.xfer.count[3]
.sym 121671 soc.spimemio.xfer.count[0]
.sym 121672 soc.spimemio.xfer.count[1]
.sym 121673 soc.spimemio.xfer_io0_do
.sym 121678 soc.spimemio.xfer_io0_90
.sym 121679 soc.spimemio.xfer_io0_do
.sym 121680 soc.spimemio_cfgreg_do[22]
.sym 121681 soc.spimemio.xfer.xfer_ddr
.sym 121682 soc.spimemio.xfer_clk
.sym 121683 soc.spimemio.xfer.count[2]
.sym 121684 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 121685 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 121686 soc.spimemio.xfer.count[3]
.sym 121687 soc.spimemio.xfer.count[2]
.sym 121688 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 121690 soc.spimemio.xfer_io1_90
.sym 121691 soc.spimemio.xfer_io1_do
.sym 121692 soc.spimemio_cfgreg_do[22]
.sym 121695 soc.spimemio.xfer.count[2]
.sym 121696 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 121699 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121700 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 121702 soc.spimemio.din_data[3]
.sym 121703 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 121704 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 121706 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 121707 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 121708 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 121711 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 121712 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 121713 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 121714 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 121715 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 121716 soc.spimemio.din_valid
.sym 121717 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 121718 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 121719 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 121720 soc.spimemio.din_valid
.sym 121721 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 121722 soc.spimemio.xfer.obuffer[1]
.sym 121723 soc.spimemio.xfer.obuffer[2]
.sym 121724 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121726 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 121727 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 121728 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I3_1_O[2]
.sym 121735 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 121736 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 121740 soc.spimemio.xfer_clk
.sym 121741 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 121742 soc.spimemio.xfer.obuffer[0]
.sym 121743 soc.spimemio.xfer.obuffer[1]
.sym 121744 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121745 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 121746 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 121747 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 121748 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 121751 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 121752 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 121754 soc.spimemio.din_data[2]
.sym 121755 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 121756 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 121757 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121758 soc.spimemio.xfer.obuffer[0]
.sym 121759 soc.spimemio.din_data[1]
.sym 121760 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 121769 $PACKER_GND_NET
.sym 121773 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121774 soc.spimemio.dout_data[1]
.sym 121775 flash_io3_di
.sym 121776 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 121786 soc.spimemio.config_clk
.sym 121787 soc.spimemio.xfer_clk
.sym 121788 flash_io0_do_SB_LUT4_O_I2[2]
.sym 121794 soc.spimemio.config_csb
.sym 121795 soc.spimemio.xfer_csb
.sym 121796 flash_io0_do_SB_LUT4_O_I2[2]
.sym 121797 iomem_wdata[5]
.sym 121801 iomem_wdata[4]
.sym 121805 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121806 soc.spimemio.dout_data[3]
.sym 121807 soc.spimemio.dout_data[1]
.sym 121808 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 121821 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121822 soc.spimemio.dout_data[0]
.sym 121823 flash_io2_di
.sym 121824 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 121861 iomem_wdata[3]
.sym 121870 flash_csb_SB_LUT4_I3_O[0]
.sym 121871 iomem_wstrb[0]
.sym 121872 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 121890 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
.sym 121891 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 121892 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 121894 soc.simpleuart_reg_div_do[2]
.sym 121895 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 121896 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 121898 soc.simpleuart_reg_div_do[3]
.sym 121899 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 121900 soc.simpleuart.recv_divcnt[2]
.sym 121902 soc.simpleuart_reg_div_do[4]
.sym 121903 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 121904 soc.simpleuart.recv_divcnt[3]
.sym 121906 flash_csb_SB_LUT4_I3_O[1]
.sym 121907 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 121908 soc.simpleuart.recv_divcnt[4]
.sym 121910 soc.simpleuart_reg_div_do[6]
.sym 121911 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 121912 soc.simpleuart.recv_divcnt[5]
.sym 121914 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[0]
.sym 121915 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 121916 soc.simpleuart.recv_divcnt[6]
.sym 121918 soc.simpleuart_reg_div_do[8]
.sym 121919 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 121920 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 121922 soc.simpleuart_reg_div_do[9]
.sym 121923 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 121924 soc.simpleuart.recv_divcnt[8]
.sym 121926 soc.simpleuart_reg_div_do[10]
.sym 121927 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 121928 soc.simpleuart.recv_divcnt[9]
.sym 121930 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 121931 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 121932 soc.simpleuart.recv_divcnt[10]
.sym 121934 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 121935 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 121936 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 121938 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 121939 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 121940 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 121942 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[1]
.sym 121943 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 121944 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 121946 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[0]
.sym 121947 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 121948 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 121950 soc.simpleuart_reg_div_do[16]
.sym 121951 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 121952 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 121954 soc.simpleuart_reg_div_do[17]
.sym 121955 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 121956 soc.simpleuart.recv_divcnt[16]
.sym 121958 soc.simpleuart_reg_div_do[18]
.sym 121959 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 121960 soc.simpleuart.recv_divcnt[17]
.sym 121962 soc.simpleuart_reg_div_do[19]
.sym 121963 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 121964 soc.simpleuart.recv_divcnt[18]
.sym 121966 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 121967 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 121968 soc.simpleuart.recv_divcnt[19]
.sym 121970 soc.simpleuart_reg_div_do[21]
.sym 121971 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 121972 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 121974 soc.simpleuart_reg_div_do[22]
.sym 121975 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 121976 soc.simpleuart.recv_divcnt[21]
.sym 121978 soc.simpleuart_reg_div_do[23]
.sym 121979 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 121980 soc.simpleuart.recv_divcnt[22]
.sym 121982 soc.simpleuart_reg_div_do[24]
.sym 121983 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 121984 soc.simpleuart.recv_divcnt[23]
.sym 121986 soc.simpleuart_reg_div_do[25]
.sym 121987 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24]
.sym 121988 soc.simpleuart.recv_divcnt[24]
.sym 121990 soc.simpleuart_reg_div_do[26]
.sym 121991 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 121992 soc.simpleuart.recv_divcnt[25]
.sym 121994 soc.simpleuart_reg_div_do[27]
.sym 121995 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26]
.sym 121996 soc.simpleuart.recv_divcnt[26]
.sym 121998 soc.simpleuart_reg_div_do[28]
.sym 121999 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27]
.sym 122000 soc.simpleuart.recv_divcnt[27]
.sym 122002 soc.simpleuart_reg_div_do[29]
.sym 122003 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 122004 soc.simpleuart.recv_divcnt[28]
.sym 122006 soc.simpleuart_reg_div_do[30]
.sym 122007 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 122008 soc.simpleuart.recv_divcnt[29]
.sym 122010 soc.simpleuart_reg_div_do[31]
.sym 122011 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30]
.sym 122012 soc.simpleuart.recv_divcnt[30]
.sym 122016 $nextpnr_ICESTORM_LC_14$I3
.sym 122017 iomem_wdata[17]
.sym 122021 iomem_wdata[20]
.sym 122025 iomem_wdata[16]
.sym 122029 iomem_wdata[19]
.sym 122033 iomem_wdata[23]
.sym 122041 iomem_wdata[22]
.sym 122046 flash_csb_SB_LUT4_I3_O[0]
.sym 122047 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 122048 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 122049 soc.simpleuart.send_dummy_SB_LUT4_I1_I2_SB_LUT4_I1_I0[31]
.sym 122050 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 122051 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122052 ser_tx_SB_DFFESS_Q_S[2]
.sym 122053 iomem_wdata[7]
.sym 122054 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 122055 iomem_wstrb[0]
.sym 122056 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 122058 ser_tx_SB_DFFESS_Q_S[0]
.sym 122059 flash_csb_SB_LUT4_I3_O[0]
.sym 122060 ser_tx_SB_DFFESS_Q_S[2]
.sym 122062 soc.simpleuart.send_pattern[7]
.sym 122063 iomem_wdata[5]
.sym 122064 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122066 soc.simpleuart.send_pattern[6]
.sym 122067 iomem_wdata[4]
.sym 122068 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122070 soc.simpleuart.send_pattern[5]
.sym 122071 iomem_wdata[3]
.sym 122072 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122074 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 122075 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 122076 iomem_wstrb[0]
.sym 122078 soc.simpleuart.send_pattern[8]
.sym 122079 iomem_wdata[6]
.sym 122080 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122082 soc.simpleuart.send_pattern[3]
.sym 122083 iomem_wdata[1]
.sym 122084 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122087 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 122088 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 122098 soc.simpleuart.send_pattern[4]
.sym 122099 iomem_wdata[2]
.sym 122100 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122103 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122104 soc.simpleuart.send_pattern[1]
.sym 122110 soc.simpleuart.send_pattern[2]
.sym 122111 iomem_wdata[0]
.sym 122112 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122113 gpio[28]
.sym 122117 gpio[16]
.sym 122121 gpio[31]
.sym 122125 gpio[25]
.sym 122130 soc.simpleuart.send_dummy
.sym 122131 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 122132 iomem_wstrb[0]
.sym 122137 gpio[29]
.sym 122143 soc.simpleuart.send_dummy_SB_LUT4_I1_I2[1]
.sym 122144 soc.simpleuart.send_dummy
.sym 122157 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 122191 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 122192 iomem_rdata[16]
.sym 122207 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 122208 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 122223 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[0]
.sym 122224 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[1]
.sym 122237 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[0]
.sym 122238 soc.cpu.mem_rdata_SB_LUT4_O_7_I2[1]
.sym 122239 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 122240 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 122274 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 122275 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 122276 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 122278 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 122279 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 122280 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 122282 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 122283 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 122284 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 122285 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 122286 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 122287 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 122288 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 122291 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 122292 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 122293 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 122294 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 122295 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 122296 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 122299 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 122300 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 122301 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 122302 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 122303 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 122304 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 122305 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 122306 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 122307 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 122308 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 122309 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 122310 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 122311 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 122312 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 122313 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 122314 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 122315 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 122316 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 122319 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 122320 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 122321 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 122322 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 122323 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[2]
.sym 122324 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 122325 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 122326 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 122327 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 122328 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 122329 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 122330 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 122331 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 122332 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 122335 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 122336 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 122337 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 122338 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 122339 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 122340 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 122343 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 122344 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 122347 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 122348 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 122349 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 122350 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 122351 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 122352 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 122354 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 122355 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 122356 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 122357 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 122358 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 122359 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 122360 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 122362 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 122363 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 122364 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 122367 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 122368 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 122369 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 122370 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 122371 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 122372 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 122373 soc.cpu.mem_rdata_latched[2]
.sym 122374 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 122375 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 122376 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 122377 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 122378 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 122379 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 122380 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 122381 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 122382 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 122383 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 122384 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 122385 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 122386 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 122387 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 122388 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 122391 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[0]
.sym 122392 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 122393 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 122394 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 122395 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 122396 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 122399 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 122400 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 122401 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 122402 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 122403 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 122404 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 122407 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 122408 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[3]
.sym 122409 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[2]
.sym 122410 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 122411 soc.cpu.mem_rdata_latched[0]
.sym 122412 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 122413 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 122414 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 122415 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 122416 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 122417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 122418 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 122419 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 122420 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[3]
.sym 122421 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 122422 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 122423 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 122424 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[3]
.sym 122425 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 122426 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 122427 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[0]
.sym 122428 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 122430 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 122431 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 122432 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0[1]
.sym 122433 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 122434 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 122435 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 122436 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 122437 soc.cpu.mem_rdata_latched[0]
.sym 122438 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 122439 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 122440 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 122442 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 122443 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 122444 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 122445 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 122446 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 122447 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 122448 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 122450 soc.cpu.mem_rdata_q[9]
.sym 122451 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 122452 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 122453 soc.cpu.instr_ecall_ebreak_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 122454 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 122455 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 122456 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 122459 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 122460 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 122461 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 122462 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 122463 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 122464 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 122593 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[3]
.sym 122594 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 122595 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[2]
.sym 122596 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[3]
.sym 122597 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 122598 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 122599 soc.spimemio.xfer.xfer_ddr
.sym 122600 soc.spimemio.xfer.xfer_dspi
.sym 122601 soc.memory.rdata_0[27]
.sym 122602 soc.memory.rdata_1[27]
.sym 122603 iomem_addr[16]
.sym 122604 flash_clk_SB_LUT4_I0_O[3]
.sym 122605 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[0]
.sym 122606 soc.spimemio.xfer.count[1]
.sym 122607 soc.spimemio.xfer_clk
.sym 122608 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0[3]
.sym 122609 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 122610 soc.spimemio.xfer.count[2]
.sym 122611 soc.spimemio.xfer_clk
.sym 122612 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122615 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 122616 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[1]
.sym 122617 soc.memory.rdata_0[17]
.sym 122618 soc.memory.rdata_1[17]
.sym 122619 iomem_addr[16]
.sym 122620 flash_clk_SB_LUT4_I0_O[3]
.sym 122621 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 122622 soc.spimemio.xfer.count[1]
.sym 122623 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 122624 soc.spimemio.xfer_clk
.sym 122626 soc.spimemio.xfer.count[1]
.sym 122627 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 122628 $PACKER_VCC_NET
.sym 122629 soc.spimemio.xfer_clk
.sym 122630 soc.spimemio.xfer.count[2]
.sym 122631 $PACKER_VCC_NET
.sym 122632 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 122634 soc.spimemio.xfer.count[3]
.sym 122635 $PACKER_VCC_NET
.sym 122636 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 122638 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 122639 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 122640 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 122641 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 122642 soc.spimemio.xfer.count[3]
.sym 122643 soc.spimemio.xfer_clk
.sym 122644 soc.spimemio.xfer.xfer_dspi
.sym 122645 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 122646 soc.spimemio.xfer.count[3]
.sym 122647 soc.spimemio.xfer_clk
.sym 122648 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 122649 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 122650 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 122651 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122652 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 122653 soc.spimemio.xfer.count[0]
.sym 122654 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]
.sym 122655 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 122656 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 122657 soc.spimemio.xfer_clk
.sym 122658 soc.spimemio.xfer.count[0]
.sym 122659 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 122660 $PACKER_VCC_NET
.sym 122662 soc.spimemio.xfer.count[1]
.sym 122663 $PACKER_VCC_NET
.sym 122664 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 122666 soc.spimemio.xfer.count[2]
.sym 122667 $PACKER_VCC_NET
.sym 122668 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 122669 soc.spimemio.xfer_clk
.sym 122670 soc.spimemio.xfer.count[3]
.sym 122671 $PACKER_VCC_NET
.sym 122672 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 122673 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 122674 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 122675 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 122676 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 122677 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 122678 soc.spimemio.xfer.count[0]
.sym 122679 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 122680 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122681 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 122682 soc.spimemio.xfer.count[1]
.sym 122683 soc.spimemio.xfer_clk
.sym 122684 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122685 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 122686 soc.spimemio.xfer.count[2]
.sym 122687 soc.spimemio.xfer_clk
.sym 122688 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 122691 soc.spimemio.xfer_clk
.sym 122692 soc.spimemio.xfer_csb
.sym 122694 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 122695 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[1]
.sym 122696 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[0]
.sym 122699 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 122700 soc.spimemio.xfer.xfer_ddr
.sym 122703 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 122704 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 122705 soc.spimemio.xfer.xfer_ddr
.sym 122706 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0[0]
.sym 122707 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 122708 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 122710 soc.spimemio.xfer.xfer_ddr
.sym 122711 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0[0]
.sym 122712 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 122714 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 122715 soc.spimemio.xfer.xfer_ddr
.sym 122716 soc.spimemio.xfer_clk
.sym 122720 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 122721 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 122722 soc.spimemio.xfer.xfer_dspi
.sym 122723 soc.spimemio.xfer.xfer_ddr
.sym 122724 soc.spimemio.xfer_clk
.sym 122734 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122735 soc.spimemio.dout_data[2]
.sym 122736 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 122738 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_I0_SB_LUT4_I1_O[0]
.sym 122739 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O[1]
.sym 122740 soc.spimemio.din_valid_SB_LUT4_I3_O[2]
.sym 122746 flash_io0_di
.sym 122747 flash_io1_di
.sym 122748 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122750 flash_io1_di
.sym 122751 soc.spimemio.dout_data[0]
.sym 122752 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122754 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122755 soc.spimemio.dout_data[3]
.sym 122756 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 122758 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122759 soc.spimemio.dout_data[4]
.sym 122760 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 122762 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122763 soc.spimemio.dout_data[1]
.sym 122764 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 122765 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 122766 soc.spimemio.dout_data[4]
.sym 122767 soc.spimemio.dout_data[5]
.sym 122768 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122770 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 122771 soc.spimemio.dout_data[2]
.sym 122772 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 122774 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122775 soc.spimemio.dout_data[6]
.sym 122776 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 122777 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122778 soc.spimemio.dout_data[5]
.sym 122779 soc.spimemio.dout_data[3]
.sym 122780 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 122781 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 122782 soc.spimemio.dout_data[2]
.sym 122783 soc.spimemio.dout_data[0]
.sym 122784 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 122818 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 122821 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122823 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 122824 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 122825 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122827 soc.simpleuart.recv_divcnt[2]
.sym 122828 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 122829 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122831 soc.simpleuart.recv_divcnt[3]
.sym 122832 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 122833 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122835 soc.simpleuart.recv_divcnt[4]
.sym 122836 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 122837 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122839 soc.simpleuart.recv_divcnt[5]
.sym 122840 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 122841 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122843 soc.simpleuart.recv_divcnt[6]
.sym 122844 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 122845 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122847 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 122848 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 122849 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122851 soc.simpleuart.recv_divcnt[8]
.sym 122852 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 122853 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122855 soc.simpleuart.recv_divcnt[9]
.sym 122856 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[9]
.sym 122857 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122859 soc.simpleuart.recv_divcnt[10]
.sym 122860 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 122861 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122863 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 122864 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 122865 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122867 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 122868 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 122869 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122871 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 122872 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 122873 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122875 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[0]
.sym 122876 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 122877 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122879 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 122880 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 122881 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122883 soc.simpleuart.recv_divcnt[16]
.sym 122884 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 122885 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122887 soc.simpleuart.recv_divcnt[17]
.sym 122888 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 122889 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122891 soc.simpleuart.recv_divcnt[18]
.sym 122892 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 122893 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122895 soc.simpleuart.recv_divcnt[19]
.sym 122896 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]
.sym 122897 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122899 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[2]
.sym 122900 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]
.sym 122901 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122903 soc.simpleuart.recv_divcnt[21]
.sym 122904 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]
.sym 122905 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122907 soc.simpleuart.recv_divcnt[22]
.sym 122908 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]
.sym 122909 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122911 soc.simpleuart.recv_divcnt[23]
.sym 122912 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]
.sym 122913 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122915 soc.simpleuart.recv_divcnt[24]
.sym 122916 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 122917 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122919 soc.simpleuart.recv_divcnt[25]
.sym 122920 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]
.sym 122921 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122923 soc.simpleuart.recv_divcnt[26]
.sym 122924 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]
.sym 122925 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122927 soc.simpleuart.recv_divcnt[27]
.sym 122928 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]
.sym 122929 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122931 soc.simpleuart.recv_divcnt[28]
.sym 122932 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]
.sym 122933 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122935 soc.simpleuart.recv_divcnt[29]
.sym 122936 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]
.sym 122937 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122939 soc.simpleuart.recv_divcnt[30]
.sym 122940 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]
.sym 122941 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 122943 soc.simpleuart.recv_divcnt[31]
.sym 122944 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]
.sym 122953 iomem_wdata[21]
.sym 122973 iomem_wdata[18]
.sym 122977 iomem_wdata[27]
.sym 122985 iomem_wdata[24]
.sym 122993 iomem_wdata[30]
.sym 122999 ser_rx_SB_LUT4_I1_I2[0]
.sym 123000 ser_rx_SB_LUT4_I1_I0[2]
.sym 123017 gpio[24]
.sym 123069 iomem_wdata[25]
.sym 123073 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 123074 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 123075 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 123076 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 123083 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 123084 ser_rx_SB_LUT4_I1_I2[0]
.sym 123085 iomem_wdata[28]
.sym 123089 iomem_wdata[29]
.sym 123093 iomem_wdata[31]
.sym 123106 soc.simpleuart.send_bitcnt[0]
.sym 123110 soc.simpleuart.send_bitcnt[1]
.sym 123111 $PACKER_VCC_NET
.sym 123112 soc.simpleuart.send_bitcnt[0]
.sym 123114 soc.simpleuart.send_bitcnt[2]
.sym 123115 $PACKER_VCC_NET
.sym 123116 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 123117 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 123118 soc.simpleuart.send_bitcnt[3]
.sym 123119 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 123120 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 123122 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 123123 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 123124 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 123125 soc.simpleuart.send_bitcnt[0]
.sym 123126 soc.simpleuart.send_bitcnt[1]
.sym 123127 soc.simpleuart.send_bitcnt[2]
.sym 123128 soc.simpleuart.send_bitcnt[3]
.sym 123130 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 123131 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 123132 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 123134 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 123135 soc.simpleuart.send_bitcnt[0]
.sym 123136 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 123138 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 123143 soc.simpleuart.recv_state[1]
.sym 123144 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 123145 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 123147 soc.simpleuart.recv_state[2]
.sym 123148 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 123149 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 123151 soc.simpleuart.recv_state[3]
.sym 123152 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 123153 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 123154 soc.simpleuart.recv_state[2]
.sym 123155 soc.simpleuart.recv_state[3]
.sym 123156 soc.simpleuart.recv_state[1]
.sym 123157 ser_rx_SB_LUT4_I1_I2[0]
.sym 123158 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[1]
.sym 123159 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 123160 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 123161 soc.simpleuart.recv_state[2]
.sym 123162 soc.simpleuart.recv_state[3]
.sym 123163 soc.simpleuart.recv_state[1]
.sym 123164 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 123165 ser_rx_SB_LUT4_I1_I0[0]
.sym 123166 ser_rx$SB_IO_IN
.sym 123167 ser_rx_SB_LUT4_I1_I0[2]
.sym 123168 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 123258 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 123259 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I1[1]
.sym 123260 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 123265 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 123266 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 123267 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 123268 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 123269 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 123270 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 123271 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 123272 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 123273 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 123274 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 123275 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 123276 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 123279 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 123280 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 123281 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 123282 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 123283 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 123284 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 123285 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 123286 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 123287 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 123288 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 123291 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 123292 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[1]
.sym 123293 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 123294 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 123295 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 123296 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 123297 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 123298 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 123299 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 123300 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 123301 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 123302 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 123303 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 123304 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 123307 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0[3]
.sym 123308 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 123309 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_I0[0]
.sym 123310 soc.cpu.mem_rdata_latched[2]
.sym 123311 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_I2[2]
.sym 123312 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 123314 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 123315 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2[2]
.sym 123316 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 123318 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 123319 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 123320 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 123321 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 123322 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 123323 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 123324 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 123325 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 123326 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 123327 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 123328 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 123329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 123330 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 123331 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 123332 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 123334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 123335 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 123336 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 123337 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 123338 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 123339 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.sym 123340 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[3]
.sym 123341 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 123342 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[1]
.sym 123343 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 123344 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 123345 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 123346 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 123347 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.sym 123348 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 123351 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 123352 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 123354 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 123355 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 123356 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 123357 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0]
.sym 123358 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 123359 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]
.sym 123360 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 123365 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 123366 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 123367 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.sym 123368 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[3]
.sym 123369 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 123370 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 123371 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 123372 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 123373 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 123374 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[3]
.sym 123375 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 123376 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 123383 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 123384 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 123385 soc.cpu.mem_rdata_latched[2]
.sym 123386 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 123387 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1[2]
.sym 123388 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 123389 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 123390 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 123391 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0[2]
.sym 123392 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 123393 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 123394 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 123395 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 123396 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 123397 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 123398 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 123399 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 123400 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 123401 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 123402 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 123403 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 123404 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 123405 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[0]
.sym 123406 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 123407 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 123408 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[3]
.sym 123409 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[2]
.sym 123410 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 123411 soc.cpu.instr_jalr_SB_LUT4_I1_O_SB_LUT4_I2_1_O[2]
.sym 123412 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 123415 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 123416 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 123419 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 123420 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 123421 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I3[0]
.sym 123422 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 123423 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 123424 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I0[3]
.sym 123553 soc.memory.rdata_0[22]
.sym 123554 soc.memory.rdata_1[22]
.sym 123555 iomem_addr[16]
.sym 123556 flash_clk_SB_LUT4_I0_O[3]
.sym 123557 soc.memory.rdata_0[19]
.sym 123558 soc.memory.rdata_1[19]
.sym 123559 iomem_addr[16]
.sym 123560 flash_clk_SB_LUT4_I0_O[3]
.sym 123561 soc.memory.rdata_0[21]
.sym 123562 soc.memory.rdata_1[21]
.sym 123563 iomem_addr[16]
.sym 123564 flash_clk_SB_LUT4_I0_O[3]
.sym 123566 soc.memory.rdata_0[16]
.sym 123567 soc.memory.rdata_1[16]
.sym 123568 iomem_addr[16]
.sym 123570 soc.memory.rdata_0[28]
.sym 123571 soc.memory.rdata_1[28]
.sym 123572 iomem_addr[16]
.sym 123573 soc.memory.rdata_0[18]
.sym 123574 soc.memory.rdata_1[18]
.sym 123575 iomem_addr[16]
.sym 123576 flash_clk_SB_LUT4_I0_O[3]
.sym 123579 soc.memory.wen[2]
.sym 123580 soc.memory.wen[3]
.sym 123581 soc.memory.rdata_0[29]
.sym 123582 soc.memory.rdata_1[29]
.sym 123583 iomem_addr[16]
.sym 123584 flash_clk_SB_LUT4_I0_O[3]
.sym 123585 soc.memory.rdata_0[31]
.sym 123586 soc.memory.rdata_1[31]
.sym 123587 iomem_addr[16]
.sym 123588 flash_clk_SB_LUT4_I0_O[3]
.sym 123589 soc.memory.rdata_0[23]
.sym 123590 soc.memory.rdata_1[23]
.sym 123591 iomem_addr[16]
.sym 123592 flash_clk_SB_LUT4_I0_O[3]
.sym 123593 soc.memory.rdata_0[26]
.sym 123594 soc.memory.rdata_1[26]
.sym 123595 iomem_addr[16]
.sym 123596 flash_clk_SB_LUT4_I0_O[3]
.sym 123597 soc.memory.rdata_0[24]
.sym 123598 soc.memory.rdata_1[24]
.sym 123599 iomem_addr[16]
.sym 123600 flash_clk_SB_LUT4_I0_O[3]
.sym 123601 soc.memory.rdata_0[20]
.sym 123602 soc.memory.rdata_1[20]
.sym 123603 iomem_addr[16]
.sym 123604 flash_clk_SB_LUT4_I0_O[3]
.sym 123605 soc.memory.rdata_0[25]
.sym 123606 soc.memory.rdata_1[25]
.sym 123607 iomem_addr[16]
.sym 123608 flash_clk_SB_LUT4_I0_O[3]
.sym 123613 soc.memory.rdata_0[30]
.sym 123614 soc.memory.rdata_1[30]
.sym 123615 iomem_addr[16]
.sym 123616 flash_clk_SB_LUT4_I0_O[3]
.sym 123641 soc.spimemio.xfer.next_fetch
.sym 123657 soc.spimemio.xfer.last_fetch
.sym 123658 soc.spimemio.xfer.next_fetch
.sym 123659 soc.spimemio.xfer.fetch
.sym 123660 soc.spimemio.xfer.xfer_ddr_q
.sym 123661 soc.spimemio.xfer.fetch
.sym 123687 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 123688 iomem_wstrb[3]
.sym 123695 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 123696 iomem_ready_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 123697 soc.spimemio.xfer.xfer_ddr
.sym 123815 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 123816 ser_rx_SB_LUT4_I1_I2_SB_LUT4_I3_O[1]
.sym 123977 iomem_wdata[24]
.sym 123989 iomem_wdata[27]
.sym 124119 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 124120 ser_rx_SB_LUT4_I1_I2_SB_LUT4_O_I3[3]
.sym 124126 soc.simpleuart.recv_state[3]
.sym 124127 soc.simpleuart.recv_state[2]
.sym 124128 soc.simpleuart.recv_state[1]
.sym 124275 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 124276 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3[0]
.sym 124287 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[0]
.sym 124288 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[1]
