<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="14.1" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="../AHB_bridge.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="222"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="13"/>
    </file>
    <file xil_pn:name="../cm0_wrapper.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="223"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="14"/>
    </file>
    <file xil_pn:name="../CORTEXM0DS.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="224"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="12"/>
    </file>
    <file xil_pn:name="../cortexm0ds_logic.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="225"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="11"/>
    </file>
    <file xil_pn:name="../data_swapper.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="226"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="10"/>
    </file>
    <file xil_pn:name="../state_machine.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="227"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="9"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/amba/ahbctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="228"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/amba/amba.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="230"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="4"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/amba/amba_tp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="231"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/amba/apbctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="232"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/amba/defmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="233"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/amba/devices.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="234"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="6"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/amba/dma2ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="235"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/amba/dma2ahb_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="236"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/amba/dma2ahb_tp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="237"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/modgen/leaves.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="238"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/modgen/multlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="239"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/sparc/cpu_disas.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="240"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/sparc/sparc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="241"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/sparc/sparc_disas.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="242"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/stdlib/config.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="243"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="3"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/stdlib/stdio.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="244"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/stdlib/stdio_tb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="245"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="245"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="245"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="245"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/stdlib/stdlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="246"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="2"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/stdlib/testlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="247"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/stdlib/version.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="248"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="1"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/util/fpudummy.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="249"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/grlib/util/util.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="250"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/techmap/gencomp/gencomp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="252"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="5"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ambatest/ahbmst_em.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="255"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ambatest/ahbslv_em.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="256"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ambatest/ahbtbm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="257"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ambatest/ahbtbp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="258"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ambatest/ahbtbs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="259"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ambatest/ahb_tbfunct.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="260"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ambatest/ambatest.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="261"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/arith/arith.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="262"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/arith/div32.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="263"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/arith/mul32.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="264"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ata/ata.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="265"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ata/ata_inf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="266"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ata/atactrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="267"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ata/atactrl_dma.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="268"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ata/atactrl_nodma.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="269"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ata/atahost_ahbmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="270"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ata/atahost_amba_slave.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="271"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ata/atahost_dma_fifo.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="272"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ata/ocidec2_amba_slave.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="273"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/can/can.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="274"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/can/can_mc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="275"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/can/can_mod.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="276"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/can/can_oc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="277"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/can/can_rd.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="278"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/can/canmux.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="279"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ahb_slv.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="301"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddr2buf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="302"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddr2sp16a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="303"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddr2sp32a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="304"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddr2sp64a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="305"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddr2spa.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="306"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddr2spax.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="307"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddr2spax_ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="308"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddr2spax_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="309"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddrctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="310"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddrphy_wrap.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="311"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddrrec.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="312"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddrsp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="313"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddrsp16a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="314"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddrsp32a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="315"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddrsp64a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="316"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/ddrspa.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="317"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/ddr/hs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="318"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/gr1553b/gr1553b_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="319"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/greth/ethernet_mac.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="320"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/greth/greth.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="321"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/greth/greth_gbit.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="322"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/greth/greth_gbit_mb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="323"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/greth/greth_mb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="324"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/greth/grethm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="325"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/jtag/ahbjtag.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="326"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/jtag/ahbjtag_bsd.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="327"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/jtag/bscanregs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="328"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/jtag/bscanregsbd.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="329"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/jtag/jtag.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="330"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/jtag/jtagcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="331"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/jtag/jtagtst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="332"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/jtag/libjtagcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="333"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/acache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="373"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/cache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="374"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/cachemem.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="375"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/cpu_disasx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="376"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/dcache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="377"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/dsu3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="378"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/dsu3x.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="379"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/grfpushwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="380"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/grfpwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="381"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/grfpwxsh.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="382"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/grlfpwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="383"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/icache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="384"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/irqmp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="385"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/iu3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="386"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/leon3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="387"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/leon3cg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="388"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/leon3s.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="389"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/leon3sh.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="390"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/libcache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="391"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/libiu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="392"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/libmmu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="393"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/libproc3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="394"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mfpwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="395"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mmu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="396"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mmu_acache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="397"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mmu_cache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="398"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mmu_dcache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="399"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mmu_icache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="400"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mmuconfig.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="401"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mmuiface.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="402"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mmulru.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="403"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mmulrue.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="404"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mmutlb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="405"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mmutlbcam.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="406"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/mmutw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="407"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/proc3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="408"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3/tbufmem.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="409"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/leon3ft/leon3ft.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="410"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/memctrl/memctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="411"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/memctrl/sdctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="412"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/memctrl/sdctrl64.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="413"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/memctrl/sdmctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="414"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/memctrl/spimctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="415"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/memctrl/srctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="416"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/ahb_mst_iface.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="417"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/ahbdma.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="418"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/ahbdpram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="419"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/ahbmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="420"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="8"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/ahbmst2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="421"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/ahbram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="423"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/ahbstat.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="424"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/ahbtrace.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="425"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/ahbtrace_mb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="426"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/ahbtrace_mmb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="427"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/apbps2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="428"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/apbvga.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="429"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/charrom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="430"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/charrom_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="431"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/gptimer.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="432"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/gracectrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="433"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/grgpio.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="434"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/grgpreg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="435"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/grsysmon.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="436"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/i2cmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="438"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/i2cmst_gen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="439"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/i2cslv.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="441"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/logan.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="442"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/misc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="443"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="7"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/rstgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="445"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/spictrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="446"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/spictrlx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="447"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/svgactrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="448"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/wild.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="449"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/misc/wild2ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="450"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/net/net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="451"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/dmactrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="452"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pci.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="453"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pci_mt.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="454"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pci_mtf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="455"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pci_target.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="456"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pci_tbfunct.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="457"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pciahbmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="458"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pcidma.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="459"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pcilib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="460"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pcipads.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="461"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pcitb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="462"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pcitb_arb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="463"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pcitb_clkgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="464"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pcitb_master.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="465"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pcitb_master_script.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="466"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pcitb_monitor.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="467"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pcitb_target.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="468"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/pci/pcitrace.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="469"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/sim/ahbrep.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="470"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/sim/ata_device.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="471"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/sim/delay_wire.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="472"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/sim/grusb_dclsim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="473"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/sim/grusbdcsim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="474"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/sim/phy.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="475"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/sim/pwm_check.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="476"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/sim/sim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="477"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/sim/spi_flash.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="478"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/sim/sram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="479"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/sim/sram16.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="480"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/sim/usbsim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="481"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/spacewire/grspw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="482"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/spacewire/grspw2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="483"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/spacewire/grspwm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="484"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/spacewire/spacewire.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="485"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/uart/ahbuart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="486"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/uart/apbuart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="487"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/uart/dcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="488"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/uart/dcom_uart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="489"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/uart/libdcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="490"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/uart/uart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="491"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="../../grlib-gpl-1.1.0-b4108/lib/gaisler/usb/grusb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="492"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="cm0_wrapper.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation" xil_pn:seqID="493"/>
    </file>
  </files>

  <properties>
    <property xil_pn:name="AES Initial Vector spartan6" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="AES Key (Hex String) spartan6" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Add I/O Buffers" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow Logic Optimization Across Hierarchy" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow SelectMAP Pins to Persist" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow Unexpanded Blocks" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow Unmatched LOC Constraints" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow Unmatched Timing Group Constraints" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Analysis Effort Level" xil_pn:value="Standard" xil_pn:valueState="default"/>
    <property xil_pn:name="Asynchronous To Synchronous" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Auto Implementation Compile Order" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Auto Implementation Top" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Automatic BRAM Packing" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Automatically Insert glbl Module in the Netlist" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Automatically Run Generate Target PROM/ACE File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="BRAM Utilization Ratio" xil_pn:value="100" xil_pn:valueState="default"/>
    <property xil_pn:name="Bring Out Global Set/Reset Net as a Port" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Bring Out Global Tristate Net as a Port" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Bus Delimiter" xil_pn:value="&lt;>" xil_pn:valueState="default"/>
    <property xil_pn:name="Case" xil_pn:value="Maintain" xil_pn:valueState="default"/>
    <property xil_pn:name="Case Implementation Style" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="Change Device Speed To" xil_pn:value="-3" xil_pn:valueState="default"/>
    <property xil_pn:name="Change Device Speed To Post Trace" xil_pn:value="-3" xil_pn:valueState="default"/>
    <property xil_pn:name="Combinatorial Logic Optimization" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile EDK Simulation Library" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile SIMPRIM (Timing) Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile UNISIM (Functional) Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile XilinxCoreLib (CORE Generator) Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile for HDL Debugging" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Clk (Configuration Pins)" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin Done" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin M0" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin M1" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin M2" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin Program" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Rate spartan6" xil_pn:value="2" xil_pn:valueState="default"/>
    <property xil_pn:name="Correlate Output to Input Design" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create ASCII Configuration File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create Binary Configuration File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create Bit File" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Create I/O Pads from Ports" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create IEEE 1532 Configuration File spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create Logic Allocation File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create Mask File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create ReadBack Data Files" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Cross Clock Analysis" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="DSP Utilization Ratio" xil_pn:value="100" xil_pn:valueState="default"/>
    <property xil_pn:name="Delay Values To Be Read from SDF" xil_pn:value="Setup Time" xil_pn:valueState="default"/>
    <property xil_pn:name="Device" xil_pn:value="xc6slx100" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device Family" xil_pn:value="Spartan6" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device Speed Grade/Select ABS Minimum" xil_pn:value="-3" xil_pn:valueState="default"/>
    <property xil_pn:name="Disable Detailed Package Model Insertion" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Do Not Escape Signal and Instance Names in Netlist" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Done (Output Events)" xil_pn:value="Default (4)" xil_pn:valueState="default"/>
    <property xil_pn:name="Drive Awake Pin During Suspend/Wake Sequence spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Drive Done Pin High" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable BitStream Compression" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Cyclic Redundancy Checking (CRC) spartan6" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Debugging of Serial Mode BitStream" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable External Master Clock spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Hardware Co-Simulation" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Internal Done Pipe" xil_pn:value="true" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Enable Message Filtering" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Multi-Pin Wake-Up Suspend Mode spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Multi-Threading" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Multi-Threading par spartan6" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Outputs (Output Events)" xil_pn:value="Default (5)" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Suspend/Wake Global Set/Reset spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Encrypt Bitstream spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Encrypt Key Select spartan6" xil_pn:value="BBRAM" xil_pn:valueState="default"/>
    <property xil_pn:name="Equivalent Register Removal Map" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Equivalent Register Removal XST" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Essential Bits" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Evaluation Development Board" xil_pn:value="None Specified" xil_pn:valueState="default"/>
    <property xil_pn:name="Exclude Compilation of Deprecated EDK Cores" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Exclude Compilation of EDK Sub-Libraries" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Extra Cost Tables Map" xil_pn:value="0" xil_pn:valueState="default"/>
    <property xil_pn:name="Extra Effort (Highest PAR level only)" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="FPGA Start-Up Clock" xil_pn:value="CCLK" xil_pn:valueState="default"/>
    <property xil_pn:name="FSM Encoding Algorithm" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="FSM Style" xil_pn:value="LUT" xil_pn:valueState="default"/>
    <property xil_pn:name="Filter Files From Compile Order" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Flatten Output Netlist" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Functional Model Target Language ArchWiz" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Functional Model Target Language Coregen" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Functional Model Target Language Schematic" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="GTS Cycle During Suspend/Wakeup Sequence spartan6" xil_pn:value="4" xil_pn:valueState="default"/>
    <property xil_pn:name="GWE Cycle During Suspend/Wakeup Sequence spartan6" xil_pn:value="5" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Architecture Only (No Entity Declaration)" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Asynchronous Delay Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Clock Region Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Constraints Interaction Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Constraints Interaction Report Post Trace" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Datasheet Section" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Datasheet Section Post Trace" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Detailed MAP Report" xil_pn:value="true" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Generate Multiple Hierarchical Netlist Files" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Post-Place &amp; Route Power Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Post-Place &amp; Route Simulation Model" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate RTL Schematic" xil_pn:value="Yes" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate SAIF File for Power Optimization/Estimation Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Testbench File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Timegroups Section" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Timegroups Section Post Trace" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generics, Parameters" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Optimization Goal" xil_pn:value="AllClockNets" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Optimization map spartan6" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Set/Reset Port Name" xil_pn:value="GSR_PORT" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Tristate Port Name" xil_pn:value="GTS_PORT" xil_pn:valueState="default"/>
    <property xil_pn:name="Hierarchy Separator" xil_pn:value="/" xil_pn:valueState="default"/>
    <property xil_pn:name="ISim UUT Instance Name" xil_pn:value="UUT" xil_pn:valueState="default"/>
    <property xil_pn:name="Ignore User Timing Constraints Map" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Ignore User Timing Constraints Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Architecture|cm0_wrapper|cm0wrapper" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top File" xil_pn:value="../cm0_wrapper.vhd" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/cm0_wrapper" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Include 'uselib Directive in Verilog File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Include SIMPRIM Models in Verilog File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Include UNISIM Models in Verilog File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Include sdf_annotate task in Verilog File" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Incremental Compilation" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Insert Buffers to Prevent Pulse Swallowing" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Instantiation Template Target Language Xps" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG Pin TCK" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG Pin TDI" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG Pin TDO" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG Pin TMS" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Keep Hierarchy" xil_pn:value="No" xil_pn:valueState="default"/>
    <property xil_pn:name="LUT Combining Map" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="LUT Combining Xst" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Language" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Last Applied Goal" xil_pn:value="Balanced" xil_pn:valueState="default"/>
    <property xil_pn:name="Last Applied Strategy" xil_pn:value="Xilinx Default (unlocked)" xil_pn:valueState="default"/>
    <property xil_pn:name="Last Unlock Status" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Launch SDK after Export" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Library for Verilog Sources" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Load glbl" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Manual Implementation Compile Order" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Map Slice Logic into Unused Block RAMs" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Mask Pins for Multi-Pin Wake-Up Suspend Mode spartan6" xil_pn:value="0x00" xil_pn:valueState="default"/>
    <property xil_pn:name="Max Fanout" xil_pn:value="100000" xil_pn:valueState="default"/>
    <property xil_pn:name="Maximum Compression" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Maximum Number of Lines in Report" xil_pn:value="1000" xil_pn:valueState="default"/>
    <property xil_pn:name="Maximum Signal Name Length" xil_pn:value="20" xil_pn:valueState="default"/>
    <property xil_pn:name="Move First Flip-Flop Stage" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Move Last Flip-Flop Stage" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: Insert IPROG CMD in the Bitfile spartan6" xil_pn:value="Enable" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: Next Configuration Mode spartan6" xil_pn:value="001" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: Starting Address for Golden Configuration spartan6" xil_pn:value="0x00000000" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: Starting Address for Next Configuration spartan6" xil_pn:value="0x00000000" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: Use New Mode for Next Configuration spartan6" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: User-Defined Register for Failsafe Scheme spartan6" xil_pn:value="0x0000" xil_pn:valueState="default"/>
    <property xil_pn:name="Netlist Hierarchy" xil_pn:value="As Optimized" xil_pn:valueState="default"/>
    <property xil_pn:name="Netlist Translation Type" xil_pn:value="Timestamp" xil_pn:valueState="default"/>
    <property xil_pn:name="Number of Clock Buffers" xil_pn:value="16" xil_pn:valueState="default"/>
    <property xil_pn:name="Number of Paths in Error/Verbose Report" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Number of Paths in Error/Verbose Report Post Trace" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Optimization Effort spartan6" xil_pn:value="Normal" xil_pn:valueState="default"/>
    <property xil_pn:name="Optimization Goal" xil_pn:value="Speed" xil_pn:valueState="default"/>
    <property xil_pn:name="Optimize Instantiated Primitives" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Bitgen Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Bitgen Command Line Options spartan6" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compiler Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compiler Options Map" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compiler Options Par" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compiler Options Translate" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compxlib Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Map Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other NETGEN Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Ngdbuild Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Place &amp; Route Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Simulator Commands Behavioral" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Simulator Commands Post-Map" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Simulator Commands Post-Route" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Simulator Commands Post-Translate" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other XPWR Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other XST Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Output Extended Identifiers" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Output File Name" xil_pn:value="cm0_wrapper" xil_pn:valueState="default"/>
    <property xil_pn:name="Overwrite Compiled Libraries" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Pack I/O Registers into IOBs" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Pack I/O Registers/Latches into IOBs" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Package" xil_pn:value="fgg676" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Perform Advanced Analysis" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Perform Advanced Analysis Post Trace" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Perform Timing-Driven Packing and Placement" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Place &amp; Route Effort Level (Overall)" xil_pn:value="High" xil_pn:valueState="default"/>
    <property xil_pn:name="Place And Route Mode" xil_pn:value="Normal Place and Route" xil_pn:valueState="default"/>
    <property xil_pn:name="Place MultiBoot Settings into Bitstream spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Placer Effort Level Map" xil_pn:value="High" xil_pn:valueState="default"/>
    <property xil_pn:name="Placer Extra Effort Map" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="Port to be used" xil_pn:value="Auto - default" xil_pn:valueState="default"/>
    <property xil_pn:name="Post Map Simulation Model Name" xil_pn:value="cm0_wrapper_map.vhd" xil_pn:valueState="default"/>
    <property xil_pn:name="Post Place &amp; Route Simulation Model Name" xil_pn:value="cm0_wrapper_timesim.vhd" xil_pn:valueState="default"/>
    <property xil_pn:name="Post Synthesis Simulation Model Name" xil_pn:value="cm0_wrapper_synthesis.vhd" xil_pn:valueState="default"/>
    <property xil_pn:name="Post Translate Simulation Model Name" xil_pn:value="cm0_wrapper_translate.vhd" xil_pn:valueState="default"/>
    <property xil_pn:name="Power Reduction Map spartan6" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Power Reduction Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Power Reduction Xst" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="VHDL" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Produce Verbose Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Project Description" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values" xil_pn:valueState="default"/>
    <property xil_pn:name="RAM Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="RAM Style" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="ROM Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="ROM Style" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Read Cores" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Reduce Control Sets" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Regenerate Core" xil_pn:value="Under Current Project Setting" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Balancing" xil_pn:value="No" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Duplication Map" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Duplication Xst" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Ordering spartan6" xil_pn:value="4" xil_pn:valueState="default"/>
    <property xil_pn:name="Release Write Enable (Output Events)" xil_pn:value="Default (6)" xil_pn:valueState="default"/>
    <property xil_pn:name="Rename Design Instance in Testbench File to" xil_pn:value="UUT" xil_pn:valueState="default"/>
    <property xil_pn:name="Rename Top Level Architecture To" xil_pn:value="Structure" xil_pn:valueState="default"/>
    <property xil_pn:name="Rename Top Level Entity to" xil_pn:value="cm0_wrapper" xil_pn:valueState="default"/>
    <property xil_pn:name="Rename Top Level Module To" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Fastest Path(s) in Each Constraint" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Fastest Path(s) in Each Constraint Post Trace" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Paths by Endpoint" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Paths by Endpoint Post Trace" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Type" xil_pn:value="Verbose Report" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Type Post Trace" xil_pn:value="Verbose Report" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Unconstrained Paths" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Unconstrained Paths Post Trace" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Reset On Configuration Pulse Width" xil_pn:value="100" xil_pn:valueState="default"/>
    <property xil_pn:name="Resource Sharing" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Retain Hierarchy" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Retry Configuration if CRC Error Occurs spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Revision Select" xil_pn:value="00" xil_pn:valueState="default"/>
    <property xil_pn:name="Revision Select Tristate" xil_pn:value="Disable" xil_pn:valueState="default"/>
    <property xil_pn:name="Run Design Rules Checker (DRC)" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run for Specified Time" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run for Specified Time Map" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run for Specified Time Par" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run for Specified Time Translate" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Safe Implementation" xil_pn:value="No" xil_pn:valueState="default"/>
    <property xil_pn:name="Security" xil_pn:value="Enable Readback and Reconfiguration" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Map" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Route" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Translate" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Source Node" xil_pn:value="UUT" xil_pn:valueState="default"/>
    <property xil_pn:name="Set SPI Configuration Bus Width spartan6" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="Setup External Master Clock Division spartan6" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="Shift Register Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Shift Register Minimum Size spartan6" xil_pn:value="2" xil_pn:valueState="default"/>
    <property xil_pn:name="Show All Models" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Model Target" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Run Time ISim" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Run Time Map" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Run Time Par" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Run Time Translate" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Slice Utilization Ratio" xil_pn:value="100" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify 'define Macro Name and Value" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify Top Level Instance Names Behavioral" xil_pn:value="Default" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify Top Level Instance Names Post-Map" xil_pn:value="Default" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify Top Level Instance Names Post-Route" xil_pn:value="Default" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify Top Level Instance Names Post-Translate" xil_pn:value="Default" xil_pn:valueState="default"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-3" xil_pn:valueState="default"/>
    <property xil_pn:name="Starting Placer Cost Table (1-100) Map spartan6" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Target Simulator" xil_pn:value="Please Specify" xil_pn:valueState="default"/>
    <property xil_pn:name="Target UCF File Name" xil_pn:value="cm0_wrapper.ucf" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Timing Mode Map" xil_pn:value="Performance Evaluation" xil_pn:valueState="default"/>
    <property xil_pn:name="Timing Mode Par" xil_pn:value="Performance Evaluation" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Module Name in Output Netlist" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Trim Unconnected Signals" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Tristate On Configuration Pulse Width" xil_pn:value="0" xil_pn:valueState="default"/>
    <property xil_pn:name="Unused IOB Pins" xil_pn:value="Pull Down" xil_pn:valueState="default"/>
    <property xil_pn:name="Use 64-bit PlanAhead on 64-bit Systems" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Clock Enable" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Project File Behavioral" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Project File Post-Map" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Project File Post-Route" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Project File Post-Translate" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Simulation Command File Behavioral" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Simulation Command File Map" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Simulation Command File Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Simulation Command File Translate" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Waveform Configuration File Behav" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Waveform Configuration File Map" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Waveform Configuration File Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Waveform Configuration File Translate" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use DSP Block spartan6" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use LOC Constraints" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Use RLOC Constraints" xil_pn:value="Yes" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Smart Guide" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Synchronous Reset" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Synchronous Set" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Synthesis Constraints File" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="User Browsed Strategy Files" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="UserID Code (8 Digit Hexadecimal)" xil_pn:value="0xFFFFFFFF" xil_pn:valueState="default"/>
    <property xil_pn:name="VCCAUX Voltage Level spartan6" xil_pn:value="2.5V" xil_pn:valueState="default"/>
    <property xil_pn:name="VHDL Source Analysis Standard" xil_pn:value="VHDL-93" xil_pn:valueState="default"/>
    <property xil_pn:name="Value Range Check" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Verilog Macros" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Wait for DCM and PLL Lock (Output Events) spartan6" xil_pn:value="Default (NoWait)" xil_pn:valueState="default"/>
    <property xil_pn:name="Wakeup Clock spartan6" xil_pn:value="Startup Clock" xil_pn:valueState="default"/>
    <property xil_pn:name="Watchdog Timer Value spartan6" xil_pn:value="0xFFFF" xil_pn:valueState="default"/>
    <property xil_pn:name="Working Directory" xil_pn:value="." xil_pn:valueState="non-default"/>
    <property xil_pn:name="Write Timing Constraints" xil_pn:value="false" xil_pn:valueState="default"/>
    <!--                                                                                  -->
    <!-- The following properties are for internal use only. These should not be modified.-->
    <!--                                                                                  -->
    <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="ahb_bridge_implementation" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="spartan6" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_FPGAConfiguration" xil_pn:value="FPGAConfiguration" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PostMapSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PostParSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PostSynthSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PostXlateSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PreSynthesis" xil_pn:value="PreSynthesis" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_intProjectCreationTimestamp" xil_pn:value="2019-11-09T15:30:39" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWbtProjectID" xil_pn:value="1B2D5245E42446C0992EDC4B7D63C5C3" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirLocWRTProjDir" xil_pn:value="Same" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirUsed" xil_pn:value="No" xil_pn:valueState="non-default"/>
  </properties>

  <bindings/>

  <libraries>
    <library xil_pn:name="gaisler"/>
    <library xil_pn:name="grlib"/>
    <library xil_pn:name="techmap"/>
  </libraries>

  <autoManagedFiles>
    <!-- The following files are identified by `include statements in verilog -->
    <!-- source files and are automatically managed by Project Navigator.     -->
    <!--                                                                      -->
    <!-- Do not hand-edit this section, as it will be overwritten when the    -->
    <!-- project is analyzed based on files automatically identified as       -->
    <!-- include files.                                                       -->
  </autoManagedFiles>

</project>
