module partsel_00605(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [31:4] x4;
  wire [1:30] x5;
  wire signed [6:27] x6;
  wire signed [24:2] x7;
  wire signed [28:0] x8;
  wire [5:31] x9;
  wire signed [28:4] x10;
  wire [6:26] x11;
  wire [25:1] x12;
  wire signed [0:27] x13;
  wire [1:25] x14;
  wire [3:25] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [5:27] p0 = 30280056;
  localparam signed [29:4] p1 = 192253459;
  localparam [5:29] p2 = 379735522;
  localparam [27:5] p3 = 165837456;
  assign x4 = (x1[0 + s1 +: 6] & {2{(!ctrl[1] || !ctrl[2] || !ctrl[0] ? (ctrl[2] && !ctrl[3] && !ctrl[3] ? x2[19] : p2[23 + s2 +: 4]) : {{2{x3[15 + s2 +: 8]}}, p2[23 -: 1]})}});
  assign x5 = p2[15 +: 1];
  assign x6 = x0[22 -: 4];
  assign x7 = x4[22 -: 4];
  assign x8 = ((x5 - (!ctrl[0] && !ctrl[3] || !ctrl[1] ? ((p2[13 + s2] - (x7 & p0[23 -: 1])) ^ (((x4[18 + s3] - p2[4 + s0]) & p0[8 + s3 -: 3]) | p2)) : x4[10 +: 2])) | (!ctrl[1] || ctrl[0] || !ctrl[2] ? ((ctrl[3] || !ctrl[1] && ctrl[1] ? (x6 ^ x6[18 + s3]) : x1) ^ ({x1, (x0[22] - x6[14 + s3])} ^ p1[19 -: 3])) : p3[10]));
  assign x9 = x6[19 -: 1];
  assign x10 = x5[22 -: 4];
  assign x11 = p1[26 + s2 -: 2];
  assign x12 = {((!ctrl[3] || !ctrl[2] || ctrl[1] ? x2[11] : ((p3 ^ x8[17 -: 4]) ^ p0[17 -: 1])) | p0), x2[5 + s0]};
  assign x13 = (x7[11 +: 4] - p0[28 + s2 +: 4]);
  assign x14 = p2;
  assign x15 = {2{((x0 | x13) ^ x14[7 + s1 +: 2])}};
  assign y0 = (ctrl[2] || !ctrl[0] && ctrl[2] ? ((p2[21 + s0 -: 7] - p2[11 + s2]) | p3) : {({2{{p3[26 + s2 -: 2], p0[24 + s2 -: 7]}}} - x15[19 +: 4]), x5[15 -: 1]});
  assign y1 = x2[14 -: 3];
  assign y2 = p2[17 -: 3];
  assign y3 = (!ctrl[2] || !ctrl[1] && !ctrl[0] ? x15[12] : {{(p1[2 + s0 -: 8] | p2[17 +: 4]), x9}, x0[15 + s0 +: 3]});
endmodule
