---
layout: page
---

<h1>NetFPGA SUME</h1>
<br>
<div id="accordian-SUME1" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-SUME1">
    <a class="card-title"><h2>Details</h2></a>
  </div>
  <div id="collapse-SUME1" class="collapse" data-parent="#accordian-SUME1">
    <p>The NetFPGA SUME is an FPGA-based PCI Express board with I/O capabilities for 10 and 100 Gbps operation, an x8 gen3 PCIe adapter card incorporating Xilinxâ€™s Virtex-7 690T FPGA. It can be used as NIC, multiport switch, firewall, test/measurement environment, and more. </p>
    <p>Features list:</p>
    <ul>
      <li>Field Programmable Gate (FPGA) Logic<ul>
        <li><a href="http://www.xilinx.com/products/silicon-devices/fpga/virtex-7/">Xilinx Virtex-7 690T</a></li>
        <li>693,120 logic cells</li>
        <li>52,920 Kbit block RAM</li>
        <li>up to 10,888 Kbit distributed RA</li>
        <li>30 GTH (up to 13.1Gbps) Transceivers</li>
        <li>Fully programmable by the user</li>
      </ul></li>
      <li>10-Gigabit Ethernet Connection<ul>
        <li>Connector block on left of PCB interfaces to 4 external SFP+ ports</li>
        <li>Directly connected to the FPGA.</li>
        <li>Wire-speed processing on all ports at all time using FPGA logic.</li>
      </ul></li>
      <li>Quad Data Rate Static Random Access Memory (QDRII+ SRAM)<ul>
        <li>Suitable for storing and forwarding table data</li>
        <li>500MHz Quad data rate (2 Giga transactions every second), synchronous with the logic</li>
        <li>Three parallel banks of 72 MBit QDRII+ memories</li>
        <li>Total capacity: 27 MBytes</li>
        <li><a href="http://www.cypress.com/?mpn=CY7C25652KV18-500BZC">Cypress: CY7C25652KV18-500BZC</a></li>
      </ul></li>
      <li>Double-Date Rate Random Access Memory (DDR3 DRAM)<ul>
        <li>Suitable for packet buffering</li>
        <li>Two replaceable DDR3-SoDIMM modules</li>
        <li>933MHz clock (1866MT/s)</li>
        <li>238.8 Gbps peak memory throughput</li>
        <li>Total capacity: 8 GBytes (Supports up to 32 GBytes)</li>
        <li><a href="http://www.micron.com/parts/modules/ddr3-sdram/mt8ktf51264hz-1g9">Micron: MT8KTF51264HZ-1G9E5</a></li>
      </ul></li>
      <li>PCI Express Gen. 3<ul>
        <li>Third generation PCI Express interface, 8Gbps/lane</li>
        <li>8 lanes (x8)</li>
        <li>Hard IP</li>
        <li>Provides CPU access to memory-mapped registers and memory on the NetFPGA hardware</li>
      </ul></li>
      <li>Expansion Interfaces<ul>
        <li>Fully compliant VITA-57 FMC HPC connector, including 10 high-speed serial links</li>
        <li>SAMTEC QTH-DP connector, connected to 8 high-speed serial links</li>
        <li>Allowing to connect additional 18 GTH transceivers</li>
        <li>Digilent PMOD expansion connector</li>
      </ul></li>
      <li>Storage<ul>
        <li>2 SATA connectors</li>
        <li>Micro-SD slot</li>
        <li>2 FLASH devices, each 512Mbit (1Gbit total)</li>
      </ul></li>
      <li>Additional Features<ul>
        <li>Clock recovery circuit</li>
        <li>Voltage sensors</li>
        <li>Current sensors</li>
        <li>User LEDs & Push Buttons</li>
      </ul></li>
      <li>Standard PCIe Form Factor<ul>
        <li>Standard PCIe card</li>
        <li>Full length, full height</li>
      </ul></li>
      <li>Flexible, Open-source code</li>
    </ul>
    <br>
    <p>A full description of the board and its potential use cases is provided in the following paper:</p>
    <p>Noa Zilberman, Yury Audzevich, G. Adam Covington, Andrew W. Moore, 'NetFPGA SUME: Toward 100 Gbps as Research Commodity,' IEEE Micro, vol.34, no.5, pp.32,41, September-October 2014 (<a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6866035">official version</a>) (<a href="http://www.cl.cam.ac.uk/~nz247/publications/zilberman2014sume.pdf">pdf</a>)</p>
    <p>Please use this citation as the canonical reference for NetFPGA-SUME.</p>
  </div>
</div>
<br>
<hr>
<div id="accordian-SUME2" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-SUME2">
    <a class="card-title"><h2>Downloads</h2></a>
  </div>
  <div id="collapse-SUME2" class="collapse" data-parent="#accordian-SUME2">
    <table class="downloads">
      <tr>
        <th>Title</th>
        <th>Organisation</th>
        <th>Documentation</th>
      </tr>
      <tr>
        <td>IPv4 Reference Router</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/ReferenceRouterWalkthrough">Wiki</a></td>
      </tr>
      <tr>
        <td>Quad-Port Gigabit NIC</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/ReferenceNICWalkthrough">Wiki</a></td>
      </tr>
      <tr>
        <td>Ethernet Switch</td>
        <td>Stanford University</td>
        <td>Wiki</td>
      </tr>
      <tr>
        <td>Buffer Monitoring System</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/BufferMonitoringSystem">Wiki</a></td>
      </tr>
      <tr>
        <td>Hardware-Accelerated Linux Router</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/RouterKitWalkthrough">Wiki</a></td>
      </tr>
      <tr>
        <td>DRAM-Router</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/DRAMRouter">Wiki</a></td>
      </tr>
      <tr>
        <td>DRAM-Queue Test</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/DRAMQueueTest">Wiki</a></td>
      </tr>
      <tr>
        <td>Packet Generator</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/PacketGenerator">Wiki</a></td>
      </tr>
      <tr>
        <td>OpenFlow Switch</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/OpenFlowNetFPGA100">Wiki</a></td>
      </tr>
      <tr>
        <td>NetFlow Probe</td>
        <td>Brno University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/NetFlowProbe">Wiki</a></td>
      </tr>
      <tr>
        <td>AirFPGA</td>
        <td>Stanford University</td>
        <td>Wiki</td>
      </tr>
      <tr>
        <td>Fast Reroute & Multipath Router</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/FastRerouteAndMultipathRouter">Wiki</a></td>
      </tr>
      <tr>
        <td>NetThreads</td>
        <td>University of Toronto</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/NetThreads">Wiki</a></td>
      </tr>
      <tr>
        <td>NetThreads-RE</td>
        <td>University of Toronto</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/NetThreadsRE">Wiki</a></td>
      </tr>
      <tr>
        <td>NetTM</td>
        <td>University of Toronto</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/NetTM">Wiki</a></td>
      </tr>
      <tr>
        <td>Precise Traffic Generator</td>
        <td>University of Toronto</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/PreciseTrafGen">Wiki</a></td>
      </tr>
      <tr>
        <td>URL Extraction</td>
        <td>Univ. of New South Wales</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/URL">Wiki</a></td>
      </tr>
      <tr>
        <td>zFilter Sprouter (Pub/Sub)</td>
        <td>Ericsson</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/ZFilter">Wiki</a></td>
      </tr>
      <tr>
        <td>Windows Driver</td>
        <td>Microsoft Research</td>
        <td><a href="http://research.microsoft.com/en-us/downloads/78fad92b-87aa-4f3a-963a-9df15770e919/">Wiki</a></td>
      </tr>
      <tr>
        <td>RED</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/RED">Wiki</a></td>
      </tr>
      <tr>
        <td>Open Network Lab</td>
        <td>Washington University</td>
        <td>Wiki</td>
      </tr>
      <tr>
        <td>DFA</td>
        <td>UMass Lowell</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/DFA">Wiki</a></td>
      </tr>
      <tr>
        <td>G/PaX</td>
        <td>Xilinx</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/G">Wiki</a></td>
      </tr>
      <tr>
        <td>RCP Router</td>
        <td>Stanford University</td>
        <td>Wiki</td>
      </tr>
      <tr>
        <td>Deficit Round Robin (DRR)</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/DRRNetFPGA">Wiki</a></td>
      </tr>
      <tr>
        <td>OpenFlow-MPLS Switch</td>
        <td>Ericsson</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/OpenFlowMPLSSwitch">Wiki</a></td>
      </tr>
      <tr>
        <td>PTP-enabled Router</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/PTPRouter">Wiki</a></td>
      </tr>
      <tr>
        <td>Vlan Tag Handler</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/VlanTagHandler">Wiki</a></td>
      </tr>
      <tr>
        <td>Port Aggregator</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/PortAggregator">Wiki</a></td>
      </tr>
      <tr>
        <td>IP Lookup w/Blooming Tree</td>
        <td>University of Pisa</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/Blooming">Wiki</a></td>
      </tr>
      <tr>
        <td>KOREN Testbed</td>
        <td>Chungnam-Korea</td>
        <td>Wiki</td>
      </tr>
      <tr>
        <td>Virtual Data Plane</td>
        <td>Georgia Tech</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/VirtualDataPlane">Wiki</a></td>
      </tr>
      <tr>
        <td>Deficit Round Robin (DRR) Input Arbiter</td>
        <td>Universidade Federal do Rio Grande do Sul (Brazil)</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/DRRInputArbiter">Wiki</a></td>
      </tr>
      <tr>
        <td>Counter Braids</td>
        <td>Stanford (Lu, Jianying)</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/CounterBraids">Wiki</a></td>
      </tr>
      <tr>
        <td>Ethernet Switch with Real-time support</td>
        <td>University of Waterloo and Universidad de Concepcion</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/RealTimeSwitch">Wiki</a></td>
      </tr>
      <tr>
        <td>End-to-End Ethernet Authorization</td>
        <td>Euskal Herriko Unibertsitateko</td>
        <td>Wiki</td>
      </tr>
      <tr>
        <td>Ultra-high Speed Congestion-control</td>
        <td>University of North Carolina</td>
        <td>Wiki</td>
      </tr>
      <tr>
        <td>Promiscuous Reference Router</td>
        <td>University of Catania</td>
        <td>Wiki</td>
      </tr>
      <tr>
        <td>BORPH (Operating System)</td>
        <td>University of Hong Kong / University of Cape Town</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/BORPH">Wiki</a></td>
      </tr>
      <tr>
        <td>Traffic Monitor</td>
        <td>University of Catania</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/TrafficMonitor">Wiki</a></td>
      </tr>
      <tr>
        <td>Latency Measurement Module</td>
        <td>Algo-Logic Systems</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/MeasurmentModule">Wiki</a></td>
      </tr>
      <tr>
        <td>NetFPGA Logic Analyzer</td>
        <td>USC/ISI</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/LogicalAnalyzer">Wiki</a></td>
      </tr>
      <tr>
        <td>Bounded Jitter Policy</td>
        <td>University of Toronto</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/BJP">Wiki</a></td>
      </tr>
      <tr>
        <td>Traffic Classifier</td>
        <td>University of Toronto</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/TrafficClassification">Wiki</a></td>
      </tr>
      <tr>
        <td>Network IO Fairness</td>
        <td>Georgia Tech</td>
        <td>Wiki</td>
      </tr>
      <tr>
        <td>Tunneling OpenFlow Switch with ICMP</td>
        <td>Stanford University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/TunnelingOpenFlowNetFPGA100ICMP">Wiki</a></td>
      </tr>
      <tr>
        <td>zFormation PSrouter (Pub/Sub)</td>
        <td>Ericsson</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/ZFormationPSrouter">Wiki</a></td>
      </tr>
      <tr>
        <td>High Performance Packet Classifier</td>
        <td>University of Pisa</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/HighPerformancePacketClassifier">Wiki</a></td>
      </tr>
      <tr>
        <td>Flexible Router</td>
        <td>University of Catania</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/Flexrouter"></a></td>
      </tr>
      <tr>
        <td>Monitoring System</td>
        <td>University of Pisa / University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/MonitoringSystem">Wiki</a></td>
      </tr>
      <tr>
        <td>Deficit Round Robin Router Backplane</td>
        <td>Cairo University</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/DeficitRoundRobinRouterBackplane">Wiki</a></td>
      </tr>
      <tr>
        <td>NetCoding Project Transmit Node</td>
        <td>?</td>
        <td><a href="https://docs.google.com/file/d/0B4EuVzA5UdPRVG5EcGpkaGp4dTQ/edit?usp=sharing">Download</a></td>
      </tr>
      <tr>
        <td>Router Buffer Adaptation</td>
        <td>University of New South Wales</td>
        <td><a href="https://github.com/NetFPGA/netfpga/wiki/RouterBufferAdaptation">Wiki</a></td>
      </tr>
    </table>
  </div>
</div>
<br>
<hr>
<div id="accordian-SUME3" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-SUME3">
    <a class="card-title"><h2>Wiki</h2></a>
  </div>
  <div id="collapse-SUME3" class="collapse" data-parent="#accordian-SUME3">
    <p></p>
  </div>
</div>
<br>
<hr>
<div id="accordian-SUME4" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-SUME4">
    <a class="card-title"><h2>Videos</h2></a>
  </div>
  <div id="collapse-SUME4" class="collapse" data-parent="#accordian-SUME4">
    <p></p>
  </div>
</div>
<br>
<hr>
<div id="accordian-SUME5" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-SUME5">
    <a class="card-title"><h2>Resources</h2></a>
  </div>
  <div id="collapse-SUME5" class="collapse" data-parent="#accordian-SUME5">
    <p></p>
  </div>
</div>
<br>
<hr>
