.include "macros.inc"

.section .text, "ax" # 8021901C


.global func_8021901C
func_8021901C:
/* 8021901C 00215F5C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80219020 00215F60  7C 08 02 A6 */	mflr r0
/* 80219024 00215F64  90 01 00 14 */	stw r0, 0x14(r1)
/* 80219028 00215F68  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8021902C 00215F6C  7C 7F 1B 78 */	mr r31, r3
/* 80219030 00215F70  80 63 02 F8 */	lwz r3, 0x2f8(r3)
/* 80219034 00215F74  48 03 C7 F5 */	bl func_80255828
/* 80219038 00215F78  C0 02 AE 80 */	lfs f0, lbl_80454880-_SDA2_BASE_(r2)
/* 8021903C 00215F7C  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80219040 00215F80  41 82 00 54 */	beq lbl_80219094
/* 80219044 00215F84  80 7F 02 F8 */	lwz r3, 0x2f8(r31)
/* 80219048 00215F88  3C 80 80 43 */	lis r4, lbl_8042EBC8@ha
/* 8021904C 00215F8C  38 84 EB C8 */	addi r4, r4, lbl_8042EBC8@l
/* 80219050 00215F90  C0 24 00 18 */	lfs f1, 0x18(r4)
/* 80219054 00215F94  C0 04 00 84 */	lfs f0, 0x84(r4)
/* 80219058 00215F98  EC 21 00 32 */	fmuls f1, f1, f0
/* 8021905C 00215F9C  48 03 C7 75 */	bl func_802557D0
/* 80219060 00215FA0  7F E3 FB 78 */	mr r3, r31
/* 80219064 00215FA4  80 9F 02 F8 */	lwz r4, 0x2f8(r31)
/* 80219068 00215FA8  38 A0 00 05 */	li r5, 5
/* 8021906C 00215FAC  48 00 19 5D */	bl func_8021A9C8
/* 80219070 00215FB0  80 1F 04 B8 */	lwz r0, 0x4b8(r31)
/* 80219074 00215FB4  28 00 00 00 */	cmplwi r0, 0
/* 80219078 00215FB8  41 82 00 1C */	beq lbl_80219094
/* 8021907C 00215FBC  80 7F 02 F8 */	lwz r3, 0x2f8(r31)
/* 80219080 00215FC0  48 03 C7 A9 */	bl func_80255828
/* 80219084 00215FC4  C0 1F 08 38 */	lfs f0, 0x838(r31)
/* 80219088 00215FC8  EC 20 00 72 */	fmuls f1, f0, f1
/* 8021908C 00215FCC  80 7F 04 B8 */	lwz r3, 0x4b8(r31)
/* 80219090 00215FD0  48 03 C7 41 */	bl func_802557D0
.global lbl_80219094
lbl_80219094:
/* 80219094 00215FD4  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80219098 00215FD8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8021909C 00215FDC  7C 08 03 A6 */	mtlr r0
/* 802190A0 00215FE0  38 21 00 10 */	addi r1, r1, 0x10
/* 802190A4 00215FE4  4E 80 00 20 */	blr 
