{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@203:213@HdlIdDef", "reg [12:0] writeq_drain = 0;\n\nreg [1:0] znAS_sync  = 2'b11;\nreg [2:0] znUDS_sync = 3'b000;\nreg [2:0] znLDS_sync = 3'b000;\nreg [1:0] zREAD_sync = 2'b00;\nreg [1:0] zDOE_sync = 2'b00;\nreg [1:0] zE7M_sync = 2'b00;\n\nreg [6:0] state = 0;\nreg row_fetched = 0;\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@201:211", "reg [15:0] writeq_data [0:max_fill-1];\nreg [12:0] writeq_fill = 0;\nreg [12:0] writeq_drain = 0;\n\nreg [1:0] znAS_sync  = 2'b11;\nreg [2:0] znUDS_sync = 3'b000;\nreg [2:0] znLDS_sync = 3'b000;\nreg [1:0] zREAD_sync = 2'b00;\nreg [1:0] zDOE_sync = 2'b00;\nreg [1:0] zE7M_sync = 2'b00;\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@202:212", "reg [12:0] writeq_fill = 0;\nreg [12:0] writeq_drain = 0;\n\nreg [1:0] znAS_sync  = 2'b11;\nreg [2:0] znUDS_sync = 3'b000;\nreg [2:0] znLDS_sync = 3'b000;\nreg [1:0] zREAD_sync = 2'b00;\nreg [1:0] zDOE_sync = 2'b00;\nreg [1:0] zE7M_sync = 2'b00;\n\nreg [6:0] state = 0;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@207:217", "reg [2:0] znLDS_sync = 3'b000;\nreg [1:0] zREAD_sync = 2'b00;\nreg [1:0] zDOE_sync = 2'b00;\nreg [1:0] zE7M_sync = 2'b00;\n\nreg [6:0] state = 0;\nreg row_fetched = 0;\nparameter IDLE = 0;\nparameter WAIT_READ = 1;\nparameter WAIT_WRITE = 2;\nparameter WAIT_READ_ROM = 4;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@204:214", "\nreg [1:0] znAS_sync  = 2'b11;\nreg [2:0] znUDS_sync = 3'b000;\nreg [2:0] znLDS_sync = 3'b000;\nreg [1:0] zREAD_sync = 2'b00;\nreg [1:0] zDOE_sync = 2'b00;\nreg [1:0] zE7M_sync = 2'b00;\n\nreg [6:0] state = 0;\nreg row_fetched = 0;\nparameter IDLE = 0;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@205:215", "reg [1:0] znAS_sync  = 2'b11;\nreg [2:0] znUDS_sync = 3'b000;\nreg [2:0] znLDS_sync = 3'b000;\nreg [1:0] zREAD_sync = 2'b00;\nreg [1:0] zDOE_sync = 2'b00;\nreg [1:0] zE7M_sync = 2'b00;\n\nreg [6:0] state = 0;\nreg row_fetched = 0;\nparameter IDLE = 0;\nparameter WAIT_READ = 1;\n"]], "Diff Content": {"Delete": [[208, "reg [1:0] zREAD_sync = 2'b00;\n"]], "Add": [[208, "reg [2:0] znFCS_sync = 3'b111;\n"], [208, "reg [2:0] znDS1_sync = 3'b000;\n"], [208, "reg [2:0] znDS0_sync = 3'b000;\n"], [208, "reg [1:0] znRST_sync = 2'b11;\n"]]}}