
*** Running vivado
    with args -log main_CU_JumpController_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_CU_JumpController_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov 15 11:21:43 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_CU_JumpController_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 492.211 ; gain = 198.227
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top main_CU_JumpController_0_0 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4400
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 965.215 ; gain = 450.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_CU_JumpController_0_0' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_CU_JumpController_0_0/synth/main_CU_JumpController_0_0.vhd:71]
INFO: [Synth 8-3491] module 'CU_JumpController' declared at 'D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpController.vhd:34' bound to instance 'U0' of component 'CU_JumpController' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_CU_JumpController_0_0/synth/main_CU_JumpController_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'CU_JumpController' [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpController.vhd:47]
INFO: [Synth 8-3491] module 'FlagUnpacker' declared at 'D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/FlagUnpacker.vhd:34' bound to instance 'FlagUnpackerInstance' of component 'FlagUnpacker' [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpController.vhd:67]
INFO: [Synth 8-638] synthesizing module 'FlagUnpacker' [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/FlagUnpacker.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'FlagUnpacker' (0#1) [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/FlagUnpacker.vhd:44]
INFO: [Synth 8-226] default block is never used [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpController.vhd:79]
INFO: [Synth 8-226] default block is never used [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpController.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'CU_JumpController' (0#1) [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpController.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'main_CU_JumpController_0_0' (0#1) [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_CU_JumpController_0_0/synth/main_CU_JumpController_0_0.vhd:71]
WARNING: [Synth 8-7129] Port Flags[15] in module FlagUnpacker is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[14] in module FlagUnpacker is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[13] in module FlagUnpacker is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[12] in module FlagUnpacker is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[11] in module FlagUnpacker is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[10] in module FlagUnpacker is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[9] in module FlagUnpacker is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[8] in module FlagUnpacker is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[7] in module FlagUnpacker is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[6] in module FlagUnpacker is either unconnected or has no load
WARNING: [Synth 8-7129] Port InstrExec_CLK in module CU_JumpController is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1074.094 ; gain = 559.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1074.094 ; gain = 559.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1074.094 ; gain = 559.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1074.094 ; gain = 559.180
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port InstrExec_CLK in module main_CU_JumpController_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[15] in module main_CU_JumpController_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[14] in module main_CU_JumpController_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[13] in module main_CU_JumpController_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[12] in module main_CU_JumpController_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[11] in module main_CU_JumpController_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[10] in module main_CU_JumpController_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[9] in module main_CU_JumpController_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[8] in module main_CU_JumpController_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[7] in module main_CU_JumpController_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Flags[6] in module main_CU_JumpController_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 1260.426 ; gain = 745.512
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1260.426 ; gain = 745.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1260.426 ; gain = 745.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1260.426 ; gain = 745.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1260.426 ; gain = 745.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1260.426 ; gain = 745.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1260.426 ; gain = 745.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1260.426 ; gain = 745.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1260.426 ; gain = 745.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT2   |    16|
|3     |LUT3   |    16|
|4     |LUT4   |    15|
|5     |LUT5   |     2|
|6     |LUT6   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |    54|
|2     |  U0     |CU_JumpController |    51|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1260.426 ; gain = 745.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1260.426 ; gain = 745.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1260.426 ; gain = 745.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1271.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1360.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4749cfe0
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 1360.883 ; gain = 854.086
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1635.531 ; gain = 0.090
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_CPU/vivado/Integration/Integration.runs/main_CU_JumpController_0_0_synth_1/main_CU_JumpController_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1635.531 ; gain = 274.648
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_CU_JumpController_0_0_utilization_synth.rpt -pb main_CU_JumpController_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 11:23:48 2024...
