Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: UART_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_TOP"
Output Format                      : NGC
Target Device                      : xc3s400a-4-ft256

---- Source Options
Top Module Name                    : UART_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sduvvuri/Documents/Xilinx/Xilinx/UART_BYTE_SEND_SubDesign/UART_BYTE_SEND.vhd" in Library work.
Entity <uart_byte_send> compiled.
Entity <uart_byte_send> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/UART_module/trunk/UART_mod.vhd" in Library work.
Architecture behavioral of Entity uart_mod is up to date.
Compiling vhdl file "/home/sduvvuri/Documents/Xilinx/Xilinx/UART_TOP_MOD/UART_TOP.vhd" in Library work.
Entity <uart_top> compiled.
Entity <uart_top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UART_TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UART_BYTE_SEND> in library <work> (architecture <behavioral>) with generics.
	MAX = 8

Analyzing hierarchy for entity <uart_mod> in library <work> (architecture <behavioral>) with generics.
	BAUDRATE = 115200
	CLK_FREQ = 16000000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <UART_TOP> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/sduvvuri/Documents/Xilinx/Xilinx/UART_TOP_MOD/UART_TOP.vhd" line 111: Unconnected output port 'txReady_o' of component 'uart_mod'.
WARNING:Xst:753 - "/home/sduvvuri/Documents/Xilinx/Xilinx/UART_TOP_MOD/UART_TOP.vhd" line 111: Unconnected output port 'rxNewData_o' of component 'uart_mod'.
WARNING:Xst:752 - "/home/sduvvuri/Documents/Xilinx/Xilinx/UART_TOP_MOD/UART_TOP.vhd" line 111: Unconnected input port 'rxDataAck_i' of component 'uart_mod' is tied to default value.
WARNING:Xst:753 - "/home/sduvvuri/Documents/Xilinx/Xilinx/UART_TOP_MOD/UART_TOP.vhd" line 111: Unconnected output port 'rxErr_o' of component 'uart_mod'.
Entity <UART_TOP> analyzed. Unit <UART_TOP> generated.

Analyzing generic Entity <UART_BYTE_SEND> in library <work> (Architecture <behavioral>).
	MAX = 8
Entity <UART_BYTE_SEND> analyzed. Unit <UART_BYTE_SEND> generated.

Analyzing generic Entity <uart_mod> in library <work> (Architecture <behavioral>).
	BAUDRATE = 115200
	CLK_FREQ = 16000000
Entity <uart_mod> analyzed. Unit <uart_mod> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UART_BYTE_SEND>.
    Related source file is "/home/sduvvuri/Documents/Xilinx/Xilinx/UART_BYTE_SEND_SubDesign/UART_BYTE_SEND.vhd".
    Found 1-bit register for signal <start_sig>.
    Found 8-bit register for signal <txData_sig>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <UART_BYTE_SEND> synthesized.


Synthesizing Unit <uart_mod>.
    Related source file is "/home/sduvvuri/fpgaSVN/FPGA/lib/UART_module/trunk/UART_mod.vhd".
WARNING:Xst:646 - Signal <txState_as_vector> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxState_as_vector> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxAckState_as_vector> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i                     (rising_edge)        |
    | Reset              | rst_i                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <rxState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 8                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i                     (rising_edge)        |
    | Reset              | rst_i                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <txReady_o>.
    Found 1-bit register for signal <rxErr_o>.
    Found 8-bit register for signal <rxData_o>.
    Found 1-bit register for signal <tx_o>.
    Found 4-bit register for signal <dataCnt>.
    Found 4-bit adder for signal <dataCnt$addsub0000> created at line 309.
    Found 7-bit register for signal <highCnt>.
    Found 7-bit adder for signal <highCnt$share0000> created at line 231.
    Found 1-bit register for signal <rxAckState<0>>.
    Found 7-bit comparator greater for signal <rxData_o_2$cmp_gt0000> created at line 312.
    Found 8-bit register for signal <rxInput>.
    Found 3-bit comparator greater for signal <rxInput$cmp_gt0000> created at line 198.
    Found 7-bit comparator greater for signal <rxState$cmp_gt0000> created at line 253.
    Found 7-bit comparator lessequal for signal <rxState$cmp_le0000> created at line 312.
    Found 7-bit comparator lessequal for signal <rxState$cmp_le0001> created at line 314.
    Found 7-bit comparator less for signal <rxState$cmp_lt0000> created at line 249.
    Found 7-bit comparator less for signal <rxState$cmp_lt0001> created at line 272.
    Found 4-bit comparator less for signal <rxState$cmp_lt0002> created at line 287.
    Found 7-bit adder for signal <rxState$sub0000> created at line 312.
    Found 1-bit register for signal <rxSync>.
    Found 1-bit register for signal <rxTrigger>.
    Found 3-bit updown counter for signal <rxWeight>.
    Found 3-bit comparator greater for signal <rxWeight$cmp_gt0000> created at line 193.
    Found 3-bit comparator less for signal <rxWeight$cmp_lt0000> created at line 192.
    Found 7-bit register for signal <sampleCnt>.
    Found 7-bit adder for signal <sampleCnt$share0000> created at line 231.
    Found 3-bit up counter for signal <txBitCnt>.
    Found 3-bit comparator greatequal for signal <txBitCnt$cmp_ge0000> created at line 151.
    Found 8-bit comparator greatequal for signal <txBitCnt$cmp_ge0001> created at line 146.
    Found 8-bit comparator less for signal <txState$cmp_lt0000> created at line 132.
    Found 3-bit comparator less for signal <txState$cmp_lt0001> created at line 151.
    Found 8-bit register for signal <txWaitCnt>.
    Found 8-bit adder for signal <txWaitCnt$addsub0000>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  48 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  14 Comparator(s).
Unit <uart_mod> synthesized.


Synthesizing Unit <UART_TOP>.
    Related source file is "/home/sduvvuri/Documents/Xilinx/Xilinx/UART_TOP_MOD/UART_TOP.vhd".
Unit <UART_TOP> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 1
 7-bit adder                                           : 3
 8-bit adder                                           : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 3-bit updown counter                                  : 1
# Registers                                            : 21
 1-bit register                                        : 15
 4-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 3
# Comparators                                          : 14
 3-bit comparator greatequal                           : 1
 3-bit comparator greater                              : 2
 3-bit comparator less                                 : 2
 4-bit comparator less                                 : 1
 7-bit comparator greater                              : 2
 7-bit comparator less                                 : 2
 7-bit comparator lessequal                            : 2
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <UART_MOD_PORT_MAP/rxState/FSM> on signal <rxState[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 startbit   | 001
 waitstate  | 010
 databit    | 110
 stopbit    | 111
 resetcycle | 011
------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UART_MOD_PORT_MAP/txState/FSM> on signal <txState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 startbit | 01
 databit  | 11
 stopbit  | 10
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 1
 7-bit adder                                           : 3
 8-bit adder                                           : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 3-bit updown counter                                  : 1
# Registers                                            : 57
 Flip-Flops                                            : 57
# Comparators                                          : 14
 3-bit comparator greatequal                           : 1
 3-bit comparator greater                              : 2
 3-bit comparator less                                 : 2
 4-bit comparator less                                 : 1
 7-bit comparator greater                              : 2
 7-bit comparator less                                 : 2
 7-bit comparator lessequal                            : 2
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART_TOP> ...

Optimizing unit <UART_BYTE_SEND> ...

Optimizing unit <uart_mod> ...
WARNING:Xst:2677 - Node <UART_MOD_PORT_MAP/rxAckState_0> of sequential type is unconnected in block <UART_TOP>.
WARNING:Xst:2677 - Node <UART_MOD_PORT_MAP/rxTrigger> of sequential type is unconnected in block <UART_TOP>.
WARNING:Xst:2677 - Node <UART_MOD_PORT_MAP/rxErr_o> of sequential type is unconnected in block <UART_TOP>.
WARNING:Xst:2677 - Node <UART_MOD_PORT_MAP/txReady_o> of sequential type is unconnected in block <UART_TOP>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_TOP, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART_TOP.ngr
Top Level Output File Name         : UART_TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 169
#      INV                         : 2
#      LUT2                        : 15
#      LUT2_D                      : 4
#      LUT2_L                      : 4
#      LUT3                        : 18
#      LUT3_D                      : 5
#      LUT3_L                      : 4
#      LUT4                        : 82
#      LUT4_D                      : 9
#      LUT4_L                      : 20
#      MUXF5                       : 5
#      VCC                         : 1
# FlipFlops/Latches                : 64
#      FDC                         : 9
#      FDR                         : 34
#      FDRE                        : 15
#      FDRS                        : 5
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400aft256-4 

 Number of Slices:                       84  out of   3584     2%  
 Number of Slice Flip Flops:             64  out of   7168     0%  
 Number of 4 input LUTs:                163  out of   7168     2%  
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    195     2%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK                              | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.494ns (Maximum Frequency: 133.440MHz)
   Minimum input arrival time before clock: 4.172ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 7.494ns (frequency: 133.440MHz)
  Total number of paths / destination ports: 1903 / 86
-------------------------------------------------------------------------
Delay:               7.494ns (Levels of Logic = 4)
  Source:            UART_MOD_PORT_MAP/rxState_FSM_FFd3 (FF)
  Destination:       UART_MOD_PORT_MAP/sampleCnt_2 (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: UART_MOD_PORT_MAP/rxState_FSM_FFd3 to UART_MOD_PORT_MAP/sampleCnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            25   0.591   1.340  UART_MOD_PORT_MAP/rxState_FSM_FFd3 (UART_MOD_PORT_MAP/rxState_FSM_FFd3)
     LUT2:I1->O            1   0.643   0.423  UART_MOD_PORT_MAP/rxState_cmp_lt00001_SW1 (N66)
     LUT4:I3->O            6   0.648   0.701  UART_MOD_PORT_MAP/N661 (UART_MOD_PORT_MAP/N66)
     LUT4_D:I2->O          1   0.648   0.563  UART_MOD_PORT_MAP/sampleCnt_mux0002<1>11 (UART_MOD_PORT_MAP/N4)
     LUT4:I0->O            1   0.648   0.420  UART_MOD_PORT_MAP/sampleCnt_mux0002<4>_SW0 (N41)
     FDRS:S                    0.869          UART_MOD_PORT_MAP/sampleCnt_2
    ----------------------------------------
    Total                      7.494ns (4.047ns logic, 3.447ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 60 / 60
-------------------------------------------------------------------------
Offset:              4.172ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       UART_MOD_PORT_MAP/txBitCnt_2 (FF)
  Destination Clock: CLOCK rising

  Data Path: RESET to UART_MOD_PORT_MAP/txBitCnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.849   1.275  RESET_IBUF (RESET_IBUF)
     LUT4:I3->O            3   0.648   0.531  UART_MOD_PORT_MAP/txBitCnt_or0000 (UART_MOD_PORT_MAP/txBitCnt_or0000)
     FDRE:R                    0.869          UART_MOD_PORT_MAP/txBitCnt_0
    ----------------------------------------
    Total                      4.172ns (2.366ns logic, 1.806ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            UART_MOD_PORT_MAP/tx_o (FF)
  Destination:       TX_OUT (PAD)
  Source Clock:      CLOCK rising

  Data Path: UART_MOD_PORT_MAP/tx_o to TX_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  UART_MOD_PORT_MAP/tx_o (UART_MOD_PORT_MAP/tx_o)
     OBUF:I->O                 4.520          TX_OUT_OBUF (TX_OUT)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.77 secs
 
--> 


Total memory usage is 530964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

