Static timing analysis logfile created on Пт 09 апр 2021 16:30:36 MSK
Converting qrouter output to vesta delay format
Running rc2dly -r i2c_master_top.rc -l /home/oleg/tool_RTL_to_GDSII/tech/osu035/osu035_stdcells.lib -V /home/oleg/tool_RTL_to_GDSII/projects/i2c/synthesis/i2c_master_top.rtl.v
-d i2c_master_top.dly
Converting qrouter output to SDF delay format
Running rc2dly -r i2c_master_top.rc -l /home/oleg/tool_RTL_to_GDSII/tech/osu035/osu035_stdcells.lib -V /home/oleg/tool_RTL_to_GDSII/projects/i2c/synthesis/i2c_master_top.rtl.v
-d i2c_master_top.sdf
Creating OpenSTA input file i2c_master_top.conf
Running OpenSTA static timing analysis with back-annotated extracted wire delays
sta  < i2c_master_top.conf
OpenSTA 2.0.16 b12a89de0a Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Error: history.tcl, 330 invoked "return" outside of a proc.
Warning: /home/oleg/tool_RTL_to_GDSII/tech/osu035/osu035_stdcells.lib, line 8 library osu035_stdcells already exists.
Warning: i2c_master_top.rtlnopwr.v, line 943 module FILL not found.  Creating black box for FILL52720x30100.
Warning: i2c_master_top_post.sdc, 1 port 'clock' not found.
Warning: i2c_master_top_post.sdc, 2 virtual clock clock can not be propagated.
Warning: There are 19 input ports missing set_input_delay.
Warning: There are 14 output ports missing set_output_delay.
Warning: There are 154 unclocked register/latch pins.
Warning: There are 168 unconstrained endpoints.
                                                          Not   
Check type                        Total    Annotated   Annotated
----------------------------------------------------------------
cell setup arcs                     154           0         154
cell hold arcs                      154           0         154
cell recovery arcs                  572           0         572
cell removal arcs                   286           0         286
cell width arcs                     594           0         594
----------------------------------------------------------------
                                   1760           0        1760
                                                          Not   
Delay type                        Total    Annotated   Annotated
----------------------------------------------------------------
cell arcs                          2362           0        2362
internal net arcs                  2294        2294           0
net arcs from primary inputs         77          77           0
net arcs to primary outputs          14          14           0
----------------------------------------------------------------
                                   4747        2385        2362
No paths found.
