===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.6727 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3024 ( 13.9%)    0.3024 ( 18.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2551 ( 11.8%)    0.2551 ( 15.3%)    Parse modules
    0.0437 (  2.0%)    0.0437 (  2.6%)    Verify circuit
    1.4815 ( 68.3%)    0.9840 ( 58.8%)  'firrtl.circuit' Pipeline
    0.1412 (  6.5%)    0.0788 (  4.7%)    'firrtl.module' Pipeline
    0.1274 (  5.9%)    0.0711 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0137 (  0.6%)    0.0076 (  0.5%)      LowerCHIRRTLPass
    0.0150 (  0.7%)    0.0150 (  0.9%)    InferWidths
    0.0733 (  3.4%)    0.0733 (  4.4%)    InferResets
    0.0050 (  0.2%)    0.0050 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0125 (  0.6%)    0.0125 (  0.7%)    WireDFT
    0.0135 (  0.6%)    0.0135 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1020 (  4.7%)    0.1020 (  6.1%)    LowerFIRRTLTypes
    0.8794 ( 40.5%)    0.4443 ( 26.6%)    'firrtl.module' Pipeline
    0.0994 (  4.6%)    0.0535 (  3.2%)      ExpandWhens
    0.0012 (  0.1%)    0.0007 (  0.0%)      RemoveInvalid
    0.7394 ( 34.1%)    0.3701 ( 22.1%)      Canonicalizer
    0.0392 (  1.8%)    0.0208 (  1.2%)      InferReadWrite
    0.0235 (  1.1%)    0.0235 (  1.4%)    Inliner
    0.0297 (  1.4%)    0.0297 (  1.8%)    IMConstProp
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.0%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1520 (  7.0%)    0.1520 (  9.1%)    'firrtl.module' Pipeline
    0.1520 (  7.0%)    0.1520 (  9.1%)      Canonicalizer
    0.0129 (  0.6%)    0.0129 (  0.8%)    RemoveUnusedPorts
    0.0017 (  0.1%)    0.0017 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0115 (  0.5%)    0.0115 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1403 (  6.5%)    0.1403 (  8.4%)  LowerFIRRTLToHW
    0.0014 (  0.1%)    0.0014 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1196 (  5.5%)    0.1196 (  7.2%)  'hw.module' Pipeline
    0.0302 (  1.4%)    0.0302 (  1.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0778 (  3.6%)    0.0778 (  4.6%)    Canonicalizer
    0.0116 (  0.5%)    0.0116 (  0.7%)    HWCleanup
    0.0178 (  0.8%)    0.0178 (  1.1%)  'hw.module' Pipeline
    0.0009 (  0.0%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0168 (  0.8%)    0.0168 (  1.0%)    PrettifyVerilog
    0.1029 (  4.7%)    0.1029 (  6.1%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    2.1702 (100.0%)    1.6727 (100.0%)  Total

{
  totalTime: 1.684,
  maxMemory: 72921088
}
