{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679405583909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679405583918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 21 14:33:03 2023 " "Processing started: Tue Mar 21 14:33:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679405583918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679405583918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off start_stop -c start_stop " "Command: quartus_map --read_settings_files=on --write_settings_files=off start_stop -c start_stop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679405583918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679405584791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679405584791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yhp/desktop/tech/project_lab/lab8_1/start_stop_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/yhp/desktop/tech/project_lab/lab8_1/start_stop_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start_stop_pkg " "Found design unit 1: start_stop_pkg" {  } { { "../lab8_1/start_stop_pkg.vhd" "" { Text "C:/Users/yhp/Desktop/tech/project_lab/lab8_1/start_stop_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679405601896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679405601896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yhp/desktop/tech/project_lab/lab8_1/start_stop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yhp/desktop/tech/project_lab/lab8_1/start_stop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start_stop-Behavioral " "Found design unit 1: start_stop-Behavioral" {  } { { "../lab8_1/start_stop.vhd" "" { Text "C:/Users/yhp/Desktop/tech/project_lab/lab8_1/start_stop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679405601902 ""} { "Info" "ISGN_ENTITY_NAME" "1 start_stop " "Found entity 1: start_stop" {  } { { "../lab8_1/start_stop.vhd" "" { Text "C:/Users/yhp/Desktop/tech/project_lab/lab8_1/start_stop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679405601902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679405601902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "start_stop " "Elaborating entity \"start_stop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679405601951 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state start_stop.vhd(45) " "VHDL Process Statement warning at start_stop.vhd(45): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../lab8_1/start_stop.vhd" "" { Text "C:/Users/yhp/Desktop/tech/project_lab/lab8_1/start_stop.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679405601953 "|start_stop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.brakeB start_stop.vhd(45) " "Inferred latch for \"next_state.brakeB\" at start_stop.vhd(45)" {  } { { "../lab8_1/start_stop.vhd" "" { Text "C:/Users/yhp/Desktop/tech/project_lab/lab8_1/start_stop.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679405601953 "|start_stop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.brakeA start_stop.vhd(45) " "Inferred latch for \"next_state.brakeA\" at start_stop.vhd(45)" {  } { { "../lab8_1/start_stop.vhd" "" { Text "C:/Users/yhp/Desktop/tech/project_lab/lab8_1/start_stop.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679405601953 "|start_stop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.makeB start_stop.vhd(45) " "Inferred latch for \"next_state.makeB\" at start_stop.vhd(45)" {  } { { "../lab8_1/start_stop.vhd" "" { Text "C:/Users/yhp/Desktop/tech/project_lab/lab8_1/start_stop.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679405601953 "|start_stop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.makeA start_stop.vhd(45) " "Inferred latch for \"next_state.makeA\" at start_stop.vhd(45)" {  } { { "../lab8_1/start_stop.vhd" "" { Text "C:/Users/yhp/Desktop/tech/project_lab/lab8_1/start_stop.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679405601953 "|start_stop"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start start_stop.vhd(45) " "Inferred latch for \"next_state.start\" at start_stop.vhd(45)" {  } { { "../lab8_1/start_stop.vhd" "" { Text "C:/Users/yhp/Desktop/tech/project_lab/lab8_1/start_stop.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679405601954 "|start_stop"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679405602515 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679405602683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679405602841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679405602841 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679405602881 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679405602881 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679405602881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679405602881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679405602895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 21 14:33:22 2023 " "Processing ended: Tue Mar 21 14:33:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679405602895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679405602895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679405602895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679405602895 ""}
