* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Apr 14 2019 14:17:36

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI3/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2drone  --package  SG48  --outdir  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI3/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI3/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2drone_pl.sdc  --dst_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI3/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2drone_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: Pc2drone
Used Logic Cell: 1062/5280
Used Logic Tile: 216/660
Used IO Cell:    11/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_system_c_g
Clock Source: clk_system 
Clock Driver: clk_system_ibuf_gb_io (ICE_GB_IO)
Driver Position: (12, 31, 1)
Fanout to FF: 508
Fanout to Tile: 159


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   7 4 7 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
29|   8 8 6 6 8 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   6 8 7 8 8 0 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   7 8 7 8 8 0 8 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   8 8 8 7 8 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   8 8 8 8 7 0 7 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
24|   7 7 8 8 7 0 3 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
23|   8 8 6 8 1 0 1 3 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0   
22|   8 8 2 8 8 0 3 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
21|   4 4 8 7 6 0 8 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
20|   5 6 5 1 1 0 4 8 1 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   1 8 5 4 2 0 8 6 5 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   1 8 3 1 2 0 8 8 1 3 3 3 1 0 0 0 0 0 0 0 0 0 0 0   
17|   6 8 6 2 5 0 7 1 3 7 5 7 1 0 0 0 0 0 0 0 0 0 0 0   
16|   8 8 8 8 3 0 8 6 5 8 8 4 3 0 0 0 0 0 0 0 0 0 0 0   
15|   8 4 6 4 2 0 1 6 6 5 8 5 1 1 0 0 0 0 0 0 0 0 0 0   
14|   7 8 8 8 8 0 4 5 7 7 6 8 2 0 0 0 0 0 0 0 0 0 0 0   
13|   4 8 8 2 2 0 2 2 3 6 1 8 7 0 0 0 0 0 0 0 0 0 0 0   
12|   5 8 7 3 4 0 6 6 6 5 2 3 0 0 0 0 0 0 0 0 0 0 0 0   
11|   6 8 8 5 4 0 6 4 6 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   8 6 6 5 2 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   2 6 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   5 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   5 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   8 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   6 1 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   4 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 3 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.92

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|    13 11 15  6  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|    19 17 14 14 16  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|    10 18 13 20 21  0  6  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|    13 14 15 21  9  0 16 15  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|    21 24 11 19 18  0 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|    22 23 17 19 17  0 19  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|    18 20 21 13 15  0  3  8  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|    14 21 16 21  2  0  4  7  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0    
22|    16 21  3 21 16  0  7 16  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|    13  9 16 22 19  0 16  9  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|    12 16 14  1  3  0  9 22  4 16  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     3 24 17  7  8  0 22  6 15 16  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     2 24 11  2  6  0  8  8  3  4  8  6  3  0  0  0  0  0  0  0  0  0  0  0    
17|    15 21 17  4 16  0  7  1  8 12 15 13  4  0  0  0  0  0  0  0  0  0  0  0    
16|    16 16 22 16 11  0  8 14  5 18 16 10  8  0  0  0  0  0  0  0  0  0  0  0    
15|    17  7 11  7  4  0  1 16 18 14 16 10  4  4  0  0  0  0  0  0  0  0  0  0    
14|    18 22 22  8  8  0  5 13 16 19 14 16  8  0  0  0  0  0  0  0  0  0  0  0    
13|     4 19 23  4  3  0  4  4  9 17  3 16 18  0  0  0  0  0  0  0  0  0  0  0    
12|     9 20  7  3  4  0 14 11 18  9  6  8  0  0  0  0  0  0  0  0  0  0  0  0    
11|    10 19  8  5  5  0 10  9 15  8  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     8 10 14  9  2  0  1  2  2  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     3  7  1  4  3  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     8  4  0  0  0  0  3  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|    11  2  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     8  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     6  1  5  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     4  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  3  2  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 10.69

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|    24 12 22  6  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|    28 17 22 21 16  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|    17 18 26 25 24  0  6  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|    24 23 25 26 15  0 16 22  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|    30 24 21 24 28  0 17  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|    28 23 25 26 25  0 23  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|    19 26 29 29 22  0  3  9  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|    14 29 20 30  2  0  4  7  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0    
22|    18 29  3 29 16  0  7 23  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|    14 16 16 28 24  0 23  9  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|    20 21 18  1  3  0  9 22  4 16  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     3 24 19  9  8  0 22  6 18 17  4  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     2 24 12  2  6  0  8  8  3  8 12 10  3  0  0  0  0  0  0  0  0  0  0  0    
17|    23 22 22  4 18  0  7  1 10 22 18 19  4  0  0  0  0  0  0  0  0  0  0  0    
16|    28 27 28 23 11  0  8 24 14 29 16 13 11  0  0  0  0  0  0  0  0  0  0  0    
15|    30  8 12  9  6  0  1 20 21 20 17 10  4  4  0  0  0  0  0  0  0  0  0  0    
14|    28 22 22  8  8  0  7 15 25 26 21 16  8  0  0  0  0  0  0  0  0  0  0  0    
13|     4 26 23  4  4  0  4  4 11 23  3 16 24  0  0  0  0  0  0  0  0  0  0  0    
12|    14 20  7  3  4  0 17 19 18 18  6 11  0  0  0  0  0  0  0  0  0  0  0  0    
11|    16 19  8  5  5  0 22 10 22  9  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     8 16 23 12  2  0  1  2  2  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     3 12  1  4  3  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|    13  4  0  0  0  0  3  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|    15  2  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     8  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     6  1  8  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     4  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  3  2  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 13.59

***** Run Time Info *****
Run Time:  1
