<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: xilinx/7Series/general/rtl/Dsp48Comparator4x12b.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('Dsp48Comparator4x12b_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Dsp48Comparator4x12b.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="Dsp48Comparator4x12b_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- File       : Dsp48Comparator4x12b.vhd</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- Company    : SLAC National Accelerator Laboratory</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- Created    : 2014-10-02</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">-- Last update: 2014-10-02</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">-- Description: This module is a quad 12-bit digital comparator using a DSP48</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">-- This file is part of &#39;SLAC Firmware Standard Library&#39;.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">-- It is subject to the license terms in the LICENSE.txt file found in the </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">-- top-level directory of this distribution and at: </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">--    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">-- No part of &#39;SLAC Firmware Standard Library&#39;, including this file, </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">-- may be copied, modified, propagated, or distributed except according to </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">-- the terms contained in the LICENSE.txt file.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#a0a6af6eef40212dbaf130d57ce711256">   18</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#acd03516902501cd1c7296a98e22c6fcb">   19</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classDeviceDna7Series.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#af2fe75efbe0a68c3fb806bb88b1a81ba">   21</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classStdRtlPkg.html">StdRtlPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#a962f1c6a2adaac3e10a6f7fa3d111e01">   23</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">unisim</span>;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#aa1cb22e959d47364391e5eb4ef86927c">   24</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classDeviceDna7Series.html#a962f1c6a2adaac3e10a6f7fa3d111e01">unisim</a>.vcomponents.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">--! @see entity </span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword"> --! @ingroup xilinx_7Series_general</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html">   28</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classDsp48Comparator4x12b.html">Dsp48Comparator4x12b</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;   <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#a67a837684e4f18c2d236ac1d053b419b">   30</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>              <span class="vhdlchar">:</span> <span class="comment">time</span>    <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlchar">ns</span>;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#a1d584eac5e6380d56e1b87f50ea42e3c">   31</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a1d584eac5e6380d56e1b87f50ea42e3c">EN_GREATER_EQUAL_G</a></span> <span class="vhdlchar">:</span> <span class="comment">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span><span class="vhdlchar">)</span>;<span class="keyword">  -- true is &quot;&gt;=&quot; operation and false is &quot;&gt;&quot; operation</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;   <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">      -- Data and Threshold Signals </span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#aae2123e4f979975929894d38c1a37332">   34</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#aae2123e4f979975929894d38c1a37332">polarity</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#a9d368f13ca0d95acba1bfde0b2861d65">   35</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a9d368f13ca0d95acba1bfde0b2861d65">dataIn</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a4537beff0da1049b905b6ca929904c91">Slv12Array</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#a27cf09f3774bd4b2f43e69dbaded9c08">   36</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a27cf09f3774bd4b2f43e69dbaded9c08">threshIn</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a4537beff0da1049b905b6ca929904c91">Slv12Array</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">      -- Hit detected Signals      </span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#a564bcff39dde18b3a40eb9811cca21d4">   38</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a564bcff39dde18b3a40eb9811cca21d4">compOut</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="keyword">          -- &#39;1&#39; when data &gt; threshold</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">      -- Clock and Reset Signals      </span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#a8562dfa3c7970041e8fb901d9c0e4ecf">   40</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b.html#a259ed46e9599b8818b73ef2eb0bcb7e9">   41</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">Dsp48Comparator4x12b</span>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b_1_1mapping.html">   44</a></span>&#160;<span class="keywordflow">architecture</span> mapping <span class="keywordflow">of</span> <a class="code" href="classDsp48Comparator4x12b.html">Dsp48Comparator4x12b</a> is</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b_1_1mapping.html#a408b1abfc50cfd3f13061f2d19d0d040">   46</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a408b1abfc50cfd3f13061f2d19d0d040">carryOut</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b_1_1mapping.html#a3f4acdbb915634b318f03a7e825190d2">   47</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a3f4acdbb915634b318f03a7e825190d2">din</a></span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b_1_1mapping.html#a5366e3c89cb0924accb6db8ea91aa749">   48</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a5366e3c89cb0924accb6db8ea91aa749">A</a></span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">29</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b_1_1mapping.html#ac0122ab1704b6d8ad685cb021caf0912">   49</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#ac0122ab1704b6d8ad685cb021caf0912">B</a></span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">17</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b_1_1mapping.html#a4465051140ba9733a41b55d8c64dc720">   50</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a4465051140ba9733a41b55d8c64dc720">C</a></span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">reset</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b_1_1mapping.html#a1b8b16eeb5db692e2194b6d02787fe32">   52</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a1b8b16eeb5db692e2194b6d02787fe32">rstDly</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">   -- Map the data signals into C bus</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;   <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a4465051140ba9733a41b55d8c64dc720">C</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">36</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a9d368f13ca0d95acba1bfde0b2861d65">dataIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;   <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a4465051140ba9733a41b55d8c64dc720">C</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">35</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a9d368f13ca0d95acba1bfde0b2861d65">dataIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;   <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a4465051140ba9733a41b55d8c64dc720">C</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">12</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a9d368f13ca0d95acba1bfde0b2861d65">dataIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;   <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a4465051140ba9733a41b55d8c64dc720">C</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">11</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a9d368f13ca0d95acba1bfde0b2861d65">dataIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">   -- Map the threshold signal into A:B bus</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;   <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a3f4acdbb915634b318f03a7e825190d2">din</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">36</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a27cf09f3774bd4b2f43e69dbaded9c08">threshIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;   <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a3f4acdbb915634b318f03a7e825190d2">din</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">35</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a27cf09f3774bd4b2f43e69dbaded9c08">threshIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;   <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a3f4acdbb915634b318f03a7e825190d2">din</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">12</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a27cf09f3774bd4b2f43e69dbaded9c08">threshIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;   <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a3f4acdbb915634b318f03a7e825190d2">din</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">11</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a27cf09f3774bd4b2f43e69dbaded9c08">threshIn</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;   <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a5366e3c89cb0924accb6db8ea91aa749">A</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a3f4acdbb915634b318f03a7e825190d2">din</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">18</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;   <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#ac0122ab1704b6d8ad685cb021caf0912">B</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a3f4acdbb915634b318f03a7e825190d2">din</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">17</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">   -- Reduce the fanout of the reset signal to help with timing</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b_1_1mapping.html#a03c63e1b352abe0d319cc04ef78c2158">   72</a></span>&#160;   <span class="keywordflow">process</span>(<a class="code" href="classDsp48Comparator4x12b.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;         <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">reset</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a1b8b16eeb5db692e2194b6d02787fe32">rstDly</a></span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;         <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a1b8b16eeb5db692e2194b6d02787fe32">rstDly</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a></span>    <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;   <span class="vhdlchar">GEN_HIT</span> <span class="vhdlchar">:</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;   <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <span class="keywordflow">process</span>(<a class="code" href="classDsp48Comparator4x12b.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>)</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="vhdlkeyword">      begin</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">            -- Check for only &quot;&gt;&quot; operation</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a1d584eac5e6380d56e1b87f50ea42e3c">EN_GREATER_EQUAL_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a9d368f13ca0d95acba1bfde0b2861d65">dataIn</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a27cf09f3774bd4b2f43e69dbaded9c08">threshIn</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;               <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a564bcff39dde18b3a40eb9811cca21d4">compOut</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">               -- Check the polarity configuration</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#aae2123e4f979975929894d38c1a37332">polarity</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                  <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a564bcff39dde18b3a40eb9811cca21d4">compOut</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a408b1abfc50cfd3f13061f2d19d0d040">carryOut</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;<span class="keyword">  -- negative pulse polarity</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;               <span class="keywordflow">else</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                  <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a564bcff39dde18b3a40eb9811cca21d4">compOut</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a408b1abfc50cfd3f13061f2d19d0d040">carryOut</a></span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">)</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classDsp48Comparator4x12b.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;<span class="keyword">       -- positive pulse polarity</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;               <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classDsp48Comparator4x12b_1_1mapping.html#a4a4ae1aaa297782b8d33ac3918efcddb">  100</a></span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span> <span class="vhdlchar">GEN_HIT</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;   DSP48E1_Inst : DSP48E1</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">         -- Feature Control Attributes: Data Path Selection</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;         A_INPUT            =&gt; <span class="keyword">&quot;DIRECT&quot;</span>,<span class="keyword">  -- Selects A input source, &quot;DIRECT&quot; (A port) or &quot;CASCADE&quot; (ACIN port)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;         B_INPUT            =&gt; <span class="keyword">&quot;DIRECT&quot;</span>,<span class="keyword">  -- Selects B input source, &quot;DIRECT&quot; (B port) or &quot;CASCADE&quot; (BCIN port)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;         USE_DPORT          =&gt; false,<span class="keyword">   -- Select D port usage (TRUE or FALSE)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;         USE_MULT           =&gt; <span class="keyword">&quot;NONE&quot;</span>,<span class="keyword">  -- Select multiplier usage (&quot;MULTIPLY&quot;, &quot;DYNAMIC&quot;, or &quot;NONE&quot;)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keyword">         -- Pattern Detector Attributes: Pattern Detection Configuration</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;         AUTORESET_PATDET   =&gt; <span class="keyword">&quot;NO_RESET&quot;</span>,<span class="keyword">       -- &quot;NO_RESET&quot;, &quot;RESET_MATCH&quot;, &quot;RESET_NOT_MATCH&quot;</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;         MASK               =&gt; x&quot;FFFFFFFFFFFF&quot;,<span class="keyword">  -- 48-bit mask value for pattern detect (1=ignore)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;         PATTERN            =&gt; x&quot;000000000000&quot;,<span class="keyword">  -- 48-bit pattern match for pattern detect</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;         SEL_MASK           =&gt; <span class="keyword">&quot;MASK&quot;</span>,<span class="keyword">  -- &quot;C&quot;, &quot;MASK&quot;, &quot;ROUNDING_MODE1&quot;, &quot;ROUNDING_MODE2&quot;</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;         SEL_PATTERN        =&gt; <span class="keyword">&quot;PATTERN&quot;</span>,<span class="keyword">        -- Select pattern value (&quot;PATTERN&quot; or &quot;C&quot;)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;         USE_PATTERN_DETECT =&gt; <span class="keyword">&quot;NO_PATDET&quot;</span>,<span class="keyword">      -- Enable pattern detect (&quot;PATDET&quot; or &quot;NO_PATDET&quot;)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keyword">         -- Register Control Attributes: Pipeline Register Configuration</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;         ACASCREG           =&gt; <span class="vhdllogic">1</span>,<span class="keyword">  -- Number of pipeline stages between A/ACIN and ACOUT (0, 1 or 2)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;         ADREG              =&gt; <span class="vhdllogic">0</span>,<span class="keyword">       -- Number of pipeline stages for pre-adder (0 or 1)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;         ALUMODEREG         =&gt; <span class="vhdllogic">0</span>,<span class="keyword">       -- Number of pipeline stages for ALUMODE (0 or 1)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;         AREG               =&gt; <span class="vhdllogic">1</span>,<span class="keyword">       -- Number of pipeline stages for A (0, 1 or 2)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;         BCASCREG           =&gt; <span class="vhdllogic">1</span>,<span class="keyword">  -- Number of pipeline stages between B/BCIN and BCOUT (0, 1 or 2)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;         BREG               =&gt; <span class="vhdllogic">1</span>,<span class="keyword">       -- Number of pipeline stages for B (0, 1 or 2)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;         CARRYINREG         =&gt; <span class="vhdllogic">0</span>,<span class="keyword">       -- Number of pipeline stages for CARRYIN (0 or 1)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;         CARRYINSELREG      =&gt; <span class="vhdllogic">0</span>,<span class="keyword">       -- Number of pipeline stages for CARRYINSEL (0 or 1)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;         CREG               =&gt; <span class="vhdllogic">1</span>,<span class="keyword">       -- Number of pipeline stages for C (0 or 1)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;         DREG               =&gt; <span class="vhdllogic">0</span>,<span class="keyword">       -- Number of pipeline stages for D (0 or 1)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;         INMODEREG          =&gt; <span class="vhdllogic">0</span>,<span class="keyword">       -- Number of pipeline stages for INMODE (0 or 1)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;         MREG               =&gt; <span class="vhdllogic">0</span>,<span class="keyword">       -- Number of multiplier pipeline stages (0 or 1)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;         OPMODEREG          =&gt; <span class="vhdllogic">0</span>,<span class="keyword">       -- Number of pipeline stages for OPMODE (0 or 1)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;         PREG               =&gt; <span class="vhdllogic">1</span>,<span class="keyword">       -- Number of pipeline stages for P (0 or 1)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;         USE_SIMD           =&gt; <span class="keyword">&quot;FOUR12&quot;</span><span class="vhdlchar">)</span><span class="keyword">  -- SIMD selection (&quot;ONE48&quot;, &quot;TWO24&quot;, &quot;FOUR12&quot;)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keyword">         -- Cascade: 30-bit (each) output: Cascade Ports</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;         ACOUT          =&gt; <span class="keywordflow">open</span>,<span class="keyword">        -- 30-bit output: A port cascade output</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;         BCOUT          =&gt; <span class="keywordflow">open</span>,<span class="keyword">        -- 18-bit output: B port cascade output</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;         CARRYCASCOUT   =&gt; <span class="keywordflow">open</span>,<span class="keyword">        -- 1-bit output: Cascade carry output</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;         MULTSIGNOUT    =&gt; <span class="keywordflow">open</span>,<span class="keyword">        -- 1-bit output: Multiplier sign cascade output</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;         PCOUT          =&gt; <span class="keywordflow">open</span>,<span class="keyword">        -- 48-bit output: Cascade output</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">         -- Control: 1-bit (each) output: Control Inputs/Status Bits</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;         OVERFLOW       =&gt; <span class="keywordflow">open</span>,<span class="keyword">        -- 1-bit output: Overflow in add/acc output</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;         PATTERNBDETECT =&gt; <span class="keywordflow">open</span>,<span class="keyword">        -- 1-bit output: Pattern bar detect output</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;         PATTERNDETECT  =&gt; <span class="keywordflow">open</span>,<span class="keyword">        -- 1-bit output: Pattern detect output</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;         UNDERFLOW      =&gt; <span class="keywordflow">open</span>,<span class="keyword">        -- 1-bit output: Underflow in add/acc output</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">         -- Data: 4-bit (each) output: Data Ports</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;         CARRYOUT       =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a408b1abfc50cfd3f13061f2d19d0d040">carryOut</a>,<span class="keyword">    -- 4-bit output: Carry output</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;         P              =&gt; <span class="keywordflow">open</span>,<span class="keyword">        -- 48-bit output: Primary data output</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keyword">         -- Cascade: 30-bit (each) input: Cascade Ports</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;         ACIN           =&gt; <span class="vhdlchar">(</span><span class="keywordflow">others</span> =&gt; &#39;0&#39;<span class="vhdlchar">)</span>,<span class="keyword">      -- 30-bit input: A cascade data input</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;         BCIN           =&gt; <span class="vhdlchar">(</span><span class="keywordflow">others</span> =&gt; &#39;0&#39;<span class="vhdlchar">)</span>,<span class="keyword">      -- 18-bit input: B cascade input</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;         CARRYCASCIN    =&gt; &#39;0&#39;,<span class="keyword">         -- 1-bit input: Cascade carry input</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;         MULTSIGNIN     =&gt; &#39;0&#39;,<span class="keyword">         -- 1-bit input: Multiplier sign input</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;         PCIN           =&gt; <span class="vhdlchar">(</span><span class="keywordflow">others</span> =&gt; &#39;0&#39;<span class="vhdlchar">)</span>,<span class="keyword">      -- 48-bit input: P cascade input</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">         -- Control: 4-bit (each) input: Control Inputs/Status Bits</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;         ALUMODE        =&gt; &quot;<span class="vhdllogic">0011</span>&quot;,<span class="keyword">      -- 4-bit input: ALU control input</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;         CARRYINSEL     =&gt; &quot;<span class="vhdllogic">000</span>&quot;,<span class="keyword">       -- 3-bit input: Carry select input</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;         CEINMODE       =&gt; &#39;1&#39;,<span class="keyword">         -- 1-bit input: Clock enable input for INMODEREG</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;         CLK            =&gt; <a class="code" href="classDsp48Comparator4x12b.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>,<span class="keyword">         -- 1-bit input: Clock input</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;         INMODE         =&gt; &quot;<span class="vhdllogic">00011</span>&quot;,<span class="keyword">     -- 5-bit input: INMODE control input</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;         OPMODE         =&gt; &quot;<span class="vhdllogic">0110011</span>&quot;,<span class="keyword">   -- 7-bit input: Operation mode input</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;         RSTINMODE      =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">reset</a>,<span class="keyword">       -- 1-bit input: Reset input for INMODEREG</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">         -- Data: 30-bit (each) input: Data Ports         </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;         A              =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a5366e3c89cb0924accb6db8ea91aa749">A</a>,<span class="keyword">           -- 30-bit input: A data input</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;         B              =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#ac0122ab1704b6d8ad685cb021caf0912">B</a>,<span class="keyword">           -- 18-bit input: B data input</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;         C              =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a4465051140ba9733a41b55d8c64dc720">C</a>,<span class="keyword">           -- 48-bit input: C data input</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;         CARRYIN        =&gt; &#39;0&#39;,<span class="keyword">         -- 1-bit input: Carry input signal</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;         D              =&gt; <span class="vhdlchar">(</span><span class="keywordflow">others</span> =&gt; &#39;0&#39;<span class="vhdlchar">)</span>,<span class="keyword">      -- 25-bit input: D data input</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keyword">         -- Reset/Clock Enable: 1-bit (each) input: Reset/Clock Enable Inputs</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;         CEA1           =&gt; &#39;1&#39;,<span class="keyword">         -- 1-bit input: Clock enable input for 1st stage AREG</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;         CEA2           =&gt; &#39;1&#39;,<span class="keyword">         -- 1-bit input: Clock enable input for 2nd stage AREG</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;         CEAD           =&gt; &#39;1&#39;,<span class="keyword">         -- 1-bit input: Clock enable input for ADREG</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;         CEALUMODE      =&gt; &#39;1&#39;,<span class="keyword">         -- 1-bit input: Clock enable input for ALUMODERE</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;         CEB1           =&gt; &#39;1&#39;,<span class="keyword">         -- 1-bit input: Clock enable input for 1st stage BREG</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;         CEB2           =&gt; &#39;1&#39;,<span class="keyword">         -- 1-bit input: Clock enable input for 2nd stage BREG</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;         CEC            =&gt; &#39;1&#39;,<span class="keyword">         -- 1-bit input: Clock enable input for CREG</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;         CECARRYIN      =&gt; &#39;1&#39;,<span class="keyword">         -- 1-bit input: Clock enable input for CARRYINREG</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;         CECTRL         =&gt; &#39;1&#39;,<span class="keyword">  -- 1-bit input: Clock enable input for OPMODEREG and CARRYINSELREG</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;         CED            =&gt; &#39;1&#39;,<span class="keyword">         -- 1-bit input: Clock enable input for DREG</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;         CEM            =&gt; &#39;1&#39;,<span class="keyword">         -- 1-bit input: Clock enable input for MREG</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;         CEP            =&gt; &#39;1&#39;,<span class="keyword">         -- 1-bit input: Clock enable input for PREG</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;         RSTA           =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">reset</a>,<span class="keyword">       -- 1-bit input: Reset input for AREG</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;         RSTALLCARRYIN  =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">reset</a>,<span class="keyword">       -- 1-bit input: Reset input for CARRYINREG</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;         RSTALUMODE     =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">reset</a>,<span class="keyword">       -- 1-bit input: Reset input for ALUMODEREG</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;         RSTB           =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">reset</a>,<span class="keyword">       -- 1-bit input: Reset input for BREG</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;         RSTC           =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">reset</a>,<span class="keyword">       -- 1-bit input: Reset input for CREG</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;         RSTCTRL        =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">reset</a>,<span class="keyword">       -- 1-bit input: Reset input for OPMODEREG and CARRYINSELREG</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;         RSTD           =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">reset</a>,<span class="keyword">       -- 1-bit input: Reset input for DREG and ADREG</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;         RSTM           =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">reset</a>,<span class="keyword">       -- 1-bit input: Reset input for MREG</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;         RSTP           =&gt; <a class="code" href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">reset</a><span class="vhdlchar">)</span>;<span class="keyword">      -- 1-bit input: Reset input for PREG</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">mapping</span>;</div><div class="ttc" id="classDsp48Comparator4x12b_1_1mapping_html_a3f4acdbb915634b318f03a7e825190d2"><div class="ttname"><a href="classDsp48Comparator4x12b_1_1mapping.html#a3f4acdbb915634b318f03a7e825190d2">Dsp48Comparator4x12b.mapping.din</a></div><div class="ttdeci">slv( 47 downto  0)   din</div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00047">Dsp48Comparator4x12b.vhd:47</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_1_1mapping_html_ac0122ab1704b6d8ad685cb021caf0912"><div class="ttname"><a href="classDsp48Comparator4x12b_1_1mapping.html#ac0122ab1704b6d8ad685cb021caf0912">Dsp48Comparator4x12b.mapping.B</a></div><div class="ttdeci">slv( 17 downto  0)   B</div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00049">Dsp48Comparator4x12b.vhd:49</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a4537beff0da1049b905b6ca929904c91"><div class="ttname"><a href="classStdRtlPkg.html#a4537beff0da1049b905b6ca929904c91">StdRtlPkg.Slv12Array</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of slv( 11 downto  0)   Slv12Array</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00399">StdRtlPkg.vhd:399</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classDsp48Comparator4x12b.html#a8562dfa3c7970041e8fb901d9c0e4ecf">Dsp48Comparator4x12b.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00040">Dsp48Comparator4x12b.vhd:40</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_1_1mapping_html_a1b8b16eeb5db692e2194b6d02787fe32"><div class="ttname"><a href="classDsp48Comparator4x12b_1_1mapping.html#a1b8b16eeb5db692e2194b6d02787fe32">Dsp48Comparator4x12b.mapping.rstDly</a></div><div class="ttdeci">sl   rstDly</div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00052">Dsp48Comparator4x12b.vhd:52</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a520db08c77a39b20e2cf83ef7e5d7a0a"><div class="ttname"><a href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">StdRtlPkg.sl</a></div><div class="ttdeci">std_logic   sl</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00028">StdRtlPkg.vhd:28</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_html_a564bcff39dde18b3a40eb9811cca21d4"><div class="ttname"><a href="classDsp48Comparator4x12b.html#a564bcff39dde18b3a40eb9811cca21d4">Dsp48Comparator4x12b.compOut</a></div><div class="ttdeci">out compOutslv( 3 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00038">Dsp48Comparator4x12b.vhd:38</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_1_1mapping_html_a408b1abfc50cfd3f13061f2d19d0d040"><div class="ttname"><a href="classDsp48Comparator4x12b_1_1mapping.html#a408b1abfc50cfd3f13061f2d19d0d040">Dsp48Comparator4x12b.mapping.carryOut</a></div><div class="ttdeci">slv( 3 downto  0)   carryOut</div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00046">Dsp48Comparator4x12b.vhd:46</a></div></div>
<div class="ttc" id="classDeviceDna7Series_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classDeviceDna7Series.html#a0a6af6eef40212dbaf130d57ce711256">DeviceDna7Series.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="DeviceDna7Series_8vhd_source.html#l00018">DeviceDna7Series.vhd:18</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_html_aae2123e4f979975929894d38c1a37332"><div class="ttname"><a href="classDsp48Comparator4x12b.html#aae2123e4f979975929894d38c1a37332">Dsp48Comparator4x12b.polarity</a></div><div class="ttdeci">in polaritysl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00034">Dsp48Comparator4x12b.vhd:34</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_1_1mapping_html_a35d954cd6285a389db999e64b64f9965"><div class="ttname"><a href="classDsp48Comparator4x12b_1_1mapping.html#a35d954cd6285a389db999e64b64f9965">Dsp48Comparator4x12b.mapping.reset</a></div><div class="ttdeci">sl   reset</div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00052">Dsp48Comparator4x12b.vhd:52</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_html_a9d368f13ca0d95acba1bfde0b2861d65"><div class="ttname"><a href="classDsp48Comparator4x12b.html#a9d368f13ca0d95acba1bfde0b2861d65">Dsp48Comparator4x12b.dataIn</a></div><div class="ttdeci">in dataInSlv12Array( 0 to  3)  </div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00035">Dsp48Comparator4x12b.vhd:35</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_html_a27cf09f3774bd4b2f43e69dbaded9c08"><div class="ttname"><a href="classDsp48Comparator4x12b.html#a27cf09f3774bd4b2f43e69dbaded9c08">Dsp48Comparator4x12b.threshIn</a></div><div class="ttdeci">in threshInSlv12Array( 0 to  3)  </div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00036">Dsp48Comparator4x12b.vhd:36</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_html_a1d584eac5e6380d56e1b87f50ea42e3c"><div class="ttname"><a href="classDsp48Comparator4x12b.html#a1d584eac5e6380d56e1b87f50ea42e3c">Dsp48Comparator4x12b.EN_GREATER_EQUAL_G</a></div><div class="ttdeci">EN_GREATER_EQUAL_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00031">Dsp48Comparator4x12b.vhd:31</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_html_a259ed46e9599b8818b73ef2eb0bcb7e9"><div class="ttname"><a href="classDsp48Comparator4x12b.html#a259ed46e9599b8818b73ef2eb0bcb7e9">Dsp48Comparator4x12b.rst</a></div><div class="ttdeci">in rstsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00041">Dsp48Comparator4x12b.vhd:41</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_html"><div class="ttname"><a href="classDsp48Comparator4x12b.html">Dsp48Comparator4x12b</a></div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00028">Dsp48Comparator4x12b.vhd:28</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classDsp48Comparator4x12b.html#a67a837684e4f18c2d236ac1d053b419b">Dsp48Comparator4x12b.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00030">Dsp48Comparator4x12b.vhd:30</a></div></div>
<div class="ttc" id="classStdRtlPkg_html"><div class="ttname"><a href="classStdRtlPkg.html">StdRtlPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00023">StdRtlPkg.vhd:23</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_1_1mapping_html_a5366e3c89cb0924accb6db8ea91aa749"><div class="ttname"><a href="classDsp48Comparator4x12b_1_1mapping.html#a5366e3c89cb0924accb6db8ea91aa749">Dsp48Comparator4x12b.mapping.A</a></div><div class="ttdeci">slv( 29 downto  0)   A</div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00048">Dsp48Comparator4x12b.vhd:48</a></div></div>
<div class="ttc" id="classDsp48Comparator4x12b_1_1mapping_html_a4465051140ba9733a41b55d8c64dc720"><div class="ttname"><a href="classDsp48Comparator4x12b_1_1mapping.html#a4465051140ba9733a41b55d8c64dc720">Dsp48Comparator4x12b.mapping.C</a></div><div class="ttdeci">slv( 47 downto  0)   C</div><div class="ttdef"><b>Definition:</b> <a href="Dsp48Comparator4x12b_8vhd_source.html#l00050">Dsp48Comparator4x12b.vhd:50</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_ac9bfc8d5c7862c8d34daeaedb44e1d8a"><div class="ttname"><a href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">StdRtlPkg.slv</a></div><div class="ttdeci">std_logic_vector   slv</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00029">StdRtlPkg.vhd:29</a></div></div>
<div class="ttc" id="classDeviceDna7Series_html_a962f1c6a2adaac3e10a6f7fa3d111e01"><div class="ttname"><a href="classDeviceDna7Series.html#a962f1c6a2adaac3e10a6f7fa3d111e01">DeviceDna7Series.unisim</a></div><div class="ttdeci">_library_ unisimunisim</div><div class="ttdef"><b>Definition:</b> <a href="DeviceDna7Series_8vhd_source.html#l00025">DeviceDna7Series.vhd:25</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ac62887f4060c2db12c739aee9d8b6e9.html">xilinx</a></li><li class="navelem"><a class="el" href="dir_af7989fa739121211bf9905e6da2150f.html">7Series</a></li><li class="navelem"><a class="el" href="dir_2c054e317884d40c9dbdc046b1830311.html">general</a></li><li class="navelem"><a class="el" href="dir_d409a90a91ccbd356bbceba3c3623867.html">rtl</a></li><li class="navelem"><a class="el" href="Dsp48Comparator4x12b_8vhd.html">Dsp48Comparator4x12b.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
