Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: dvi_in.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dvi_in.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dvi_in"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : dvi_in
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/ufarooq/My Passport/VHDL/HDMI_in_out/tmds_out_fifo.vhd" into library work
Parsing entity <tmds_out_fifo>.
Parsing architecture <tmds_out_fifo_a> of entity <tmds_out_fifo>.
Parsing VHDL file "/media/ufarooq/My Passport/VHDL/HDMI_in_out/tmds_encoder.vhd" into library work
Parsing entity <TMDS_encoder>.
Parsing architecture <Behavioral> of entity <tmds_encoder>.
Parsing VHDL file "/media/ufarooq/My Passport/VHDL/HDMI_in_out/tmds_decode.vhd" into library work
Parsing entity <tmds_decode>.
Parsing architecture <Behavioral> of entity <tmds_decode>.
Parsing VHDL file "/media/ufarooq/My Passport/VHDL/HDMI_in_out/output_serialiser.vhd" into library work
Parsing entity <output_serialiser>.
Parsing architecture <Behavioral> of entity <output_serialiser>.
Parsing VHDL file "/media/ufarooq/My Passport/VHDL/HDMI_in_out/input_serialiser.vhd" into library work
Parsing entity <input_serialiser>.
Parsing architecture <Behavioral> of entity <input_serialiser>.
Parsing VHDL file "/media/ufarooq/My Passport/VHDL/HDMI_in_out/gearbox.vhd" into library work
Parsing entity <gearbox>.
Parsing architecture <Behavioral> of entity <gearbox>.
Parsing VHDL file "/media/ufarooq/My Passport/VHDL/HDMI_in_out/vga_gen.vhd" into library work
Parsing entity <vga_gen>.
Parsing architecture <Behavioral> of entity <vga_gen>.
Parsing VHDL file "/media/ufarooq/My Passport/VHDL/HDMI_in_out/input_channel.vhd" into library work
Parsing entity <input_channel>.
Parsing architecture <Behavioral> of entity <input_channel>.
Parsing VHDL file "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvid_out.vhd" into library work
Parsing entity <dvid_out>.
Parsing architecture <Behavioral> of entity <dvid_out>.
Parsing VHDL file "/media/ufarooq/My Passport/VHDL/HDMI_in_out/clocking.vhd" into library work
Parsing entity <clocking>.
Parsing architecture <Behavioral> of entity <clocking>.
Parsing VHDL file "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" into library work
Parsing entity <dvi_in>.
Parsing architecture <Behavioral> of entity <dvi_in>.
WARNING:HDLCompiler:946 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" Line 317: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" Line 492: Actual for formal port red_p is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" Line 493: Actual for formal port green_p is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" Line 494: Actual for formal port blue_p is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" Line 495: Actual for formal port blank is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <dvi_in> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" Line 201: btns should be on the sensitivity list of the process

Elaborating entity <input_channel> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <input_serialiser> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/input_serialiser.vhd" Line 26: Using initial value '0' for bitslip since it is never assigned

Elaborating entity <gearbox> (architecture <Behavioral>) from library <work>.

Elaborating entity <tmds_decode> (architecture <Behavioral>) from library <work>.

Elaborating entity <clocking> (architecture <Behavioral>) from library <work>.

Elaborating entity <vga_gen> (architecture <Behavioral>) from library <work>.

Elaborating entity <dvid_out> (architecture <Behavioral>) from library <work>.

Elaborating entity <TMDS_encoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <tmds_out_fifo> (architecture <tmds_out_fifo_a>) from library <work>.

Elaborating entity <output_serialiser> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dvi_in>.
    Related source file is "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd".
WARNING:Xst:647 - Input <btns<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk32> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk50> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 329: Output port <control> of the instance <input_channel_c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 329: Output port <sync_seen> of the instance <input_channel_c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 329: Output port <calibrate_busy> of the instance <input_channel_c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 355: Output port <active_data> of the instance <input_channel_c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 355: Output port <sync_seen> of the instance <input_channel_c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 355: Output port <calibrate_busy> of the instance <input_channel_c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 380: Output port <control> of the instance <input_channel_c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 380: Output port <active_data> of the instance <input_channel_c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 380: Output port <calibrate_busy> of the instance <input_channel_c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 474: Output port <red> of the instance <i_vga_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 474: Output port <green> of the instance <i_vga_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 474: Output port <blue> of the instance <i_vga_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvi_in.vhd" line 474: Output port <pclk> of the instance <i_vga_gen> is unconnected or connected to loadless signal.
    Found 15-bit register for signal <since_sync>.
    Found 4-bit register for signal <framing>.
    Found 4-bit adder for signal <framing[3]_GND_7_o_add_13_OUT> created at line 1241.
    Found 15-bit adder for signal <since_sync[14]_GND_7_o_add_16_OUT> created at line 1241.
    Found 10-bit adder for signal <n0090> created at line 472.
    Found 10-bit adder for signal <temp_data> created at line 472.
    WARNING:Xst:2404 -  FFs/Latches <reset_delay<0:0>> (without init value) have a constant value of 0 in block <dvi_in>.
    WARNING:Xst:2404 -  FFs/Latches <start_calibrate<0:0>> (without init value) have a constant value of 0 in block <dvi_in>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <dvi_in> synthesized.

Synthesizing Unit <input_channel>.
    Related source file is "/media/ufarooq/My Passport/VHDL/HDMI_in_out/input_channel.vhd".
        fixed_delay = 30
WARNING:Xst:647 - Input <adjust_delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <increase_delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_calibrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <calibrate_busy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <sync_seen>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <input_channel> synthesized.

Synthesizing Unit <input_serialiser>.
    Related source file is "/media/ufarooq/My Passport/VHDL/HDMI_in_out/input_serialiser.vhd".
    Summary:
	no macro.
Unit <input_serialiser> synthesized.

Synthesizing Unit <gearbox>.
    Related source file is "/media/ufarooq/My Passport/VHDL/HDMI_in_out/gearbox.vhd".
    Found 15-bit register for signal <joined>.
    Found 1-bit register for signal <every_other>.
    Found 10-bit register for signal <data_out>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <gearbox> synthesized.

Synthesizing Unit <tmds_decode>.
    Related source file is "/media/ufarooq/My Passport/VHDL/HDMI_in_out/tmds_decode.vhd".
    Found 1-bit register for signal <active_data>.
    Found 8-bit register for signal <data_out>.
    Found 9-bit register for signal <sometimes_inverted>.
    Found 2-bit register for signal <next_c>.
    Found 1-bit register for signal <next_active_data>.
    Found 10-bit register for signal <data_delayed>.
    Found 2-bit register for signal <c>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <tmds_decode> synthesized.

Synthesizing Unit <clocking>.
    Related source file is "/media/ufarooq/My Passport/VHDL/HDMI_in_out/clocking.vhd".
    Summary:
	no macro.
Unit <clocking> synthesized.

Synthesizing Unit <vga_gen>.
    Related source file is "/media/ufarooq/My Passport/VHDL/HDMI_in_out/vga_gen.vhd".
    Found 8-bit register for signal <green>.
    Found 8-bit register for signal <blue>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 12-bit register for signal <h_count>.
    Found 12-bit register for signal <v_count>.
    Found 8-bit register for signal <red>.
    Found 8-bit adder for signal <h_count[7]_v_count[7]_add_2_OUT> created at line 42.
    Found 12-bit adder for signal <v_count[11]_GND_32_o_add_12_OUT> created at line 1241.
    Found 12-bit adder for signal <h_count[11]_GND_32_o_add_14_OUT> created at line 1241.
    Found 12-bit comparator greater for signal <h_count[11]_GND_32_o_LessThan_1_o> created at line 39
    Found 12-bit comparator greater for signal <v_count[11]_GND_32_o_LessThan_2_o> created at line 39
    Found 12-bit comparator lessequal for signal <n0009> created at line 52
    Found 12-bit comparator greater for signal <h_count[11]_GND_32_o_LessThan_8_o> created at line 52
    Found 12-bit comparator lessequal for signal <n0013> created at line 58
    Found 12-bit comparator greater for signal <v_count[11]_GND_32_o_LessThan_10_o> created at line 58
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_gen> synthesized.

Synthesizing Unit <dvid_out>.
    Related source file is "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvid_out.vhd".
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvid_out.vhd" line 90: Output port <full> of the instance <out_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/ufarooq/My Passport/VHDL/HDMI_in_out/dvid_out.vhd" line 90: Output port <empty> of the instance <out_fifo> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <ser_in_green>.
    Found 5-bit register for signal <ser_in_blue>.
    Found 5-bit register for signal <ser_in_clock>.
    Found 1-bit register for signal <rd_enable>.
    Found 5-bit register for signal <ser_in_red>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dvid_out> synthesized.

Synthesizing Unit <TMDS_encoder>.
    Related source file is "/media/ufarooq/My Passport/VHDL/HDMI_in_out/tmds_encoder.vhd".
    Found 4-bit register for signal <dc_bias>.
    Found 10-bit register for signal <encoded>.
    Found 4-bit adder for signal <n0156> created at line 54.
    Found 4-bit adder for signal <n0159> created at line 54.
    Found 4-bit adder for signal <n0162> created at line 54.
    Found 4-bit adder for signal <n0165> created at line 54.
    Found 4-bit adder for signal <n0168> created at line 54.
    Found 4-bit adder for signal <n0171> created at line 54.
    Found 4-bit adder for signal <ones> created at line 54.
    Found 4-bit adder for signal <n0176> created at line 70.
    Found 4-bit adder for signal <n0179> created at line 70.
    Found 4-bit adder for signal <n0182> created at line 70.
    Found 4-bit adder for signal <n0185> created at line 70.
    Found 4-bit adder for signal <n0188> created at line 70.
    Found 4-bit adder for signal <n0191> created at line 70.
    Found 4-bit adder for signal <n0194> created at line 70.
    Found 4-bit adder for signal <data_word_disparity> created at line 70.
    Found 4-bit adder for signal <dc_bias[3]_data_word_disparity[3]_add_25_OUT> created at line 91.
    Found 4-bit adder for signal <dc_bias[3]_GND_34_o_add_29_OUT> created at line 99.
    Found 4-bit adder for signal <GND_34_o_data_word_disparity[3]_add_32_OUT> created at line 102.
    Found 4-bit subtractor for signal <GND_34_o_GND_34_o_sub_27_OUT<3:0>> created at line 94.
    Found 4-bit subtractor for signal <GND_34_o_GND_34_o_sub_31_OUT<3:0>> created at line 99.
    Found 4-bit subtractor for signal <n0203> created at line 0.
    Found 4-bit comparator greater for signal <GND_34_o_ones[3]_LessThan_9_o> created at line 60
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <TMDS_encoder> synthesized.

Synthesizing Unit <output_serialiser>.
    Related source file is "/media/ufarooq/My Passport/VHDL/HDMI_in_out/output_serialiser.vhd".
    Summary:
	no macro.
Unit <output_serialiser> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 67
 10-bit adder                                          : 2
 12-bit adder                                          : 2
 15-bit adder                                          : 1
 4-bit adder                                           : 52
 4-bit addsub                                          : 3
 4-bit subtractor                                      : 6
 8-bit adder                                           : 1
# Registers                                            : 54
 1-bit register                                        : 16
 10-bit register                                       : 9
 12-bit register                                       : 2
 15-bit register                                       : 4
 2-bit register                                        : 6
 4-bit register                                        : 4
 5-bit register                                        : 4
 8-bit register                                        : 6
 9-bit register                                        : 3
# Comparators                                          : 9
 12-bit comparator greater                             : 4
 12-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 3
# Multiplexers                                         : 114
 1-bit 2-to-1 multiplexer                              : 60
 10-bit 2-to-1 multiplexer                             : 36
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 9
# Xors                                                 : 90
 1-bit xor2                                            : 84
 5-bit xor2                                            : 3
 9-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <tmds_out_fifo.ngc>.
Loading core <tmds_out_fifo> for timing and area information for instance <out_fifo>.

Synthesizing (advanced) Unit <TMDS_encoder>.
The following registers are absorbed into accumulator <dc_bias>: 1 register on signal <dc_bias>.
	The following adders/subtractors are grouped into adder tree <Madd_data_word_disparity_Madd1> :
 	<Madd_n0179_Madd> in block <TMDS_encoder>, 	<Madd_n0185_Madd> in block <TMDS_encoder>, 	<Madd_n0191_Madd> in block <TMDS_encoder>, 	<Madd_data_word_disparity_Madd> in block <TMDS_encoder>.
	The following adders/subtractors are grouped into adder tree <Madd_ones_Madd1> :
 	<Madd_n0162_Madd> in block <TMDS_encoder>, 	<Madd_n0168_Madd> in block <TMDS_encoder>, 	<Madd_ones_Madd> in block <TMDS_encoder>.
Unit <TMDS_encoder> synthesized (advanced).

Synthesizing (advanced) Unit <dvi_in>.
The following registers are absorbed into counter <since_sync>: 1 register on signal <since_sync>.
The following registers are absorbed into counter <framing>: 1 register on signal <framing>.
Unit <dvi_in> synthesized (advanced).

Synthesizing (advanced) Unit <vga_gen>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vga_gen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 2
 4-bit adder                                           : 9
 4-bit subtractor                                      : 6
 8-bit adder                                           : 1
# Adder Trees                                          : 6
 4-bit / 4-inputs adder tree                           : 6
# Counters                                             : 4
 12-bit up counter                                     : 2
 15-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Accumulators                                         : 3
 4-bit updown loadable accumulator                     : 3
# Registers                                            : 258
 Flip-Flops                                            : 258
# Comparators                                          : 9
 12-bit comparator greater                             : 4
 12-bit comparator lessequal                           : 2
 4-bit comparator greater                              : 3
# Multiplexers                                         : 162
 1-bit 2-to-1 multiplexer                              : 117
 10-bit 2-to-1 multiplexer                             : 33
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 6
# Xors                                                 : 90
 1-bit xor2                                            : 84
 5-bit xor2                                            : 3
 9-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance PLL_BASE_inst in unit PLL_BASE_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance Inst_clocking/PLL_BASE_inst in unit Inst_clocking/PLL_BASE_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2677 - Node <input_channel_c1/sync_seen> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <input_channel_c0/sync_seen> of sequential type is unconnected in block <dvi_in>.

Optimizing unit <dvi_in> ...

Optimizing unit <gearbox> ...

Optimizing unit <tmds_decode> ...

Optimizing unit <dvid_out> ...

Optimizing unit <TMDS_encoder> ...

Optimizing unit <vga_gen> ...
WARNING:Xst:2677 - Node <input_channel_c0/i_tmds_decode/c_1> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <input_channel_c0/i_tmds_decode/c_0> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <input_channel_c0/i_tmds_decode/next_c_1> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <input_channel_c0/i_tmds_decode/next_c_0> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <input_channel_c1/i_tmds_decode/active_data> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <input_channel_c2/i_tmds_decode/c_1> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <input_channel_c2/i_tmds_decode/c_0> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <input_channel_c2/i_tmds_decode/active_data> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <input_channel_c2/i_tmds_decode/next_c_1> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <input_channel_c2/i_tmds_decode/next_c_0> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/blue_7> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/blue_6> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/blue_5> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/blue_4> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/blue_3> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/blue_2> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/blue_1> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/blue_0> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/red_7> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/red_6> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/red_5> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/red_4> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/red_3> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/red_2> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/red_1> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/red_0> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/green_7> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/green_6> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/green_5> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/green_4> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/green_3> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/green_2> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/green_1> of sequential type is unconnected in block <dvi_in>.
WARNING:Xst:2677 - Node <i_vga_gen/green_0> of sequential type is unconnected in block <dvi_in>.
INFO:Xst:2261 - The FF/Latch <i_dvid_out/ser_in_clock_4> in Unit <dvi_in> is equivalent to the following 4 FFs/Latches, which will be removed : <i_dvid_out/ser_in_clock_3> <i_dvid_out/ser_in_clock_2> <i_dvid_out/ser_in_clock_1> <i_dvid_out/ser_in_clock_0> 
INFO:Xst:2261 - The FF/Latch <input_channel_c0/i_gearbox/every_other> in Unit <dvi_in> is equivalent to the following 2 FFs/Latches, which will be removed : <input_channel_c1/i_gearbox/every_other> <input_channel_c2/i_gearbox/every_other> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dvi_in, actual ratio is 4.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0> in Unit <i_dvid_out/out_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <i_dvid_out/out_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <i_dvid_out/out_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0> in Unit <i_dvid_out/out_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <i_dvid_out/out_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <i_dvid_out/out_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
FlipFlop input_channel_c0/i_gearbox/every_other has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <dvi_in> :
	Found 2-bit shift register for signal <input_channel_c0/i_gearbox/joined_9>.
	Found 2-bit shift register for signal <input_channel_c1/i_gearbox/joined_9>.
	Found 2-bit shift register for signal <input_channel_c2/i_gearbox/joined_9>.
	Found 2-bit shift register for signal <input_channel_c0/i_tmds_decode/sometimes_inverted_8>.
	Found 2-bit shift register for signal <input_channel_c1/i_tmds_decode/sometimes_inverted_8>.
	Found 2-bit shift register for signal <input_channel_c1/i_tmds_decode/c_0>.
	Found 2-bit shift register for signal <input_channel_c2/i_tmds_decode/sometimes_inverted_8>.
Unit <dvi_in> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 258
 Flip-Flops                                            : 258
# Shift Registers                                      : 7
 2-bit shift register                                  : 7

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dvi_in.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 679
#      GND                         : 2
#      INV                         : 39
#      LUT1                        : 36
#      LUT2                        : 47
#      LUT3                        : 110
#      LUT4                        : 40
#      LUT5                        : 151
#      LUT6                        : 159
#      MUXCY                       : 45
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 354
#      FD                          : 185
#      FDE                         : 101
#      FDR                         : 67
#      ODDR2                       : 1
# RAMS                             : 5
#      RAM32M                      : 5
# Shift Registers                  : 7
#      SRLC16E                     : 7
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 25
#      IBUF                        : 1
#      IBUFDS                      : 4
#      OBUF                        : 16
#      OBUFDS                      : 4
# Others                           : 18
#      BUFPLL                      : 2
#      ISERDES2                    : 6
#      OSERDES2                    : 8
#      PLL_ADV                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             354  out of  30064     1%  
 Number of Slice LUTs:                  609  out of  15032     4%  
    Number used as Logic:               582  out of  15032     3%  
    Number used as Memory:               27  out of   3664     0%  
       Number used as RAM:               20
       Number used as SRL:                7

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    700
   Number with an unused Flip Flop:     346  out of    700    49%  
   Number with an unused LUT:            91  out of    700    13%  
   Number of fully used LUT-FF pairs:   263  out of    700    37%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  33  out of    186    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of PLL_ADVs:                      2  out of      2   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
PLL_BASE_inst/CLKOUT2              | BUFG                   | 109   |
hdmi_clk_p                         | IBUFDS+BUFG            | 2     |
PLL_BASE_inst/CLKOUT1              | BUFG                   | 77    |
Inst_clocking/PLL_BASE_inst/CLKOUT1| BUFG                   | 78    |
Inst_clocking/PLL_BASE_inst/CLKOUT2| BUFG                   | 101   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.488ns (Maximum Frequency: 222.809MHz)
   Minimum input arrival time before clock: 16.883ns
   Maximum output required time after clock: 4.309ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_BASE_inst/CLKOUT2'
  Clock period: 4.305ns (frequency: 232.291MHz)
  Total number of paths / destination ports: 376 / 112
-------------------------------------------------------------------------
Delay:               4.305ns (Levels of Logic = 4)
  Source:            since_sync_11 (FF)
  Destination:       framing_3 (FF)
  Source Clock:      PLL_BASE_inst/CLKOUT2 rising
  Destination Clock: PLL_BASE_inst/CLKOUT2 rising

  Data Path: since_sync_11 to framing_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.961  since_sync_11 (since_sync_11)
     LUT5:I0->O            1   0.203   0.684  since_sync[14]_PWR_7_o_equal_12_o<14>1 (since_sync[14]_PWR_7_o_equal_12_o<14>)
     LUT6:I4->O            5   0.203   0.715  since_sync[14]_PWR_7_o_equal_12_o<14>3 (since_sync[14]_PWR_7_o_equal_12_o)
     LUT6:I5->O            1   0.205   0.580  _n00961 (_n0096)
     LUT4:I3->O            1   0.205   0.000  framing_3_rstpot (framing_3_rstpot)
     FD:D                      0.102          framing_3
    ----------------------------------------
    Total                      4.305ns (1.365ns logic, 2.940ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_BASE_inst/CLKOUT1'
  Clock period: 3.771ns (frequency: 265.156MHz)
  Total number of paths / destination ports: 362 / 92
-------------------------------------------------------------------------
Delay:               3.771ns (Levels of Logic = 2)
  Source:            input_channel_c0/i_gearbox/every_other (FF)
  Destination:       input_channel_c0/i_gearbox/data_out_9 (FF)
  Source Clock:      PLL_BASE_inst/CLKOUT1 rising
  Destination Clock: PLL_BASE_inst/CLKOUT1 rising

  Data Path: input_channel_c0/i_gearbox/every_other to input_channel_c0/i_gearbox/data_out_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              34   0.447   1.321  input_channel_c0/i_gearbox/every_other (input_channel_c0/i_gearbox/every_other)
     LUT5:I4->O           30   0.205   1.492  input_channel_c0/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1031 (input_channel_c0/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103)
     LUT6:I3->O            1   0.205   0.000  input_channel_c0/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT93 (input_channel_c0/i_gearbox/framing[3]_framing[3]_mux_2_OUT<7>)
     FDE:D                     0.102          input_channel_c0/i_gearbox/data_out_7
    ----------------------------------------
    Total                      3.771ns (0.959ns logic, 2.812ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clocking/PLL_BASE_inst/CLKOUT1'
  Clock period: 3.683ns (frequency: 271.501MHz)
  Total number of paths / destination ports: 274 / 130
-------------------------------------------------------------------------
Delay:               3.683ns (Levels of Logic = 3)
  Source:            i_dvid_out/rd_enable (FF)
  Destination:       i_dvid_out/out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Source Clock:      Inst_clocking/PLL_BASE_inst/CLKOUT1 rising
  Destination Clock: Inst_clocking/PLL_BASE_inst/CLKOUT1 rising

  Data Path: i_dvid_out/rd_enable to i_dvid_out/out_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             54   0.447   1.918  i_dvid_out/rd_enable (i_dvid_out/rd_enable)
     begin scope: 'i_dvid_out/out_fifo:rd_en'
     LUT5:I0->O            1   0.203   0.808  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_3_o3 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_3_o3)
     LUT6:I3->O            2   0.205   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_3_o4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_3_o)
     FD:D                      0.102          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      3.683ns (0.957ns logic, 2.726ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clocking/PLL_BASE_inst/CLKOUT2'
  Clock period: 4.488ns (frequency: 222.809MHz)
  Total number of paths / destination ports: 1390 / 165
-------------------------------------------------------------------------
Delay:               4.488ns (Levels of Logic = 4)
  Source:            i_vga_gen/h_count_4 (FF)
  Destination:       i_vga_gen/v_count_11 (FF)
  Source Clock:      Inst_clocking/PLL_BASE_inst/CLKOUT2 rising
  Destination Clock: Inst_clocking/PLL_BASE_inst/CLKOUT2 rising

  Data Path: i_vga_gen/h_count_4 to i_vga_gen/v_count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  i_vga_gen/h_count_4 (i_vga_gen/h_count_4)
     LUT6:I0->O            3   0.203   0.651  i_vga_gen/h_count[11]_GND_32_o_equal_11_o<11>11 (i_vga_gen/h_count[11]_GND_32_o_equal_11_o<11>1)
     LUT6:I5->O            1   0.205   0.580  i_vga_gen/h_count[11]_GND_32_o_equal_11_o<11>_1 (i_vga_gen/h_count[11]_GND_32_o_equal_11_o<11>)
     LUT6:I5->O           12   0.205   0.909  i_vga_gen/_n0055 (i_vga_gen/_n0055)
     LUT4:I3->O            1   0.205   0.000  i_vga_gen/v_count_11_rstpot (i_vga_gen/v_count_11_rstpot)
     FD:D                      0.102          i_vga_gen/v_count_11
    ----------------------------------------
    Total                      4.488ns (1.367ns logic, 3.121ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_BASE_inst/CLKOUT1'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              1.466ns (Levels of Logic = 1)
  Source:            input_channel_c0/i_input_serialiser/ISERDES2_master:Q3 (PAD)
  Destination:       input_channel_c0/i_gearbox/joined_13 (FF)
  Destination Clock: PLL_BASE_inst/CLKOUT1 rising

  Data Path: input_channel_c0/i_input_serialiser/ISERDES2_master:Q3 to input_channel_c0/i_gearbox/joined_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:Q3            1   0.000   0.579  input_channel_c0/i_input_serialiser/ISERDES2_master (input_channel_c0/half_words<3>)
     INV:I->O              1   0.206   0.579  input_channel_c0/i_gearbox/Mmux_data_in[4]_data_in[3]_MUX_35_o11_INV_0 (input_channel_c0/i_gearbox/data_in[4]_data_in[3]_MUX_35_o)
     FD:D                      0.102          input_channel_c0/i_gearbox/joined_13
    ----------------------------------------
    Total                      1.466ns (0.308ns logic, 1.158ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_clocking/PLL_BASE_inst/CLKOUT2'
  Total number of paths / destination ports: 89391 / 42
-------------------------------------------------------------------------
Offset:              16.883ns (Levels of Logic = 14)
  Source:            btns<0> (PAD)
  Destination:       i_dvid_out/TMDS_encoder_red/dc_bias_3 (FF)
  Destination Clock: Inst_clocking/PLL_BASE_inst/CLKOUT2 rising

  Data Path: btns<0> to i_dvid_out/TMDS_encoder_red/dc_bias_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   1.908  btns_0_IBUF (btns_0_IBUF)
     LUT3:I0->O            4   0.205   0.912  temp_data[9]_c0_d[7]_or_30_OUT<1>1 (temp_data[9]_c0_d[7]_or_30_OUT<1>)
     LUT6:I3->O            7   0.205   0.878  i_dvid_out/TMDS_encoder_red/data_word_inv<2>1 (i_dvid_out/TMDS_encoder_red/data_word_inv<2>)
     LUT5:I3->O            2   0.203   0.981  i_dvid_out/TMDS_encoder_red/ADDERTREE_INTERNAL_Madd_xor<0>21 (i_dvid_out/TMDS_encoder_red/ADDERTREE_INTERNAL_Madd_1)
     LUT6:I0->O            1   0.203   0.924  i_dvid_out/TMDS_encoder_red/ADDERTREE_INTERNAL_Madd2_lut<1>1 (i_dvid_out/TMDS_encoder_red/ADDERTREE_INTERNAL_Madd2_lut<1>)
     LUT6:I1->O           29   0.203   1.478  i_dvid_out/TMDS_encoder_red/GND_34_o_GND_34_o_OR_75_o6 (i_dvid_out/TMDS_encoder_red/GND_34_o_GND_34_o_OR_75_o)
     LUT6:I3->O            3   0.205   0.995  i_dvid_out/TMDS_encoder_red/ADDERTREE_INTERNAL_Madd3_xor<0>11 (i_dvid_out/TMDS_encoder_red/ADDERTREE_INTERNAL_Madd_03)
     LUT5:I0->O            4   0.203   0.912  i_dvid_out/TMDS_encoder_red/ADDERTREE_INTERNAL_Madd5_lut<0>1 (i_dvid_out/TMDS_encoder_red/ADDERTREE_INTERNAL_Madd5_lut<0>)
     LUT5:I2->O           11   0.205   0.883  i_dvid_out/TMDS_encoder_red/ADDERTREE_INTERNAL_Madd6_cy<0>11 (i_dvid_out/TMDS_encoder_red/ADDERTREE_INTERNAL_Madd6_cy<0>)
     LUT3:I2->O            6   0.205   0.992  i_dvid_out/TMDS_encoder_red/Madd_GND_34_o_data_word_disparity[3]_add_32_OUT_lut<0>1111 (i_dvid_out/TMDS_encoder_red/Madd_GND_34_o_data_word_disparity[3]_add_32_OUT_lut<0>111)
     LUT5:I1->O            2   0.203   0.845  i_dvid_out/TMDS_encoder_red/Msub_GND_34_o_GND_34_o_sub_31_OUT<3:0>_cy<0>21 (i_dvid_out/TMDS_encoder_red/Msub_GND_34_o_GND_34_o_sub_31_OUT<3:0>_cy<0>1)
     LUT5:I2->O            1   0.205   0.580  i_dvid_out/TMDS_encoder_red/Maccum_dc_bias_lut<2>_SW0 (N36)
     LUT5:I4->O            2   0.205   0.617  i_dvid_out/TMDS_encoder_red/Maccum_dc_bias_lut<2> (i_dvid_out/TMDS_encoder_red/Maccum_dc_bias_lut<2>)
     LUT6:I5->O            1   0.205   0.000  i_dvid_out/TMDS_encoder_red/Maccum_dc_bias_xor<2>11 (i_dvid_out/TMDS_encoder_red/Result<2>)
     FDR:D                     0.102          i_dvid_out/TMDS_encoder_red/dc_bias_2
    ----------------------------------------
    Total                     16.883ns (3.979ns logic, 12.904ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_BASE_inst/CLKOUT2'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.309ns (Levels of Logic = 1)
  Source:            input_channel_c0/i_tmds_decode/active_data (FF)
  Destination:       hsync0 (PAD)
  Source Clock:      PLL_BASE_inst/CLKOUT2 rising

  Data Path: input_channel_c0/i_tmds_decode/active_data to hsync0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              32   0.447   1.291  input_channel_c0/i_tmds_decode/active_data (input_channel_c0/i_tmds_decode/active_data)
     OBUF:I->O                 2.571          hsync0_OBUF (hsync0)
    ----------------------------------------
    Total                      4.309ns (3.018ns logic, 1.291ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_clocking/PLL_BASE_inst/CLKOUT2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            i_vga_gen/blank (FF)
  Destination:       vsync0 (PAD)
  Source Clock:      Inst_clocking/PLL_BASE_inst/CLKOUT2 rising

  Data Path: i_vga_gen/blank to vsync0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  i_vga_gen/blank (i_vga_gen/blank)
     OBUF:I->O                 2.571          vsync0_OBUF (vsync0)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_clocking/PLL_BASE_inst/CLKOUT1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.191ns (Levels of Logic = 0)
  Source:            i_dvid_out/ser_in_clock_4 (FF)
  Destination:       i_dvid_out/output_serialiser_c/OSERDES2_master:D1 (PAD)
  Source Clock:      Inst_clocking/PLL_BASE_inst/CLKOUT1 rising

  Data Path: i_dvid_out/ser_in_clock_4 to i_dvid_out/output_serialiser_c/OSERDES2_master:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.744  i_dvid_out/ser_in_clock_4 (i_dvid_out/ser_in_clock_4)
    OSERDES2:D1                0.000          i_dvid_out/output_serialiser_c/OSERDES2_slave
    ----------------------------------------
    Total                      1.191ns (0.447ns logic, 0.744ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 58 / 55
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            i_dvid_out/output_serialiser_c/OSERDES2_master:OQ (PAD)
  Destination:       tmds_out_p<3> (PAD)

  Data Path: i_dvid_out/output_serialiser_c/OSERDES2_master:OQ to tmds_out_p<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  i_dvid_out/output_serialiser_c/OSERDES2_master (tmds_out_clock_t)
     OBUFDS:I->O               2.571          OBUFDS_clock (tmds_out_p<3>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_clocking/PLL_BASE_inst/CLKOUT1
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Inst_clocking/PLL_BASE_inst/CLKOUT1|    3.683|         |         |         |
Inst_clocking/PLL_BASE_inst/CLKOUT2|    1.807|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_clocking/PLL_BASE_inst/CLKOUT2
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Inst_clocking/PLL_BASE_inst/CLKOUT1|    1.128|         |         |         |
Inst_clocking/PLL_BASE_inst/CLKOUT2|    4.488|         |         |         |
PLL_BASE_inst/CLKOUT2              |   18.119|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PLL_BASE_inst/CLKOUT1
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
PLL_BASE_inst/CLKOUT1|    3.771|         |         |         |
PLL_BASE_inst/CLKOUT2|    4.746|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PLL_BASE_inst/CLKOUT2
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
PLL_BASE_inst/CLKOUT1|    4.230|         |         |         |
PLL_BASE_inst/CLKOUT2|    4.305|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.29 secs
 
--> 


Total memory usage is 411708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   53 (   0 filtered)
Number of infos    :   25 (   0 filtered)

