
12_FLASH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c78  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08008e5c  08008e5c  00018e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fe0  08008fe0  00020204  2**0
                  CONTENTS
  4 .ARM          00000000  08008fe0  08008fe0  00020204  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008fe0  08008fe0  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fe0  08008fe0  00018fe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fe4  08008fe4  00018fe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  08008fe8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e98  20000208  080091ec  00020208  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200020a0  080091ec  000220a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002562e  00000000  00000000  0002022d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005956  00000000  00000000  0004585b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001308  00000000  00000000  0004b1b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001090  00000000  00000000  0004c4c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001dac3  00000000  00000000  0004d550  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001b48f  00000000  00000000  0006b013  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007f344  00000000  00000000  000864a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001057e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005044  00000000  00000000  00105864  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000208 	.word	0x20000208
 8000200:	00000000 	.word	0x00000000
 8000204:	08008e44 	.word	0x08008e44

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000020c 	.word	0x2000020c
 8000220:	08008e44 	.word	0x08008e44

08000224 <apInit>:
#include "ap.h"



void apInit(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
  uartOpen(_DEF_UART1, 57600);  // USB
 8000228:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 800022c:	2000      	movs	r0, #0
 800022e:	f000 fdc3 	bl	8000db8 <uartOpen>
  uartOpen(_DEF_UART2, 57600);  // UART1
 8000232:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000236:	2001      	movs	r0, #1
 8000238:	f000 fdbe 	bl	8000db8 <uartOpen>
}
 800023c:	bf00      	nop
 800023e:	bd80      	pop	{r7, pc}

08000240 <apMain>:

void apMain(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b08c      	sub	sp, #48	; 0x30
 8000244:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 8000246:	f000 f8a2 	bl	800038e <millis>
 800024a:	62f8      	str	r0, [r7, #44]	; 0x2c

  while(1)
  {
    if(millis()-pre_time >= 500)
 800024c:	f000 f89f 	bl	800038e <millis>
 8000250:	4602      	mov	r2, r0
 8000252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000254:	1ad3      	subs	r3, r2, r3
 8000256:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800025a:	d305      	bcc.n	8000268 <apMain+0x28>
    {
      pre_time = millis();
 800025c:	f000 f897 	bl	800038e <millis>
 8000260:	62f8      	str	r0, [r7, #44]	; 0x2c
      ledToggle(_DEF_LED3);
 8000262:	2002      	movs	r0, #2
 8000264:	f000 fcd2 	bl	8000c0c <ledToggle>
      //uartPrintf(_DEF_UART2, "Uart1 %d \n", millis());
      //printf("printf test \n");
      //logPrintf("logPrintf test %d\n", (int)millis());
    }

    if(uartAvailable(_DEF_UART1) > 0)
 8000268:	2000      	movs	r0, #0
 800026a:	f000 fe3b 	bl	8000ee4 <uartAvailable>
 800026e:	4603      	mov	r3, r0
 8000270:	2b00      	cmp	r3, #0
 8000272:	d0eb      	beq.n	800024c <apMain+0xc>
    {
      uint8_t rx_data;

      rx_data = uartRead(_DEF_UART1);
 8000274:	2000      	movs	r0, #0
 8000276:	f000 fe67 	bl	8000f48 <uartRead>
 800027a:	4603      	mov	r3, r0
 800027c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

      if(rx_data == '1')
 8000280:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000284:	2b31      	cmp	r3, #49	; 0x31
 8000286:	d11e      	bne.n	80002c6 <apMain+0x86>
      {
        uint8_t buf[32];

        logPrintf("Read... \n");
 8000288:	482d      	ldr	r0, [pc, #180]	; (8000340 <apMain+0x100>)
 800028a:	f007 fefd 	bl	8008088 <puts>

        flashRead(0x08000000 + (60*2048), buf, 32);
 800028e:	463b      	mov	r3, r7
 8000290:	2220      	movs	r2, #32
 8000292:	4619      	mov	r1, r3
 8000294:	482b      	ldr	r0, [pc, #172]	; (8000344 <apMain+0x104>)
 8000296:	f000 fbd1 	bl	8000a3c <flashRead>

        for(int i=0; i<32; i++)
 800029a:	2300      	movs	r3, #0
 800029c:	62bb      	str	r3, [r7, #40]	; 0x28
 800029e:	e00f      	b.n	80002c0 <apMain+0x80>
        {
          logPrintf("0x%X : 0x%X\n", 0x08000000 + (60*2048)+i, buf[i]);
 80002a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80002a2:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80002a6:	f503 33f0 	add.w	r3, r3, #122880	; 0x1e000
 80002aa:	4639      	mov	r1, r7
 80002ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80002ae:	440a      	add	r2, r1
 80002b0:	7812      	ldrb	r2, [r2, #0]
 80002b2:	4619      	mov	r1, r3
 80002b4:	4824      	ldr	r0, [pc, #144]	; (8000348 <apMain+0x108>)
 80002b6:	f007 fe73 	bl	8007fa0 <iprintf>
        for(int i=0; i<32; i++)
 80002ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80002bc:	3301      	adds	r3, #1
 80002be:	62bb      	str	r3, [r7, #40]	; 0x28
 80002c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80002c2:	2b1f      	cmp	r3, #31
 80002c4:	ddec      	ble.n	80002a0 <apMain+0x60>
        }
      }

      if(rx_data == '2')
 80002c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80002ca:	2b32      	cmp	r3, #50	; 0x32
 80002cc:	d110      	bne.n	80002f0 <apMain+0xb0>
      {
        logPrintf("Erase... \n");
 80002ce:	481f      	ldr	r0, [pc, #124]	; (800034c <apMain+0x10c>)
 80002d0:	f007 feda 	bl	8008088 <puts>

        if(flashErase(0x08000000 + (60*2048), 32) == true)
 80002d4:	2120      	movs	r1, #32
 80002d6:	481b      	ldr	r0, [pc, #108]	; (8000344 <apMain+0x104>)
 80002d8:	f000 fb14 	bl	8000904 <flashErase>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d003      	beq.n	80002ea <apMain+0xaa>
        {
          logPrintf("Erase OK\n");
 80002e2:	481b      	ldr	r0, [pc, #108]	; (8000350 <apMain+0x110>)
 80002e4:	f007 fed0 	bl	8008088 <puts>
 80002e8:	e002      	b.n	80002f0 <apMain+0xb0>
        }
        else
        {
          logPrintf("Erase Fail\n");
 80002ea:	481a      	ldr	r0, [pc, #104]	; (8000354 <apMain+0x114>)
 80002ec:	f007 fecc 	bl	8008088 <puts>
        }
      }

      if(rx_data == '3')
 80002f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80002f4:	2b33      	cmp	r3, #51	; 0x33
 80002f6:	d1a9      	bne.n	800024c <apMain+0xc>
      {
        uint8_t buf[32];

        for(int i=0; i<32; i++)
 80002f8:	2300      	movs	r3, #0
 80002fa:	627b      	str	r3, [r7, #36]	; 0x24
 80002fc:	e009      	b.n	8000312 <apMain+0xd2>
        {
          buf[i] = i;
 80002fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000300:	b2d9      	uxtb	r1, r3
 8000302:	463a      	mov	r2, r7
 8000304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000306:	4413      	add	r3, r2
 8000308:	460a      	mov	r2, r1
 800030a:	701a      	strb	r2, [r3, #0]
        for(int i=0; i<32; i++)
 800030c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800030e:	3301      	adds	r3, #1
 8000310:	627b      	str	r3, [r7, #36]	; 0x24
 8000312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000314:	2b1f      	cmp	r3, #31
 8000316:	ddf2      	ble.n	80002fe <apMain+0xbe>
        }

        logPrintf("Write... \n");
 8000318:	480f      	ldr	r0, [pc, #60]	; (8000358 <apMain+0x118>)
 800031a:	f007 feb5 	bl	8008088 <puts>

        if(flashWrite(0x08000000 + (60*2048), buf, 32) == true)
 800031e:	463b      	mov	r3, r7
 8000320:	2220      	movs	r2, #32
 8000322:	4619      	mov	r1, r3
 8000324:	4807      	ldr	r0, [pc, #28]	; (8000344 <apMain+0x104>)
 8000326:	f000 fb43 	bl	80009b0 <flashWrite>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	d003      	beq.n	8000338 <apMain+0xf8>
        {
          logPrintf("Write OK\n");
 8000330:	480a      	ldr	r0, [pc, #40]	; (800035c <apMain+0x11c>)
 8000332:	f007 fea9 	bl	8008088 <puts>
 8000336:	e789      	b.n	800024c <apMain+0xc>
        }
        else
        {
          logPrintf("Write Fail\n");
 8000338:	4809      	ldr	r0, [pc, #36]	; (8000360 <apMain+0x120>)
 800033a:	f007 fea5 	bl	8008088 <puts>
    if(millis()-pre_time >= 500)
 800033e:	e785      	b.n	800024c <apMain+0xc>
 8000340:	08008e5c 	.word	0x08008e5c
 8000344:	0801e000 	.word	0x0801e000
 8000348:	08008e68 	.word	0x08008e68
 800034c:	08008e78 	.word	0x08008e78
 8000350:	08008e84 	.word	0x08008e84
 8000354:	08008e90 	.word	0x08008e90
 8000358:	08008e9c 	.word	0x08008e9c
 800035c:	08008ea8 	.word	0x08008ea8
 8000360:	08008eb4 	.word	0x08008eb4

08000364 <bspInit>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);


void bspInit(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
  HAL_Init();
 8000368:	f000 ff2e 	bl	80011c8 <HAL_Init>

  SystemClock_Config();
 800036c:	f000 f825 	bl	80003ba <SystemClock_Config>

  MX_GPIO_Init();
 8000370:	f000 f884 	bl	800047c <MX_GPIO_Init>

}
 8000374:	bf00      	nop
 8000376:	bd80      	pop	{r7, pc}

08000378 <delay>:

void delay(uint32_t ms)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8000380:	6878      	ldr	r0, [r7, #4]
 8000382:	f000 ff83 	bl	800128c <HAL_Delay>
}
 8000386:	bf00      	nop
 8000388:	3708      	adds	r7, #8
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}

0800038e <millis>:

uint32_t millis(void)
{
 800038e:	b580      	push	{r7, lr}
 8000390:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8000392:	f000 ff71 	bl	8001278 <HAL_GetTick>
 8000396:	4603      	mov	r3, r0
}
 8000398:	4618      	mov	r0, r3
 800039a:	bd80      	pop	{r7, pc}

0800039c <__io_putchar>:

int __io_putchar(int ch)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
  // Send character to USB printf
  uartWrite(_DEF_UART1, (uint8_t *)&ch, 1);
 80003a4:	1d3b      	adds	r3, r7, #4
 80003a6:	2201      	movs	r2, #1
 80003a8:	4619      	mov	r1, r3
 80003aa:	2000      	movs	r0, #0
 80003ac:	f000 fdee 	bl	8000f8c <uartWrite>
  //uartWrite(_DEF_UART2, (uint8_t *)&ch, 1);

  return 1;
 80003b0:	2301      	movs	r3, #1
}
 80003b2:	4618      	mov	r0, r3
 80003b4:	3708      	adds	r7, #8
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}

080003ba <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003ba:	b580      	push	{r7, lr}
 80003bc:	b096      	sub	sp, #88	; 0x58
 80003be:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80003c4:	2228      	movs	r2, #40	; 0x28
 80003c6:	2100      	movs	r1, #0
 80003c8:	4618      	mov	r0, r3
 80003ca:	f007 fde1 	bl	8007f90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003ce:	f107 031c 	add.w	r3, r7, #28
 80003d2:	2200      	movs	r2, #0
 80003d4:	601a      	str	r2, [r3, #0]
 80003d6:	605a      	str	r2, [r3, #4]
 80003d8:	609a      	str	r2, [r3, #8]
 80003da:	60da      	str	r2, [r3, #12]
 80003dc:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003de:	1d3b      	adds	r3, r7, #4
 80003e0:	2200      	movs	r2, #0
 80003e2:	601a      	str	r2, [r3, #0]
 80003e4:	605a      	str	r2, [r3, #4]
 80003e6:	609a      	str	r2, [r3, #8]
 80003e8:	60da      	str	r2, [r3, #12]
 80003ea:	611a      	str	r2, [r3, #16]
 80003ec:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80003ee:	2305      	movs	r3, #5
 80003f0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003f6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003f8:	2300      	movs	r3, #0
 80003fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80003fc:	2301      	movs	r3, #1
 80003fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000400:	2301      	movs	r3, #1
 8000402:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000404:	2302      	movs	r3, #2
 8000406:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000408:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800040c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800040e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000412:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000414:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000418:	4618      	mov	r0, r3
 800041a:	f003 f913 	bl	8003644 <HAL_RCC_OscConfig>
 800041e:	4603      	mov	r3, r0
 8000420:	2b00      	cmp	r3, #0
 8000422:	d001      	beq.n	8000428 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000424:	f000 f86a 	bl	80004fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000428:	230f      	movs	r3, #15
 800042a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800042c:	2302      	movs	r3, #2
 800042e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000430:	2300      	movs	r3, #0
 8000432:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000434:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000438:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800043a:	2300      	movs	r3, #0
 800043c:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800043e:	f107 031c 	add.w	r3, r7, #28
 8000442:	2102      	movs	r1, #2
 8000444:	4618      	mov	r0, r3
 8000446:	f003 fb61 	bl	8003b0c <HAL_RCC_ClockConfig>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d001      	beq.n	8000454 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000450:	f000 f854 	bl	80004fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USB;
 8000454:	2311      	movs	r3, #17
 8000456:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000458:	f44f 7380 	mov.w	r3, #256	; 0x100
 800045c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800045e:	2300      	movs	r3, #0
 8000460:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000462:	1d3b      	adds	r3, r7, #4
 8000464:	4618      	mov	r0, r3
 8000466:	f003 fd0f 	bl	8003e88 <HAL_RCCEx_PeriphCLKConfig>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d001      	beq.n	8000474 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000470:	f000 f844 	bl	80004fc <Error_Handler>
  }
}
 8000474:	bf00      	nop
 8000476:	3758      	adds	r7, #88	; 0x58
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}

0800047c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b086      	sub	sp, #24
 8000480:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000482:	f107 0308 	add.w	r3, r7, #8
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	605a      	str	r2, [r3, #4]
 800048c:	609a      	str	r2, [r3, #8]
 800048e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000490:	4b18      	ldr	r3, [pc, #96]	; (80004f4 <MX_GPIO_Init+0x78>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	4a17      	ldr	r2, [pc, #92]	; (80004f4 <MX_GPIO_Init+0x78>)
 8000496:	f043 0308 	orr.w	r3, r3, #8
 800049a:	6193      	str	r3, [r2, #24]
 800049c:	4b15      	ldr	r3, [pc, #84]	; (80004f4 <MX_GPIO_Init+0x78>)
 800049e:	699b      	ldr	r3, [r3, #24]
 80004a0:	f003 0308 	and.w	r3, r3, #8
 80004a4:	607b      	str	r3, [r7, #4]
 80004a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004a8:	4b12      	ldr	r3, [pc, #72]	; (80004f4 <MX_GPIO_Init+0x78>)
 80004aa:	699b      	ldr	r3, [r3, #24]
 80004ac:	4a11      	ldr	r2, [pc, #68]	; (80004f4 <MX_GPIO_Init+0x78>)
 80004ae:	f043 0304 	orr.w	r3, r3, #4
 80004b2:	6193      	str	r3, [r2, #24]
 80004b4:	4b0f      	ldr	r3, [pc, #60]	; (80004f4 <MX_GPIO_Init+0x78>)
 80004b6:	699b      	ldr	r3, [r3, #24]
 80004b8:	f003 0304 	and.w	r3, r3, #4
 80004bc:	603b      	str	r3, [r7, #0]
 80004be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_RESET);
 80004c0:	2200      	movs	r2, #0
 80004c2:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80004c6:	480c      	ldr	r0, [pc, #48]	; (80004f8 <MX_GPIO_Init+0x7c>)
 80004c8:	f002 f934 	bl	8002734 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin;
 80004cc:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80004d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d2:	2301      	movs	r3, #1
 80004d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d6:	2300      	movs	r3, #0
 80004d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004da:	2302      	movs	r3, #2
 80004dc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004de:	f107 0308 	add.w	r3, r7, #8
 80004e2:	4619      	mov	r1, r3
 80004e4:	4804      	ldr	r0, [pc, #16]	; (80004f8 <MX_GPIO_Init+0x7c>)
 80004e6:	f001 fee5 	bl	80022b4 <HAL_GPIO_Init>
}
 80004ea:	bf00      	nop
 80004ec:	3718      	adds	r7, #24
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	40021000 	.word	0x40021000
 80004f8:	40010c00 	.word	0x40010c00

080004fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000500:	bf00      	nop
 8000502:	46bd      	mov	sp, r7
 8000504:	bc80      	pop	{r7}
 8000506:	4770      	bx	lr

08000508 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800050e:	4b15      	ldr	r3, [pc, #84]	; (8000564 <HAL_MspInit+0x5c>)
 8000510:	699b      	ldr	r3, [r3, #24]
 8000512:	4a14      	ldr	r2, [pc, #80]	; (8000564 <HAL_MspInit+0x5c>)
 8000514:	f043 0301 	orr.w	r3, r3, #1
 8000518:	6193      	str	r3, [r2, #24]
 800051a:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_MspInit+0x5c>)
 800051c:	699b      	ldr	r3, [r3, #24]
 800051e:	f003 0301 	and.w	r3, r3, #1
 8000522:	60bb      	str	r3, [r7, #8]
 8000524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000526:	4b0f      	ldr	r3, [pc, #60]	; (8000564 <HAL_MspInit+0x5c>)
 8000528:	69db      	ldr	r3, [r3, #28]
 800052a:	4a0e      	ldr	r2, [pc, #56]	; (8000564 <HAL_MspInit+0x5c>)
 800052c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000530:	61d3      	str	r3, [r2, #28]
 8000532:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <HAL_MspInit+0x5c>)
 8000534:	69db      	ldr	r3, [r3, #28]
 8000536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800053a:	607b      	str	r3, [r7, #4]
 800053c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800053e:	4b0a      	ldr	r3, [pc, #40]	; (8000568 <HAL_MspInit+0x60>)
 8000540:	685b      	ldr	r3, [r3, #4]
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	4a04      	ldr	r2, [pc, #16]	; (8000568 <HAL_MspInit+0x60>)
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	40021000 	.word	0x40021000
 8000568:	40010000 	.word	0x40010000

0800056c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000570:	bf00      	nop
 8000572:	46bd      	mov	sp, r7
 8000574:	bc80      	pop	{r7}
 8000576:	4770      	bx	lr

08000578 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800057c:	e7fe      	b.n	800057c <HardFault_Handler+0x4>

0800057e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800057e:	b480      	push	{r7}
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000582:	e7fe      	b.n	8000582 <MemManage_Handler+0x4>

08000584 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000588:	e7fe      	b.n	8000588 <BusFault_Handler+0x4>

0800058a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800058a:	b480      	push	{r7}
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800058e:	e7fe      	b.n	800058e <UsageFault_Handler+0x4>

08000590 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000594:	bf00      	nop
 8000596:	46bd      	mov	sp, r7
 8000598:	bc80      	pop	{r7}
 800059a:	4770      	bx	lr

0800059c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bc80      	pop	{r7}
 80005a6:	4770      	bx	lr

080005a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005ac:	bf00      	nop
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bc80      	pop	{r7}
 80005b2:	4770      	bx	lr

080005b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005b8:	f000 fe4c 	bl	8001254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}

080005c0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80005c4:	4802      	ldr	r0, [pc, #8]	; (80005d0 <DMA1_Channel5_IRQHandler+0x10>)
 80005c6:	f001 fa0b 	bl	80019e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80005ca:	bf00      	nop
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	20000d9c 	.word	0x20000d9c

080005d4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80005d8:	4802      	ldr	r0, [pc, #8]	; (80005e4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80005da:	f002 f9d4 	bl	8002986 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20001c3c 	.word	0x20001c3c

080005e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80005ec:	4802      	ldr	r0, [pc, #8]	; (80005f8 <USART1_IRQHandler+0x10>)
 80005ee:	f004 f8bf 	bl	8004770 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80005f2:	bf00      	nop
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	20000de0 	.word	0x20000de0

080005fc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b086      	sub	sp, #24
 8000600:	af00      	add	r7, sp, #0
 8000602:	60f8      	str	r0, [r7, #12]
 8000604:	60b9      	str	r1, [r7, #8]
 8000606:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000608:	2300      	movs	r3, #0
 800060a:	617b      	str	r3, [r7, #20]
 800060c:	e00a      	b.n	8000624 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800060e:	f3af 8000 	nop.w
 8000612:	4601      	mov	r1, r0
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	1c5a      	adds	r2, r3, #1
 8000618:	60ba      	str	r2, [r7, #8]
 800061a:	b2ca      	uxtb	r2, r1
 800061c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	3301      	adds	r3, #1
 8000622:	617b      	str	r3, [r7, #20]
 8000624:	697a      	ldr	r2, [r7, #20]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	429a      	cmp	r2, r3
 800062a:	dbf0      	blt.n	800060e <_read+0x12>
	}

return len;
 800062c:	687b      	ldr	r3, [r7, #4]
}
 800062e:	4618      	mov	r0, r3
 8000630:	3718      	adds	r7, #24
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}

08000636 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000636:	b580      	push	{r7, lr}
 8000638:	b086      	sub	sp, #24
 800063a:	af00      	add	r7, sp, #0
 800063c:	60f8      	str	r0, [r7, #12]
 800063e:	60b9      	str	r1, [r7, #8]
 8000640:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000642:	2300      	movs	r3, #0
 8000644:	617b      	str	r3, [r7, #20]
 8000646:	e009      	b.n	800065c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	1c5a      	adds	r2, r3, #1
 800064c:	60ba      	str	r2, [r7, #8]
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	4618      	mov	r0, r3
 8000652:	f7ff fea3 	bl	800039c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000656:	697b      	ldr	r3, [r7, #20]
 8000658:	3301      	adds	r3, #1
 800065a:	617b      	str	r3, [r7, #20]
 800065c:	697a      	ldr	r2, [r7, #20]
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	429a      	cmp	r2, r3
 8000662:	dbf1      	blt.n	8000648 <_write+0x12>
	}
	return len;
 8000664:	687b      	ldr	r3, [r7, #4]
}
 8000666:	4618      	mov	r0, r3
 8000668:	3718      	adds	r7, #24
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}

0800066e <_close>:

int _close(int file)
{
 800066e:	b480      	push	{r7}
 8000670:	b083      	sub	sp, #12
 8000672:	af00      	add	r7, sp, #0
 8000674:	6078      	str	r0, [r7, #4]
	return -1;
 8000676:	f04f 33ff 	mov.w	r3, #4294967295
}
 800067a:	4618      	mov	r0, r3
 800067c:	370c      	adds	r7, #12
 800067e:	46bd      	mov	sp, r7
 8000680:	bc80      	pop	{r7}
 8000682:	4770      	bx	lr

08000684 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000694:	605a      	str	r2, [r3, #4]
	return 0;
 8000696:	2300      	movs	r3, #0
}
 8000698:	4618      	mov	r0, r3
 800069a:	370c      	adds	r7, #12
 800069c:	46bd      	mov	sp, r7
 800069e:	bc80      	pop	{r7}
 80006a0:	4770      	bx	lr

080006a2 <_isatty>:

int _isatty(int file)
{
 80006a2:	b480      	push	{r7}
 80006a4:	b083      	sub	sp, #12
 80006a6:	af00      	add	r7, sp, #0
 80006a8:	6078      	str	r0, [r7, #4]
	return 1;
 80006aa:	2301      	movs	r3, #1
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	370c      	adds	r7, #12
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bc80      	pop	{r7}
 80006b4:	4770      	bx	lr

080006b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80006b6:	b480      	push	{r7}
 80006b8:	b085      	sub	sp, #20
 80006ba:	af00      	add	r7, sp, #0
 80006bc:	60f8      	str	r0, [r7, #12]
 80006be:	60b9      	str	r1, [r7, #8]
 80006c0:	607a      	str	r2, [r7, #4]
	return 0;
 80006c2:	2300      	movs	r3, #0
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	3714      	adds	r7, #20
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bc80      	pop	{r7}
 80006cc:	4770      	bx	lr
	...

080006d0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80006d8:	4b11      	ldr	r3, [pc, #68]	; (8000720 <_sbrk+0x50>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d102      	bne.n	80006e6 <_sbrk+0x16>
		heap_end = &end;
 80006e0:	4b0f      	ldr	r3, [pc, #60]	; (8000720 <_sbrk+0x50>)
 80006e2:	4a10      	ldr	r2, [pc, #64]	; (8000724 <_sbrk+0x54>)
 80006e4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <_sbrk+0x50>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80006ec:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <_sbrk+0x50>)
 80006ee:	681a      	ldr	r2, [r3, #0]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	4413      	add	r3, r2
 80006f4:	466a      	mov	r2, sp
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d907      	bls.n	800070a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80006fa:	f007 fc1f 	bl	8007f3c <__errno>
 80006fe:	4602      	mov	r2, r0
 8000700:	230c      	movs	r3, #12
 8000702:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000704:	f04f 33ff 	mov.w	r3, #4294967295
 8000708:	e006      	b.n	8000718 <_sbrk+0x48>
	}

	heap_end += incr;
 800070a:	4b05      	ldr	r3, [pc, #20]	; (8000720 <_sbrk+0x50>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4413      	add	r3, r2
 8000712:	4a03      	ldr	r2, [pc, #12]	; (8000720 <_sbrk+0x50>)
 8000714:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000716:	68fb      	ldr	r3, [r7, #12]
}
 8000718:	4618      	mov	r0, r3
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000224 	.word	0x20000224
 8000724:	200020a0 	.word	0x200020a0

08000728 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800072c:	4b15      	ldr	r3, [pc, #84]	; (8000784 <SystemInit+0x5c>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a14      	ldr	r2, [pc, #80]	; (8000784 <SystemInit+0x5c>)
 8000732:	f043 0301 	orr.w	r3, r3, #1
 8000736:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000738:	4b12      	ldr	r3, [pc, #72]	; (8000784 <SystemInit+0x5c>)
 800073a:	685a      	ldr	r2, [r3, #4]
 800073c:	4911      	ldr	r1, [pc, #68]	; (8000784 <SystemInit+0x5c>)
 800073e:	4b12      	ldr	r3, [pc, #72]	; (8000788 <SystemInit+0x60>)
 8000740:	4013      	ands	r3, r2
 8000742:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000744:	4b0f      	ldr	r3, [pc, #60]	; (8000784 <SystemInit+0x5c>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a0e      	ldr	r2, [pc, #56]	; (8000784 <SystemInit+0x5c>)
 800074a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800074e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000752:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000754:	4b0b      	ldr	r3, [pc, #44]	; (8000784 <SystemInit+0x5c>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a0a      	ldr	r2, [pc, #40]	; (8000784 <SystemInit+0x5c>)
 800075a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800075e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000760:	4b08      	ldr	r3, [pc, #32]	; (8000784 <SystemInit+0x5c>)
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	4a07      	ldr	r2, [pc, #28]	; (8000784 <SystemInit+0x5c>)
 8000766:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800076a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800076c:	4b05      	ldr	r3, [pc, #20]	; (8000784 <SystemInit+0x5c>)
 800076e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000772:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <SystemInit+0x64>)
 8000776:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800077a:	609a      	str	r2, [r3, #8]
#endif 
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr
 8000784:	40021000 	.word	0x40021000
 8000788:	f8ff0000 	.word	0xf8ff0000
 800078c:	e000ed00 	.word	0xe000ed00

08000790 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000790:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000792:	e003      	b.n	800079c <LoopCopyDataInit>

08000794 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000794:	4b0b      	ldr	r3, [pc, #44]	; (80007c4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000796:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000798:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800079a:	3104      	adds	r1, #4

0800079c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800079c:	480a      	ldr	r0, [pc, #40]	; (80007c8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800079e:	4b0b      	ldr	r3, [pc, #44]	; (80007cc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80007a0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80007a2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80007a4:	d3f6      	bcc.n	8000794 <CopyDataInit>
  ldr r2, =_sbss
 80007a6:	4a0a      	ldr	r2, [pc, #40]	; (80007d0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80007a8:	e002      	b.n	80007b0 <LoopFillZerobss>

080007aa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  str r3, [r2], #4
 80007ac:	f842 3b04 	str.w	r3, [r2], #4

080007b0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80007b0:	4b08      	ldr	r3, [pc, #32]	; (80007d4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80007b2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80007b4:	d3f9      	bcc.n	80007aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80007b6:	f7ff ffb7 	bl	8000728 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80007ba:	f007 fbc5 	bl	8007f48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007be:	f007 fbb1 	bl	8007f24 <main>
  bx lr
 80007c2:	4770      	bx	lr
  ldr r3, =_sidata
 80007c4:	08008fe8 	.word	0x08008fe8
  ldr r0, =_sdata
 80007c8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80007cc:	20000204 	.word	0x20000204
  ldr r2, =_sbss
 80007d0:	20000208 	.word	0x20000208
  ldr r3, = _ebss
 80007d4:	200020a0 	.word	0x200020a0

080007d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007d8:	e7fe      	b.n	80007d8 <ADC1_2_IRQHandler>

080007da <qbufferCreate>:
#include "qbuffer.h"



bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 80007da:	b480      	push	{r7}
 80007dc:	b087      	sub	sp, #28
 80007de:	af00      	add	r7, sp, #0
 80007e0:	60f8      	str	r0, [r7, #12]
 80007e2:	60b9      	str	r1, [r7, #8]
 80007e4:	607a      	str	r2, [r7, #4]
  bool ret    = true;
 80007e6:	2301      	movs	r3, #1
 80007e8:	75fb      	strb	r3, [r7, #23]

  p_node->in  = 0;
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
  p_node->out = 0;
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	2200      	movs	r2, #0
 80007f4:	605a      	str	r2, [r3, #4]
  p_node->len = length;
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	68ba      	ldr	r2, [r7, #8]
 8000800:	60da      	str	r2, [r3, #12]
    p_node->len = 0;
    p_node->p_buf = NULL;
    ret = false;
  }
#endif
  return ret;
 8000802:	7dfb      	ldrb	r3, [r7, #23]
}
 8000804:	4618      	mov	r0, r3
 8000806:	371c      	adds	r7, #28
 8000808:	46bd      	mov	sp, r7
 800080a:	bc80      	pop	{r7}
 800080c:	4770      	bx	lr

0800080e <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 800080e:	b480      	push	{r7}
 8000810:	b087      	sub	sp, #28
 8000812:	af00      	add	r7, sp, #0
 8000814:	60f8      	str	r0, [r7, #12]
 8000816:	60b9      	str	r1, [r7, #8]
 8000818:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800081a:	2301      	movs	r3, #1
 800081c:	75fb      	strb	r3, [r7, #23]


  for (int i=0; i<length; i++)
 800081e:	2300      	movs	r3, #0
 8000820:	613b      	str	r3, [r7, #16]
 8000822:	e026      	b.n	8000872 <qbufferRead+0x64>
  {
    if (p_node->p_buf != NULL)
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	68db      	ldr	r3, [r3, #12]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d009      	beq.n	8000840 <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	68da      	ldr	r2, [r3, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	441a      	add	r2, r3
 8000836:	693b      	ldr	r3, [r7, #16]
 8000838:	68b9      	ldr	r1, [r7, #8]
 800083a:	440b      	add	r3, r1
 800083c:	7812      	ldrb	r2, [r2, #0]
 800083e:	701a      	strb	r2, [r3, #0]
    }

    if (p_node->out != p_node->in)
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	685a      	ldr	r2, [r3, #4]
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	429a      	cmp	r2, r3
 800084a:	d00c      	beq.n	8000866 <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	685b      	ldr	r3, [r3, #4]
 8000850:	3301      	adds	r3, #1
 8000852:	68fa      	ldr	r2, [r7, #12]
 8000854:	6892      	ldr	r2, [r2, #8]
 8000856:	fbb3 f1f2 	udiv	r1, r3, r2
 800085a:	fb02 f201 	mul.w	r2, r2, r1
 800085e:	1a9a      	subs	r2, r3, r2
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	605a      	str	r2, [r3, #4]
 8000864:	e002      	b.n	800086c <qbufferRead+0x5e>
    }
    else
    {
      ret = false;
 8000866:	2300      	movs	r3, #0
 8000868:	75fb      	strb	r3, [r7, #23]
      break;
 800086a:	e006      	b.n	800087a <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 800086c:	693b      	ldr	r3, [r7, #16]
 800086e:	3301      	adds	r3, #1
 8000870:	613b      	str	r3, [r7, #16]
 8000872:	693b      	ldr	r3, [r7, #16]
 8000874:	687a      	ldr	r2, [r7, #4]
 8000876:	429a      	cmp	r2, r3
 8000878:	d8d4      	bhi.n	8000824 <qbufferRead+0x16>
    }
  }

  return ret;
 800087a:	7dfb      	ldrb	r3, [r7, #23]
}
 800087c:	4618      	mov	r0, r3
 800087e:	371c      	adds	r7, #28
 8000880:	46bd      	mov	sp, r7
 8000882:	bc80      	pop	{r7}
 8000884:	4770      	bx	lr

08000886 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8000886:	b480      	push	{r7}
 8000888:	b085      	sub	sp, #20
 800088a:	af00      	add	r7, sp, #0
 800088c:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->len + p_node->in - p_node->out) % p_node->len;  // + p_node->len **
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	689a      	ldr	r2, [r3, #8]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	441a      	add	r2, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	1ad3      	subs	r3, r2, r3
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	6892      	ldr	r2, [r2, #8]
 80008a2:	fbb3 f1f2 	udiv	r1, r3, r2
 80008a6:	fb02 f201 	mul.w	r2, r2, r1
 80008aa:	1a9b      	subs	r3, r3, r2
 80008ac:	60fb      	str	r3, [r7, #12]

  return ret;
 80008ae:	68fb      	ldr	r3, [r7, #12]
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3714      	adds	r7, #20
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bc80      	pop	{r7}
 80008b8:	4770      	bx	lr
	...

080008bc <flashInit>:
static flash_tbl_t flash_tbl[FLASH_SECTOR_MAX];

static bool flashInSector(uint16_t sector_num, uint32_t addr, uint32_t length);
#if 1
bool flashInit(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
  for(int i=0; i<FLASH_SECTOR_MAX; i++)
 80008c2:	2300      	movs	r3, #0
 80008c4:	607b      	str	r3, [r7, #4]
 80008c6:	e012      	b.n	80008ee <flashInit+0x32>
  {
    flash_tbl[i].addr = 0x08000000 + i*FLASH_SECTOR_SIZE;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80008ce:	02db      	lsls	r3, r3, #11
 80008d0:	4619      	mov	r1, r3
 80008d2:	4a0b      	ldr	r2, [pc, #44]	; (8000900 <flashInit+0x44>)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    flash_tbl[i].length = FLASH_SECTOR_SIZE;
 80008da:	4a09      	ldr	r2, [pc, #36]	; (8000900 <flashInit+0x44>)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	00db      	lsls	r3, r3, #3
 80008e0:	4413      	add	r3, r2
 80008e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008e6:	809a      	strh	r2, [r3, #4]
  for(int i=0; i<FLASH_SECTOR_MAX; i++)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	3301      	adds	r3, #1
 80008ec:	607b      	str	r3, [r7, #4]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2bff      	cmp	r3, #255	; 0xff
 80008f2:	dde9      	ble.n	80008c8 <flashInit+0xc>
  }

  return true;
 80008f4:	2301      	movs	r3, #1
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	370c      	adds	r7, #12
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bc80      	pop	{r7}
 80008fe:	4770      	bx	lr
 8000900:	20000228 	.word	0x20000228

08000904 <flashErase>:

bool flashErase(uint32_t addr, uint32_t length)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08c      	sub	sp, #48	; 0x30
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	6039      	str	r1, [r7, #0]
  bool ret = false;
 800090e:	2300      	movs	r3, #0
 8000910:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  HAL_StatusTypeDef status;
  FLASH_EraseInitTypeDef init;
  uint32_t page_error;

  int16_t start_sector_num = (-1);
 8000914:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000918:	85bb      	strh	r3, [r7, #44]	; 0x2c
  uint32_t sector_count = 0;
 800091a:	2300      	movs	r3, #0
 800091c:	62bb      	str	r3, [r7, #40]	; 0x28

  for(int i=0; i<FLASH_SECTOR_MAX; i++)
 800091e:	2300      	movs	r3, #0
 8000920:	627b      	str	r3, [r7, #36]	; 0x24
 8000922:	e015      	b.n	8000950 <flashErase+0x4c>
  {
    if(flashInSector(i, addr, length) == true)
 8000924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000926:	b29b      	uxth	r3, r3
 8000928:	683a      	ldr	r2, [r7, #0]
 800092a:	6879      	ldr	r1, [r7, #4]
 800092c:	4618      	mov	r0, r3
 800092e:	f000 f8a7 	bl	8000a80 <flashInSector>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d008      	beq.n	800094a <flashErase+0x46>
    {
      if(start_sector_num < 0)
 8000938:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800093c:	2b00      	cmp	r3, #0
 800093e:	da01      	bge.n	8000944 <flashErase+0x40>
      {
        start_sector_num = i;
 8000940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000942:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }
      sector_count++;
 8000944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000946:	3301      	adds	r3, #1
 8000948:	62bb      	str	r3, [r7, #40]	; 0x28
  for(int i=0; i<FLASH_SECTOR_MAX; i++)
 800094a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800094c:	3301      	adds	r3, #1
 800094e:	627b      	str	r3, [r7, #36]	; 0x24
 8000950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000952:	2bff      	cmp	r3, #255	; 0xff
 8000954:	dde6      	ble.n	8000924 <flashErase+0x20>
    }
  }

  if(sector_count > 0)
 8000956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000958:	2b00      	cmp	r3, #0
 800095a:	d021      	beq.n	80009a0 <flashErase+0x9c>
  {
    HAL_FLASH_Unlock();
 800095c:	f001 fb1a 	bl	8001f94 <HAL_FLASH_Unlock>
    init.TypeErase = FLASH_TYPEERASE_PAGES;
 8000960:	2300      	movs	r3, #0
 8000962:	613b      	str	r3, [r7, #16]
    init.Banks     = FLASH_BANK_1;
 8000964:	2301      	movs	r3, #1
 8000966:	617b      	str	r3, [r7, #20]
    init.PageAddress = flash_tbl[start_sector_num].addr;
 8000968:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800096c:	4a0f      	ldr	r2, [pc, #60]	; (80009ac <flashErase+0xa8>)
 800096e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000972:	61bb      	str	r3, [r7, #24]
    init.NbPages     = sector_count;
 8000974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000976:	61fb      	str	r3, [r7, #28]

    status = HAL_FLASHEx_Erase(&init, &page_error);
 8000978:	f107 020c 	add.w	r2, r7, #12
 800097c:	f107 0310 	add.w	r3, r7, #16
 8000980:	4611      	mov	r1, r2
 8000982:	4618      	mov	r0, r3
 8000984:	f001 fbee 	bl	8002164 <HAL_FLASHEx_Erase>
 8000988:	4603      	mov	r3, r0
 800098a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if(status == HAL_OK)
 800098e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000992:	2b00      	cmp	r3, #0
 8000994:	d102      	bne.n	800099c <flashErase+0x98>
    {
      ret = true;
 8000996:	2301      	movs	r3, #1
 8000998:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
    HAL_FLASH_Lock();
 800099c:	f001 fb20 	bl	8001fe0 <HAL_FLASH_Lock>
  }

  return ret;
 80009a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3730      	adds	r7, #48	; 0x30
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20000228 	.word	0x20000228

080009b0 <flashWrite>:

bool flashWrite(uint32_t addr, uint8_t *p_data, uint32_t length)
{
 80009b0:	b590      	push	{r4, r7, lr}
 80009b2:	b089      	sub	sp, #36	; 0x24
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80009bc:	2301      	movs	r3, #1
 80009be:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status;

  if(addr%2 != 0)
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <flashWrite+0x1e>
  {
    return false;
 80009ca:	2300      	movs	r3, #0
 80009cc:	e032      	b.n	8000a34 <flashWrite+0x84>
  }

  HAL_FLASH_Unlock();
 80009ce:	f001 fae1 	bl	8001f94 <HAL_FLASH_Unlock>

  for(int i=0; i<length; i+=2)
 80009d2:	2300      	movs	r3, #0
 80009d4:	61bb      	str	r3, [r7, #24]
 80009d6:	e026      	b.n	8000a26 <flashWrite+0x76>
  {
    uint16_t data;

    data  = p_data[i+0] << 0;
 80009d8:	69bb      	ldr	r3, [r7, #24]
 80009da:	68ba      	ldr	r2, [r7, #8]
 80009dc:	4413      	add	r3, r2
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	82fb      	strh	r3, [r7, #22]
    data |= p_data[i+1] << 8;
 80009e2:	69bb      	ldr	r3, [r7, #24]
 80009e4:	3301      	adds	r3, #1
 80009e6:	68ba      	ldr	r2, [r7, #8]
 80009e8:	4413      	add	r3, r2
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	021b      	lsls	r3, r3, #8
 80009ee:	b21a      	sxth	r2, r3
 80009f0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80009f4:	4313      	orrs	r3, r2
 80009f6:	b21b      	sxth	r3, r3
 80009f8:	82fb      	strh	r3, [r7, #22]

    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, addr + i, (uint64_t)data);
 80009fa:	69ba      	ldr	r2, [r7, #24]
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	18d1      	adds	r1, r2, r3
 8000a00:	8afb      	ldrh	r3, [r7, #22]
 8000a02:	f04f 0400 	mov.w	r4, #0
 8000a06:	461a      	mov	r2, r3
 8000a08:	4623      	mov	r3, r4
 8000a0a:	2001      	movs	r0, #1
 8000a0c:	f001 fa52 	bl	8001eb4 <HAL_FLASH_Program>
 8000a10:	4603      	mov	r3, r0
 8000a12:	757b      	strb	r3, [r7, #21]
    if(status != HAL_OK)
 8000a14:	7d7b      	ldrb	r3, [r7, #21]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d002      	beq.n	8000a20 <flashWrite+0x70>
    {
      ret = false;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	77fb      	strb	r3, [r7, #31]
      break;
 8000a1e:	e006      	b.n	8000a2e <flashWrite+0x7e>
  for(int i=0; i<length; i+=2)
 8000a20:	69bb      	ldr	r3, [r7, #24]
 8000a22:	3302      	adds	r3, #2
 8000a24:	61bb      	str	r3, [r7, #24]
 8000a26:	69bb      	ldr	r3, [r7, #24]
 8000a28:	687a      	ldr	r2, [r7, #4]
 8000a2a:	429a      	cmp	r2, r3
 8000a2c:	d8d4      	bhi.n	80009d8 <flashWrite+0x28>
    }
  }

  HAL_FLASH_Lock();
 8000a2e:	f001 fad7 	bl	8001fe0 <HAL_FLASH_Lock>
  return ret;
 8000a32:	7ffb      	ldrb	r3, [r7, #31]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3724      	adds	r7, #36	; 0x24
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd90      	pop	{r4, r7, pc}

08000a3c <flashRead>:

bool flashRead(uint32_t addr, uint8_t *p_data, uint32_t length)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b089      	sub	sp, #36	; 0x24
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	60f8      	str	r0, [r7, #12]
 8000a44:	60b9      	str	r1, [r7, #8]
 8000a46:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	76fb      	strb	r3, [r7, #27]

  uint8_t *p_byte = (uint8_t *)addr;
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	617b      	str	r3, [r7, #20]

  for(int i=0; i<length; i++)
 8000a50:	2300      	movs	r3, #0
 8000a52:	61fb      	str	r3, [r7, #28]
 8000a54:	e00a      	b.n	8000a6c <flashRead+0x30>
  {
    p_data[i] = p_byte[i];
 8000a56:	69fb      	ldr	r3, [r7, #28]
 8000a58:	697a      	ldr	r2, [r7, #20]
 8000a5a:	441a      	add	r2, r3
 8000a5c:	69fb      	ldr	r3, [r7, #28]
 8000a5e:	68b9      	ldr	r1, [r7, #8]
 8000a60:	440b      	add	r3, r1
 8000a62:	7812      	ldrb	r2, [r2, #0]
 8000a64:	701a      	strb	r2, [r3, #0]
  for(int i=0; i<length; i++)
 8000a66:	69fb      	ldr	r3, [r7, #28]
 8000a68:	3301      	adds	r3, #1
 8000a6a:	61fb      	str	r3, [r7, #28]
 8000a6c:	69fb      	ldr	r3, [r7, #28]
 8000a6e:	687a      	ldr	r2, [r7, #4]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	d8f0      	bhi.n	8000a56 <flashRead+0x1a>
  }

  return ret;
 8000a74:	7efb      	ldrb	r3, [r7, #27]
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3724      	adds	r7, #36	; 0x24
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr

08000a80 <flashInSector>:

bool flashInSector(uint16_t sector_num, uint32_t addr, uint32_t length)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b08b      	sub	sp, #44	; 0x2c
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	60b9      	str	r1, [r7, #8]
 8000a8a:	607a      	str	r2, [r7, #4]
 8000a8c:	81fb      	strh	r3, [r7, #14]
  bool ret = false;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t sector_end;
  uint32_t flash_start;
  uint32_t flash_end;


  sector_start = flash_tbl[sector_num].addr;
 8000a94:	89fb      	ldrh	r3, [r7, #14]
 8000a96:	4a25      	ldr	r2, [pc, #148]	; (8000b2c <flashInSector+0xac>)
 8000a98:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000a9c:	623b      	str	r3, [r7, #32]
  sector_end   = flash_tbl[sector_num].addr + flash_tbl[sector_num].length - 1;
 8000a9e:	89fb      	ldrh	r3, [r7, #14]
 8000aa0:	4a22      	ldr	r2, [pc, #136]	; (8000b2c <flashInSector+0xac>)
 8000aa2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000aa6:	89fb      	ldrh	r3, [r7, #14]
 8000aa8:	4920      	ldr	r1, [pc, #128]	; (8000b2c <flashInSector+0xac>)
 8000aaa:	00db      	lsls	r3, r3, #3
 8000aac:	440b      	add	r3, r1
 8000aae:	889b      	ldrh	r3, [r3, #4]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	3b01      	subs	r3, #1
 8000ab4:	61fb      	str	r3, [r7, #28]
  flash_start  = addr;
 8000ab6:	68bb      	ldr	r3, [r7, #8]
 8000ab8:	61bb      	str	r3, [r7, #24]
  flash_end    = addr + length - 1;
 8000aba:	68ba      	ldr	r2, [r7, #8]
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	3b01      	subs	r3, #1
 8000ac2:	617b      	str	r3, [r7, #20]

  /* sector size < flash size */
  if (sector_start >= flash_start && sector_start <= flash_end)
 8000ac4:	6a3a      	ldr	r2, [r7, #32]
 8000ac6:	69bb      	ldr	r3, [r7, #24]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d306      	bcc.n	8000ada <flashInSector+0x5a>
 8000acc:	6a3a      	ldr	r2, [r7, #32]
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d802      	bhi.n	8000ada <flashInSector+0x5a>
  {
    ret = true;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (sector_end >= flash_start && sector_end <= flash_end)
 8000ada:	69fa      	ldr	r2, [r7, #28]
 8000adc:	69bb      	ldr	r3, [r7, #24]
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	d306      	bcc.n	8000af0 <flashInSector+0x70>
 8000ae2:	69fa      	ldr	r2, [r7, #28]
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d802      	bhi.n	8000af0 <flashInSector+0x70>
  {
    ret = true;
 8000aea:	2301      	movs	r3, #1
 8000aec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* sector size > flash size */
  if (flash_start >= sector_start && flash_start <= sector_end)
 8000af0:	69ba      	ldr	r2, [r7, #24]
 8000af2:	6a3b      	ldr	r3, [r7, #32]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d306      	bcc.n	8000b06 <flashInSector+0x86>
 8000af8:	69ba      	ldr	r2, [r7, #24]
 8000afa:	69fb      	ldr	r3, [r7, #28]
 8000afc:	429a      	cmp	r2, r3
 8000afe:	d802      	bhi.n	8000b06 <flashInSector+0x86>
  {
    ret = true;
 8000b00:	2301      	movs	r3, #1
 8000b02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (flash_end >= sector_start && flash_end <= sector_end)
 8000b06:	697a      	ldr	r2, [r7, #20]
 8000b08:	6a3b      	ldr	r3, [r7, #32]
 8000b0a:	429a      	cmp	r2, r3
 8000b0c:	d306      	bcc.n	8000b1c <flashInSector+0x9c>
 8000b0e:	697a      	ldr	r2, [r7, #20]
 8000b10:	69fb      	ldr	r3, [r7, #28]
 8000b12:	429a      	cmp	r2, r3
 8000b14:	d802      	bhi.n	8000b1c <flashInSector+0x9c>
  {
    ret = true;
 8000b16:	2301      	movs	r3, #1
 8000b18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return ret;
 8000b1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	372c      	adds	r7, #44	; 0x2c
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bc80      	pop	{r7}
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	20000228 	.word	0x20000228

08000b30 <ledInit>:
		{GPIOB, GPIO_PIN_14, GPIO_PIN_SET, GPIO_PIN_RESET},
		{GPIOB, GPIO_PIN_15, GPIO_PIN_SET, GPIO_PIN_RESET},
};

void ledInit(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b088      	sub	sp, #32
 8000b34:	af00      	add	r7, sp, #0
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
#endif
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b36:	f107 030c 	add.w	r3, r7, #12
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
 8000b3e:	605a      	str	r2, [r3, #4]
 8000b40:	609a      	str	r2, [r3, #8]
 8000b42:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b44:	4b1f      	ldr	r3, [pc, #124]	; (8000bc4 <ledInit+0x94>)
 8000b46:	699b      	ldr	r3, [r3, #24]
 8000b48:	4a1e      	ldr	r2, [pc, #120]	; (8000bc4 <ledInit+0x94>)
 8000b4a:	f043 0308 	orr.w	r3, r3, #8
 8000b4e:	6193      	str	r3, [r2, #24]
 8000b50:	4b1c      	ldr	r3, [pc, #112]	; (8000bc4 <ledInit+0x94>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	f003 0308 	and.w	r3, r3, #8
 8000b58:	60bb      	str	r3, [r7, #8]
 8000b5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5c:	4b19      	ldr	r3, [pc, #100]	; (8000bc4 <ledInit+0x94>)
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	4a18      	ldr	r2, [pc, #96]	; (8000bc4 <ledInit+0x94>)
 8000b62:	f043 0304 	orr.w	r3, r3, #4
 8000b66:	6193      	str	r3, [r2, #24]
 8000b68:	4b16      	ldr	r3, [pc, #88]	; (8000bc4 <ledInit+0x94>)
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	f003 0304 	and.w	r3, r3, #4
 8000b70:	607b      	str	r3, [r7, #4]
 8000b72:	687b      	ldr	r3, [r7, #4]
  /*Configure GPIO pin Output Level */
  //HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED1_Pin */
  //GPIO_InitStruct.Pin = LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b74:	2301      	movs	r3, #1
 8000b76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	61bb      	str	r3, [r7, #24]
  //HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
  for( int i=0; i<LED_MAX_CH; i++)
 8000b80:	2300      	movs	r3, #0
 8000b82:	61fb      	str	r3, [r7, #28]
 8000b84:	e017      	b.n	8000bb6 <ledInit+0x86>
  {
  	GPIO_InitStruct.Pin = led_tbl[i].pin;
 8000b86:	4a10      	ldr	r2, [pc, #64]	; (8000bc8 <ledInit+0x98>)
 8000b88:	69fb      	ldr	r3, [r7, #28]
 8000b8a:	00db      	lsls	r3, r3, #3
 8000b8c:	4413      	add	r3, r2
 8000b8e:	889b      	ldrh	r3, [r3, #4]
 8000b90:	60fb      	str	r3, [r7, #12]
  	HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8000b92:	4a0d      	ldr	r2, [pc, #52]	; (8000bc8 <ledInit+0x98>)
 8000b94:	69fb      	ldr	r3, [r7, #28]
 8000b96:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000b9a:	f107 020c 	add.w	r2, r7, #12
 8000b9e:	4611      	mov	r1, r2
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f001 fb87 	bl	80022b4 <HAL_GPIO_Init>

  	ledOff(i);
 8000ba6:	69fb      	ldr	r3, [r7, #28]
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	4618      	mov	r0, r3
 8000bac:	f000 f80e 	bl	8000bcc <ledOff>
  for( int i=0; i<LED_MAX_CH; i++)
 8000bb0:	69fb      	ldr	r3, [r7, #28]
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	61fb      	str	r3, [r7, #28]
 8000bb6:	69fb      	ldr	r3, [r7, #28]
 8000bb8:	2b03      	cmp	r3, #3
 8000bba:	dde4      	ble.n	8000b86 <ledInit+0x56>
  }
}
 8000bbc:	bf00      	nop
 8000bbe:	3720      	adds	r7, #32
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	40021000 	.word	0x40021000
 8000bc8:	20000004 	.word	0x20000004

08000bcc <ledOff>:
  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	71fb      	strb	r3, [r7, #7]
	if(ch >= LED_MAX_CH) return;
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	2b03      	cmp	r3, #3
 8000bda:	d811      	bhi.n	8000c00 <ledOff+0x34>
  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8000bdc:	79fb      	ldrb	r3, [r7, #7]
 8000bde:	4a0a      	ldr	r2, [pc, #40]	; (8000c08 <ledOff+0x3c>)
 8000be0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000be4:	79fb      	ldrb	r3, [r7, #7]
 8000be6:	4a08      	ldr	r2, [pc, #32]	; (8000c08 <ledOff+0x3c>)
 8000be8:	00db      	lsls	r3, r3, #3
 8000bea:	4413      	add	r3, r2
 8000bec:	8899      	ldrh	r1, [r3, #4]
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	4a05      	ldr	r2, [pc, #20]	; (8000c08 <ledOff+0x3c>)
 8000bf2:	00db      	lsls	r3, r3, #3
 8000bf4:	4413      	add	r3, r2
 8000bf6:	79db      	ldrb	r3, [r3, #7]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	f001 fd9b 	bl	8002734 <HAL_GPIO_WritePin>
 8000bfe:	e000      	b.n	8000c02 <ledOff+0x36>
	if(ch >= LED_MAX_CH) return;
 8000c00:	bf00      	nop
}
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	20000004 	.word	0x20000004

08000c0c <ledToggle>:

void ledToggle(uint8_t ch)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	71fb      	strb	r3, [r7, #7]
	if(ch >= LED_MAX_CH) return;
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	2b03      	cmp	r3, #3
 8000c1a:	d80c      	bhi.n	8000c36 <ledToggle+0x2a>
  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  //HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8000c1c:	79fb      	ldrb	r3, [r7, #7]
 8000c1e:	4a08      	ldr	r2, [pc, #32]	; (8000c40 <ledToggle+0x34>)
 8000c20:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	4a06      	ldr	r2, [pc, #24]	; (8000c40 <ledToggle+0x34>)
 8000c28:	00db      	lsls	r3, r3, #3
 8000c2a:	4413      	add	r3, r2
 8000c2c:	889b      	ldrh	r3, [r3, #4]
 8000c2e:	4619      	mov	r1, r3
 8000c30:	f001 fd98 	bl	8002764 <HAL_GPIO_TogglePin>
 8000c34:	e000      	b.n	8000c38 <ledToggle+0x2c>
	if(ch >= LED_MAX_CH) return;
 8000c36:	bf00      	nop
}
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20000004 	.word	0x20000004

08000c44 <resetInit>:
static uint32_t reset_count = 0;



bool resetInit(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
  bool ret = true;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	71fb      	strb	r3, [r7, #7]

  /* if reset pin on */
  if(RCC->CSR & (1<<26))
 8000c4e:	4b11      	ldr	r3, [pc, #68]	; (8000c94 <resetInit+0x50>)
 8000c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c52:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d012      	beq.n	8000c80 <resetInit+0x3c>
  {
    rtcBackupRegWrite(1, rtcBackupRegRead(1) + 1);
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	f000 f84e 	bl	8000cfc <rtcBackupRegRead>
 8000c60:	4603      	mov	r3, r0
 8000c62:	3301      	adds	r3, #1
 8000c64:	4619      	mov	r1, r3
 8000c66:	2001      	movs	r0, #1
 8000c68:	f000 f858 	bl	8000d1c <rtcBackupRegWrite>
    delay(500);
 8000c6c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c70:	f7ff fb82 	bl	8000378 <delay>
    reset_count = rtcBackupRegRead(1);
 8000c74:	2001      	movs	r0, #1
 8000c76:	f000 f841 	bl	8000cfc <rtcBackupRegRead>
 8000c7a:	4602      	mov	r2, r0
 8000c7c:	4b06      	ldr	r3, [pc, #24]	; (8000c98 <resetInit+0x54>)
 8000c7e:	601a      	str	r2, [r3, #0]
  }

  rtcBackupRegWrite(1, 0);
 8000c80:	2100      	movs	r1, #0
 8000c82:	2001      	movs	r0, #1
 8000c84:	f000 f84a 	bl	8000d1c <rtcBackupRegWrite>

  return ret;
 8000c88:	79fb      	ldrb	r3, [r7, #7]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40021000 	.word	0x40021000
 8000c98:	20000a28 	.word	0x20000a28

08000c9c <rtcInit>:


RTC_HandleTypeDef hrtc;

bool rtcInit(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
  bool ret = true;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	71fb      	strb	r3, [r7, #7]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca6:	4b12      	ldr	r3, [pc, #72]	; (8000cf0 <rtcInit+0x54>)
 8000ca8:	699b      	ldr	r3, [r3, #24]
 8000caa:	4a11      	ldr	r2, [pc, #68]	; (8000cf0 <rtcInit+0x54>)
 8000cac:	f043 0310 	orr.w	r3, r3, #16
 8000cb0:	6193      	str	r3, [r2, #24]
 8000cb2:	4b0f      	ldr	r3, [pc, #60]	; (8000cf0 <rtcInit+0x54>)
 8000cb4:	699b      	ldr	r3, [r3, #24]
 8000cb6:	f003 0310 	and.w	r3, r3, #16
 8000cba:	603b      	str	r3, [r7, #0]
 8000cbc:	683b      	ldr	r3, [r7, #0]

  /** Initialize RTC Only */
  hrtc.Instance           = RTC;
 8000cbe:	4b0d      	ldr	r3, [pc, #52]	; (8000cf4 <rtcInit+0x58>)
 8000cc0:	4a0d      	ldr	r2, [pc, #52]	; (8000cf8 <rtcInit+0x5c>)
 8000cc2:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv  = RTC_AUTO_1_SECOND;
 8000cc4:	4b0b      	ldr	r3, [pc, #44]	; (8000cf4 <rtcInit+0x58>)
 8000cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8000cca:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut        = RTC_OUTPUTSOURCE_ALARM;
 8000ccc:	4b09      	ldr	r3, [pc, #36]	; (8000cf4 <rtcInit+0x58>)
 8000cce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cd2:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000cd4:	4807      	ldr	r0, [pc, #28]	; (8000cf4 <rtcInit+0x58>)
 8000cd6:	f003 fa77 	bl	80041c8 <HAL_RTC_Init>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <rtcInit+0x48>
  {
    Error_Handler();
 8000ce0:	f7ff fc0c 	bl	80004fc <Error_Handler>
  }

  return ret;
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	3708      	adds	r7, #8
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	20000d88 	.word	0x20000d88
 8000cf8:	40002800 	.word	0x40002800

08000cfc <rtcBackupRegRead>:

uint32_t rtcBackupRegRead(uint32_t index)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  return HAL_RTCEx_BKUPRead(&hrtc, index);
 8000d04:	6879      	ldr	r1, [r7, #4]
 8000d06:	4804      	ldr	r0, [pc, #16]	; (8000d18 <rtcBackupRegRead+0x1c>)
 8000d08:	f003 fb8c 	bl	8004424 <HAL_RTCEx_BKUPRead>
 8000d0c:	4603      	mov	r3, r0

}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	20000d88 	.word	0x20000d88

08000d1c <rtcBackupRegWrite>:

void rtcBackupRegWrite(uint32_t index, uint32_t data)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	6039      	str	r1, [r7, #0]
  HAL_RTCEx_BKUPWrite(&hrtc, index, data);
 8000d26:	683a      	ldr	r2, [r7, #0]
 8000d28:	6879      	ldr	r1, [r7, #4]
 8000d2a:	4803      	ldr	r0, [pc, #12]	; (8000d38 <rtcBackupRegWrite+0x1c>)
 8000d2c:	f003 fb60 	bl	80043f0 <HAL_RTCEx_BKUPWrite>
}
 8000d30:	bf00      	nop
 8000d32:	3708      	adds	r7, #8
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20000d88 	.word	0x20000d88

08000d3c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a0b      	ldr	r2, [pc, #44]	; (8000d78 <HAL_RTC_MspInit+0x3c>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d110      	bne.n	8000d70 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000d4e:	f002 fc6d 	bl	800362c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000d52:	4b0a      	ldr	r3, [pc, #40]	; (8000d7c <HAL_RTC_MspInit+0x40>)
 8000d54:	69db      	ldr	r3, [r3, #28]
 8000d56:	4a09      	ldr	r2, [pc, #36]	; (8000d7c <HAL_RTC_MspInit+0x40>)
 8000d58:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000d5c:	61d3      	str	r3, [r2, #28]
 8000d5e:	4b07      	ldr	r3, [pc, #28]	; (8000d7c <HAL_RTC_MspInit+0x40>)
 8000d60:	69db      	ldr	r3, [r3, #28]
 8000d62:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000d6a:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <HAL_RTC_MspInit+0x44>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000d70:	bf00      	nop
 8000d72:	3710      	adds	r7, #16
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40002800 	.word	0x40002800
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	4242043c 	.word	0x4242043c

08000d84 <uartInit>:
DMA_HandleTypeDef  hdma_usart1_rx;



bool uartInit(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	607b      	str	r3, [r7, #4]
 8000d8e:	e007      	b.n	8000da0 <uartInit+0x1c>
  {
    is_open[i] = false;
 8000d90:	4a08      	ldr	r2, [pc, #32]	; (8000db4 <uartInit+0x30>)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4413      	add	r3, r2
 8000d96:	2200      	movs	r2, #0
 8000d98:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2b01      	cmp	r3, #1
 8000da4:	ddf4      	ble.n	8000d90 <uartInit+0xc>
  }


  return true;
 8000da6:	2301      	movs	r3, #1
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	20000a2c 	.word	0x20000a2c

08000db8 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	6039      	str	r1, [r7, #0]
 8000dc2:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	73fb      	strb	r3, [r7, #15]


  switch(ch)
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d002      	beq.n	8000dd4 <uartOpen+0x1c>
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d007      	beq.n	8000de2 <uartOpen+0x2a>
 8000dd2:	e074      	b.n	8000ebe <uartOpen+0x106>
  {
    case _DEF_UART1:
      is_open[ch] = true;
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	4a3c      	ldr	r2, [pc, #240]	; (8000ec8 <uartOpen+0x110>)
 8000dd8:	2101      	movs	r1, #1
 8000dda:	54d1      	strb	r1, [r2, r3]
      ret = true;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	73fb      	strb	r3, [r7, #15]
      break;
 8000de0:	e06d      	b.n	8000ebe <uartOpen+0x106>

    case _DEF_UART2:
      huart1.Instance = USART1;
 8000de2:	4b3a      	ldr	r3, [pc, #232]	; (8000ecc <uartOpen+0x114>)
 8000de4:	4a3a      	ldr	r2, [pc, #232]	; (8000ed0 <uartOpen+0x118>)
 8000de6:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate = baud;
 8000de8:	4a38      	ldr	r2, [pc, #224]	; (8000ecc <uartOpen+0x114>)
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dee:	4b37      	ldr	r3, [pc, #220]	; (8000ecc <uartOpen+0x114>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits = UART_STOPBITS_1;
 8000df4:	4b35      	ldr	r3, [pc, #212]	; (8000ecc <uartOpen+0x114>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity = UART_PARITY_NONE;
 8000dfa:	4b34      	ldr	r3, [pc, #208]	; (8000ecc <uartOpen+0x114>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode = UART_MODE_TX_RX;
 8000e00:	4b32      	ldr	r3, [pc, #200]	; (8000ecc <uartOpen+0x114>)
 8000e02:	220c      	movs	r2, #12
 8000e04:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e06:	4b31      	ldr	r3, [pc, #196]	; (8000ecc <uartOpen+0x114>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e0c:	4b2f      	ldr	r3, [pc, #188]	; (8000ecc <uartOpen+0x114>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 8000e12:	482e      	ldr	r0, [pc, #184]	; (8000ecc <uartOpen+0x114>)
 8000e14:	f003 fb6f 	bl	80044f6 <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8000e18:	79fb      	ldrb	r3, [r7, #7]
 8000e1a:	011b      	lsls	r3, r3, #4
 8000e1c:	4a2d      	ldr	r2, [pc, #180]	; (8000ed4 <uartOpen+0x11c>)
 8000e1e:	4413      	add	r3, r2
 8000e20:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e24:	492c      	ldr	r1, [pc, #176]	; (8000ed8 <uartOpen+0x120>)
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff fcd7 	bl	80007da <qbufferCreate>

      /* DMA controller clock enable */
      __HAL_RCC_DMA1_CLK_ENABLE();
 8000e2c:	4b2b      	ldr	r3, [pc, #172]	; (8000edc <uartOpen+0x124>)
 8000e2e:	695b      	ldr	r3, [r3, #20]
 8000e30:	4a2a      	ldr	r2, [pc, #168]	; (8000edc <uartOpen+0x124>)
 8000e32:	f043 0301 	orr.w	r3, r3, #1
 8000e36:	6153      	str	r3, [r2, #20]
 8000e38:	4b28      	ldr	r3, [pc, #160]	; (8000edc <uartOpen+0x124>)
 8000e3a:	695b      	ldr	r3, [r3, #20]
 8000e3c:	f003 0301 	and.w	r3, r3, #1
 8000e40:	60bb      	str	r3, [r7, #8]
 8000e42:	68bb      	ldr	r3, [r7, #8]

      /* DMA interrupt init */
      /* DMA1_Channel5_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000e44:	2200      	movs	r2, #0
 8000e46:	2100      	movs	r1, #0
 8000e48:	200f      	movs	r0, #15
 8000e4a:	f000 fb2e 	bl	80014aa <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000e4e:	200f      	movs	r0, #15
 8000e50:	f000 fb47 	bl	80014e2 <HAL_NVIC_EnableIRQ>

      if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e54:	481d      	ldr	r0, [pc, #116]	; (8000ecc <uartOpen+0x114>)
 8000e56:	f003 fb01 	bl	800445c <HAL_UART_Init>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d002      	beq.n	8000e66 <uartOpen+0xae>
      {
        ret = false;
 8000e60:	2300      	movs	r3, #0
 8000e62:	73fb      	strb	r3, [r7, #15]
        }

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR;
        qbuffer[ch].out = qbuffer[ch].in;    // for flush
      }
      break;
 8000e64:	e02a      	b.n	8000ebc <uartOpen+0x104>
        ret = true;
 8000e66:	2301      	movs	r3, #1
 8000e68:	73fb      	strb	r3, [r7, #15]
        is_open[ch] = true;
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	4a16      	ldr	r2, [pc, #88]	; (8000ec8 <uartOpen+0x110>)
 8000e6e:	2101      	movs	r1, #1
 8000e70:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8000e72:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e76:	4918      	ldr	r1, [pc, #96]	; (8000ed8 <uartOpen+0x120>)
 8000e78:	4814      	ldr	r0, [pc, #80]	; (8000ecc <uartOpen+0x114>)
 8000e7a:	f003 fbf9 	bl	8004670 <HAL_UART_Receive_DMA>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <uartOpen+0xd0>
          ret = false;
 8000e84:	2300      	movs	r3, #0
 8000e86:	73fb      	strb	r3, [r7, #15]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR;
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	4a12      	ldr	r2, [pc, #72]	; (8000ed4 <uartOpen+0x11c>)
 8000e8c:	011b      	lsls	r3, r3, #4
 8000e8e:	4413      	add	r3, r2
 8000e90:	3308      	adds	r3, #8
 8000e92:	6819      	ldr	r1, [r3, #0]
 8000e94:	4b12      	ldr	r3, [pc, #72]	; (8000ee0 <uartOpen+0x128>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	1a8a      	subs	r2, r1, r2
 8000e9e:	490d      	ldr	r1, [pc, #52]	; (8000ed4 <uartOpen+0x11c>)
 8000ea0:	011b      	lsls	r3, r3, #4
 8000ea2:	440b      	add	r3, r1
 8000ea4:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;    // for flush
 8000ea6:	79fa      	ldrb	r2, [r7, #7]
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	490a      	ldr	r1, [pc, #40]	; (8000ed4 <uartOpen+0x11c>)
 8000eac:	0112      	lsls	r2, r2, #4
 8000eae:	440a      	add	r2, r1
 8000eb0:	6812      	ldr	r2, [r2, #0]
 8000eb2:	4908      	ldr	r1, [pc, #32]	; (8000ed4 <uartOpen+0x11c>)
 8000eb4:	011b      	lsls	r3, r3, #4
 8000eb6:	440b      	add	r3, r1
 8000eb8:	3304      	adds	r3, #4
 8000eba:	601a      	str	r2, [r3, #0]
      break;
 8000ebc:	bf00      	nop
  }

  return ret;
 8000ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000a2c 	.word	0x20000a2c
 8000ecc:	20000de0 	.word	0x20000de0
 8000ed0:	40013800 	.word	0x40013800
 8000ed4:	20000a30 	.word	0x20000a30
 8000ed8:	20000a50 	.word	0x20000a50
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	20000d9c 	.word	0x20000d9c

08000ee4 <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60fb      	str	r3, [r7, #12]

  switch(ch)
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d002      	beq.n	8000efe <uartAvailable+0x1a>
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d004      	beq.n	8000f06 <uartAvailable+0x22>
 8000efc:	e01b      	b.n	8000f36 <uartAvailable+0x52>
  {
    case _DEF_UART1:
      ret = cdcAvailable();
 8000efe:	f006 fad5 	bl	80074ac <cdcAvailable>
 8000f02:	60f8      	str	r0, [r7, #12]
      break;
 8000f04:	e017      	b.n	8000f36 <uartAvailable+0x52>

    case _DEF_UART2:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR);
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	4a0d      	ldr	r2, [pc, #52]	; (8000f40 <uartAvailable+0x5c>)
 8000f0a:	011b      	lsls	r3, r3, #4
 8000f0c:	4413      	add	r3, r2
 8000f0e:	3308      	adds	r3, #8
 8000f10:	6819      	ldr	r1, [r3, #0]
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <uartAvailable+0x60>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	685a      	ldr	r2, [r3, #4]
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	1a8a      	subs	r2, r1, r2
 8000f1c:	4908      	ldr	r1, [pc, #32]	; (8000f40 <uartAvailable+0x5c>)
 8000f1e:	011b      	lsls	r3, r3, #4
 8000f20:	440b      	add	r3, r1
 8000f22:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	4a05      	ldr	r2, [pc, #20]	; (8000f40 <uartAvailable+0x5c>)
 8000f2a:	4413      	add	r3, r2
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fcaa 	bl	8000886 <qbufferAvailable>
 8000f32:	60f8      	str	r0, [r7, #12]
      break;
 8000f34:	bf00      	nop

  }

  return ret;
 8000f36:	68fb      	ldr	r3, [r7, #12]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3710      	adds	r7, #16
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20000a30 	.word	0x20000a30
 8000f44:	20000d9c 	.word	0x20000d9c

08000f48 <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 8000f52:	2300      	movs	r3, #0
 8000f54:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d002      	beq.n	8000f62 <uartRead+0x1a>
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d005      	beq.n	8000f6c <uartRead+0x24>
 8000f60:	e00c      	b.n	8000f7c <uartRead+0x34>
  {
    case _DEF_UART1:
      ret = cdcRead();
 8000f62:	f006 fabf 	bl	80074e4 <cdcRead>
 8000f66:	4603      	mov	r3, r0
 8000f68:	73fb      	strb	r3, [r7, #15]
      break;
 8000f6a:	e007      	b.n	8000f7c <uartRead+0x34>

    case _DEF_UART2:
      qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 8000f6c:	f107 030f 	add.w	r3, r7, #15
 8000f70:	2201      	movs	r2, #1
 8000f72:	4619      	mov	r1, r3
 8000f74:	4804      	ldr	r0, [pc, #16]	; (8000f88 <uartRead+0x40>)
 8000f76:	f7ff fc4a 	bl	800080e <qbufferRead>
      break;
 8000f7a:	bf00      	nop

  }

  return ret;
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20000a40 	.word	0x20000a40

08000f8c <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
 8000f98:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;


  switch(ch)
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d002      	beq.n	8000faa <uartWrite+0x1e>
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d006      	beq.n	8000fb6 <uartWrite+0x2a>
 8000fa8:	e014      	b.n	8000fd4 <uartWrite+0x48>
  {
    case _DEF_UART1:
      ret = cdcWrite(p_data, length);
 8000faa:	6879      	ldr	r1, [r7, #4]
 8000fac:	68b8      	ldr	r0, [r7, #8]
 8000fae:	f006 faeb 	bl	8007588 <cdcWrite>
 8000fb2:	6178      	str	r0, [r7, #20]
      break;
 8000fb4:	e00e      	b.n	8000fd4 <uartWrite+0x48>

    case _DEF_UART2:
      status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	2364      	movs	r3, #100	; 0x64
 8000fbc:	68b9      	ldr	r1, [r7, #8]
 8000fbe:	4808      	ldr	r0, [pc, #32]	; (8000fe0 <uartWrite+0x54>)
 8000fc0:	f003 fabd 	bl	800453e <HAL_UART_Transmit>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 8000fc8:	7cfb      	ldrb	r3, [r7, #19]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d101      	bne.n	8000fd2 <uartWrite+0x46>
      {
        ret = length;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	617b      	str	r3, [r7, #20]
      }
      break;
 8000fd2:	bf00      	nop

  }

  return ret;
 8000fd4:	697b      	ldr	r3, [r7, #20]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3718      	adds	r7, #24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000de0 	.word	0x20000de0

08000fe4 <HAL_UART_ErrorCallback>:




void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr

08000ff6 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
  {
    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
#endif
}
 8000ffe:	bf00      	nop
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr

08001008 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b088      	sub	sp, #32
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001010:	f107 0310 	add.w	r3, r7, #16
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a33      	ldr	r2, [pc, #204]	; (80010f0 <HAL_UART_MspInit+0xe8>)
 8001024:	4293      	cmp	r3, r2
 8001026:	d15f      	bne.n	80010e8 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001028:	4b32      	ldr	r3, [pc, #200]	; (80010f4 <HAL_UART_MspInit+0xec>)
 800102a:	699b      	ldr	r3, [r3, #24]
 800102c:	4a31      	ldr	r2, [pc, #196]	; (80010f4 <HAL_UART_MspInit+0xec>)
 800102e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001032:	6193      	str	r3, [r2, #24]
 8001034:	4b2f      	ldr	r3, [pc, #188]	; (80010f4 <HAL_UART_MspInit+0xec>)
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001040:	4b2c      	ldr	r3, [pc, #176]	; (80010f4 <HAL_UART_MspInit+0xec>)
 8001042:	699b      	ldr	r3, [r3, #24]
 8001044:	4a2b      	ldr	r2, [pc, #172]	; (80010f4 <HAL_UART_MspInit+0xec>)
 8001046:	f043 0304 	orr.w	r3, r3, #4
 800104a:	6193      	str	r3, [r2, #24]
 800104c:	4b29      	ldr	r3, [pc, #164]	; (80010f4 <HAL_UART_MspInit+0xec>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	f003 0304 	and.w	r3, r3, #4
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001058:	f44f 7300 	mov.w	r3, #512	; 0x200
 800105c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105e:	2302      	movs	r3, #2
 8001060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001062:	2303      	movs	r3, #3
 8001064:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001066:	f107 0310 	add.w	r3, r7, #16
 800106a:	4619      	mov	r1, r3
 800106c:	4822      	ldr	r0, [pc, #136]	; (80010f8 <HAL_UART_MspInit+0xf0>)
 800106e:	f001 f921 	bl	80022b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001072:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001076:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001080:	f107 0310 	add.w	r3, r7, #16
 8001084:	4619      	mov	r1, r3
 8001086:	481c      	ldr	r0, [pc, #112]	; (80010f8 <HAL_UART_MspInit+0xf0>)
 8001088:	f001 f914 	bl	80022b4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800108c:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <HAL_UART_MspInit+0xf4>)
 800108e:	4a1c      	ldr	r2, [pc, #112]	; (8001100 <HAL_UART_MspInit+0xf8>)
 8001090:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001092:	4b1a      	ldr	r3, [pc, #104]	; (80010fc <HAL_UART_MspInit+0xf4>)
 8001094:	2200      	movs	r2, #0
 8001096:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001098:	4b18      	ldr	r3, [pc, #96]	; (80010fc <HAL_UART_MspInit+0xf4>)
 800109a:	2200      	movs	r2, #0
 800109c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800109e:	4b17      	ldr	r3, [pc, #92]	; (80010fc <HAL_UART_MspInit+0xf4>)
 80010a0:	2280      	movs	r2, #128	; 0x80
 80010a2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010a4:	4b15      	ldr	r3, [pc, #84]	; (80010fc <HAL_UART_MspInit+0xf4>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010aa:	4b14      	ldr	r3, [pc, #80]	; (80010fc <HAL_UART_MspInit+0xf4>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80010b0:	4b12      	ldr	r3, [pc, #72]	; (80010fc <HAL_UART_MspInit+0xf4>)
 80010b2:	2220      	movs	r2, #32
 80010b4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010b6:	4b11      	ldr	r3, [pc, #68]	; (80010fc <HAL_UART_MspInit+0xf4>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80010bc:	480f      	ldr	r0, [pc, #60]	; (80010fc <HAL_UART_MspInit+0xf4>)
 80010be:	f000 fa39 	bl	8001534 <HAL_DMA_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 80010c8:	f7ff fa18 	bl	80004fc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4a0b      	ldr	r2, [pc, #44]	; (80010fc <HAL_UART_MspInit+0xf4>)
 80010d0:	635a      	str	r2, [r3, #52]	; 0x34
 80010d2:	4a0a      	ldr	r2, [pc, #40]	; (80010fc <HAL_UART_MspInit+0xf4>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80010d8:	2200      	movs	r2, #0
 80010da:	2100      	movs	r1, #0
 80010dc:	2025      	movs	r0, #37	; 0x25
 80010de:	f000 f9e4 	bl	80014aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80010e2:	2025      	movs	r0, #37	; 0x25
 80010e4:	f000 f9fd 	bl	80014e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80010e8:	bf00      	nop
 80010ea:	3720      	adds	r7, #32
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40013800 	.word	0x40013800
 80010f4:	40021000 	.word	0x40021000
 80010f8:	40010800 	.word	0x40010800
 80010fc:	20000d9c 	.word	0x20000d9c
 8001100:	40020058 	.word	0x40020058

08001104 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a0c      	ldr	r2, [pc, #48]	; (8001144 <HAL_UART_MspDeInit+0x40>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d112      	bne.n	800113c <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <HAL_UART_MspDeInit+0x44>)
 8001118:	699b      	ldr	r3, [r3, #24]
 800111a:	4a0b      	ldr	r2, [pc, #44]	; (8001148 <HAL_UART_MspDeInit+0x44>)
 800111c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001120:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8001122:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001126:	4809      	ldr	r0, [pc, #36]	; (800114c <HAL_UART_MspDeInit+0x48>)
 8001128:	f001 fa32 	bl	8002590 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001130:	4618      	mov	r0, r3
 8001132:	f000 fa75 	bl	8001620 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8001136:	2025      	movs	r0, #37	; 0x25
 8001138:	f000 f9e1 	bl	80014fe <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 800113c:	bf00      	nop
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40013800 	.word	0x40013800
 8001148:	40021000 	.word	0x40021000
 800114c:	40010800 	.word	0x40010800

08001150 <usbInit>:




bool usbInit(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
  bool ret = true;
 8001156:	2301      	movs	r3, #1
 8001158:	75fb      	strb	r3, [r7, #23]


  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115a:	1d3b      	adds	r3, r7, #4
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]

  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001166:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800116a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800116c:	2311      	movs	r3, #17
 800116e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001174:	2302      	movs	r3, #2
 8001176:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	4619      	mov	r1, r3
 800117c:	4808      	ldr	r0, [pc, #32]	; (80011a0 <usbInit+0x50>)
 800117e:	f001 f899 	bl	80022b4 <HAL_GPIO_Init>
#if 0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
  delay(200);
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
#endif
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001182:	2300      	movs	r3, #0
 8001184:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	4619      	mov	r1, r3
 800118a:	4805      	ldr	r0, [pc, #20]	; (80011a0 <usbInit+0x50>)
 800118c:	f001 f892 	bl	80022b4 <HAL_GPIO_Init>


  MX_USB_DEVICE_Init();
 8001190:	f006 f95c 	bl	800744c <MX_USB_DEVICE_Init>

  return ret;
 8001194:	7dfb      	ldrb	r3, [r7, #23]
}
 8001196:	4618      	mov	r0, r3
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	40010800 	.word	0x40010800

080011a4 <hwInit>:


#include "hw.h"

void hwInit(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  bspInit();
 80011a8:	f7ff f8dc 	bl	8000364 <bspInit>
  rtcInit();
 80011ac:	f7ff fd76 	bl	8000c9c <rtcInit>

  resetInit();
 80011b0:	f7ff fd48 	bl	8000c44 <resetInit>
  ledInit();
 80011b4:	f7ff fcbc 	bl	8000b30 <ledInit>
  usbInit();
 80011b8:	f7ff ffca 	bl	8001150 <usbInit>
  uartInit();
 80011bc:	f7ff fde2 	bl	8000d84 <uartInit>
  flashInit();
 80011c0:	f7ff fb7c 	bl	80008bc <flashInit>
}
 80011c4:	bf00      	nop
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011cc:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <HAL_Init+0x28>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a07      	ldr	r2, [pc, #28]	; (80011f0 <HAL_Init+0x28>)
 80011d2:	f043 0310 	orr.w	r3, r3, #16
 80011d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011d8:	2003      	movs	r0, #3
 80011da:	f000 f95b 	bl	8001494 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011de:	2000      	movs	r0, #0
 80011e0:	f000 f808 	bl	80011f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011e4:	f7ff f990 	bl	8000508 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40022000 	.word	0x40022000

080011f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <HAL_InitTick+0x54>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4b12      	ldr	r3, [pc, #72]	; (800124c <HAL_InitTick+0x58>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	4619      	mov	r1, r3
 8001206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800120a:	fbb3 f3f1 	udiv	r3, r3, r1
 800120e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001212:	4618      	mov	r0, r3
 8001214:	f000 f981 	bl	800151a <HAL_SYSTICK_Config>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e00e      	b.n	8001240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2b0f      	cmp	r3, #15
 8001226:	d80a      	bhi.n	800123e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001228:	2200      	movs	r2, #0
 800122a:	6879      	ldr	r1, [r7, #4]
 800122c:	f04f 30ff 	mov.w	r0, #4294967295
 8001230:	f000 f93b 	bl	80014aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001234:	4a06      	ldr	r2, [pc, #24]	; (8001250 <HAL_InitTick+0x5c>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800123a:	2300      	movs	r3, #0
 800123c:	e000      	b.n	8001240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
}
 8001240:	4618      	mov	r0, r3
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000000 	.word	0x20000000
 800124c:	20000028 	.word	0x20000028
 8001250:	20000024 	.word	0x20000024

08001254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001258:	4b05      	ldr	r3, [pc, #20]	; (8001270 <HAL_IncTick+0x1c>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	461a      	mov	r2, r3
 800125e:	4b05      	ldr	r3, [pc, #20]	; (8001274 <HAL_IncTick+0x20>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4413      	add	r3, r2
 8001264:	4a03      	ldr	r2, [pc, #12]	; (8001274 <HAL_IncTick+0x20>)
 8001266:	6013      	str	r3, [r2, #0]
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	bc80      	pop	{r7}
 800126e:	4770      	bx	lr
 8001270:	20000028 	.word	0x20000028
 8001274:	20000e20 	.word	0x20000e20

08001278 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  return uwTick;
 800127c:	4b02      	ldr	r3, [pc, #8]	; (8001288 <HAL_GetTick+0x10>)
 800127e:	681b      	ldr	r3, [r3, #0]
}
 8001280:	4618      	mov	r0, r3
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr
 8001288:	20000e20 	.word	0x20000e20

0800128c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001294:	f7ff fff0 	bl	8001278 <HAL_GetTick>
 8001298:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012a4:	d005      	beq.n	80012b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012a6:	4b09      	ldr	r3, [pc, #36]	; (80012cc <HAL_Delay+0x40>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	461a      	mov	r2, r3
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	4413      	add	r3, r2
 80012b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012b2:	bf00      	nop
 80012b4:	f7ff ffe0 	bl	8001278 <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d8f7      	bhi.n	80012b4 <HAL_Delay+0x28>
  {
  }
}
 80012c4:	bf00      	nop
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000028 	.word	0x20000028

080012d0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <NVIC_SetPriorityGrouping+0x44>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012e6:	68ba      	ldr	r2, [r7, #8]
 80012e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012ec:	4013      	ands	r3, r2
 80012ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001302:	4a04      	ldr	r2, [pc, #16]	; (8001314 <NVIC_SetPriorityGrouping+0x44>)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	60d3      	str	r3, [r2, #12]
}
 8001308:	bf00      	nop
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800131c:	4b04      	ldr	r3, [pc, #16]	; (8001330 <NVIC_GetPriorityGrouping+0x18>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	0a1b      	lsrs	r3, r3, #8
 8001322:	f003 0307 	and.w	r3, r3, #7
}
 8001326:	4618      	mov	r0, r3
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800133e:	79fb      	ldrb	r3, [r7, #7]
 8001340:	f003 021f 	and.w	r2, r3, #31
 8001344:	4906      	ldr	r1, [pc, #24]	; (8001360 <NVIC_EnableIRQ+0x2c>)
 8001346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134a:	095b      	lsrs	r3, r3, #5
 800134c:	2001      	movs	r0, #1
 800134e:	fa00 f202 	lsl.w	r2, r0, r2
 8001352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001356:	bf00      	nop
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr
 8001360:	e000e100 	.word	0xe000e100

08001364 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	f003 021f 	and.w	r2, r3, #31
 8001374:	4907      	ldr	r1, [pc, #28]	; (8001394 <NVIC_DisableIRQ+0x30>)
 8001376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137a:	095b      	lsrs	r3, r3, #5
 800137c:	2001      	movs	r0, #1
 800137e:	fa00 f202 	lsl.w	r2, r0, r2
 8001382:	3320      	adds	r3, #32
 8001384:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	bc80      	pop	{r7}
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	e000e100 	.word	0xe000e100

08001398 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	6039      	str	r1, [r7, #0]
 80013a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80013a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	da0b      	bge.n	80013c4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	b2da      	uxtb	r2, r3
 80013b0:	490c      	ldr	r1, [pc, #48]	; (80013e4 <NVIC_SetPriority+0x4c>)
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	f003 030f 	and.w	r3, r3, #15
 80013b8:	3b04      	subs	r3, #4
 80013ba:	0112      	lsls	r2, r2, #4
 80013bc:	b2d2      	uxtb	r2, r2
 80013be:	440b      	add	r3, r1
 80013c0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013c2:	e009      	b.n	80013d8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	b2da      	uxtb	r2, r3
 80013c8:	4907      	ldr	r1, [pc, #28]	; (80013e8 <NVIC_SetPriority+0x50>)
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	0112      	lsls	r2, r2, #4
 80013d0:	b2d2      	uxtb	r2, r2
 80013d2:	440b      	add	r3, r1
 80013d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	e000ed00 	.word	0xe000ed00
 80013e8:	e000e100 	.word	0xe000e100

080013ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b089      	sub	sp, #36	; 0x24
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	60f8      	str	r0, [r7, #12]
 80013f4:	60b9      	str	r1, [r7, #8]
 80013f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	f1c3 0307 	rsb	r3, r3, #7
 8001406:	2b04      	cmp	r3, #4
 8001408:	bf28      	it	cs
 800140a:	2304      	movcs	r3, #4
 800140c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	3304      	adds	r3, #4
 8001412:	2b06      	cmp	r3, #6
 8001414:	d902      	bls.n	800141c <NVIC_EncodePriority+0x30>
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	3b03      	subs	r3, #3
 800141a:	e000      	b.n	800141e <NVIC_EncodePriority+0x32>
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001420:	f04f 32ff 	mov.w	r2, #4294967295
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	fa02 f303 	lsl.w	r3, r2, r3
 800142a:	43da      	mvns	r2, r3
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	401a      	ands	r2, r3
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001434:	f04f 31ff 	mov.w	r1, #4294967295
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	fa01 f303 	lsl.w	r3, r1, r3
 800143e:	43d9      	mvns	r1, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001444:	4313      	orrs	r3, r2
         );
}
 8001446:	4618      	mov	r0, r3
 8001448:	3724      	adds	r7, #36	; 0x24
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr

08001450 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	3b01      	subs	r3, #1
 800145c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001460:	d301      	bcc.n	8001466 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001462:	2301      	movs	r3, #1
 8001464:	e00f      	b.n	8001486 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001466:	4a0a      	ldr	r2, [pc, #40]	; (8001490 <SysTick_Config+0x40>)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	3b01      	subs	r3, #1
 800146c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800146e:	210f      	movs	r1, #15
 8001470:	f04f 30ff 	mov.w	r0, #4294967295
 8001474:	f7ff ff90 	bl	8001398 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001478:	4b05      	ldr	r3, [pc, #20]	; (8001490 <SysTick_Config+0x40>)
 800147a:	2200      	movs	r2, #0
 800147c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800147e:	4b04      	ldr	r3, [pc, #16]	; (8001490 <SysTick_Config+0x40>)
 8001480:	2207      	movs	r2, #7
 8001482:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001484:	2300      	movs	r3, #0
}
 8001486:	4618      	mov	r0, r3
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	e000e010 	.word	0xe000e010

08001494 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f7ff ff17 	bl	80012d0 <NVIC_SetPriorityGrouping>
}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b086      	sub	sp, #24
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	4603      	mov	r3, r0
 80014b2:	60b9      	str	r1, [r7, #8]
 80014b4:	607a      	str	r2, [r7, #4]
 80014b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014b8:	2300      	movs	r3, #0
 80014ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014bc:	f7ff ff2c 	bl	8001318 <NVIC_GetPriorityGrouping>
 80014c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	68b9      	ldr	r1, [r7, #8]
 80014c6:	6978      	ldr	r0, [r7, #20]
 80014c8:	f7ff ff90 	bl	80013ec <NVIC_EncodePriority>
 80014cc:	4602      	mov	r2, r0
 80014ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014d2:	4611      	mov	r1, r2
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff ff5f 	bl	8001398 <NVIC_SetPriority>
}
 80014da:	bf00      	nop
 80014dc:	3718      	adds	r7, #24
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b082      	sub	sp, #8
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	4603      	mov	r3, r0
 80014ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ff1f 	bl	8001334 <NVIC_EnableIRQ>
}
 80014f6:	bf00      	nop
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b082      	sub	sp, #8
 8001502:	af00      	add	r7, sp, #0
 8001504:	4603      	mov	r3, r0
 8001506:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff ff29 	bl	8001364 <NVIC_DisableIRQ>
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b082      	sub	sp, #8
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7ff ff94 	bl	8001450 <SysTick_Config>
 8001528:	4603      	mov	r3, r0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
	...

08001534 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800153c:	2300      	movs	r3, #0
 800153e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d101      	bne.n	800154a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e059      	b.n	80015fe <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	461a      	mov	r2, r3
 8001550:	4b2d      	ldr	r3, [pc, #180]	; (8001608 <HAL_DMA_Init+0xd4>)
 8001552:	429a      	cmp	r2, r3
 8001554:	d80f      	bhi.n	8001576 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	461a      	mov	r2, r3
 800155c:	4b2b      	ldr	r3, [pc, #172]	; (800160c <HAL_DMA_Init+0xd8>)
 800155e:	4413      	add	r3, r2
 8001560:	4a2b      	ldr	r2, [pc, #172]	; (8001610 <HAL_DMA_Init+0xdc>)
 8001562:	fba2 2303 	umull	r2, r3, r2, r3
 8001566:	091b      	lsrs	r3, r3, #4
 8001568:	009a      	lsls	r2, r3, #2
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a28      	ldr	r2, [pc, #160]	; (8001614 <HAL_DMA_Init+0xe0>)
 8001572:	63da      	str	r2, [r3, #60]	; 0x3c
 8001574:	e00e      	b.n	8001594 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	461a      	mov	r2, r3
 800157c:	4b26      	ldr	r3, [pc, #152]	; (8001618 <HAL_DMA_Init+0xe4>)
 800157e:	4413      	add	r3, r2
 8001580:	4a23      	ldr	r2, [pc, #140]	; (8001610 <HAL_DMA_Init+0xdc>)
 8001582:	fba2 2303 	umull	r2, r3, r2, r3
 8001586:	091b      	lsrs	r3, r3, #4
 8001588:	009a      	lsls	r2, r3, #2
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a22      	ldr	r2, [pc, #136]	; (800161c <HAL_DMA_Init+0xe8>)
 8001592:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2202      	movs	r2, #2
 8001598:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80015aa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80015ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80015b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	695b      	ldr	r3, [r3, #20]
 80015ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80015d8:	68fa      	ldr	r2, [r7, #12]
 80015da:	4313      	orrs	r3, r2
 80015dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	68fa      	ldr	r2, [r7, #12]
 80015e4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2201      	movs	r2, #1
 80015f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3714      	adds	r7, #20
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	40020407 	.word	0x40020407
 800160c:	bffdfff8 	.word	0xbffdfff8
 8001610:	cccccccd 	.word	0xcccccccd
 8001614:	40020000 	.word	0x40020000
 8001618:	bffdfbf8 	.word	0xbffdfbf8
 800161c:	40020400 	.word	0x40020400

08001620 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d101      	bne.n	8001632 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e05c      	b.n	80016ec <HAL_DMA_DeInit+0xcc>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f022 0201 	bic.w	r2, r2, #1
 8001640:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2200      	movs	r2, #0
 8001650:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2200      	movs	r2, #0
 8001660:	60da      	str	r2, [r3, #12]

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	461a      	mov	r2, r3
 8001668:	4b23      	ldr	r3, [pc, #140]	; (80016f8 <HAL_DMA_DeInit+0xd8>)
 800166a:	429a      	cmp	r2, r3
 800166c:	d80f      	bhi.n	800168e <HAL_DMA_DeInit+0x6e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	461a      	mov	r2, r3
 8001674:	4b21      	ldr	r3, [pc, #132]	; (80016fc <HAL_DMA_DeInit+0xdc>)
 8001676:	4413      	add	r3, r2
 8001678:	4a21      	ldr	r2, [pc, #132]	; (8001700 <HAL_DMA_DeInit+0xe0>)
 800167a:	fba2 2303 	umull	r2, r3, r2, r3
 800167e:	091b      	lsrs	r3, r3, #4
 8001680:	009a      	lsls	r2, r3, #2
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a1e      	ldr	r2, [pc, #120]	; (8001704 <HAL_DMA_DeInit+0xe4>)
 800168a:	63da      	str	r2, [r3, #60]	; 0x3c
 800168c:	e00e      	b.n	80016ac <HAL_DMA_DeInit+0x8c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	461a      	mov	r2, r3
 8001694:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <HAL_DMA_DeInit+0xe8>)
 8001696:	4413      	add	r3, r2
 8001698:	4a19      	ldr	r2, [pc, #100]	; (8001700 <HAL_DMA_DeInit+0xe0>)
 800169a:	fba2 2303 	umull	r2, r3, r2, r3
 800169e:	091b      	lsrs	r3, r3, #4
 80016a0:	009a      	lsls	r2, r3, #2
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4a18      	ldr	r2, [pc, #96]	; (800170c <HAL_DMA_DeInit+0xec>)
 80016aa:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016b4:	2101      	movs	r1, #1
 80016b6:	fa01 f202 	lsl.w	r2, r1, r2
 80016ba:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2200      	movs	r2, #0
 80016c0:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2200      	movs	r2, #0
 80016d2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2200      	movs	r2, #0
 80016e6:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80016ea:	2300      	movs	r3, #0
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bc80      	pop	{r7}
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	40020407 	.word	0x40020407
 80016fc:	bffdfff8 	.word	0xbffdfff8
 8001700:	cccccccd 	.word	0xcccccccd
 8001704:	40020000 	.word	0x40020000
 8001708:	bffdfbf8 	.word	0xbffdfbf8
 800170c:	40020400 	.word	0x40020400

08001710 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b086      	sub	sp, #24
 8001714:	af00      	add	r7, sp, #0
 8001716:	60f8      	str	r0, [r7, #12]
 8001718:	60b9      	str	r1, [r7, #8]
 800171a:	607a      	str	r2, [r7, #4]
 800171c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800171e:	2300      	movs	r3, #0
 8001720:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001728:	2b01      	cmp	r3, #1
 800172a:	d101      	bne.n	8001730 <HAL_DMA_Start_IT+0x20>
 800172c:	2302      	movs	r3, #2
 800172e:	e04a      	b.n	80017c6 <HAL_DMA_Start_IT+0xb6>
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2201      	movs	r2, #1
 8001734:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800173e:	2b01      	cmp	r3, #1
 8001740:	d13a      	bne.n	80017b8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2202      	movs	r2, #2
 8001746:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	2200      	movs	r2, #0
 800174e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f022 0201 	bic.w	r2, r2, #1
 800175e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	68b9      	ldr	r1, [r7, #8]
 8001766:	68f8      	ldr	r0, [r7, #12]
 8001768:	f000 fb76 	bl	8001e58 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001770:	2b00      	cmp	r3, #0
 8001772:	d008      	beq.n	8001786 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f042 020e 	orr.w	r2, r2, #14
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	e00f      	b.n	80017a6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f022 0204 	bic.w	r2, r2, #4
 8001794:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f042 020a 	orr.w	r2, r2, #10
 80017a4:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f042 0201 	orr.w	r2, r2, #1
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	e005      	b.n	80017c4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2200      	movs	r2, #0
 80017bc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80017c0:	2302      	movs	r3, #2
 80017c2:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80017c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3718      	adds	r7, #24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
	...

080017d0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017d8:	2300      	movs	r3, #0
 80017da:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	d005      	beq.n	80017f2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2204      	movs	r2, #4
 80017ea:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	73fb      	strb	r3, [r7, #15]
 80017f0:	e0d6      	b.n	80019a0 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f022 020e 	bic.w	r2, r2, #14
 8001800:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f022 0201 	bic.w	r2, r2, #1
 8001810:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	461a      	mov	r2, r3
 8001818:	4b64      	ldr	r3, [pc, #400]	; (80019ac <HAL_DMA_Abort_IT+0x1dc>)
 800181a:	429a      	cmp	r2, r3
 800181c:	d958      	bls.n	80018d0 <HAL_DMA_Abort_IT+0x100>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a63      	ldr	r2, [pc, #396]	; (80019b0 <HAL_DMA_Abort_IT+0x1e0>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d04f      	beq.n	80018c8 <HAL_DMA_Abort_IT+0xf8>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a61      	ldr	r2, [pc, #388]	; (80019b4 <HAL_DMA_Abort_IT+0x1e4>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d048      	beq.n	80018c4 <HAL_DMA_Abort_IT+0xf4>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a60      	ldr	r2, [pc, #384]	; (80019b8 <HAL_DMA_Abort_IT+0x1e8>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d040      	beq.n	80018be <HAL_DMA_Abort_IT+0xee>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a5e      	ldr	r2, [pc, #376]	; (80019bc <HAL_DMA_Abort_IT+0x1ec>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d038      	beq.n	80018b8 <HAL_DMA_Abort_IT+0xe8>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a5d      	ldr	r2, [pc, #372]	; (80019c0 <HAL_DMA_Abort_IT+0x1f0>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d030      	beq.n	80018b2 <HAL_DMA_Abort_IT+0xe2>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a5b      	ldr	r2, [pc, #364]	; (80019c4 <HAL_DMA_Abort_IT+0x1f4>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d028      	beq.n	80018ac <HAL_DMA_Abort_IT+0xdc>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a53      	ldr	r2, [pc, #332]	; (80019ac <HAL_DMA_Abort_IT+0x1dc>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d020      	beq.n	80018a6 <HAL_DMA_Abort_IT+0xd6>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a57      	ldr	r2, [pc, #348]	; (80019c8 <HAL_DMA_Abort_IT+0x1f8>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d019      	beq.n	80018a2 <HAL_DMA_Abort_IT+0xd2>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a56      	ldr	r2, [pc, #344]	; (80019cc <HAL_DMA_Abort_IT+0x1fc>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d012      	beq.n	800189e <HAL_DMA_Abort_IT+0xce>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a54      	ldr	r2, [pc, #336]	; (80019d0 <HAL_DMA_Abort_IT+0x200>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d00a      	beq.n	8001898 <HAL_DMA_Abort_IT+0xc8>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a53      	ldr	r2, [pc, #332]	; (80019d4 <HAL_DMA_Abort_IT+0x204>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d102      	bne.n	8001892 <HAL_DMA_Abort_IT+0xc2>
 800188c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001890:	e01b      	b.n	80018ca <HAL_DMA_Abort_IT+0xfa>
 8001892:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001896:	e018      	b.n	80018ca <HAL_DMA_Abort_IT+0xfa>
 8001898:	f44f 7380 	mov.w	r3, #256	; 0x100
 800189c:	e015      	b.n	80018ca <HAL_DMA_Abort_IT+0xfa>
 800189e:	2310      	movs	r3, #16
 80018a0:	e013      	b.n	80018ca <HAL_DMA_Abort_IT+0xfa>
 80018a2:	2301      	movs	r3, #1
 80018a4:	e011      	b.n	80018ca <HAL_DMA_Abort_IT+0xfa>
 80018a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80018aa:	e00e      	b.n	80018ca <HAL_DMA_Abort_IT+0xfa>
 80018ac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80018b0:	e00b      	b.n	80018ca <HAL_DMA_Abort_IT+0xfa>
 80018b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018b6:	e008      	b.n	80018ca <HAL_DMA_Abort_IT+0xfa>
 80018b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018bc:	e005      	b.n	80018ca <HAL_DMA_Abort_IT+0xfa>
 80018be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018c2:	e002      	b.n	80018ca <HAL_DMA_Abort_IT+0xfa>
 80018c4:	2310      	movs	r3, #16
 80018c6:	e000      	b.n	80018ca <HAL_DMA_Abort_IT+0xfa>
 80018c8:	2301      	movs	r3, #1
 80018ca:	4a43      	ldr	r2, [pc, #268]	; (80019d8 <HAL_DMA_Abort_IT+0x208>)
 80018cc:	6053      	str	r3, [r2, #4]
 80018ce:	e057      	b.n	8001980 <HAL_DMA_Abort_IT+0x1b0>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a36      	ldr	r2, [pc, #216]	; (80019b0 <HAL_DMA_Abort_IT+0x1e0>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d04f      	beq.n	800197a <HAL_DMA_Abort_IT+0x1aa>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a35      	ldr	r2, [pc, #212]	; (80019b4 <HAL_DMA_Abort_IT+0x1e4>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d048      	beq.n	8001976 <HAL_DMA_Abort_IT+0x1a6>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a33      	ldr	r2, [pc, #204]	; (80019b8 <HAL_DMA_Abort_IT+0x1e8>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d040      	beq.n	8001970 <HAL_DMA_Abort_IT+0x1a0>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a32      	ldr	r2, [pc, #200]	; (80019bc <HAL_DMA_Abort_IT+0x1ec>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d038      	beq.n	800196a <HAL_DMA_Abort_IT+0x19a>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a30      	ldr	r2, [pc, #192]	; (80019c0 <HAL_DMA_Abort_IT+0x1f0>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d030      	beq.n	8001964 <HAL_DMA_Abort_IT+0x194>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a2f      	ldr	r2, [pc, #188]	; (80019c4 <HAL_DMA_Abort_IT+0x1f4>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d028      	beq.n	800195e <HAL_DMA_Abort_IT+0x18e>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a26      	ldr	r2, [pc, #152]	; (80019ac <HAL_DMA_Abort_IT+0x1dc>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d020      	beq.n	8001958 <HAL_DMA_Abort_IT+0x188>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a2b      	ldr	r2, [pc, #172]	; (80019c8 <HAL_DMA_Abort_IT+0x1f8>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d019      	beq.n	8001954 <HAL_DMA_Abort_IT+0x184>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a29      	ldr	r2, [pc, #164]	; (80019cc <HAL_DMA_Abort_IT+0x1fc>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d012      	beq.n	8001950 <HAL_DMA_Abort_IT+0x180>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a28      	ldr	r2, [pc, #160]	; (80019d0 <HAL_DMA_Abort_IT+0x200>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d00a      	beq.n	800194a <HAL_DMA_Abort_IT+0x17a>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a26      	ldr	r2, [pc, #152]	; (80019d4 <HAL_DMA_Abort_IT+0x204>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d102      	bne.n	8001944 <HAL_DMA_Abort_IT+0x174>
 800193e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001942:	e01b      	b.n	800197c <HAL_DMA_Abort_IT+0x1ac>
 8001944:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001948:	e018      	b.n	800197c <HAL_DMA_Abort_IT+0x1ac>
 800194a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800194e:	e015      	b.n	800197c <HAL_DMA_Abort_IT+0x1ac>
 8001950:	2310      	movs	r3, #16
 8001952:	e013      	b.n	800197c <HAL_DMA_Abort_IT+0x1ac>
 8001954:	2301      	movs	r3, #1
 8001956:	e011      	b.n	800197c <HAL_DMA_Abort_IT+0x1ac>
 8001958:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800195c:	e00e      	b.n	800197c <HAL_DMA_Abort_IT+0x1ac>
 800195e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001962:	e00b      	b.n	800197c <HAL_DMA_Abort_IT+0x1ac>
 8001964:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001968:	e008      	b.n	800197c <HAL_DMA_Abort_IT+0x1ac>
 800196a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800196e:	e005      	b.n	800197c <HAL_DMA_Abort_IT+0x1ac>
 8001970:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001974:	e002      	b.n	800197c <HAL_DMA_Abort_IT+0x1ac>
 8001976:	2310      	movs	r3, #16
 8001978:	e000      	b.n	800197c <HAL_DMA_Abort_IT+0x1ac>
 800197a:	2301      	movs	r3, #1
 800197c:	4a17      	ldr	r2, [pc, #92]	; (80019dc <HAL_DMA_Abort_IT+0x20c>)
 800197e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2201      	movs	r2, #1
 8001984:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001994:	2b00      	cmp	r3, #0
 8001996:	d003      	beq.n	80019a0 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	4798      	blx	r3
    } 
  }
  return status;
 80019a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3710      	adds	r7, #16
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40020080 	.word	0x40020080
 80019b0:	40020008 	.word	0x40020008
 80019b4:	4002001c 	.word	0x4002001c
 80019b8:	40020030 	.word	0x40020030
 80019bc:	40020044 	.word	0x40020044
 80019c0:	40020058 	.word	0x40020058
 80019c4:	4002006c 	.word	0x4002006c
 80019c8:	40020408 	.word	0x40020408
 80019cc:	4002041c 	.word	0x4002041c
 80019d0:	40020430 	.word	0x40020430
 80019d4:	40020444 	.word	0x40020444
 80019d8:	40020400 	.word	0x40020400
 80019dc:	40020000 	.word	0x40020000

080019e0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fc:	2204      	movs	r2, #4
 80019fe:	409a      	lsls	r2, r3
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4013      	ands	r3, r2
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	f000 80d6 	beq.w	8001bb6 <HAL_DMA_IRQHandler+0x1d6>
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	f003 0304 	and.w	r3, r3, #4
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	f000 80d0 	beq.w	8001bb6 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0320 	and.w	r3, r3, #32
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d107      	bne.n	8001a34 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f022 0204 	bic.w	r2, r2, #4
 8001a32:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4b9b      	ldr	r3, [pc, #620]	; (8001ca8 <HAL_DMA_IRQHandler+0x2c8>)
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d958      	bls.n	8001af2 <HAL_DMA_IRQHandler+0x112>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a99      	ldr	r2, [pc, #612]	; (8001cac <HAL_DMA_IRQHandler+0x2cc>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d04f      	beq.n	8001aea <HAL_DMA_IRQHandler+0x10a>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a98      	ldr	r2, [pc, #608]	; (8001cb0 <HAL_DMA_IRQHandler+0x2d0>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d048      	beq.n	8001ae6 <HAL_DMA_IRQHandler+0x106>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a96      	ldr	r2, [pc, #600]	; (8001cb4 <HAL_DMA_IRQHandler+0x2d4>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d040      	beq.n	8001ae0 <HAL_DMA_IRQHandler+0x100>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a95      	ldr	r2, [pc, #596]	; (8001cb8 <HAL_DMA_IRQHandler+0x2d8>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d038      	beq.n	8001ada <HAL_DMA_IRQHandler+0xfa>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a93      	ldr	r2, [pc, #588]	; (8001cbc <HAL_DMA_IRQHandler+0x2dc>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d030      	beq.n	8001ad4 <HAL_DMA_IRQHandler+0xf4>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a92      	ldr	r2, [pc, #584]	; (8001cc0 <HAL_DMA_IRQHandler+0x2e0>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d028      	beq.n	8001ace <HAL_DMA_IRQHandler+0xee>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a89      	ldr	r2, [pc, #548]	; (8001ca8 <HAL_DMA_IRQHandler+0x2c8>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d020      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0xe8>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a8e      	ldr	r2, [pc, #568]	; (8001cc4 <HAL_DMA_IRQHandler+0x2e4>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d019      	beq.n	8001ac4 <HAL_DMA_IRQHandler+0xe4>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a8c      	ldr	r2, [pc, #560]	; (8001cc8 <HAL_DMA_IRQHandler+0x2e8>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d012      	beq.n	8001ac0 <HAL_DMA_IRQHandler+0xe0>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a8b      	ldr	r2, [pc, #556]	; (8001ccc <HAL_DMA_IRQHandler+0x2ec>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d00a      	beq.n	8001aba <HAL_DMA_IRQHandler+0xda>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a89      	ldr	r2, [pc, #548]	; (8001cd0 <HAL_DMA_IRQHandler+0x2f0>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d102      	bne.n	8001ab4 <HAL_DMA_IRQHandler+0xd4>
 8001aae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ab2:	e01b      	b.n	8001aec <HAL_DMA_IRQHandler+0x10c>
 8001ab4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001ab8:	e018      	b.n	8001aec <HAL_DMA_IRQHandler+0x10c>
 8001aba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001abe:	e015      	b.n	8001aec <HAL_DMA_IRQHandler+0x10c>
 8001ac0:	2340      	movs	r3, #64	; 0x40
 8001ac2:	e013      	b.n	8001aec <HAL_DMA_IRQHandler+0x10c>
 8001ac4:	2304      	movs	r3, #4
 8001ac6:	e011      	b.n	8001aec <HAL_DMA_IRQHandler+0x10c>
 8001ac8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001acc:	e00e      	b.n	8001aec <HAL_DMA_IRQHandler+0x10c>
 8001ace:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ad2:	e00b      	b.n	8001aec <HAL_DMA_IRQHandler+0x10c>
 8001ad4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001ad8:	e008      	b.n	8001aec <HAL_DMA_IRQHandler+0x10c>
 8001ada:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ade:	e005      	b.n	8001aec <HAL_DMA_IRQHandler+0x10c>
 8001ae0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ae4:	e002      	b.n	8001aec <HAL_DMA_IRQHandler+0x10c>
 8001ae6:	2340      	movs	r3, #64	; 0x40
 8001ae8:	e000      	b.n	8001aec <HAL_DMA_IRQHandler+0x10c>
 8001aea:	2304      	movs	r3, #4
 8001aec:	4a79      	ldr	r2, [pc, #484]	; (8001cd4 <HAL_DMA_IRQHandler+0x2f4>)
 8001aee:	6053      	str	r3, [r2, #4]
 8001af0:	e057      	b.n	8001ba2 <HAL_DMA_IRQHandler+0x1c2>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a6d      	ldr	r2, [pc, #436]	; (8001cac <HAL_DMA_IRQHandler+0x2cc>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d04f      	beq.n	8001b9c <HAL_DMA_IRQHandler+0x1bc>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a6b      	ldr	r2, [pc, #428]	; (8001cb0 <HAL_DMA_IRQHandler+0x2d0>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d048      	beq.n	8001b98 <HAL_DMA_IRQHandler+0x1b8>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a6a      	ldr	r2, [pc, #424]	; (8001cb4 <HAL_DMA_IRQHandler+0x2d4>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d040      	beq.n	8001b92 <HAL_DMA_IRQHandler+0x1b2>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a68      	ldr	r2, [pc, #416]	; (8001cb8 <HAL_DMA_IRQHandler+0x2d8>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d038      	beq.n	8001b8c <HAL_DMA_IRQHandler+0x1ac>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a67      	ldr	r2, [pc, #412]	; (8001cbc <HAL_DMA_IRQHandler+0x2dc>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d030      	beq.n	8001b86 <HAL_DMA_IRQHandler+0x1a6>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a65      	ldr	r2, [pc, #404]	; (8001cc0 <HAL_DMA_IRQHandler+0x2e0>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d028      	beq.n	8001b80 <HAL_DMA_IRQHandler+0x1a0>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a5d      	ldr	r2, [pc, #372]	; (8001ca8 <HAL_DMA_IRQHandler+0x2c8>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d020      	beq.n	8001b7a <HAL_DMA_IRQHandler+0x19a>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a61      	ldr	r2, [pc, #388]	; (8001cc4 <HAL_DMA_IRQHandler+0x2e4>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d019      	beq.n	8001b76 <HAL_DMA_IRQHandler+0x196>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a60      	ldr	r2, [pc, #384]	; (8001cc8 <HAL_DMA_IRQHandler+0x2e8>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d012      	beq.n	8001b72 <HAL_DMA_IRQHandler+0x192>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a5e      	ldr	r2, [pc, #376]	; (8001ccc <HAL_DMA_IRQHandler+0x2ec>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d00a      	beq.n	8001b6c <HAL_DMA_IRQHandler+0x18c>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a5d      	ldr	r2, [pc, #372]	; (8001cd0 <HAL_DMA_IRQHandler+0x2f0>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d102      	bne.n	8001b66 <HAL_DMA_IRQHandler+0x186>
 8001b60:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b64:	e01b      	b.n	8001b9e <HAL_DMA_IRQHandler+0x1be>
 8001b66:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001b6a:	e018      	b.n	8001b9e <HAL_DMA_IRQHandler+0x1be>
 8001b6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b70:	e015      	b.n	8001b9e <HAL_DMA_IRQHandler+0x1be>
 8001b72:	2340      	movs	r3, #64	; 0x40
 8001b74:	e013      	b.n	8001b9e <HAL_DMA_IRQHandler+0x1be>
 8001b76:	2304      	movs	r3, #4
 8001b78:	e011      	b.n	8001b9e <HAL_DMA_IRQHandler+0x1be>
 8001b7a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001b7e:	e00e      	b.n	8001b9e <HAL_DMA_IRQHandler+0x1be>
 8001b80:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b84:	e00b      	b.n	8001b9e <HAL_DMA_IRQHandler+0x1be>
 8001b86:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001b8a:	e008      	b.n	8001b9e <HAL_DMA_IRQHandler+0x1be>
 8001b8c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b90:	e005      	b.n	8001b9e <HAL_DMA_IRQHandler+0x1be>
 8001b92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b96:	e002      	b.n	8001b9e <HAL_DMA_IRQHandler+0x1be>
 8001b98:	2340      	movs	r3, #64	; 0x40
 8001b9a:	e000      	b.n	8001b9e <HAL_DMA_IRQHandler+0x1be>
 8001b9c:	2304      	movs	r3, #4
 8001b9e:	4a4e      	ldr	r2, [pc, #312]	; (8001cd8 <HAL_DMA_IRQHandler+0x2f8>)
 8001ba0:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 8136 	beq.w	8001e18 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001bb4:	e130      	b.n	8001e18 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bba:	2202      	movs	r2, #2
 8001bbc:	409a      	lsls	r2, r3
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	f000 80f8 	beq.w	8001db8 <HAL_DMA_IRQHandler+0x3d8>
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f000 80f2 	beq.w	8001db8 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0320 	and.w	r3, r3, #32
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d10b      	bne.n	8001bfa <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f022 020a 	bic.w	r2, r2, #10
 8001bf0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	4b29      	ldr	r3, [pc, #164]	; (8001ca8 <HAL_DMA_IRQHandler+0x2c8>)
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d973      	bls.n	8001cee <HAL_DMA_IRQHandler+0x30e>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a28      	ldr	r2, [pc, #160]	; (8001cac <HAL_DMA_IRQHandler+0x2cc>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d06a      	beq.n	8001ce6 <HAL_DMA_IRQHandler+0x306>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a26      	ldr	r2, [pc, #152]	; (8001cb0 <HAL_DMA_IRQHandler+0x2d0>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d063      	beq.n	8001ce2 <HAL_DMA_IRQHandler+0x302>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a25      	ldr	r2, [pc, #148]	; (8001cb4 <HAL_DMA_IRQHandler+0x2d4>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d05b      	beq.n	8001cdc <HAL_DMA_IRQHandler+0x2fc>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a23      	ldr	r2, [pc, #140]	; (8001cb8 <HAL_DMA_IRQHandler+0x2d8>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d038      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x2c0>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a22      	ldr	r2, [pc, #136]	; (8001cbc <HAL_DMA_IRQHandler+0x2dc>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d030      	beq.n	8001c9a <HAL_DMA_IRQHandler+0x2ba>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a20      	ldr	r2, [pc, #128]	; (8001cc0 <HAL_DMA_IRQHandler+0x2e0>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d028      	beq.n	8001c94 <HAL_DMA_IRQHandler+0x2b4>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a18      	ldr	r2, [pc, #96]	; (8001ca8 <HAL_DMA_IRQHandler+0x2c8>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d020      	beq.n	8001c8e <HAL_DMA_IRQHandler+0x2ae>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a1c      	ldr	r2, [pc, #112]	; (8001cc4 <HAL_DMA_IRQHandler+0x2e4>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d019      	beq.n	8001c8a <HAL_DMA_IRQHandler+0x2aa>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a1b      	ldr	r2, [pc, #108]	; (8001cc8 <HAL_DMA_IRQHandler+0x2e8>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d012      	beq.n	8001c86 <HAL_DMA_IRQHandler+0x2a6>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a19      	ldr	r2, [pc, #100]	; (8001ccc <HAL_DMA_IRQHandler+0x2ec>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d00a      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x2a0>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a18      	ldr	r2, [pc, #96]	; (8001cd0 <HAL_DMA_IRQHandler+0x2f0>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d102      	bne.n	8001c7a <HAL_DMA_IRQHandler+0x29a>
 8001c74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c78:	e036      	b.n	8001ce8 <HAL_DMA_IRQHandler+0x308>
 8001c7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c7e:	e033      	b.n	8001ce8 <HAL_DMA_IRQHandler+0x308>
 8001c80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c84:	e030      	b.n	8001ce8 <HAL_DMA_IRQHandler+0x308>
 8001c86:	2320      	movs	r3, #32
 8001c88:	e02e      	b.n	8001ce8 <HAL_DMA_IRQHandler+0x308>
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	e02c      	b.n	8001ce8 <HAL_DMA_IRQHandler+0x308>
 8001c8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c92:	e029      	b.n	8001ce8 <HAL_DMA_IRQHandler+0x308>
 8001c94:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c98:	e026      	b.n	8001ce8 <HAL_DMA_IRQHandler+0x308>
 8001c9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c9e:	e023      	b.n	8001ce8 <HAL_DMA_IRQHandler+0x308>
 8001ca0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ca4:	e020      	b.n	8001ce8 <HAL_DMA_IRQHandler+0x308>
 8001ca6:	bf00      	nop
 8001ca8:	40020080 	.word	0x40020080
 8001cac:	40020008 	.word	0x40020008
 8001cb0:	4002001c 	.word	0x4002001c
 8001cb4:	40020030 	.word	0x40020030
 8001cb8:	40020044 	.word	0x40020044
 8001cbc:	40020058 	.word	0x40020058
 8001cc0:	4002006c 	.word	0x4002006c
 8001cc4:	40020408 	.word	0x40020408
 8001cc8:	4002041c 	.word	0x4002041c
 8001ccc:	40020430 	.word	0x40020430
 8001cd0:	40020444 	.word	0x40020444
 8001cd4:	40020400 	.word	0x40020400
 8001cd8:	40020000 	.word	0x40020000
 8001cdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ce0:	e002      	b.n	8001ce8 <HAL_DMA_IRQHandler+0x308>
 8001ce2:	2320      	movs	r3, #32
 8001ce4:	e000      	b.n	8001ce8 <HAL_DMA_IRQHandler+0x308>
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	4a4e      	ldr	r2, [pc, #312]	; (8001e24 <HAL_DMA_IRQHandler+0x444>)
 8001cea:	6053      	str	r3, [r2, #4]
 8001cec:	e057      	b.n	8001d9e <HAL_DMA_IRQHandler+0x3be>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a4d      	ldr	r2, [pc, #308]	; (8001e28 <HAL_DMA_IRQHandler+0x448>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d04f      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x3b8>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a4b      	ldr	r2, [pc, #300]	; (8001e2c <HAL_DMA_IRQHandler+0x44c>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d048      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x3b4>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a4a      	ldr	r2, [pc, #296]	; (8001e30 <HAL_DMA_IRQHandler+0x450>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d040      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x3ae>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a48      	ldr	r2, [pc, #288]	; (8001e34 <HAL_DMA_IRQHandler+0x454>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d038      	beq.n	8001d88 <HAL_DMA_IRQHandler+0x3a8>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a47      	ldr	r2, [pc, #284]	; (8001e38 <HAL_DMA_IRQHandler+0x458>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d030      	beq.n	8001d82 <HAL_DMA_IRQHandler+0x3a2>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a45      	ldr	r2, [pc, #276]	; (8001e3c <HAL_DMA_IRQHandler+0x45c>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d028      	beq.n	8001d7c <HAL_DMA_IRQHandler+0x39c>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a44      	ldr	r2, [pc, #272]	; (8001e40 <HAL_DMA_IRQHandler+0x460>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d020      	beq.n	8001d76 <HAL_DMA_IRQHandler+0x396>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a42      	ldr	r2, [pc, #264]	; (8001e44 <HAL_DMA_IRQHandler+0x464>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d019      	beq.n	8001d72 <HAL_DMA_IRQHandler+0x392>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a41      	ldr	r2, [pc, #260]	; (8001e48 <HAL_DMA_IRQHandler+0x468>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d012      	beq.n	8001d6e <HAL_DMA_IRQHandler+0x38e>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a3f      	ldr	r2, [pc, #252]	; (8001e4c <HAL_DMA_IRQHandler+0x46c>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d00a      	beq.n	8001d68 <HAL_DMA_IRQHandler+0x388>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a3e      	ldr	r2, [pc, #248]	; (8001e50 <HAL_DMA_IRQHandler+0x470>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d102      	bne.n	8001d62 <HAL_DMA_IRQHandler+0x382>
 8001d5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d60:	e01b      	b.n	8001d9a <HAL_DMA_IRQHandler+0x3ba>
 8001d62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d66:	e018      	b.n	8001d9a <HAL_DMA_IRQHandler+0x3ba>
 8001d68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d6c:	e015      	b.n	8001d9a <HAL_DMA_IRQHandler+0x3ba>
 8001d6e:	2320      	movs	r3, #32
 8001d70:	e013      	b.n	8001d9a <HAL_DMA_IRQHandler+0x3ba>
 8001d72:	2302      	movs	r3, #2
 8001d74:	e011      	b.n	8001d9a <HAL_DMA_IRQHandler+0x3ba>
 8001d76:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d7a:	e00e      	b.n	8001d9a <HAL_DMA_IRQHandler+0x3ba>
 8001d7c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d80:	e00b      	b.n	8001d9a <HAL_DMA_IRQHandler+0x3ba>
 8001d82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d86:	e008      	b.n	8001d9a <HAL_DMA_IRQHandler+0x3ba>
 8001d88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d8c:	e005      	b.n	8001d9a <HAL_DMA_IRQHandler+0x3ba>
 8001d8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d92:	e002      	b.n	8001d9a <HAL_DMA_IRQHandler+0x3ba>
 8001d94:	2320      	movs	r3, #32
 8001d96:	e000      	b.n	8001d9a <HAL_DMA_IRQHandler+0x3ba>
 8001d98:	2302      	movs	r3, #2
 8001d9a:	4a2e      	ldr	r2, [pc, #184]	; (8001e54 <HAL_DMA_IRQHandler+0x474>)
 8001d9c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d034      	beq.n	8001e18 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001db6:	e02f      	b.n	8001e18 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbc:	2208      	movs	r2, #8
 8001dbe:	409a      	lsls	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d028      	beq.n	8001e1a <HAL_DMA_IRQHandler+0x43a>
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	f003 0308 	and.w	r3, r3, #8
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d023      	beq.n	8001e1a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f022 020e 	bic.w	r2, r2, #14
 8001de0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dea:	2101      	movs	r1, #1
 8001dec:	fa01 f202 	lsl.w	r2, r1, r2
 8001df0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d004      	beq.n	8001e1a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	4798      	blx	r3
    }
  }
  return;
 8001e18:	bf00      	nop
 8001e1a:	bf00      	nop
}
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40020400 	.word	0x40020400
 8001e28:	40020008 	.word	0x40020008
 8001e2c:	4002001c 	.word	0x4002001c
 8001e30:	40020030 	.word	0x40020030
 8001e34:	40020044 	.word	0x40020044
 8001e38:	40020058 	.word	0x40020058
 8001e3c:	4002006c 	.word	0x4002006c
 8001e40:	40020080 	.word	0x40020080
 8001e44:	40020408 	.word	0x40020408
 8001e48:	4002041c 	.word	0x4002041c
 8001e4c:	40020430 	.word	0x40020430
 8001e50:	40020444 	.word	0x40020444
 8001e54:	40020000 	.word	0x40020000

08001e58 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	60b9      	str	r1, [r7, #8]
 8001e62:	607a      	str	r2, [r7, #4]
 8001e64:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e6e:	2101      	movs	r1, #1
 8001e70:	fa01 f202 	lsl.w	r2, r1, r2
 8001e74:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	683a      	ldr	r2, [r7, #0]
 8001e7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b10      	cmp	r3, #16
 8001e84:	d108      	bne.n	8001e98 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	68ba      	ldr	r2, [r7, #8]
 8001e94:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e96:	e007      	b.n	8001ea8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	68ba      	ldr	r2, [r7, #8]
 8001e9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	60da      	str	r2, [r3, #12]
}
 8001ea8:	bf00      	nop
 8001eaa:	3714      	adds	r7, #20
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bc80      	pop	{r7}
 8001eb0:	4770      	bx	lr
	...

08001eb4 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eb6:	b087      	sub	sp, #28
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001ece:	4b2f      	ldr	r3, [pc, #188]	; (8001f8c <HAL_FLASH_Program+0xd8>)
 8001ed0:	7e1b      	ldrb	r3, [r3, #24]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d101      	bne.n	8001eda <HAL_FLASH_Program+0x26>
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	e054      	b.n	8001f84 <HAL_FLASH_Program+0xd0>
 8001eda:	4b2c      	ldr	r3, [pc, #176]	; (8001f8c <HAL_FLASH_Program+0xd8>)
 8001edc:	2201      	movs	r2, #1
 8001ede:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001ee0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ee4:	f000 f8a8 	bl	8002038 <FLASH_WaitForLastOperation>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001eec:	7dfb      	ldrb	r3, [r7, #23]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d144      	bne.n	8001f7c <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d102      	bne.n	8001efe <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	757b      	strb	r3, [r7, #21]
 8001efc:	e007      	b.n	8001f0e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d102      	bne.n	8001f0a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001f04:	2302      	movs	r3, #2
 8001f06:	757b      	strb	r3, [r7, #21]
 8001f08:	e001      	b.n	8001f0e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001f0a:	2304      	movs	r3, #4
 8001f0c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001f0e:	2300      	movs	r3, #0
 8001f10:	75bb      	strb	r3, [r7, #22]
 8001f12:	e02d      	b.n	8001f70 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001f14:	7dbb      	ldrb	r3, [r7, #22]
 8001f16:	005a      	lsls	r2, r3, #1
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	eb02 0c03 	add.w	ip, r2, r3
 8001f1e:	7dbb      	ldrb	r3, [r7, #22]
 8001f20:	0119      	lsls	r1, r3, #4
 8001f22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f26:	f1c1 0620 	rsb	r6, r1, #32
 8001f2a:	f1a1 0020 	sub.w	r0, r1, #32
 8001f2e:	fa22 f401 	lsr.w	r4, r2, r1
 8001f32:	fa03 f606 	lsl.w	r6, r3, r6
 8001f36:	4334      	orrs	r4, r6
 8001f38:	fa23 f000 	lsr.w	r0, r3, r0
 8001f3c:	4304      	orrs	r4, r0
 8001f3e:	fa23 f501 	lsr.w	r5, r3, r1
 8001f42:	b2a3      	uxth	r3, r4
 8001f44:	4619      	mov	r1, r3
 8001f46:	4660      	mov	r0, ip
 8001f48:	f000 f85a 	bl	8002000 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001f4c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001f50:	f000 f872 	bl	8002038 <FLASH_WaitForLastOperation>
 8001f54:	4603      	mov	r3, r0
 8001f56:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001f58:	4b0d      	ldr	r3, [pc, #52]	; (8001f90 <HAL_FLASH_Program+0xdc>)
 8001f5a:	691b      	ldr	r3, [r3, #16]
 8001f5c:	4a0c      	ldr	r2, [pc, #48]	; (8001f90 <HAL_FLASH_Program+0xdc>)
 8001f5e:	f023 0301 	bic.w	r3, r3, #1
 8001f62:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001f64:	7dfb      	ldrb	r3, [r7, #23]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d107      	bne.n	8001f7a <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001f6a:	7dbb      	ldrb	r3, [r7, #22]
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	75bb      	strb	r3, [r7, #22]
 8001f70:	7dba      	ldrb	r2, [r7, #22]
 8001f72:	7d7b      	ldrb	r3, [r7, #21]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d3cd      	bcc.n	8001f14 <HAL_FLASH_Program+0x60>
 8001f78:	e000      	b.n	8001f7c <HAL_FLASH_Program+0xc8>
      {
        break;
 8001f7a:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001f7c:	4b03      	ldr	r3, [pc, #12]	; (8001f8c <HAL_FLASH_Program+0xd8>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	761a      	strb	r2, [r3, #24]

  return status;
 8001f82:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	371c      	adds	r7, #28
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f8c:	20000e28 	.word	0x20000e28
 8001f90:	40022000 	.word	0x40022000

08001f94 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001f9e:	4b0d      	ldr	r3, [pc, #52]	; (8001fd4 <HAL_FLASH_Unlock+0x40>)
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d00d      	beq.n	8001fc6 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001faa:	4b0a      	ldr	r3, [pc, #40]	; (8001fd4 <HAL_FLASH_Unlock+0x40>)
 8001fac:	4a0a      	ldr	r2, [pc, #40]	; (8001fd8 <HAL_FLASH_Unlock+0x44>)
 8001fae:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001fb0:	4b08      	ldr	r3, [pc, #32]	; (8001fd4 <HAL_FLASH_Unlock+0x40>)
 8001fb2:	4a0a      	ldr	r2, [pc, #40]	; (8001fdc <HAL_FLASH_Unlock+0x48>)
 8001fb4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001fb6:	4b07      	ldr	r3, [pc, #28]	; (8001fd4 <HAL_FLASH_Unlock+0x40>)
 8001fb8:	691b      	ldr	r3, [r3, #16]
 8001fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bc80      	pop	{r7}
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	40022000 	.word	0x40022000
 8001fd8:	45670123 	.word	0x45670123
 8001fdc:	cdef89ab 	.word	0xcdef89ab

08001fe0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001fe4:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <HAL_FLASH_Lock+0x1c>)
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	4a04      	ldr	r2, [pc, #16]	; (8001ffc <HAL_FLASH_Lock+0x1c>)
 8001fea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fee:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bc80      	pop	{r7}
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	40022000 	.word	0x40022000

08002000 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	460b      	mov	r3, r1
 800200a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800200c:	4b08      	ldr	r3, [pc, #32]	; (8002030 <FLASH_Program_HalfWord+0x30>)
 800200e:	2200      	movs	r2, #0
 8002010:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002012:	4b08      	ldr	r3, [pc, #32]	; (8002034 <FLASH_Program_HalfWord+0x34>)
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	4a07      	ldr	r2, [pc, #28]	; (8002034 <FLASH_Program_HalfWord+0x34>)
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	887a      	ldrh	r2, [r7, #2]
 8002022:	801a      	strh	r2, [r3, #0]
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	20000e28 	.word	0x20000e28
 8002034:	40022000 	.word	0x40022000

08002038 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002040:	f7ff f91a 	bl	8001278 <HAL_GetTick>
 8002044:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002046:	e010      	b.n	800206a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800204e:	d00c      	beq.n	800206a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d007      	beq.n	8002066 <FLASH_WaitForLastOperation+0x2e>
 8002056:	f7ff f90f 	bl	8001278 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	429a      	cmp	r2, r3
 8002064:	d201      	bcs.n	800206a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e025      	b.n	80020b6 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800206a:	4b15      	ldr	r3, [pc, #84]	; (80020c0 <FLASH_WaitForLastOperation+0x88>)
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	2b00      	cmp	r3, #0
 8002074:	d1e8      	bne.n	8002048 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002076:	4b12      	ldr	r3, [pc, #72]	; (80020c0 <FLASH_WaitForLastOperation+0x88>)
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	f003 0320 	and.w	r3, r3, #32
 800207e:	2b00      	cmp	r3, #0
 8002080:	d002      	beq.n	8002088 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002082:	4b0f      	ldr	r3, [pc, #60]	; (80020c0 <FLASH_WaitForLastOperation+0x88>)
 8002084:	2220      	movs	r2, #32
 8002086:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002088:	4b0d      	ldr	r3, [pc, #52]	; (80020c0 <FLASH_WaitForLastOperation+0x88>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	f003 0310 	and.w	r3, r3, #16
 8002090:	2b00      	cmp	r3, #0
 8002092:	d10b      	bne.n	80020ac <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002094:	4b0a      	ldr	r3, [pc, #40]	; (80020c0 <FLASH_WaitForLastOperation+0x88>)
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800209c:	2b00      	cmp	r3, #0
 800209e:	d105      	bne.n	80020ac <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80020a0:	4b07      	ldr	r3, [pc, #28]	; (80020c0 <FLASH_WaitForLastOperation+0x88>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80020ac:	f000 f80a 	bl	80020c4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e000      	b.n	80020b6 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3710      	adds	r7, #16
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40022000 	.word	0x40022000

080020c4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80020ca:	2300      	movs	r3, #0
 80020cc:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80020ce:	4b23      	ldr	r3, [pc, #140]	; (800215c <FLASH_SetErrorCode+0x98>)
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	f003 0310 	and.w	r3, r3, #16
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d009      	beq.n	80020ee <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80020da:	4b21      	ldr	r3, [pc, #132]	; (8002160 <FLASH_SetErrorCode+0x9c>)
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	f043 0302 	orr.w	r3, r3, #2
 80020e2:	4a1f      	ldr	r2, [pc, #124]	; (8002160 <FLASH_SetErrorCode+0x9c>)
 80020e4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f043 0310 	orr.w	r3, r3, #16
 80020ec:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80020ee:	4b1b      	ldr	r3, [pc, #108]	; (800215c <FLASH_SetErrorCode+0x98>)
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	f003 0304 	and.w	r3, r3, #4
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d009      	beq.n	800210e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80020fa:	4b19      	ldr	r3, [pc, #100]	; (8002160 <FLASH_SetErrorCode+0x9c>)
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	4a17      	ldr	r2, [pc, #92]	; (8002160 <FLASH_SetErrorCode+0x9c>)
 8002104:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f043 0304 	orr.w	r3, r3, #4
 800210c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800210e:	4b13      	ldr	r3, [pc, #76]	; (800215c <FLASH_SetErrorCode+0x98>)
 8002110:	69db      	ldr	r3, [r3, #28]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00b      	beq.n	8002132 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800211a:	4b11      	ldr	r3, [pc, #68]	; (8002160 <FLASH_SetErrorCode+0x9c>)
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	f043 0304 	orr.w	r3, r3, #4
 8002122:	4a0f      	ldr	r2, [pc, #60]	; (8002160 <FLASH_SetErrorCode+0x9c>)
 8002124:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002126:	4b0d      	ldr	r3, [pc, #52]	; (800215c <FLASH_SetErrorCode+0x98>)
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	4a0c      	ldr	r2, [pc, #48]	; (800215c <FLASH_SetErrorCode+0x98>)
 800212c:	f023 0301 	bic.w	r3, r3, #1
 8002130:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f240 1201 	movw	r2, #257	; 0x101
 8002138:	4293      	cmp	r3, r2
 800213a:	d106      	bne.n	800214a <FLASH_SetErrorCode+0x86>
 800213c:	4b07      	ldr	r3, [pc, #28]	; (800215c <FLASH_SetErrorCode+0x98>)
 800213e:	69db      	ldr	r3, [r3, #28]
 8002140:	4a06      	ldr	r2, [pc, #24]	; (800215c <FLASH_SetErrorCode+0x98>)
 8002142:	f023 0301 	bic.w	r3, r3, #1
 8002146:	61d3      	str	r3, [r2, #28]
}  
 8002148:	e002      	b.n	8002150 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800214a:	4a04      	ldr	r2, [pc, #16]	; (800215c <FLASH_SetErrorCode+0x98>)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	60d3      	str	r3, [r2, #12]
}  
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	bc80      	pop	{r7}
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	40022000 	.word	0x40022000
 8002160:	20000e28 	.word	0x20000e28

08002164 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002172:	2300      	movs	r3, #0
 8002174:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002176:	4b2f      	ldr	r3, [pc, #188]	; (8002234 <HAL_FLASHEx_Erase+0xd0>)
 8002178:	7e1b      	ldrb	r3, [r3, #24]
 800217a:	2b01      	cmp	r3, #1
 800217c:	d101      	bne.n	8002182 <HAL_FLASHEx_Erase+0x1e>
 800217e:	2302      	movs	r3, #2
 8002180:	e053      	b.n	800222a <HAL_FLASHEx_Erase+0xc6>
 8002182:	4b2c      	ldr	r3, [pc, #176]	; (8002234 <HAL_FLASHEx_Erase+0xd0>)
 8002184:	2201      	movs	r2, #1
 8002186:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2b02      	cmp	r3, #2
 800218e:	d116      	bne.n	80021be <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002190:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002194:	f7ff ff50 	bl	8002038 <FLASH_WaitForLastOperation>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d141      	bne.n	8002222 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800219e:	2001      	movs	r0, #1
 80021a0:	f000 f84c 	bl	800223c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021a4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80021a8:	f7ff ff46 	bl	8002038 <FLASH_WaitForLastOperation>
 80021ac:	4603      	mov	r3, r0
 80021ae:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80021b0:	4b21      	ldr	r3, [pc, #132]	; (8002238 <HAL_FLASHEx_Erase+0xd4>)
 80021b2:	691b      	ldr	r3, [r3, #16]
 80021b4:	4a20      	ldr	r2, [pc, #128]	; (8002238 <HAL_FLASHEx_Erase+0xd4>)
 80021b6:	f023 0304 	bic.w	r3, r3, #4
 80021ba:	6113      	str	r3, [r2, #16]
 80021bc:	e031      	b.n	8002222 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80021be:	f24c 3050 	movw	r0, #50000	; 0xc350
 80021c2:	f7ff ff39 	bl	8002038 <FLASH_WaitForLastOperation>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d12a      	bne.n	8002222 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	f04f 32ff 	mov.w	r2, #4294967295
 80021d2:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	e019      	b.n	8002210 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80021dc:	68b8      	ldr	r0, [r7, #8]
 80021de:	f000 f849 	bl	8002274 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021e2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80021e6:	f7ff ff27 	bl	8002038 <FLASH_WaitForLastOperation>
 80021ea:	4603      	mov	r3, r0
 80021ec:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80021ee:	4b12      	ldr	r3, [pc, #72]	; (8002238 <HAL_FLASHEx_Erase+0xd4>)
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	4a11      	ldr	r2, [pc, #68]	; (8002238 <HAL_FLASHEx_Erase+0xd4>)
 80021f4:	f023 0302 	bic.w	r3, r3, #2
 80021f8:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d003      	beq.n	8002208 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	68ba      	ldr	r2, [r7, #8]
 8002204:	601a      	str	r2, [r3, #0]
            break;
 8002206:	e00c      	b.n	8002222 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800220e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	02da      	lsls	r2, r3, #11
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 800221c:	68ba      	ldr	r2, [r7, #8]
 800221e:	429a      	cmp	r2, r3
 8002220:	d3dc      	bcc.n	80021dc <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002222:	4b04      	ldr	r3, [pc, #16]	; (8002234 <HAL_FLASHEx_Erase+0xd0>)
 8002224:	2200      	movs	r2, #0
 8002226:	761a      	strb	r2, [r3, #24]

  return status;
 8002228:	7bfb      	ldrb	r3, [r7, #15]
}
 800222a:	4618      	mov	r0, r3
 800222c:	3710      	adds	r7, #16
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	20000e28 	.word	0x20000e28
 8002238:	40022000 	.word	0x40022000

0800223c <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002244:	4b09      	ldr	r3, [pc, #36]	; (800226c <FLASH_MassErase+0x30>)
 8002246:	2200      	movs	r2, #0
 8002248:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800224a:	4b09      	ldr	r3, [pc, #36]	; (8002270 <FLASH_MassErase+0x34>)
 800224c:	691b      	ldr	r3, [r3, #16]
 800224e:	4a08      	ldr	r2, [pc, #32]	; (8002270 <FLASH_MassErase+0x34>)
 8002250:	f043 0304 	orr.w	r3, r3, #4
 8002254:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002256:	4b06      	ldr	r3, [pc, #24]	; (8002270 <FLASH_MassErase+0x34>)
 8002258:	691b      	ldr	r3, [r3, #16]
 800225a:	4a05      	ldr	r2, [pc, #20]	; (8002270 <FLASH_MassErase+0x34>)
 800225c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002260:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002262:	bf00      	nop
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr
 800226c:	20000e28 	.word	0x20000e28
 8002270:	40022000 	.word	0x40022000

08002274 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800227c:	4b0b      	ldr	r3, [pc, #44]	; (80022ac <FLASH_PageErase+0x38>)
 800227e:	2200      	movs	r2, #0
 8002280:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002282:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <FLASH_PageErase+0x3c>)
 8002284:	691b      	ldr	r3, [r3, #16]
 8002286:	4a0a      	ldr	r2, [pc, #40]	; (80022b0 <FLASH_PageErase+0x3c>)
 8002288:	f043 0302 	orr.w	r3, r3, #2
 800228c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800228e:	4a08      	ldr	r2, [pc, #32]	; (80022b0 <FLASH_PageErase+0x3c>)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002294:	4b06      	ldr	r3, [pc, #24]	; (80022b0 <FLASH_PageErase+0x3c>)
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	4a05      	ldr	r2, [pc, #20]	; (80022b0 <FLASH_PageErase+0x3c>)
 800229a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800229e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bc80      	pop	{r7}
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	20000e28 	.word	0x20000e28
 80022b0:	40022000 	.word	0x40022000

080022b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b08b      	sub	sp, #44	; 0x2c
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80022c2:	2300      	movs	r3, #0
 80022c4:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80022c6:	2300      	movs	r3, #0
 80022c8:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 80022ca:	2300      	movs	r3, #0
 80022cc:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 80022ce:	2300      	movs	r3, #0
 80022d0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80022d2:	2300      	movs	r3, #0
 80022d4:	627b      	str	r3, [r7, #36]	; 0x24
 80022d6:	e133      	b.n	8002540 <HAL_GPIO_Init+0x28c>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 80022d8:	2201      	movs	r2, #1
 80022da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	69fa      	ldr	r2, [r7, #28]
 80022e8:	4013      	ands	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	f040 8122 	bne.w	800253a <HAL_GPIO_Init+0x286>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	2b12      	cmp	r3, #18
 80022fc:	d034      	beq.n	8002368 <HAL_GPIO_Init+0xb4>
 80022fe:	2b12      	cmp	r3, #18
 8002300:	d80d      	bhi.n	800231e <HAL_GPIO_Init+0x6a>
 8002302:	2b02      	cmp	r3, #2
 8002304:	d02b      	beq.n	800235e <HAL_GPIO_Init+0xaa>
 8002306:	2b02      	cmp	r3, #2
 8002308:	d804      	bhi.n	8002314 <HAL_GPIO_Init+0x60>
 800230a:	2b00      	cmp	r3, #0
 800230c:	d031      	beq.n	8002372 <HAL_GPIO_Init+0xbe>
 800230e:	2b01      	cmp	r3, #1
 8002310:	d01c      	beq.n	800234c <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002312:	e048      	b.n	80023a6 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8002314:	2b03      	cmp	r3, #3
 8002316:	d043      	beq.n	80023a0 <HAL_GPIO_Init+0xec>
 8002318:	2b11      	cmp	r3, #17
 800231a:	d01b      	beq.n	8002354 <HAL_GPIO_Init+0xa0>
          break;
 800231c:	e043      	b.n	80023a6 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800231e:	4a8d      	ldr	r2, [pc, #564]	; (8002554 <HAL_GPIO_Init+0x2a0>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d026      	beq.n	8002372 <HAL_GPIO_Init+0xbe>
 8002324:	4a8b      	ldr	r2, [pc, #556]	; (8002554 <HAL_GPIO_Init+0x2a0>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d806      	bhi.n	8002338 <HAL_GPIO_Init+0x84>
 800232a:	4a8b      	ldr	r2, [pc, #556]	; (8002558 <HAL_GPIO_Init+0x2a4>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d020      	beq.n	8002372 <HAL_GPIO_Init+0xbe>
 8002330:	4a8a      	ldr	r2, [pc, #552]	; (800255c <HAL_GPIO_Init+0x2a8>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d01d      	beq.n	8002372 <HAL_GPIO_Init+0xbe>
          break;
 8002336:	e036      	b.n	80023a6 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8002338:	4a89      	ldr	r2, [pc, #548]	; (8002560 <HAL_GPIO_Init+0x2ac>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d019      	beq.n	8002372 <HAL_GPIO_Init+0xbe>
 800233e:	4a89      	ldr	r2, [pc, #548]	; (8002564 <HAL_GPIO_Init+0x2b0>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d016      	beq.n	8002372 <HAL_GPIO_Init+0xbe>
 8002344:	4a88      	ldr	r2, [pc, #544]	; (8002568 <HAL_GPIO_Init+0x2b4>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d013      	beq.n	8002372 <HAL_GPIO_Init+0xbe>
          break;
 800234a:	e02c      	b.n	80023a6 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	623b      	str	r3, [r7, #32]
          break;
 8002352:	e028      	b.n	80023a6 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	3304      	adds	r3, #4
 800235a:	623b      	str	r3, [r7, #32]
          break;
 800235c:	e023      	b.n	80023a6 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	3308      	adds	r3, #8
 8002364:	623b      	str	r3, [r7, #32]
          break;
 8002366:	e01e      	b.n	80023a6 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	330c      	adds	r3, #12
 800236e:	623b      	str	r3, [r7, #32]
          break;
 8002370:	e019      	b.n	80023a6 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d102      	bne.n	8002380 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800237a:	2304      	movs	r3, #4
 800237c:	623b      	str	r3, [r7, #32]
          break;
 800237e:	e012      	b.n	80023a6 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d105      	bne.n	8002394 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002388:	2308      	movs	r3, #8
 800238a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	69fa      	ldr	r2, [r7, #28]
 8002390:	611a      	str	r2, [r3, #16]
          break;
 8002392:	e008      	b.n	80023a6 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002394:	2308      	movs	r3, #8
 8002396:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	69fa      	ldr	r2, [r7, #28]
 800239c:	615a      	str	r2, [r3, #20]
          break;
 800239e:	e002      	b.n	80023a6 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023a0:	2300      	movs	r3, #0
 80023a2:	623b      	str	r3, [r7, #32]
          break;
 80023a4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	2bff      	cmp	r3, #255	; 0xff
 80023aa:	d801      	bhi.n	80023b0 <HAL_GPIO_Init+0xfc>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	e001      	b.n	80023b4 <HAL_GPIO_Init+0x100>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3304      	adds	r3, #4
 80023b4:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	2bff      	cmp	r3, #255	; 0xff
 80023ba:	d802      	bhi.n	80023c2 <HAL_GPIO_Init+0x10e>
 80023bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	e002      	b.n	80023c8 <HAL_GPIO_Init+0x114>
 80023c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c4:	3b08      	subs	r3, #8
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	210f      	movs	r1, #15
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	fa01 f303 	lsl.w	r3, r1, r3
 80023d6:	43db      	mvns	r3, r3
 80023d8:	401a      	ands	r2, r3
 80023da:	6a39      	ldr	r1, [r7, #32]
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	fa01 f303 	lsl.w	r3, r1, r3
 80023e2:	431a      	orrs	r2, r3
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 80a2 	beq.w	800253a <HAL_GPIO_Init+0x286>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023f6:	4b5d      	ldr	r3, [pc, #372]	; (800256c <HAL_GPIO_Init+0x2b8>)
 80023f8:	699b      	ldr	r3, [r3, #24]
 80023fa:	4a5c      	ldr	r2, [pc, #368]	; (800256c <HAL_GPIO_Init+0x2b8>)
 80023fc:	f043 0301 	orr.w	r3, r3, #1
 8002400:	6193      	str	r3, [r2, #24]
 8002402:	4b5a      	ldr	r3, [pc, #360]	; (800256c <HAL_GPIO_Init+0x2b8>)
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800240e:	4a58      	ldr	r2, [pc, #352]	; (8002570 <HAL_GPIO_Init+0x2bc>)
 8002410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002412:	089b      	lsrs	r3, r3, #2
 8002414:	3302      	adds	r3, #2
 8002416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800241a:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800241c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241e:	f003 0303 	and.w	r3, r3, #3
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	220f      	movs	r2, #15
 8002426:	fa02 f303 	lsl.w	r3, r2, r3
 800242a:	43db      	mvns	r3, r3
 800242c:	697a      	ldr	r2, [r7, #20]
 800242e:	4013      	ands	r3, r2
 8002430:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a4f      	ldr	r2, [pc, #316]	; (8002574 <HAL_GPIO_Init+0x2c0>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d01f      	beq.n	800247a <HAL_GPIO_Init+0x1c6>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a4e      	ldr	r2, [pc, #312]	; (8002578 <HAL_GPIO_Init+0x2c4>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d019      	beq.n	8002476 <HAL_GPIO_Init+0x1c2>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a4d      	ldr	r2, [pc, #308]	; (800257c <HAL_GPIO_Init+0x2c8>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d013      	beq.n	8002472 <HAL_GPIO_Init+0x1be>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a4c      	ldr	r2, [pc, #304]	; (8002580 <HAL_GPIO_Init+0x2cc>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d00d      	beq.n	800246e <HAL_GPIO_Init+0x1ba>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a4b      	ldr	r2, [pc, #300]	; (8002584 <HAL_GPIO_Init+0x2d0>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d007      	beq.n	800246a <HAL_GPIO_Init+0x1b6>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a4a      	ldr	r2, [pc, #296]	; (8002588 <HAL_GPIO_Init+0x2d4>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d101      	bne.n	8002466 <HAL_GPIO_Init+0x1b2>
 8002462:	2305      	movs	r3, #5
 8002464:	e00a      	b.n	800247c <HAL_GPIO_Init+0x1c8>
 8002466:	2306      	movs	r3, #6
 8002468:	e008      	b.n	800247c <HAL_GPIO_Init+0x1c8>
 800246a:	2304      	movs	r3, #4
 800246c:	e006      	b.n	800247c <HAL_GPIO_Init+0x1c8>
 800246e:	2303      	movs	r3, #3
 8002470:	e004      	b.n	800247c <HAL_GPIO_Init+0x1c8>
 8002472:	2302      	movs	r3, #2
 8002474:	e002      	b.n	800247c <HAL_GPIO_Init+0x1c8>
 8002476:	2301      	movs	r3, #1
 8002478:	e000      	b.n	800247c <HAL_GPIO_Init+0x1c8>
 800247a:	2300      	movs	r3, #0
 800247c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800247e:	f002 0203 	and.w	r2, r2, #3
 8002482:	0092      	lsls	r2, r2, #2
 8002484:	4093      	lsls	r3, r2
 8002486:	697a      	ldr	r2, [r7, #20]
 8002488:	4313      	orrs	r3, r2
 800248a:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 800248c:	4938      	ldr	r1, [pc, #224]	; (8002570 <HAL_GPIO_Init+0x2bc>)
 800248e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002490:	089b      	lsrs	r3, r3, #2
 8002492:	3302      	adds	r3, #2
 8002494:	697a      	ldr	r2, [r7, #20]
 8002496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d006      	beq.n	80024b4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024a6:	4b39      	ldr	r3, [pc, #228]	; (800258c <HAL_GPIO_Init+0x2d8>)
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	4938      	ldr	r1, [pc, #224]	; (800258c <HAL_GPIO_Init+0x2d8>)
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	600b      	str	r3, [r1, #0]
 80024b2:	e006      	b.n	80024c2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024b4:	4b35      	ldr	r3, [pc, #212]	; (800258c <HAL_GPIO_Init+0x2d8>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	43db      	mvns	r3, r3
 80024bc:	4933      	ldr	r1, [pc, #204]	; (800258c <HAL_GPIO_Init+0x2d8>)
 80024be:	4013      	ands	r3, r2
 80024c0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d006      	beq.n	80024dc <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024ce:	4b2f      	ldr	r3, [pc, #188]	; (800258c <HAL_GPIO_Init+0x2d8>)
 80024d0:	685a      	ldr	r2, [r3, #4]
 80024d2:	492e      	ldr	r1, [pc, #184]	; (800258c <HAL_GPIO_Init+0x2d8>)
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	604b      	str	r3, [r1, #4]
 80024da:	e006      	b.n	80024ea <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024dc:	4b2b      	ldr	r3, [pc, #172]	; (800258c <HAL_GPIO_Init+0x2d8>)
 80024de:	685a      	ldr	r2, [r3, #4]
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	43db      	mvns	r3, r3
 80024e4:	4929      	ldr	r1, [pc, #164]	; (800258c <HAL_GPIO_Init+0x2d8>)
 80024e6:	4013      	ands	r3, r2
 80024e8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d006      	beq.n	8002504 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024f6:	4b25      	ldr	r3, [pc, #148]	; (800258c <HAL_GPIO_Init+0x2d8>)
 80024f8:	689a      	ldr	r2, [r3, #8]
 80024fa:	4924      	ldr	r1, [pc, #144]	; (800258c <HAL_GPIO_Init+0x2d8>)
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	4313      	orrs	r3, r2
 8002500:	608b      	str	r3, [r1, #8]
 8002502:	e006      	b.n	8002512 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002504:	4b21      	ldr	r3, [pc, #132]	; (800258c <HAL_GPIO_Init+0x2d8>)
 8002506:	689a      	ldr	r2, [r3, #8]
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	43db      	mvns	r3, r3
 800250c:	491f      	ldr	r1, [pc, #124]	; (800258c <HAL_GPIO_Init+0x2d8>)
 800250e:	4013      	ands	r3, r2
 8002510:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d006      	beq.n	800252c <HAL_GPIO_Init+0x278>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800251e:	4b1b      	ldr	r3, [pc, #108]	; (800258c <HAL_GPIO_Init+0x2d8>)
 8002520:	68da      	ldr	r2, [r3, #12]
 8002522:	491a      	ldr	r1, [pc, #104]	; (800258c <HAL_GPIO_Init+0x2d8>)
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	4313      	orrs	r3, r2
 8002528:	60cb      	str	r3, [r1, #12]
 800252a:	e006      	b.n	800253a <HAL_GPIO_Init+0x286>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800252c:	4b17      	ldr	r3, [pc, #92]	; (800258c <HAL_GPIO_Init+0x2d8>)
 800252e:	68da      	ldr	r2, [r3, #12]
 8002530:	69bb      	ldr	r3, [r7, #24]
 8002532:	43db      	mvns	r3, r3
 8002534:	4915      	ldr	r1, [pc, #84]	; (800258c <HAL_GPIO_Init+0x2d8>)
 8002536:	4013      	ands	r3, r2
 8002538:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800253a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253c:	3301      	adds	r3, #1
 800253e:	627b      	str	r3, [r7, #36]	; 0x24
 8002540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002542:	2b0f      	cmp	r3, #15
 8002544:	f67f aec8 	bls.w	80022d8 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8002548:	bf00      	nop
 800254a:	372c      	adds	r7, #44	; 0x2c
 800254c:	46bd      	mov	sp, r7
 800254e:	bc80      	pop	{r7}
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	10210000 	.word	0x10210000
 8002558:	10110000 	.word	0x10110000
 800255c:	10120000 	.word	0x10120000
 8002560:	10310000 	.word	0x10310000
 8002564:	10320000 	.word	0x10320000
 8002568:	10220000 	.word	0x10220000
 800256c:	40021000 	.word	0x40021000
 8002570:	40010000 	.word	0x40010000
 8002574:	40010800 	.word	0x40010800
 8002578:	40010c00 	.word	0x40010c00
 800257c:	40011000 	.word	0x40011000
 8002580:	40011400 	.word	0x40011400
 8002584:	40011800 	.word	0x40011800
 8002588:	40011c00 	.word	0x40011c00
 800258c:	40010400 	.word	0x40010400

08002590 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002590:	b480      	push	{r7}
 8002592:	b089      	sub	sp, #36	; 0x24
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800259a:	2300      	movs	r3, #0
 800259c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800259e:	2300      	movs	r3, #0
 80025a0:	61bb      	str	r3, [r7, #24]
  uint32_t tmp = 0x00U;
 80025a2:	2300      	movs	r3, #0
 80025a4:	617b      	str	r3, [r7, #20]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U;
 80025a6:	2300      	movs	r3, #0
 80025a8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80025aa:	e0a6      	b.n	80026fa <HAL_GPIO_DeInit+0x16a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 80025ac:	2201      	movs	r2, #1
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	fa02 f303 	lsl.w	r3, r2, r3
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f000 8099 	beq.w	80026f4 <HAL_GPIO_DeInit+0x164>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025c2:	69bb      	ldr	r3, [r7, #24]
 80025c4:	2bff      	cmp	r3, #255	; 0xff
 80025c6:	d801      	bhi.n	80025cc <HAL_GPIO_DeInit+0x3c>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	e001      	b.n	80025d0 <HAL_GPIO_DeInit+0x40>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3304      	adds	r3, #4
 80025d0:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	2bff      	cmp	r3, #255	; 0xff
 80025d6:	d802      	bhi.n	80025de <HAL_GPIO_DeInit+0x4e>
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	e002      	b.n	80025e4 <HAL_GPIO_DeInit+0x54>
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	3b08      	subs	r3, #8
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	613b      	str	r3, [r7, #16]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	210f      	movs	r1, #15
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	fa01 f303 	lsl.w	r3, r1, r3
 80025f2:	43db      	mvns	r3, r3
 80025f4:	401a      	ands	r2, r3
 80025f6:	2104      	movs	r1, #4
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	fa01 f303 	lsl.w	r3, r1, r3
 80025fe:	431a      	orrs	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	68da      	ldr	r2, [r3, #12]
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	43db      	mvns	r3, r3
 800260c:	401a      	ands	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2U];
 8002612:	4a40      	ldr	r2, [pc, #256]	; (8002714 <HAL_GPIO_DeInit+0x184>)
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	089b      	lsrs	r3, r3, #2
 8002618:	3302      	adds	r3, #2
 800261a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800261e:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FU << (4U * (position & 0x03U));
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	f003 0303 	and.w	r3, r3, #3
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	220f      	movs	r2, #15
 800262a:	fa02 f303 	lsl.w	r3, r2, r3
 800262e:	697a      	ldr	r2, [r7, #20]
 8002630:	4013      	ands	r3, r2
 8002632:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4a38      	ldr	r2, [pc, #224]	; (8002718 <HAL_GPIO_DeInit+0x188>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d01f      	beq.n	800267c <HAL_GPIO_DeInit+0xec>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4a37      	ldr	r2, [pc, #220]	; (800271c <HAL_GPIO_DeInit+0x18c>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d019      	beq.n	8002678 <HAL_GPIO_DeInit+0xe8>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4a36      	ldr	r2, [pc, #216]	; (8002720 <HAL_GPIO_DeInit+0x190>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d013      	beq.n	8002674 <HAL_GPIO_DeInit+0xe4>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4a35      	ldr	r2, [pc, #212]	; (8002724 <HAL_GPIO_DeInit+0x194>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d00d      	beq.n	8002670 <HAL_GPIO_DeInit+0xe0>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a34      	ldr	r2, [pc, #208]	; (8002728 <HAL_GPIO_DeInit+0x198>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d007      	beq.n	800266c <HAL_GPIO_DeInit+0xdc>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4a33      	ldr	r2, [pc, #204]	; (800272c <HAL_GPIO_DeInit+0x19c>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d101      	bne.n	8002668 <HAL_GPIO_DeInit+0xd8>
 8002664:	2305      	movs	r3, #5
 8002666:	e00a      	b.n	800267e <HAL_GPIO_DeInit+0xee>
 8002668:	2306      	movs	r3, #6
 800266a:	e008      	b.n	800267e <HAL_GPIO_DeInit+0xee>
 800266c:	2304      	movs	r3, #4
 800266e:	e006      	b.n	800267e <HAL_GPIO_DeInit+0xee>
 8002670:	2303      	movs	r3, #3
 8002672:	e004      	b.n	800267e <HAL_GPIO_DeInit+0xee>
 8002674:	2302      	movs	r3, #2
 8002676:	e002      	b.n	800267e <HAL_GPIO_DeInit+0xee>
 8002678:	2301      	movs	r3, #1
 800267a:	e000      	b.n	800267e <HAL_GPIO_DeInit+0xee>
 800267c:	2300      	movs	r3, #0
 800267e:	69fa      	ldr	r2, [r7, #28]
 8002680:	f002 0203 	and.w	r2, r2, #3
 8002684:	0092      	lsls	r2, r2, #2
 8002686:	4093      	lsls	r3, r2
 8002688:	697a      	ldr	r2, [r7, #20]
 800268a:	429a      	cmp	r2, r3
 800268c:	d132      	bne.n	80026f4 <HAL_GPIO_DeInit+0x164>
      {
        tmp = 0x0FU << (4U * (position & 0x03U));
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	f003 0303 	and.w	r3, r3, #3
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	220f      	movs	r2, #15
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2U], tmp);
 800269e:	4a1d      	ldr	r2, [pc, #116]	; (8002714 <HAL_GPIO_DeInit+0x184>)
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	089b      	lsrs	r3, r3, #2
 80026a4:	3302      	adds	r3, #2
 80026a6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	43da      	mvns	r2, r3
 80026ae:	4819      	ldr	r0, [pc, #100]	; (8002714 <HAL_GPIO_DeInit+0x184>)
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	089b      	lsrs	r3, r3, #2
 80026b4:	400a      	ands	r2, r1
 80026b6:	3302      	adds	r3, #2
 80026b8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80026bc:	4b1c      	ldr	r3, [pc, #112]	; (8002730 <HAL_GPIO_DeInit+0x1a0>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	43db      	mvns	r3, r3
 80026c4:	491a      	ldr	r1, [pc, #104]	; (8002730 <HAL_GPIO_DeInit+0x1a0>)
 80026c6:	4013      	ands	r3, r2
 80026c8:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80026ca:	4b19      	ldr	r3, [pc, #100]	; (8002730 <HAL_GPIO_DeInit+0x1a0>)
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	43db      	mvns	r3, r3
 80026d2:	4917      	ldr	r1, [pc, #92]	; (8002730 <HAL_GPIO_DeInit+0x1a0>)
 80026d4:	4013      	ands	r3, r2
 80026d6:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80026d8:	4b15      	ldr	r3, [pc, #84]	; (8002730 <HAL_GPIO_DeInit+0x1a0>)
 80026da:	689a      	ldr	r2, [r3, #8]
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	43db      	mvns	r3, r3
 80026e0:	4913      	ldr	r1, [pc, #76]	; (8002730 <HAL_GPIO_DeInit+0x1a0>)
 80026e2:	4013      	ands	r3, r2
 80026e4:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 80026e6:	4b12      	ldr	r3, [pc, #72]	; (8002730 <HAL_GPIO_DeInit+0x1a0>)
 80026e8:	68da      	ldr	r2, [r3, #12]
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	43db      	mvns	r3, r3
 80026ee:	4910      	ldr	r1, [pc, #64]	; (8002730 <HAL_GPIO_DeInit+0x1a0>)
 80026f0:	4013      	ands	r3, r2
 80026f2:	60cb      	str	r3, [r1, #12]
      }
    }

    position++;
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	3301      	adds	r3, #1
 80026f8:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0U)
 80026fa:	683a      	ldr	r2, [r7, #0]
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	f47f af52 	bne.w	80025ac <HAL_GPIO_DeInit+0x1c>
  }
}
 8002708:	bf00      	nop
 800270a:	3724      	adds	r7, #36	; 0x24
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	40010000 	.word	0x40010000
 8002718:	40010800 	.word	0x40010800
 800271c:	40010c00 	.word	0x40010c00
 8002720:	40011000 	.word	0x40011000
 8002724:	40011400 	.word	0x40011400
 8002728:	40011800 	.word	0x40011800
 800272c:	40011c00 	.word	0x40011c00
 8002730:	40010400 	.word	0x40010400

08002734 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	460b      	mov	r3, r1
 800273e:	807b      	strh	r3, [r7, #2]
 8002740:	4613      	mov	r3, r2
 8002742:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002744:	787b      	ldrb	r3, [r7, #1]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d003      	beq.n	8002752 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800274a:	887a      	ldrh	r2, [r7, #2]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002750:	e003      	b.n	800275a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002752:	887b      	ldrh	r3, [r7, #2]
 8002754:	041a      	lsls	r2, r3, #16
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	611a      	str	r2, [r3, #16]
}
 800275a:	bf00      	nop
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr

08002764 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	460b      	mov	r3, r1
 800276e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	68da      	ldr	r2, [r3, #12]
 8002774:	887b      	ldrh	r3, [r7, #2]
 8002776:	405a      	eors	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	60da      	str	r2, [r3, #12]
}
 800277c:	bf00      	nop
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr

08002786 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002786:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002788:	b08b      	sub	sp, #44	; 0x2c
 800278a:	af06      	add	r7, sp, #24
 800278c:	6078      	str	r0, [r7, #4]
  uint32_t index = 0U;
 800278e:	2300      	movs	r3, #0
 8002790:	60fb      	str	r3, [r7, #12]
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d101      	bne.n	800279c <HAL_PCD_Init+0x16>
  {
    return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e0ca      	b.n	8002932 <HAL_PCD_Init+0x1ac>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f893 3429 	ldrb.w	r3, [r3, #1065]	; 0x429
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d106      	bne.n	80027b6 <HAL_PCD_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f005 f919 	bl	80079e8 <HAL_PCD_MspInit>
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2203      	movs	r2, #3
 80027ba:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f002 fc2e 	bl	8005024 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	603b      	str	r3, [r7, #0]
 80027ce:	687e      	ldr	r6, [r7, #4]
 80027d0:	466d      	mov	r5, sp
 80027d2:	f106 0410 	add.w	r4, r6, #16
 80027d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027da:	6823      	ldr	r3, [r4, #0]
 80027dc:	602b      	str	r3, [r5, #0]
 80027de:	1d33      	adds	r3, r6, #4
 80027e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027e2:	6838      	ldr	r0, [r7, #0]
 80027e4:	f002 fbf4 	bl	8004fd0 <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2100      	movs	r1, #0
 80027ee:	4618      	mov	r0, r3
 80027f0:	f002 fc34 	bl	800505c <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0U; index < 15U ; index++)
 80027f4:	2300      	movs	r3, #0
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	e037      	b.n	800286a <HAL_PCD_Init+0xe4>
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1U;
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	015b      	lsls	r3, r3, #5
 8002800:	4413      	add	r3, r2
 8002802:	3329      	adds	r3, #41	; 0x29
 8002804:	2201      	movs	r2, #1
 8002806:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].num = index;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	b2d9      	uxtb	r1, r3
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	015b      	lsls	r3, r3, #5
 8002812:	4413      	add	r3, r2
 8002814:	3328      	adds	r3, #40	; 0x28
 8002816:	460a      	mov	r2, r1
 8002818:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	b299      	uxth	r1, r3
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	015b      	lsls	r3, r3, #5
 8002824:	4413      	add	r3, r2
 8002826:	3334      	adds	r3, #52	; 0x34
 8002828:	460a      	mov	r2, r1
 800282a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	015b      	lsls	r3, r3, #5
 8002832:	4413      	add	r3, r2
 8002834:	332b      	adds	r3, #43	; 0x2b
 8002836:	2200      	movs	r2, #0
 8002838:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].maxpacket =  0U;
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	015b      	lsls	r3, r3, #5
 8002840:	4413      	add	r3, r2
 8002842:	3338      	adds	r3, #56	; 0x38
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_buff = 0U;
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	015b      	lsls	r3, r3, #5
 800284e:	4413      	add	r3, r2
 8002850:	333c      	adds	r3, #60	; 0x3c
 8002852:	2200      	movs	r2, #0
 8002854:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_len = 0U;
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	3302      	adds	r3, #2
 800285c:	015b      	lsls	r3, r3, #5
 800285e:	4413      	add	r3, r2
 8002860:	2200      	movs	r2, #0
 8002862:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < 15U ; index++)
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	3301      	adds	r3, #1
 8002868:	60fb      	str	r3, [r7, #12]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2b0e      	cmp	r3, #14
 800286e:	d9c4      	bls.n	80027fa <HAL_PCD_Init+0x74>
  }
 
  for (index = 0U; index < 15U ; index++)
 8002870:	2300      	movs	r3, #0
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	e03c      	b.n	80028f0 <HAL_PCD_Init+0x16a>
  {
    hpcd->OUT_ep[index].is_in = 0U;
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	015b      	lsls	r3, r3, #5
 800287c:	4413      	add	r3, r2
 800287e:	f203 2329 	addw	r3, r3, #553	; 0x229
 8002882:	2200      	movs	r2, #0
 8002884:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].num = index;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	b2d9      	uxtb	r1, r3
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	015b      	lsls	r3, r3, #5
 8002890:	4413      	add	r3, r2
 8002892:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8002896:	460a      	mov	r2, r1
 8002898:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	b299      	uxth	r1, r3
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	015b      	lsls	r3, r3, #5
 80028a4:	4413      	add	r3, r2
 80028a6:	3334      	adds	r3, #52	; 0x34
 80028a8:	460a      	mov	r2, r1
 80028aa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	015b      	lsls	r3, r3, #5
 80028b2:	4413      	add	r3, r2
 80028b4:	f203 232b 	addw	r3, r3, #555	; 0x22b
 80028b8:	2200      	movs	r2, #0
 80028ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].maxpacket = 0U;
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	015b      	lsls	r3, r3, #5
 80028c2:	4413      	add	r3, r2
 80028c4:	f503 730e 	add.w	r3, r3, #568	; 0x238
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_buff = 0U;
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	015b      	lsls	r3, r3, #5
 80028d2:	4413      	add	r3, r2
 80028d4:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_len = 0U;
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	3312      	adds	r3, #18
 80028e2:	015b      	lsls	r3, r3, #5
 80028e4:	4413      	add	r3, r2
 80028e6:	2200      	movs	r2, #0
 80028e8:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < 15U ; index++)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	3301      	adds	r3, #1
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2b0e      	cmp	r3, #14
 80028f4:	d9bf      	bls.n	8002876 <HAL_PCD_Init+0xf0>
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	603b      	str	r3, [r7, #0]
 80028fc:	687e      	ldr	r6, [r7, #4]
 80028fe:	466d      	mov	r5, sp
 8002900:	f106 0410 	add.w	r4, r6, #16
 8002904:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002906:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002908:	6823      	ldr	r3, [r4, #0]
 800290a:	602b      	str	r3, [r5, #0]
 800290c:	1d33      	adds	r3, r6, #4
 800290e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002910:	6838      	ldr	r0, [r7, #0]
 8002912:	f002 fbaf 	bl	8005074 <USB_DevInit>
  
  hpcd->USB_Address = 0U;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State= HAL_PCD_STATE_READY;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2201      	movs	r2, #1
 8002922:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
  
  USB_DevDisconnect (hpcd->Instance);  
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f003 fb99 	bl	8006062 <USB_DevDisconnect>
  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3714      	adds	r7, #20
 8002936:	46bd      	mov	sp, r7
 8002938:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800293a <HAL_PCD_Start>:
  * @brief  Start The USB Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800293a:	b580      	push	{r7, lr}
 800293c:	b082      	sub	sp, #8
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8002948:	2b01      	cmp	r3, #1
 800294a:	d101      	bne.n	8002950 <HAL_PCD_Start+0x16>
 800294c:	2302      	movs	r3, #2
 800294e:	e016      	b.n	800297e <HAL_PCD_Start+0x44>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2201      	movs	r2, #1
 8002954:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8002958:	2101      	movs	r1, #1
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f005 faab 	bl	8007eb6 <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4618      	mov	r0, r3
 8002966:	f003 fb72 	bl	800604e <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4618      	mov	r0, r3
 8002970:	f002 fb3e 	bl	8004ff0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{ 
 8002986:	b580      	push	{r7, lr}
 8002988:	b082      	sub	sp, #8
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4618      	mov	r0, r3
 8002994:	f003 fb6f 	bl	8006076 <USB_ReadInterrupts>
 8002998:	4603      	mov	r3, r0
 800299a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800299e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029a2:	d102      	bne.n	80029aa <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 fad9 	bl	8002f5c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f003 fb61 	bl	8006076 <USB_ReadInterrupts>
 80029b4:	4603      	mov	r3, r0
 80029b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029be:	d112      	bne.n	80029e6 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80029c8:	b29a      	uxth	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029d2:	b292      	uxth	r2, r2
 80029d4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f005 f87a 	bl	8007ad2 <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0U);
 80029de:	2100      	movs	r1, #0
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 f8d2 	bl	8002b8a <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f003 fb43 	bl	8006076 <USB_ReadInterrupts>
 80029f0:	4603      	mov	r3, r0
 80029f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029fa:	d10b      	bne.n	8002a14 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002a0e:	b292      	uxth	r2, r2
 8002a10:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f003 fb2c 	bl	8006076 <USB_ReadInterrupts>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a28:	d10b      	bne.n	8002a42 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002a32:	b29a      	uxth	r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a3c:	b292      	uxth	r2, r2
 8002a3e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f003 fb15 	bl	8006076 <USB_ReadInterrupts>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a56:	d126      	bne.n	8002aa6 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f022 0204 	bic.w	r2, r2, #4
 8002a6a:	b292      	uxth	r2, r2
 8002a6c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_FSUSP);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002a78:	b29a      	uxth	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f022 0208 	bic.w	r2, r2, #8
 8002a82:	b292      	uxth	r2, r2
 8002a84:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f005 f85b 	bl	8007b44 <HAL_PCD_ResumeCallback>

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002aa0:	b292      	uxth	r2, r2
 8002aa2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f003 fae3 	bl	8006076 <USB_ReadInterrupts>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ab6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002aba:	d131      	bne.n	8002b20 <HAL_PCD_IRQHandler+0x19a>
  { 
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f042 0208 	orr.w	r2, r2, #8
 8002ace:	b292      	uxth	r2, r2
 8002ad0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002adc:	b29a      	uxth	r2, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ae6:	b292      	uxth	r2, r2
 8002ae8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f042 0204 	orr.w	r2, r2, #4
 8002afe:	b292      	uxth	r2, r2
 8002b00:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0U)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f003 fab4 	bl	8006076 <USB_ReadInterrupts>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b18:	d002      	beq.n	8002b20 <HAL_PCD_IRQHandler+0x19a>
    {
      HAL_PCD_SuspendCallback(hpcd);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f004 fff8 	bl	8007b10 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f003 faa6 	bl	8006076 <USB_ReadInterrupts>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b34:	d10e      	bne.n	8002b54 <HAL_PCD_IRQHandler+0x1ce>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002b48:	b292      	uxth	r2, r2
 8002b4a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f004 ffb1 	bl	8007ab6 <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f003 fa8c 	bl	8006076 <USB_ReadInterrupts>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b68:	d10b      	bne.n	8002b82 <HAL_PCD_IRQHandler+0x1fc>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002b72:	b29a      	uxth	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b7c:	b292      	uxth	r2, r2
 8002b7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8002b82:	bf00      	nop
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b082      	sub	sp, #8
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
 8002b92:	460b      	mov	r3, r1
 8002b94:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d101      	bne.n	8002ba4 <HAL_PCD_SetAddress+0x1a>
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	e013      	b.n	8002bcc <HAL_PCD_SetAddress+0x42>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  hpcd->USB_Address = address;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	78fa      	ldrb	r2, [r7, #3]
 8002bb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  USB_SetDevAddress(hpcd->Instance, address);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	78fa      	ldrb	r2, [r7, #3]
 8002bba:	4611      	mov	r1, r2
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f003 fa33 	bl	8006028 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	4608      	mov	r0, r1
 8002bde:	4611      	mov	r1, r2
 8002be0:	461a      	mov	r2, r3
 8002be2:	4603      	mov	r3, r0
 8002be4:	70fb      	strb	r3, [r7, #3]
 8002be6:	460b      	mov	r3, r1
 8002be8:	803b      	strh	r3, [r7, #0]
 8002bea:	4613      	mov	r3, r2
 8002bec:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80U) == 0x80U)
 8002bf6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	da08      	bge.n	8002c10 <HAL_PCD_EP_Open+0x3c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8002bfe:	78fb      	ldrb	r3, [r7, #3]
 8002c00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c04:	015b      	lsls	r3, r3, #5
 8002c06:	3328      	adds	r3, #40	; 0x28
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	60fb      	str	r3, [r7, #12]
 8002c0e:	e008      	b.n	8002c22 <HAL_PCD_EP_Open+0x4e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8002c10:	78fb      	ldrb	r3, [r7, #3]
 8002c12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c16:	015b      	lsls	r3, r3, #5
 8002c18:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	4413      	add	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 8002c22:	78fb      	ldrb	r3, [r7, #3]
 8002c24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c28:	b2da      	uxtb	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8002c2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	09db      	lsrs	r3, r3, #7
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	461a      	mov	r2, r3
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8002c3e:	883a      	ldrh	r2, [r7, #0]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	78ba      	ldrb	r2, [r7, #2]
 8002c48:	70da      	strb	r2, [r3, #3]
    
  __HAL_LOCK(hpcd);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d101      	bne.n	8002c58 <HAL_PCD_EP_Open+0x84>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e00e      	b.n	8002c76 <HAL_PCD_EP_Open+0xa2>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68f9      	ldr	r1, [r7, #12]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f002 fa28 	bl	80050bc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  return ret;
 8002c74:	7afb      	ldrb	r3, [r7, #11]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_PCD_EP_Close>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b084      	sub	sp, #16
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
 8002c86:	460b      	mov	r3, r1
 8002c88:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80U) == 0x80U)
 8002c8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	da08      	bge.n	8002ca8 <HAL_PCD_EP_Close+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8002c96:	78fb      	ldrb	r3, [r7, #3]
 8002c98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c9c:	015b      	lsls	r3, r3, #5
 8002c9e:	3328      	adds	r3, #40	; 0x28
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	60fb      	str	r3, [r7, #12]
 8002ca6:	e008      	b.n	8002cba <HAL_PCD_EP_Close+0x3c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8002ca8:	78fb      	ldrb	r3, [r7, #3]
 8002caa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002cae:	015b      	lsls	r3, r3, #5
 8002cb0:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 8002cba:	78fb      	ldrb	r3, [r7, #3]
 8002cbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002cc0:	b2da      	uxtb	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8002cc6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	09db      	lsrs	r3, r3, #7
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d101      	bne.n	8002ce4 <HAL_PCD_EP_Close+0x66>
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	e00e      	b.n	8002d02 <HAL_PCD_EP_Close+0x84>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68f9      	ldr	r1, [r7, #12]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f002 fca4 	bl	8005640 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  return HAL_OK;
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b086      	sub	sp, #24
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	60f8      	str	r0, [r7, #12]
 8002d12:	607a      	str	r2, [r7, #4]
 8002d14:	603b      	str	r3, [r7, #0]
 8002d16:	460b      	mov	r3, r1
 8002d18:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8002d1e:	7afb      	ldrb	r3, [r7, #11]
 8002d20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d24:	015b      	lsls	r3, r3, #5
 8002d26:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8002d2a:	68fa      	ldr	r2, [r7, #12]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	683a      	ldr	r2, [r7, #0]
 8002d3a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	2200      	movs	r2, #0
 8002d46:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 8002d48:	7afb      	ldrb	r3, [r7, #11]
 8002d4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d4e:	b2da      	uxtb	r2, r3
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & 0x7FU) == 0U)
 8002d54:	7afb      	ldrb	r3, [r7, #11]
 8002d56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d106      	bne.n	8002d6c <HAL_PCD_EP_Receive+0x62>
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6979      	ldr	r1, [r7, #20]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f002 fdf3 	bl	8005950 <USB_EPStartXfer>
 8002d6a:	e005      	b.n	8002d78 <HAL_PCD_EP_Receive+0x6e>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6979      	ldr	r1, [r7, #20]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f002 fdec 	bl	8005950 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3718      	adds	r7, #24
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d82:	b480      	push	{r7}
 8002d84:	b083      	sub	sp, #12
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & 0xF].xfer_count;
 8002d8e:	78fb      	ldrb	r3, [r7, #3]
 8002d90:	f003 030f 	and.w	r3, r3, #15
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	3312      	adds	r3, #18
 8002d98:	015b      	lsls	r3, r3, #5
 8002d9a:	4413      	add	r3, r2
 8002d9c:	3304      	adds	r3, #4
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	b29b      	uxth	r3, r3
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr

08002dac <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	607a      	str	r2, [r7, #4]
 8002db6:	603b      	str	r3, [r7, #0]
 8002db8:	460b      	mov	r3, r1
 8002dba:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8002dc0:	7afb      	ldrb	r3, [r7, #11]
 8002dc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002dc6:	015b      	lsls	r3, r3, #5
 8002dc8:	3328      	adds	r3, #40	; 0x28
 8002dca:	68fa      	ldr	r2, [r7, #12]
 8002dcc:	4413      	add	r3, r2
 8002dce:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	683a      	ldr	r2, [r7, #0]
 8002dda:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	2200      	movs	r2, #0
 8002de0:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	2201      	movs	r2, #1
 8002de6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 8002de8:	7afb      	ldrb	r3, [r7, #11]
 8002dea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002dee:	b2da      	uxtb	r2, r3
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & 0x7FU) == 0U)
 8002df4:	7afb      	ldrb	r3, [r7, #11]
 8002df6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d106      	bne.n	8002e0c <HAL_PCD_EP_Transmit+0x60>
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6979      	ldr	r1, [r7, #20]
 8002e04:	4618      	mov	r0, r3
 8002e06:	f002 fda3 	bl	8005950 <USB_EPStartXfer>
 8002e0a:	e005      	b.n	8002e18 <HAL_PCD_EP_Transmit+0x6c>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6979      	ldr	r1, [r7, #20]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f002 fd9c 	bl	8005950 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3718      	adds	r7, #24
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b084      	sub	sp, #16
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	60fb      	str	r3, [r7, #12]
  
  if ((0x80U & ep_addr) == 0x80U)
 8002e32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	da08      	bge.n	8002e4c <HAL_PCD_EP_SetStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8002e3a:	78fb      	ldrb	r3, [r7, #3]
 8002e3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e40:	015b      	lsls	r3, r3, #5
 8002e42:	3328      	adds	r3, #40	; 0x28
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	4413      	add	r3, r2
 8002e48:	60fb      	str	r3, [r7, #12]
 8002e4a:	e006      	b.n	8002e5a <HAL_PCD_EP_SetStall+0x38>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002e4c:	78fb      	ldrb	r3, [r7, #3]
 8002e4e:	015b      	lsls	r3, r3, #5
 8002e50:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	4413      	add	r3, r2
 8002e58:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1U;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 8002e60:	78fb      	ldrb	r3, [r7, #3]
 8002e62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e66:	b2da      	uxtb	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8002e6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	09db      	lsrs	r3, r3, #7
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	461a      	mov	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d101      	bne.n	8002e8a <HAL_PCD_EP_SetStall+0x68>
 8002e86:	2302      	movs	r3, #2
 8002e88:	e01c      	b.n	8002ec4 <HAL_PCD_EP_SetStall+0xa2>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  USB_EPSetStall(hpcd->Instance , ep);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68f9      	ldr	r1, [r7, #12]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f002 ffdb 	bl	8005e54 <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 8002e9e:	78fb      	ldrb	r3, [r7, #3]
 8002ea0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d108      	bne.n	8002eba <HAL_PCD_EP_SetStall+0x98>
  {
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f203 432c 	addw	r3, r3, #1068	; 0x42c
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	4610      	mov	r0, r2
 8002eb6:	f003 f8ef 	bl	8006098 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  
  return HAL_OK;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	60fb      	str	r3, [r7, #12]
  
  if ((0x80U & ep_addr) == 0x80U)
 8002edc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	da08      	bge.n	8002ef6 <HAL_PCD_EP_ClrStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8002ee4:	78fb      	ldrb	r3, [r7, #3]
 8002ee6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002eea:	015b      	lsls	r3, r3, #5
 8002eec:	3328      	adds	r3, #40	; 0x28
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	60fb      	str	r3, [r7, #12]
 8002ef4:	e006      	b.n	8002f04 <HAL_PCD_EP_ClrStall+0x38>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002ef6:	78fb      	ldrb	r3, [r7, #3]
 8002ef8:	015b      	lsls	r3, r3, #5
 8002efa:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	4413      	add	r3, r2
 8002f02:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0U;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 8002f0a:	78fb      	ldrb	r3, [r7, #3]
 8002f0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f10:	b2da      	uxtb	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8002f16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	09db      	lsrs	r3, r3, #7
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	461a      	mov	r2, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d101      	bne.n	8002f34 <HAL_PCD_EP_ClrStall+0x68>
 8002f30:	2302      	movs	r3, #2
 8002f32:	e00e      	b.n	8002f52 <HAL_PCD_EP_ClrStall+0x86>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  USB_EPClearStall(hpcd->Instance , ep);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68f9      	ldr	r1, [r7, #12]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f002 ffe6 	bl	8005f14 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  
  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
	...

08002f5c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002f5c:	b590      	push	{r4, r7, lr}
 8002f5e:	b089      	sub	sp, #36	; 0x24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep = NULL;
 8002f64:	2300      	movs	r3, #0
 8002f66:	61fb      	str	r3, [r7, #28]
  uint16_t count = 0;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	837b      	strh	r3, [r7, #26]
  uint8_t epindex = 0;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	767b      	strb	r3, [r7, #25]
  __IO uint16_t wIstr = 0;  
 8002f70:	2300      	movs	r3, #0
 8002f72:	81fb      	strh	r3, [r7, #14]
  __IO uint16_t wEPVal = 0;
 8002f74:	2300      	movs	r3, #0
 8002f76:	81bb      	strh	r3, [r7, #12]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8002f78:	e308      	b.n	800358c <PCD_EP_ISR_Handler+0x630>
  {
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002f7a:	89fb      	ldrh	r3, [r7, #14]
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	f003 030f 	and.w	r3, r3, #15
 8002f84:	767b      	strb	r3, [r7, #25]
    
    if (epindex == 0)
 8002f86:	7e7b      	ldrb	r3, [r7, #25]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f040 812a 	bne.w	80031e2 <PCD_EP_ISR_Handler+0x286>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 8002f8e:	89fb      	ldrh	r3, [r7, #14]
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	f003 0310 	and.w	r3, r3, #16
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d14d      	bne.n	8003036 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	881b      	ldrh	r3, [r3, #0]
 8002fa0:	b29b      	uxth	r3, r3
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6812      	ldr	r2, [r2, #0]
 8002fa6:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002faa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	3328      	adds	r3, #40	; 0x28
 8002fb6:	61fb      	str	r3, [r7, #28]
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	00db      	lsls	r3, r3, #3
 8002fca:	4413      	add	r3, r2
 8002fcc:	3302      	adds	r3, #2
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	6812      	ldr	r2, [r2, #0]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	695a      	ldr	r2, [r3, #20]
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	441a      	add	r2, r3
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	615a      	str	r2, [r3, #20]
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f004 fd46 	bl	8007a88 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0U)&& ( ep->xfer_len == 0U))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003002:	b2db      	uxtb	r3, r3
 8003004:	2b00      	cmp	r3, #0
 8003006:	f000 82c1 	beq.w	800358c <PCD_EP_ISR_Handler+0x630>
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	2b00      	cmp	r3, #0
 8003010:	f040 82bc 	bne.w	800358c <PCD_EP_ISR_Handler+0x630>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800301a:	b2db      	uxtb	r3, r3
 800301c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003020:	b2da      	uxtb	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	b292      	uxth	r2, r2
 8003028:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003034:	e2aa      	b.n	800358c <PCD_EP_ISR_Handler+0x630>
      {
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0U];
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f503 730a 	add.w	r3, r3, #552	; 0x228
 800303c:	61fb      	str	r3, [r7, #28]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	881b      	ldrh	r3, [r3, #0]
 8003044:	b29b      	uxth	r3, r3
 8003046:	81bb      	strh	r3, [r7, #12]
        
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003048:	89bb      	ldrh	r3, [r7, #12]
 800304a:	b29b      	uxth	r3, r3
 800304c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003050:	2b00      	cmp	r3, #0
 8003052:	d031      	beq.n	80030b8 <PCD_EP_ISR_Handler+0x15c>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800305c:	b29b      	uxth	r3, r3
 800305e:	461a      	mov	r2, r3
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	00db      	lsls	r3, r3, #3
 8003066:	4413      	add	r3, r2
 8003068:	3306      	adds	r3, #6
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	6812      	ldr	r2, [r2, #0]
 8003070:	4413      	add	r3, r2
 8003072:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	b29b      	uxth	r3, r3
 800307a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	61da      	str	r2, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6818      	ldr	r0, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f203 412c 	addw	r1, r3, #1068	; 0x42c
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	889a      	ldrh	r2, [r3, #4]
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	69db      	ldr	r3, [r3, #28]
 8003094:	b29b      	uxth	r3, r3
 8003096:	f003 f850 	bl	800613a <USB_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	b299      	uxth	r1, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80030aa:	400b      	ands	r3, r1
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f004 fcbf 	bl	8007a34 <HAL_PCD_SetupStageCallback>
 80030b6:	e269      	b.n	800358c <PCD_EP_ISR_Handler+0x630>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80030b8:	89bb      	ldrh	r3, [r7, #12]
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	b21b      	sxth	r3, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f280 8264 	bge.w	800358c <PCD_EP_ISR_Handler+0x630>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	881b      	ldrh	r3, [r3, #0]
 80030ca:	b299      	uxth	r1, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80030d4:	400b      	ands	r3, r1
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	8013      	strh	r3, [r2, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	461a      	mov	r2, r3
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	00db      	lsls	r3, r3, #3
 80030ec:	4413      	add	r3, r2
 80030ee:	3306      	adds	r3, #6
 80030f0:	005b      	lsls	r3, r3, #1
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	6812      	ldr	r2, [r2, #0]
 80030f6:	4413      	add	r3, r2
 80030f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	b29b      	uxth	r3, r3
 8003100:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	61da      	str	r2, [r3, #28]
          
          if (ep->xfer_count != 0U)
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	69db      	ldr	r3, [r3, #28]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d011      	beq.n	8003134 <PCD_EP_ISR_Handler+0x1d8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6818      	ldr	r0, [r3, #0]
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	6959      	ldr	r1, [r3, #20]
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	889a      	ldrh	r2, [r3, #4]
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	69db      	ldr	r3, [r3, #28]
 8003120:	b29b      	uxth	r3, r3
 8003122:	f003 f80a 	bl	800613a <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	695a      	ldr	r2, [r3, #20]
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	441a      	add	r2, r3
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	615a      	str	r2, [r3, #20]
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003134:	2100      	movs	r1, #0
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f004 fc8e 	bl	8007a58 <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003144:	b29b      	uxth	r3, r3
 8003146:	3306      	adds	r3, #6
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	6812      	ldr	r2, [r2, #0]
 800314e:	4413      	add	r3, r2
 8003150:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003154:	613b      	str	r3, [r7, #16]
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	2b3e      	cmp	r3, #62	; 0x3e
 800315c:	d918      	bls.n	8003190 <PCD_EP_ISR_Handler+0x234>
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	095b      	lsrs	r3, r3, #5
 8003164:	82fb      	strh	r3, [r7, #22]
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	f003 031f 	and.w	r3, r3, #31
 800316e:	2b00      	cmp	r3, #0
 8003170:	d102      	bne.n	8003178 <PCD_EP_ISR_Handler+0x21c>
 8003172:	8afb      	ldrh	r3, [r7, #22]
 8003174:	3b01      	subs	r3, #1
 8003176:	82fb      	strh	r3, [r7, #22]
 8003178:	8afb      	ldrh	r3, [r7, #22]
 800317a:	029b      	lsls	r3, r3, #10
 800317c:	b29b      	uxth	r3, r3
 800317e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003182:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003186:	b29b      	uxth	r3, r3
 8003188:	461a      	mov	r2, r3
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	601a      	str	r2, [r3, #0]
 800318e:	e012      	b.n	80031b6 <PCD_EP_ISR_Handler+0x25a>
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	691b      	ldr	r3, [r3, #16]
 8003194:	085b      	lsrs	r3, r3, #1
 8003196:	82fb      	strh	r3, [r7, #22]
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d002      	beq.n	80031aa <PCD_EP_ISR_Handler+0x24e>
 80031a4:	8afb      	ldrh	r3, [r7, #22]
 80031a6:	3301      	adds	r3, #1
 80031a8:	82fb      	strh	r3, [r7, #22]
 80031aa:	8afb      	ldrh	r3, [r7, #22]
 80031ac:	029b      	lsls	r3, r3, #10
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	461a      	mov	r2, r3
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	601a      	str	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	881b      	ldrh	r3, [r3, #0]
 80031bc:	b29b      	uxth	r3, r3
 80031be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031c6:	b29c      	uxth	r4, r3
 80031c8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80031cc:	b29c      	uxth	r4, r3
 80031ce:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80031d2:	b29c      	uxth	r4, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	4b98      	ldr	r3, [pc, #608]	; (800343c <PCD_EP_ISR_Handler+0x4e0>)
 80031da:	4323      	orrs	r3, r4
 80031dc:	b29b      	uxth	r3, r3
 80031de:	8013      	strh	r3, [r2, #0]
 80031e0:	e1d4      	b.n	800358c <PCD_EP_ISR_Handler+0x630>
    else
    {
      /* Decode and service non control endpoints interrupt  */
	  
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	461a      	mov	r2, r3
 80031e8:	7e7b      	ldrb	r3, [r7, #25]
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4413      	add	r3, r2
 80031ee:	881b      	ldrh	r3, [r3, #0]
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	81bb      	strh	r3, [r7, #12]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80031f4:	89bb      	ldrh	r3, [r7, #12]
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	b21b      	sxth	r3, r3
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	f280 80d0 	bge.w	80033a0 <PCD_EP_ISR_Handler+0x444>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	461a      	mov	r2, r3
 8003206:	7e7b      	ldrb	r3, [r7, #25]
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	4413      	add	r3, r2
 800320c:	881b      	ldrh	r3, [r3, #0]
 800320e:	b299      	uxth	r1, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	461a      	mov	r2, r3
 8003216:	7e7b      	ldrb	r3, [r7, #25]
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	441a      	add	r2, r3
 800321c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003220:	400b      	ands	r3, r1
 8003222:	b29b      	uxth	r3, r3
 8003224:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003226:	7e7b      	ldrb	r3, [r7, #25]
 8003228:	015b      	lsls	r3, r3, #5
 800322a:	f503 730a 	add.w	r3, r3, #552	; 0x228
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	4413      	add	r3, r2
 8003232:	61fb      	str	r3, [r7, #28]
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	7a9b      	ldrb	r3, [r3, #10]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d122      	bne.n	8003282 <PCD_EP_ISR_Handler+0x326>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003244:	b29b      	uxth	r3, r3
 8003246:	461a      	mov	r2, r3
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	4413      	add	r3, r2
 8003250:	3306      	adds	r3, #6
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6812      	ldr	r2, [r2, #0]
 8003258:	4413      	add	r3, r2
 800325a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	b29b      	uxth	r3, r3
 8003262:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003266:	837b      	strh	r3, [r7, #26]
          if (count != 0U)
 8003268:	8b7b      	ldrh	r3, [r7, #26]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d073      	beq.n	8003356 <PCD_EP_ISR_Handler+0x3fa>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6818      	ldr	r0, [r3, #0]
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	6959      	ldr	r1, [r3, #20]
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	889a      	ldrh	r2, [r3, #4]
 800327a:	8b7b      	ldrh	r3, [r7, #26]
 800327c:	f002 ff5d 	bl	800613a <USB_ReadPMA>
 8003280:	e069      	b.n	8003356 <PCD_EP_ISR_Handler+0x3fa>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	461a      	mov	r2, r3
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	4413      	add	r3, r2
 8003290:	881b      	ldrh	r3, [r3, #0]
 8003292:	b29b      	uxth	r3, r3
 8003294:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d022      	beq.n	80032e2 <PCD_EP_ISR_Handler+0x386>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	461a      	mov	r2, r3
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	00db      	lsls	r3, r3, #3
 80032ae:	4413      	add	r3, r2
 80032b0:	3302      	adds	r3, #2
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	6812      	ldr	r2, [r2, #0]
 80032b8:	4413      	add	r3, r2
 80032ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032c6:	837b      	strh	r3, [r7, #26]
            if (count != 0U)
 80032c8:	8b7b      	ldrh	r3, [r7, #26]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d02b      	beq.n	8003326 <PCD_EP_ISR_Handler+0x3ca>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6818      	ldr	r0, [r3, #0]
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	6959      	ldr	r1, [r3, #20]
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	88da      	ldrh	r2, [r3, #6]
 80032da:	8b7b      	ldrh	r3, [r7, #26]
 80032dc:	f002 ff2d 	bl	800613a <USB_ReadPMA>
 80032e0:	e021      	b.n	8003326 <PCD_EP_ISR_Handler+0x3ca>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	461a      	mov	r2, r3
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	00db      	lsls	r3, r3, #3
 80032f4:	4413      	add	r3, r2
 80032f6:	3306      	adds	r3, #6
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	6812      	ldr	r2, [r2, #0]
 80032fe:	4413      	add	r3, r2
 8003300:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	b29b      	uxth	r3, r3
 8003308:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800330c:	837b      	strh	r3, [r7, #26]
            if (count != 0U)
 800330e:	8b7b      	ldrh	r3, [r7, #26]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d008      	beq.n	8003326 <PCD_EP_ISR_Handler+0x3ca>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6818      	ldr	r0, [r3, #0]
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	6959      	ldr	r1, [r3, #20]
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	891a      	ldrh	r2, [r3, #8]
 8003320:	8b7b      	ldrh	r3, [r7, #26]
 8003322:	f002 ff0a 	bl	800613a <USB_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	461a      	mov	r2, r3
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4413      	add	r3, r2
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	b29a      	uxth	r2, r3
 8003338:	f640 730f 	movw	r3, #3855	; 0xf0f
 800333c:	4013      	ands	r3, r2
 800333e:	b299      	uxth	r1, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	461a      	mov	r2, r3
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	441a      	add	r2, r3
 800334e:	4b3c      	ldr	r3, [pc, #240]	; (8003440 <PCD_EP_ISR_Handler+0x4e4>)
 8003350:	430b      	orrs	r3, r1
 8003352:	b29b      	uxth	r3, r3
 8003354:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	69da      	ldr	r2, [r3, #28]
 800335a:	8b7b      	ldrh	r3, [r7, #26]
 800335c:	441a      	add	r2, r3
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	61da      	str	r2, [r3, #28]
        ep->xfer_buff+=count;
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	695a      	ldr	r2, [r3, #20]
 8003366:	8b7b      	ldrh	r3, [r7, #26]
 8003368:	441a      	add	r2, r3
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	615a      	str	r2, [r3, #20]
       
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d004      	beq.n	8003380 <PCD_EP_ISR_Handler+0x424>
 8003376:	8b7a      	ldrh	r2, [r7, #26]
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	429a      	cmp	r2, r3
 800337e:	d206      	bcs.n	800338e <PCD_EP_ISR_Handler+0x432>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	4619      	mov	r1, r3
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f004 fb66 	bl	8007a58 <HAL_PCD_DataOutStageCallback>
 800338c:	e008      	b.n	80033a0 <PCD_EP_ISR_Handler+0x444>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	7819      	ldrb	r1, [r3, #0]
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	695a      	ldr	r2, [r3, #20]
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7ff fcb5 	bl	8002d0a <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80033a0:	89bb      	ldrh	r3, [r7, #12]
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	f000 80ef 	beq.w	800358c <PCD_EP_ISR_Handler+0x630>
      {
        ep = &hpcd->IN_ep[epindex];
 80033ae:	7e7b      	ldrb	r3, [r7, #25]
 80033b0:	015b      	lsls	r3, r3, #5
 80033b2:	3328      	adds	r3, #40	; 0x28
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	4413      	add	r3, r2
 80033b8:	61fb      	str	r3, [r7, #28]
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	461a      	mov	r2, r3
 80033c0:	7e7b      	ldrb	r3, [r7, #25]
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	4413      	add	r3, r2
 80033c6:	881b      	ldrh	r3, [r3, #0]
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	6812      	ldr	r2, [r2, #0]
 80033ce:	4611      	mov	r1, r2
 80033d0:	7e7a      	ldrb	r2, [r7, #25]
 80033d2:	0092      	lsls	r2, r2, #2
 80033d4:	440a      	add	r2, r1
 80033d6:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80033da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033de:	b29b      	uxth	r3, r3
 80033e0:	8013      	strh	r3, [r2, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0U)
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	7a9b      	ldrb	r3, [r3, #10]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d12c      	bne.n	8003444 <PCD_EP_ISR_Handler+0x4e8>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	461a      	mov	r2, r3
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	00db      	lsls	r3, r3, #3
 80033fc:	4413      	add	r3, r2
 80033fe:	3302      	adds	r3, #2
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	6812      	ldr	r2, [r2, #0]
 8003406:	4413      	add	r3, r2
 8003408:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	b29b      	uxth	r3, r3
 8003410:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	61da      	str	r2, [r3, #28]
          if (ep->xfer_count != 0U)
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	69db      	ldr	r3, [r3, #28]
 800341c:	2b00      	cmp	r3, #0
 800341e:	f000 8083 	beq.w	8003528 <PCD_EP_ISR_Handler+0x5cc>
          {
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6818      	ldr	r0, [r3, #0]
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	6959      	ldr	r1, [r3, #20]
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	889a      	ldrh	r2, [r3, #4]
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	69db      	ldr	r3, [r3, #28]
 8003432:	b29b      	uxth	r3, r3
 8003434:	f002 fe3b 	bl	80060ae <USB_WritePMA>
 8003438:	e076      	b.n	8003528 <PCD_EP_ISR_Handler+0x5cc>
 800343a:	bf00      	nop
 800343c:	ffff8080 	.word	0xffff8080
 8003440:	ffff80c0 	.word	0xffff80c0
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	461a      	mov	r2, r3
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	4413      	add	r3, r2
 8003452:	881b      	ldrh	r3, [r3, #0]
 8003454:	b29b      	uxth	r3, r3
 8003456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800345a:	2b00      	cmp	r3, #0
 800345c:	d026      	beq.n	80034ac <PCD_EP_ISR_Handler+0x550>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003466:	b29b      	uxth	r3, r3
 8003468:	461a      	mov	r2, r3
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	00db      	lsls	r3, r3, #3
 8003470:	4413      	add	r3, r2
 8003472:	3302      	adds	r3, #2
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6812      	ldr	r2, [r2, #0]
 800347a:	4413      	add	r3, r2
 800347c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	b29b      	uxth	r3, r3
 8003484:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	61da      	str	r2, [r3, #28]
            if (ep->xfer_count != 0U)
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	69db      	ldr	r3, [r3, #28]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d031      	beq.n	80034f8 <PCD_EP_ISR_Handler+0x59c>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6818      	ldr	r0, [r3, #0]
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	6959      	ldr	r1, [r3, #20]
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	88da      	ldrh	r2, [r3, #6]
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	f002 fe02 	bl	80060ae <USB_WritePMA>
 80034aa:	e025      	b.n	80034f8 <PCD_EP_ISR_Handler+0x59c>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	461a      	mov	r2, r3
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	00db      	lsls	r3, r3, #3
 80034be:	4413      	add	r3, r2
 80034c0:	3306      	adds	r3, #6
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	6812      	ldr	r2, [r2, #0]
 80034c8:	4413      	add	r3, r2
 80034ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	61da      	str	r2, [r3, #28]
            if (ep->xfer_count != 0U)
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d00a      	beq.n	80034f8 <PCD_EP_ISR_Handler+0x59c>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6818      	ldr	r0, [r3, #0]
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	6959      	ldr	r1, [r3, #20]
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	891a      	ldrh	r2, [r3, #8]
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	69db      	ldr	r3, [r3, #28]
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	f002 fddb 	bl	80060ae <USB_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	461a      	mov	r2, r3
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	4413      	add	r3, r2
 8003506:	881b      	ldrh	r3, [r3, #0]
 8003508:	b29a      	uxth	r2, r3
 800350a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800350e:	4013      	ands	r3, r2
 8003510:	b299      	uxth	r1, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	461a      	mov	r2, r3
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	441a      	add	r2, r3
 8003520:	4b22      	ldr	r3, [pc, #136]	; (80035ac <PCD_EP_ISR_Handler+0x650>)
 8003522:	430b      	orrs	r3, r1
 8003524:	b29b      	uxth	r3, r3
 8003526:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003530:	b29b      	uxth	r3, r3
 8003532:	461a      	mov	r2, r3
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	00db      	lsls	r3, r3, #3
 800353a:	4413      	add	r3, r2
 800353c:	3302      	adds	r3, #2
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	6812      	ldr	r2, [r2, #0]
 8003544:	4413      	add	r3, r2
 8003546:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	b29b      	uxth	r3, r3
 800354e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	61da      	str	r2, [r3, #28]
        ep->xfer_buff+=ep->xfer_count;
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	695a      	ldr	r2, [r3, #20]
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	69db      	ldr	r3, [r3, #28]
 800355e:	441a      	add	r2, r3
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	615a      	str	r2, [r3, #20]
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	699b      	ldr	r3, [r3, #24]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d106      	bne.n	800357a <PCD_EP_ISR_Handler+0x61e>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	4619      	mov	r1, r3
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f004 fa88 	bl	8007a88 <HAL_PCD_DataInStageCallback>
 8003578:	e008      	b.n	800358c <PCD_EP_ISR_Handler+0x630>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	7819      	ldrb	r1, [r3, #0]
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	695a      	ldr	r2, [r3, #20]
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	699b      	ldr	r3, [r3, #24]
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f7ff fc10 	bl	8002dac <HAL_PCD_EP_Transmit>
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003594:	b29b      	uxth	r3, r3
 8003596:	461a      	mov	r2, r3
 8003598:	81fa      	strh	r2, [r7, #14]
 800359a:	b21b      	sxth	r3, r3
 800359c:	2b00      	cmp	r3, #0
 800359e:	f6ff acec 	blt.w	8002f7a <PCD_EP_ISR_Handler+0x1e>
        }
      } 
    }
  }
  return HAL_OK;
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3724      	adds	r7, #36	; 0x24
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd90      	pop	{r4, r7, pc}
 80035ac:	ffffc080 	.word	0xffffc080

080035b0 <HAL_PCDEx_PMAConfig>:
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)

{
 80035b0:	b480      	push	{r7}
 80035b2:	b087      	sub	sp, #28
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	607b      	str	r3, [r7, #4]
 80035ba:	460b      	mov	r3, r1
 80035bc:	817b      	strh	r3, [r7, #10]
 80035be:	4613      	mov	r3, r2
 80035c0:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep = NULL;
 80035c2:	2300      	movs	r3, #0
 80035c4:	617b      	str	r3, [r7, #20]
  
  /* initialize ep structure*/
  if ((ep_addr & 0x80U) == 0x80U)
 80035c6:	897b      	ldrh	r3, [r7, #10]
 80035c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d008      	beq.n	80035e2 <HAL_PCDEx_PMAConfig+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80035d0:	897b      	ldrh	r3, [r7, #10]
 80035d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035d6:	015b      	lsls	r3, r3, #5
 80035d8:	3328      	adds	r3, #40	; 0x28
 80035da:	68fa      	ldr	r2, [r7, #12]
 80035dc:	4413      	add	r3, r2
 80035de:	617b      	str	r3, [r7, #20]
 80035e0:	e006      	b.n	80035f0 <HAL_PCDEx_PMAConfig+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80035e2:	897b      	ldrh	r3, [r7, #10]
 80035e4:	015b      	lsls	r3, r3, #5
 80035e6:	f503 730a 	add.w	r3, r3, #552	; 0x228
 80035ea:	68fa      	ldr	r2, [r7, #12]
 80035ec:	4413      	add	r3, r2
 80035ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80035f0:	893b      	ldrh	r3, [r7, #8]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d107      	bne.n	8003606 <HAL_PCDEx_PMAConfig+0x56>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0U;
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	2200      	movs	r2, #0
 80035fa:	729a      	strb	r2, [r3, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	b29a      	uxth	r2, r3
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	809a      	strh	r2, [r3, #4]
 8003604:	e00b      	b.n	800361e <HAL_PCDEx_PMAConfig+0x6e>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1U;
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	2201      	movs	r2, #1
 800360a:	729a      	strb	r2, [r3, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0x0000FFFFU;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	b29a      	uxth	r2, r3
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	80da      	strh	r2, [r3, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	0c1b      	lsrs	r3, r3, #16
 8003618:	b29a      	uxth	r2, r3
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	811a      	strh	r2, [r3, #8]
  }
  
  return HAL_OK; 
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	371c      	adds	r7, #28
 8003624:	46bd      	mov	sp, r7
 8003626:	bc80      	pop	{r7}
 8003628:	4770      	bx	lr
	...

0800362c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003630:	4b03      	ldr	r3, [pc, #12]	; (8003640 <HAL_PWR_EnableBkUpAccess+0x14>)
 8003632:	2201      	movs	r2, #1
 8003634:	601a      	str	r2, [r3, #0]
}
 8003636:	bf00      	nop
 8003638:	46bd      	mov	sp, r7
 800363a:	bc80      	pop	{r7}
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	420e0020 	.word	0x420e0020

08003644 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800364c:	2300      	movs	r3, #0
 800364e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0301 	and.w	r3, r3, #1
 8003658:	2b00      	cmp	r3, #0
 800365a:	f000 8087 	beq.w	800376c <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800365e:	4b92      	ldr	r3, [pc, #584]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f003 030c 	and.w	r3, r3, #12
 8003666:	2b04      	cmp	r3, #4
 8003668:	d00c      	beq.n	8003684 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800366a:	4b8f      	ldr	r3, [pc, #572]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	f003 030c 	and.w	r3, r3, #12
 8003672:	2b08      	cmp	r3, #8
 8003674:	d112      	bne.n	800369c <HAL_RCC_OscConfig+0x58>
 8003676:	4b8c      	ldr	r3, [pc, #560]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800367e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003682:	d10b      	bne.n	800369c <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003684:	4b88      	ldr	r3, [pc, #544]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d06c      	beq.n	800376a <HAL_RCC_OscConfig+0x126>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d168      	bne.n	800376a <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e22d      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036a4:	d106      	bne.n	80036b4 <HAL_RCC_OscConfig+0x70>
 80036a6:	4b80      	ldr	r3, [pc, #512]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a7f      	ldr	r2, [pc, #508]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80036ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036b0:	6013      	str	r3, [r2, #0]
 80036b2:	e02e      	b.n	8003712 <HAL_RCC_OscConfig+0xce>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d10c      	bne.n	80036d6 <HAL_RCC_OscConfig+0x92>
 80036bc:	4b7a      	ldr	r3, [pc, #488]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a79      	ldr	r2, [pc, #484]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80036c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036c6:	6013      	str	r3, [r2, #0]
 80036c8:	4b77      	ldr	r3, [pc, #476]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a76      	ldr	r2, [pc, #472]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80036ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036d2:	6013      	str	r3, [r2, #0]
 80036d4:	e01d      	b.n	8003712 <HAL_RCC_OscConfig+0xce>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036de:	d10c      	bne.n	80036fa <HAL_RCC_OscConfig+0xb6>
 80036e0:	4b71      	ldr	r3, [pc, #452]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a70      	ldr	r2, [pc, #448]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80036e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036ea:	6013      	str	r3, [r2, #0]
 80036ec:	4b6e      	ldr	r3, [pc, #440]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a6d      	ldr	r2, [pc, #436]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80036f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036f6:	6013      	str	r3, [r2, #0]
 80036f8:	e00b      	b.n	8003712 <HAL_RCC_OscConfig+0xce>
 80036fa:	4b6b      	ldr	r3, [pc, #428]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a6a      	ldr	r2, [pc, #424]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 8003700:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003704:	6013      	str	r3, [r2, #0]
 8003706:	4b68      	ldr	r3, [pc, #416]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a67      	ldr	r2, [pc, #412]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 800370c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003710:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d013      	beq.n	8003742 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800371a:	f7fd fdad 	bl	8001278 <HAL_GetTick>
 800371e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003720:	e008      	b.n	8003734 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003722:	f7fd fda9 	bl	8001278 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b64      	cmp	r3, #100	; 0x64
 800372e:	d901      	bls.n	8003734 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e1e1      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003734:	4b5c      	ldr	r3, [pc, #368]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d0f0      	beq.n	8003722 <HAL_RCC_OscConfig+0xde>
 8003740:	e014      	b.n	800376c <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003742:	f7fd fd99 	bl	8001278 <HAL_GetTick>
 8003746:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003748:	e008      	b.n	800375c <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800374a:	f7fd fd95 	bl	8001278 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	2b64      	cmp	r3, #100	; 0x64
 8003756:	d901      	bls.n	800375c <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8003758:	2303      	movs	r3, #3
 800375a:	e1cd      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800375c:	4b52      	ldr	r3, [pc, #328]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d1f0      	bne.n	800374a <HAL_RCC_OscConfig+0x106>
 8003768:	e000      	b.n	800376c <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800376a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d063      	beq.n	8003840 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003778:	4b4b      	ldr	r3, [pc, #300]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f003 030c 	and.w	r3, r3, #12
 8003780:	2b00      	cmp	r3, #0
 8003782:	d00b      	beq.n	800379c <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003784:	4b48      	ldr	r3, [pc, #288]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f003 030c 	and.w	r3, r3, #12
 800378c:	2b08      	cmp	r3, #8
 800378e:	d11c      	bne.n	80037ca <HAL_RCC_OscConfig+0x186>
 8003790:	4b45      	ldr	r3, [pc, #276]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d116      	bne.n	80037ca <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800379c:	4b42      	ldr	r3, [pc, #264]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0302 	and.w	r3, r3, #2
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d005      	beq.n	80037b4 <HAL_RCC_OscConfig+0x170>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d001      	beq.n	80037b4 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e1a1      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037b4:	4b3c      	ldr	r3, [pc, #240]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	695b      	ldr	r3, [r3, #20]
 80037c0:	00db      	lsls	r3, r3, #3
 80037c2:	4939      	ldr	r1, [pc, #228]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037c8:	e03a      	b.n	8003840 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d020      	beq.n	8003814 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037d2:	4b36      	ldr	r3, [pc, #216]	; (80038ac <HAL_RCC_OscConfig+0x268>)
 80037d4:	2201      	movs	r2, #1
 80037d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d8:	f7fd fd4e 	bl	8001278 <HAL_GetTick>
 80037dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037de:	e008      	b.n	80037f2 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037e0:	f7fd fd4a 	bl	8001278 <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e182      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037f2:	4b2d      	ldr	r3, [pc, #180]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d0f0      	beq.n	80037e0 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037fe:	4b2a      	ldr	r3, [pc, #168]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	4926      	ldr	r1, [pc, #152]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 800380e:	4313      	orrs	r3, r2
 8003810:	600b      	str	r3, [r1, #0]
 8003812:	e015      	b.n	8003840 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003814:	4b25      	ldr	r3, [pc, #148]	; (80038ac <HAL_RCC_OscConfig+0x268>)
 8003816:	2200      	movs	r2, #0
 8003818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800381a:	f7fd fd2d 	bl	8001278 <HAL_GetTick>
 800381e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003820:	e008      	b.n	8003834 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003822:	f7fd fd29 	bl	8001278 <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d901      	bls.n	8003834 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e161      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003834:	4b1c      	ldr	r3, [pc, #112]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d1f0      	bne.n	8003822 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0308 	and.w	r3, r3, #8
 8003848:	2b00      	cmp	r3, #0
 800384a:	d039      	beq.n	80038c0 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d019      	beq.n	8003888 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003854:	4b16      	ldr	r3, [pc, #88]	; (80038b0 <HAL_RCC_OscConfig+0x26c>)
 8003856:	2201      	movs	r2, #1
 8003858:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800385a:	f7fd fd0d 	bl	8001278 <HAL_GetTick>
 800385e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003860:	e008      	b.n	8003874 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003862:	f7fd fd09 	bl	8001278 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d901      	bls.n	8003874 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e141      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003874:	4b0c      	ldr	r3, [pc, #48]	; (80038a8 <HAL_RCC_OscConfig+0x264>)
 8003876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d0f0      	beq.n	8003862 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8003880:	2001      	movs	r0, #1
 8003882:	f000 fae3 	bl	8003e4c <RCC_Delay>
 8003886:	e01b      	b.n	80038c0 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003888:	4b09      	ldr	r3, [pc, #36]	; (80038b0 <HAL_RCC_OscConfig+0x26c>)
 800388a:	2200      	movs	r2, #0
 800388c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800388e:	f7fd fcf3 	bl	8001278 <HAL_GetTick>
 8003892:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003894:	e00e      	b.n	80038b4 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003896:	f7fd fcef 	bl	8001278 <HAL_GetTick>
 800389a:	4602      	mov	r2, r0
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d907      	bls.n	80038b4 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e127      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
 80038a8:	40021000 	.word	0x40021000
 80038ac:	42420000 	.word	0x42420000
 80038b0:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038b4:	4b92      	ldr	r3, [pc, #584]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 80038b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d1ea      	bne.n	8003896 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0304 	and.w	r3, r3, #4
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	f000 80a6 	beq.w	8003a1a <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ce:	2300      	movs	r3, #0
 80038d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038d2:	4b8b      	ldr	r3, [pc, #556]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d10d      	bne.n	80038fa <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038de:	4b88      	ldr	r3, [pc, #544]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 80038e0:	69db      	ldr	r3, [r3, #28]
 80038e2:	4a87      	ldr	r2, [pc, #540]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 80038e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038e8:	61d3      	str	r3, [r2, #28]
 80038ea:	4b85      	ldr	r3, [pc, #532]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 80038ec:	69db      	ldr	r3, [r3, #28]
 80038ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038f2:	60fb      	str	r3, [r7, #12]
 80038f4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80038f6:	2301      	movs	r3, #1
 80038f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038fa:	4b82      	ldr	r3, [pc, #520]	; (8003b04 <HAL_RCC_OscConfig+0x4c0>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003902:	2b00      	cmp	r3, #0
 8003904:	d118      	bne.n	8003938 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003906:	4b7f      	ldr	r3, [pc, #508]	; (8003b04 <HAL_RCC_OscConfig+0x4c0>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a7e      	ldr	r2, [pc, #504]	; (8003b04 <HAL_RCC_OscConfig+0x4c0>)
 800390c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003910:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003912:	f7fd fcb1 	bl	8001278 <HAL_GetTick>
 8003916:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003918:	e008      	b.n	800392c <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800391a:	f7fd fcad 	bl	8001278 <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	2b64      	cmp	r3, #100	; 0x64
 8003926:	d901      	bls.n	800392c <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e0e5      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800392c:	4b75      	ldr	r3, [pc, #468]	; (8003b04 <HAL_RCC_OscConfig+0x4c0>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0f0      	beq.n	800391a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d106      	bne.n	800394e <HAL_RCC_OscConfig+0x30a>
 8003940:	4b6f      	ldr	r3, [pc, #444]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003942:	6a1b      	ldr	r3, [r3, #32]
 8003944:	4a6e      	ldr	r2, [pc, #440]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003946:	f043 0301 	orr.w	r3, r3, #1
 800394a:	6213      	str	r3, [r2, #32]
 800394c:	e02d      	b.n	80039aa <HAL_RCC_OscConfig+0x366>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10c      	bne.n	8003970 <HAL_RCC_OscConfig+0x32c>
 8003956:	4b6a      	ldr	r3, [pc, #424]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	4a69      	ldr	r2, [pc, #420]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 800395c:	f023 0301 	bic.w	r3, r3, #1
 8003960:	6213      	str	r3, [r2, #32]
 8003962:	4b67      	ldr	r3, [pc, #412]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003964:	6a1b      	ldr	r3, [r3, #32]
 8003966:	4a66      	ldr	r2, [pc, #408]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003968:	f023 0304 	bic.w	r3, r3, #4
 800396c:	6213      	str	r3, [r2, #32]
 800396e:	e01c      	b.n	80039aa <HAL_RCC_OscConfig+0x366>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	2b05      	cmp	r3, #5
 8003976:	d10c      	bne.n	8003992 <HAL_RCC_OscConfig+0x34e>
 8003978:	4b61      	ldr	r3, [pc, #388]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 800397a:	6a1b      	ldr	r3, [r3, #32]
 800397c:	4a60      	ldr	r2, [pc, #384]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 800397e:	f043 0304 	orr.w	r3, r3, #4
 8003982:	6213      	str	r3, [r2, #32]
 8003984:	4b5e      	ldr	r3, [pc, #376]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003986:	6a1b      	ldr	r3, [r3, #32]
 8003988:	4a5d      	ldr	r2, [pc, #372]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 800398a:	f043 0301 	orr.w	r3, r3, #1
 800398e:	6213      	str	r3, [r2, #32]
 8003990:	e00b      	b.n	80039aa <HAL_RCC_OscConfig+0x366>
 8003992:	4b5b      	ldr	r3, [pc, #364]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003994:	6a1b      	ldr	r3, [r3, #32]
 8003996:	4a5a      	ldr	r2, [pc, #360]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003998:	f023 0301 	bic.w	r3, r3, #1
 800399c:	6213      	str	r3, [r2, #32]
 800399e:	4b58      	ldr	r3, [pc, #352]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 80039a0:	6a1b      	ldr	r3, [r3, #32]
 80039a2:	4a57      	ldr	r2, [pc, #348]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 80039a4:	f023 0304 	bic.w	r3, r3, #4
 80039a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d015      	beq.n	80039de <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039b2:	f7fd fc61 	bl	8001278 <HAL_GetTick>
 80039b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039b8:	e00a      	b.n	80039d0 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039ba:	f7fd fc5d 	bl	8001278 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d901      	bls.n	80039d0 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e093      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039d0:	4b4b      	ldr	r3, [pc, #300]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 80039d2:	6a1b      	ldr	r3, [r3, #32]
 80039d4:	f003 0302 	and.w	r3, r3, #2
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d0ee      	beq.n	80039ba <HAL_RCC_OscConfig+0x376>
 80039dc:	e014      	b.n	8003a08 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039de:	f7fd fc4b 	bl	8001278 <HAL_GetTick>
 80039e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039e4:	e00a      	b.n	80039fc <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039e6:	f7fd fc47 	bl	8001278 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d901      	bls.n	80039fc <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e07d      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039fc:	4b40      	ldr	r3, [pc, #256]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 80039fe:	6a1b      	ldr	r3, [r3, #32]
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1ee      	bne.n	80039e6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a08:	7dfb      	ldrb	r3, [r7, #23]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d105      	bne.n	8003a1a <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a0e:	4b3c      	ldr	r3, [pc, #240]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003a10:	69db      	ldr	r3, [r3, #28]
 8003a12:	4a3b      	ldr	r2, [pc, #236]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003a14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a18:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	69db      	ldr	r3, [r3, #28]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d069      	beq.n	8003af6 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a22:	4b37      	ldr	r3, [pc, #220]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	f003 030c 	and.w	r3, r3, #12
 8003a2a:	2b08      	cmp	r3, #8
 8003a2c:	d061      	beq.n	8003af2 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	69db      	ldr	r3, [r3, #28]
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d146      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a36:	4b34      	ldr	r3, [pc, #208]	; (8003b08 <HAL_RCC_OscConfig+0x4c4>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a3c:	f7fd fc1c 	bl	8001278 <HAL_GetTick>
 8003a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a42:	e008      	b.n	8003a56 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a44:	f7fd fc18 	bl	8001278 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e050      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a56:	4b2a      	ldr	r3, [pc, #168]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d1f0      	bne.n	8003a44 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a6a:	d108      	bne.n	8003a7e <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a6c:	4b24      	ldr	r3, [pc, #144]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	4921      	ldr	r1, [pc, #132]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a7e:	4b20      	ldr	r3, [pc, #128]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a19      	ldr	r1, [r3, #32]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8e:	430b      	orrs	r3, r1
 8003a90:	491b      	ldr	r1, [pc, #108]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a96:	4b1c      	ldr	r3, [pc, #112]	; (8003b08 <HAL_RCC_OscConfig+0x4c4>)
 8003a98:	2201      	movs	r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a9c:	f7fd fbec 	bl	8001278 <HAL_GetTick>
 8003aa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aa4:	f7fd fbe8 	bl	8001278 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e020      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ab6:	4b12      	ldr	r3, [pc, #72]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d0f0      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x460>
 8003ac2:	e018      	b.n	8003af6 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ac4:	4b10      	ldr	r3, [pc, #64]	; (8003b08 <HAL_RCC_OscConfig+0x4c4>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aca:	f7fd fbd5 	bl	8001278 <HAL_GetTick>
 8003ace:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ad0:	e008      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ad2:	f7fd fbd1 	bl	8001278 <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d901      	bls.n	8003ae4 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e009      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ae4:	4b06      	ldr	r3, [pc, #24]	; (8003b00 <HAL_RCC_OscConfig+0x4bc>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d1f0      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x48e>
 8003af0:	e001      	b.n	8003af6 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e000      	b.n	8003af8 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3718      	adds	r7, #24
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40021000 	.word	0x40021000
 8003b04:	40007000 	.word	0x40007000
 8003b08:	42420060 	.word	0x42420060

08003b0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003b16:	2300      	movs	r3, #0
 8003b18:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003b1a:	4b7e      	ldr	r3, [pc, #504]	; (8003d14 <HAL_RCC_ClockConfig+0x208>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0307 	and.w	r3, r3, #7
 8003b22:	683a      	ldr	r2, [r7, #0]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d910      	bls.n	8003b4a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b28:	4b7a      	ldr	r3, [pc, #488]	; (8003d14 <HAL_RCC_ClockConfig+0x208>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f023 0207 	bic.w	r2, r3, #7
 8003b30:	4978      	ldr	r1, [pc, #480]	; (8003d14 <HAL_RCC_ClockConfig+0x208>)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003b38:	4b76      	ldr	r3, [pc, #472]	; (8003d14 <HAL_RCC_ClockConfig+0x208>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0307 	and.w	r3, r3, #7
 8003b40:	683a      	ldr	r2, [r7, #0]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d001      	beq.n	8003b4a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e0e0      	b.n	8003d0c <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d020      	beq.n	8003b98 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0304 	and.w	r3, r3, #4
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d005      	beq.n	8003b6e <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b62:	4b6d      	ldr	r3, [pc, #436]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	4a6c      	ldr	r2, [pc, #432]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003b68:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b6c:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0308 	and.w	r3, r3, #8
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d005      	beq.n	8003b86 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b7a:	4b67      	ldr	r3, [pc, #412]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	4a66      	ldr	r2, [pc, #408]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003b80:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003b84:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b86:	4b64      	ldr	r3, [pc, #400]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	4961      	ldr	r1, [pc, #388]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0301 	and.w	r3, r3, #1
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d06a      	beq.n	8003c7a <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d107      	bne.n	8003bbc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bac:	4b5a      	ldr	r3, [pc, #360]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d115      	bne.n	8003be4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e0a7      	b.n	8003d0c <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d107      	bne.n	8003bd4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bc4:	4b54      	ldr	r3, [pc, #336]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d109      	bne.n	8003be4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e09b      	b.n	8003d0c <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bd4:	4b50      	ldr	r3, [pc, #320]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0302 	and.w	r3, r3, #2
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d101      	bne.n	8003be4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e093      	b.n	8003d0c <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003be4:	4b4c      	ldr	r3, [pc, #304]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f023 0203 	bic.w	r2, r3, #3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	4949      	ldr	r1, [pc, #292]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bf6:	f7fd fb3f 	bl	8001278 <HAL_GetTick>
 8003bfa:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d112      	bne.n	8003c2a <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c04:	e00a      	b.n	8003c1c <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c06:	f7fd fb37 	bl	8001278 <HAL_GetTick>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	1ad3      	subs	r3, r2, r3
 8003c10:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d901      	bls.n	8003c1c <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e077      	b.n	8003d0c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c1c:	4b3e      	ldr	r3, [pc, #248]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f003 030c 	and.w	r3, r3, #12
 8003c24:	2b04      	cmp	r3, #4
 8003c26:	d1ee      	bne.n	8003c06 <HAL_RCC_ClockConfig+0xfa>
 8003c28:	e027      	b.n	8003c7a <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d11d      	bne.n	8003c6e <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c32:	e00a      	b.n	8003c4a <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c34:	f7fd fb20 	bl	8001278 <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e060      	b.n	8003d0c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c4a:	4b33      	ldr	r3, [pc, #204]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f003 030c 	and.w	r3, r3, #12
 8003c52:	2b08      	cmp	r3, #8
 8003c54:	d1ee      	bne.n	8003c34 <HAL_RCC_ClockConfig+0x128>
 8003c56:	e010      	b.n	8003c7a <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c58:	f7fd fb0e 	bl	8001278 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e04e      	b.n	8003d0c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c6e:	4b2a      	ldr	r3, [pc, #168]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f003 030c 	and.w	r3, r3, #12
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d1ee      	bne.n	8003c58 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003c7a:	4b26      	ldr	r3, [pc, #152]	; (8003d14 <HAL_RCC_ClockConfig+0x208>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0307 	and.w	r3, r3, #7
 8003c82:	683a      	ldr	r2, [r7, #0]
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d210      	bcs.n	8003caa <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c88:	4b22      	ldr	r3, [pc, #136]	; (8003d14 <HAL_RCC_ClockConfig+0x208>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f023 0207 	bic.w	r2, r3, #7
 8003c90:	4920      	ldr	r1, [pc, #128]	; (8003d14 <HAL_RCC_ClockConfig+0x208>)
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003c98:	4b1e      	ldr	r3, [pc, #120]	; (8003d14 <HAL_RCC_ClockConfig+0x208>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0307 	and.w	r3, r3, #7
 8003ca0:	683a      	ldr	r2, [r7, #0]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d001      	beq.n	8003caa <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e030      	b.n	8003d0c <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0304 	and.w	r3, r3, #4
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d008      	beq.n	8003cc8 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cb6:	4b18      	ldr	r3, [pc, #96]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	4915      	ldr	r1, [pc, #84]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0308 	and.w	r3, r3, #8
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d009      	beq.n	8003ce8 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003cd4:	4b10      	ldr	r3, [pc, #64]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	00db      	lsls	r3, r3, #3
 8003ce2:	490d      	ldr	r1, [pc, #52]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ce8:	f000 f81c 	bl	8003d24 <HAL_RCC_GetSysClockFreq>
 8003cec:	4601      	mov	r1, r0
 8003cee:	4b0a      	ldr	r3, [pc, #40]	; (8003d18 <HAL_RCC_ClockConfig+0x20c>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	091b      	lsrs	r3, r3, #4
 8003cf4:	f003 030f 	and.w	r3, r3, #15
 8003cf8:	4a08      	ldr	r2, [pc, #32]	; (8003d1c <HAL_RCC_ClockConfig+0x210>)
 8003cfa:	5cd3      	ldrb	r3, [r2, r3]
 8003cfc:	fa21 f303 	lsr.w	r3, r1, r3
 8003d00:	4a07      	ldr	r2, [pc, #28]	; (8003d20 <HAL_RCC_ClockConfig+0x214>)
 8003d02:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003d04:	2000      	movs	r0, #0
 8003d06:	f7fd fa75 	bl	80011f4 <HAL_InitTick>
  
  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	40022000 	.word	0x40022000
 8003d18:	40021000 	.word	0x40021000
 8003d1c:	08008f30 	.word	0x08008f30
 8003d20:	20000000 	.word	0x20000000

08003d24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d24:	b490      	push	{r4, r7}
 8003d26:	b08a      	sub	sp, #40	; 0x28
 8003d28:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003d2a:	4b2a      	ldr	r3, [pc, #168]	; (8003dd4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003d2c:	1d3c      	adds	r4, r7, #4
 8003d2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d30:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003d34:	4b28      	ldr	r3, [pc, #160]	; (8003dd8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003d36:	881b      	ldrh	r3, [r3, #0]
 8003d38:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	61fb      	str	r3, [r7, #28]
 8003d3e:	2300      	movs	r3, #0
 8003d40:	61bb      	str	r3, [r7, #24]
 8003d42:	2300      	movs	r3, #0
 8003d44:	627b      	str	r3, [r7, #36]	; 0x24
 8003d46:	2300      	movs	r3, #0
 8003d48:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d4e:	4b23      	ldr	r3, [pc, #140]	; (8003ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	f003 030c 	and.w	r3, r3, #12
 8003d5a:	2b04      	cmp	r3, #4
 8003d5c:	d002      	beq.n	8003d64 <HAL_RCC_GetSysClockFreq+0x40>
 8003d5e:	2b08      	cmp	r3, #8
 8003d60:	d003      	beq.n	8003d6a <HAL_RCC_GetSysClockFreq+0x46>
 8003d62:	e02d      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d64:	4b1e      	ldr	r3, [pc, #120]	; (8003de0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d66:	623b      	str	r3, [r7, #32]
      break;
 8003d68:	e02d      	b.n	8003dc6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	0c9b      	lsrs	r3, r3, #18
 8003d6e:	f003 030f 	and.w	r3, r3, #15
 8003d72:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003d76:	4413      	add	r3, r2
 8003d78:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003d7c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d013      	beq.n	8003db0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d88:	4b14      	ldr	r3, [pc, #80]	; (8003ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	0c5b      	lsrs	r3, r3, #17
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003d96:	4413      	add	r3, r2
 8003d98:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003d9c:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	4a0f      	ldr	r2, [pc, #60]	; (8003de0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003da2:	fb02 f203 	mul.w	r2, r2, r3
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dac:	627b      	str	r3, [r7, #36]	; 0x24
 8003dae:	e004      	b.n	8003dba <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	4a0c      	ldr	r2, [pc, #48]	; (8003de4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003db4:	fb02 f303 	mul.w	r3, r2, r3
 8003db8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dbc:	623b      	str	r3, [r7, #32]
      break;
 8003dbe:	e002      	b.n	8003dc6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003dc0:	4b07      	ldr	r3, [pc, #28]	; (8003de0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003dc2:	623b      	str	r3, [r7, #32]
      break;
 8003dc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dc6:	6a3b      	ldr	r3, [r7, #32]
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3728      	adds	r7, #40	; 0x28
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bc90      	pop	{r4, r7}
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	08008ec0 	.word	0x08008ec0
 8003dd8:	08008ed0 	.word	0x08008ed0
 8003ddc:	40021000 	.word	0x40021000
 8003de0:	007a1200 	.word	0x007a1200
 8003de4:	003d0900 	.word	0x003d0900

08003de8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003de8:	b480      	push	{r7}
 8003dea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dec:	4b02      	ldr	r3, [pc, #8]	; (8003df8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003dee:	681b      	ldr	r3, [r3, #0]
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bc80      	pop	{r7}
 8003df6:	4770      	bx	lr
 8003df8:	20000000 	.word	0x20000000

08003dfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e00:	f7ff fff2 	bl	8003de8 <HAL_RCC_GetHCLKFreq>
 8003e04:	4601      	mov	r1, r0
 8003e06:	4b05      	ldr	r3, [pc, #20]	; (8003e1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	0a1b      	lsrs	r3, r3, #8
 8003e0c:	f003 0307 	and.w	r3, r3, #7
 8003e10:	4a03      	ldr	r2, [pc, #12]	; (8003e20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e12:	5cd3      	ldrb	r3, [r2, r3]
 8003e14:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003e18:	4618      	mov	r0, r3
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	08008f40 	.word	0x08008f40

08003e24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e28:	f7ff ffde 	bl	8003de8 <HAL_RCC_GetHCLKFreq>
 8003e2c:	4601      	mov	r1, r0
 8003e2e:	4b05      	ldr	r3, [pc, #20]	; (8003e44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	0adb      	lsrs	r3, r3, #11
 8003e34:	f003 0307 	and.w	r3, r3, #7
 8003e38:	4a03      	ldr	r2, [pc, #12]	; (8003e48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e3a:	5cd3      	ldrb	r3, [r2, r3]
 8003e3c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003e40:	4618      	mov	r0, r3
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	40021000 	.word	0x40021000
 8003e48:	08008f40 	.word	0x08008f40

08003e4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b085      	sub	sp, #20
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e54:	4b0a      	ldr	r3, [pc, #40]	; (8003e80 <RCC_Delay+0x34>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a0a      	ldr	r2, [pc, #40]	; (8003e84 <RCC_Delay+0x38>)
 8003e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5e:	0a5b      	lsrs	r3, r3, #9
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	fb02 f303 	mul.w	r3, r2, r3
 8003e66:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003e68:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	1e5a      	subs	r2, r3, #1
 8003e6e:	60fa      	str	r2, [r7, #12]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d1f9      	bne.n	8003e68 <RCC_Delay+0x1c>
}
 8003e74:	bf00      	nop
 8003e76:	3714      	adds	r7, #20
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bc80      	pop	{r7}
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	20000000 	.word	0x20000000
 8003e84:	10624dd3 	.word	0x10624dd3

08003e88 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b086      	sub	sp, #24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003e90:	2300      	movs	r3, #0
 8003e92:	613b      	str	r3, [r7, #16]
 8003e94:	2300      	movs	r3, #0
 8003e96:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0301 	and.w	r3, r3, #1
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d07d      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ea8:	4b4f      	ldr	r3, [pc, #316]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10d      	bne.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003eb4:	4b4c      	ldr	r3, [pc, #304]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eb6:	69db      	ldr	r3, [r3, #28]
 8003eb8:	4a4b      	ldr	r2, [pc, #300]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ebe:	61d3      	str	r3, [r2, #28]
 8003ec0:	4b49      	ldr	r3, [pc, #292]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ec2:	69db      	ldr	r3, [r3, #28]
 8003ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ec8:	60bb      	str	r3, [r7, #8]
 8003eca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ed0:	4b46      	ldr	r3, [pc, #280]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d118      	bne.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003edc:	4b43      	ldr	r3, [pc, #268]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a42      	ldr	r2, [pc, #264]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ee2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ee6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ee8:	f7fd f9c6 	bl	8001278 <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eee:	e008      	b.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ef0:	f7fd f9c2 	bl	8001278 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b64      	cmp	r3, #100	; 0x64
 8003efc:	d901      	bls.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e06d      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f02:	4b3a      	ldr	r3, [pc, #232]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d0f0      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f0e:	4b36      	ldr	r3, [pc, #216]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f10:	6a1b      	ldr	r3, [r3, #32]
 8003f12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f16:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d02e      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d027      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f2c:	4b2e      	ldr	r3, [pc, #184]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f34:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f36:	4b2e      	ldr	r3, [pc, #184]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f38:	2201      	movs	r2, #1
 8003f3a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f3c:	4b2c      	ldr	r3, [pc, #176]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f42:	4a29      	ldr	r2, [pc, #164]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d014      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f52:	f7fd f991 	bl	8001278 <HAL_GetTick>
 8003f56:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f58:	e00a      	b.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f5a:	f7fd f98d 	bl	8001278 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e036      	b.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f70:	4b1d      	ldr	r3, [pc, #116]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f72:	6a1b      	ldr	r3, [r3, #32]
 8003f74:	f003 0302 	and.w	r3, r3, #2
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0ee      	beq.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003f7c:	4b1a      	ldr	r3, [pc, #104]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f7e:	6a1b      	ldr	r3, [r3, #32]
 8003f80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	4917      	ldr	r1, [pc, #92]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003f8e:	7dfb      	ldrb	r3, [r7, #23]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d105      	bne.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f94:	4b14      	ldr	r3, [pc, #80]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f96:	69db      	ldr	r3, [r3, #28]
 8003f98:	4a13      	ldr	r2, [pc, #76]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f9e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d008      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003fac:	4b0e      	ldr	r3, [pc, #56]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	490b      	ldr	r1, [pc, #44]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0310 	and.w	r3, r3, #16
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d008      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003fca:	4b07      	ldr	r3, [pc, #28]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	4904      	ldr	r1, [pc, #16]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3718      	adds	r7, #24
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	40007000 	.word	0x40007000
 8003ff0:	42420440 	.word	0x42420440

08003ff4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003ff4:	b590      	push	{r4, r7, lr}
 8003ff6:	b08d      	sub	sp, #52	; 0x34
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003ffc:	4b6c      	ldr	r3, [pc, #432]	; (80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8003ffe:	f107 040c 	add.w	r4, r7, #12
 8004002:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004004:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004008:	4b6a      	ldr	r3, [pc, #424]	; (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800400a:	881b      	ldrh	r3, [r3, #0]
 800400c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800400e:	2300      	movs	r3, #0
 8004010:	627b      	str	r3, [r7, #36]	; 0x24
 8004012:	2300      	movs	r3, #0
 8004014:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004016:	2300      	movs	r3, #0
 8004018:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800401a:	2300      	movs	r3, #0
 800401c:	61fb      	str	r3, [r7, #28]
 800401e:	2300      	movs	r3, #0
 8004020:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	3b01      	subs	r3, #1
 8004026:	2b0f      	cmp	r3, #15
 8004028:	f200 80b9 	bhi.w	800419e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800402c:	a201      	add	r2, pc, #4	; (adr r2, 8004034 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 800402e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004032:	bf00      	nop
 8004034:	08004117 	.word	0x08004117
 8004038:	08004183 	.word	0x08004183
 800403c:	0800419f 	.word	0x0800419f
 8004040:	08004107 	.word	0x08004107
 8004044:	0800419f 	.word	0x0800419f
 8004048:	0800419f 	.word	0x0800419f
 800404c:	0800419f 	.word	0x0800419f
 8004050:	0800410f 	.word	0x0800410f
 8004054:	0800419f 	.word	0x0800419f
 8004058:	0800419f 	.word	0x0800419f
 800405c:	0800419f 	.word	0x0800419f
 8004060:	0800419f 	.word	0x0800419f
 8004064:	0800419f 	.word	0x0800419f
 8004068:	0800419f 	.word	0x0800419f
 800406c:	0800419f 	.word	0x0800419f
 8004070:	08004075 	.word	0x08004075
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8004074:	4b50      	ldr	r3, [pc, #320]	; (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	61fb      	str	r3, [r7, #28]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 800407a:	4b4f      	ldr	r3, [pc, #316]	; (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004082:	2b00      	cmp	r3, #0
 8004084:	f000 808d 	beq.w	80041a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	0c9b      	lsrs	r3, r3, #18
 800408c:	f003 030f 	and.w	r3, r3, #15
 8004090:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004094:	4413      	add	r3, r2
 8004096:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800409a:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d018      	beq.n	80040d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040a6:	4b44      	ldr	r3, [pc, #272]	; (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	0c5b      	lsrs	r3, r3, #17
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80040b4:	4413      	add	r3, r2
 80040b6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80040ba:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
              pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00d      	beq.n	80040e2 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80040c6:	4a3d      	ldr	r2, [pc, #244]	; (80041bc <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 80040c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80040ce:	6a3b      	ldr	r3, [r7, #32]
 80040d0:	fb02 f303 	mul.w	r3, r2, r3
 80040d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040d6:	e004      	b.n	80040e2 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040d8:	6a3b      	ldr	r3, [r7, #32]
 80040da:	4a39      	ldr	r2, [pc, #228]	; (80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 80040dc:	fb02 f303 	mul.w	r3, r2, r3
 80040e0:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80040e2:	4b35      	ldr	r3, [pc, #212]	; (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040ee:	d102      	bne.n	80040f6 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 80040f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040f2:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80040f4:	e055      	b.n	80041a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
          frequency = (pllclk * 2) / 3;
 80040f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040f8:	005b      	lsls	r3, r3, #1
 80040fa:	4a32      	ldr	r2, [pc, #200]	; (80041c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>)
 80040fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004100:	085b      	lsrs	r3, r3, #1
 8004102:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004104:	e04d      	b.n	80041a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_I2S2:  
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8004106:	f7ff fe0d 	bl	8003d24 <HAL_RCC_GetSysClockFreq>
 800410a:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800410c:	e04a      	b.n	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 800410e:	f7ff fe09 	bl	8003d24 <HAL_RCC_GetSysClockFreq>
 8004112:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004114:	e046      	b.n	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8004116:	4b28      	ldr	r3, [pc, #160]	; (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004118:	6a1b      	ldr	r3, [r3, #32]
 800411a:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004122:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004126:	d108      	bne.n	800413a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d003      	beq.n	800413a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 8004132:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004136:	62bb      	str	r3, [r7, #40]	; 0x28
 8004138:	e022      	b.n	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004140:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004144:	d109      	bne.n	800415a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004146:	4b1c      	ldr	r3, [pc, #112]	; (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	2b00      	cmp	r3, #0
 8004150:	d003      	beq.n	800415a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 8004152:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004156:	62bb      	str	r3, [r7, #40]	; 0x28
 8004158:	e012      	b.n	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004160:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004164:	d109      	bne.n	800417a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8004166:	4b14      	ldr	r3, [pc, #80]	; (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d003      	beq.n	800417a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      {
        frequency = HSE_VALUE / 128U;
 8004172:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004176:	62bb      	str	r3, [r7, #40]	; 0x28
 8004178:	e002      	b.n	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0U;
 800417a:	2300      	movs	r3, #0
 800417c:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 800417e:	e011      	b.n	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
 8004180:	e010      	b.n	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004182:	f7ff fe4f 	bl	8003e24 <HAL_RCC_GetPCLK2Freq>
 8004186:	4602      	mov	r2, r0
 8004188:	4b0b      	ldr	r3, [pc, #44]	; (80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	0b9b      	lsrs	r3, r3, #14
 800418e:	f003 0303 	and.w	r3, r3, #3
 8004192:	3301      	adds	r3, #1
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	fbb2 f3f3 	udiv	r3, r2, r3
 800419a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800419c:	e002      	b.n	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  default: 
    {
      break;
 800419e:	bf00      	nop
 80041a0:	e000      	b.n	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
      break;
 80041a2:	bf00      	nop
    }
  }
  return(frequency);
 80041a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3734      	adds	r7, #52	; 0x34
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd90      	pop	{r4, r7, pc}
 80041ae:	bf00      	nop
 80041b0:	08008ed4 	.word	0x08008ed4
 80041b4:	08008ee4 	.word	0x08008ee4
 80041b8:	40021000 	.word	0x40021000
 80041bc:	007a1200 	.word	0x007a1200
 80041c0:	003d0900 	.word	0x003d0900
 80041c4:	aaaaaaab 	.word	0xaaaaaaab

080041c8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80041d0:	2300      	movs	r3, #0
 80041d2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e084      	b.n	80042e8 <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	7c5b      	ldrb	r3, [r3, #17]
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d105      	bne.n	80041f4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f7fc fda4 	bl	8000d3c <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2202      	movs	r2, #2
 80041f8:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 f87a 	bl	80042f4 <HAL_RTC_WaitForSynchro>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d004      	beq.n	8004210 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2204      	movs	r2, #4
 800420a:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e06b      	b.n	80042e8 <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f000 f89c 	bl	800434e <RTC_EnterInitMode>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d004      	beq.n	8004226 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2204      	movs	r2, #4
 8004220:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e060      	b.n	80042e8 <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 0207 	bic.w	r2, r2, #7
 8004234:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d005      	beq.n	800424a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800423e:	4b2c      	ldr	r3, [pc, #176]	; (80042f0 <HAL_RTC_Init+0x128>)
 8004240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004242:	4a2b      	ldr	r2, [pc, #172]	; (80042f0 <HAL_RTC_Init+0x128>)
 8004244:	f023 0301 	bic.w	r3, r3, #1
 8004248:	6313      	str	r3, [r2, #48]	; 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800424a:	4b29      	ldr	r3, [pc, #164]	; (80042f0 <HAL_RTC_Init+0x128>)
 800424c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	4926      	ldr	r1, [pc, #152]	; (80042f0 <HAL_RTC_Init+0x128>)
 8004258:	4313      	orrs	r3, r2
 800425a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004264:	d003      	beq.n	800426e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	60fb      	str	r3, [r7, #12]
 800426c:	e00e      	b.n	800428c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800426e:	2001      	movs	r0, #1
 8004270:	f7ff fec0 	bl	8003ff4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004274:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d104      	bne.n	8004286 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2204      	movs	r2, #4
 8004280:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e030      	b.n	80042e8 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	3b01      	subs	r3, #1
 800428a:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f023 010f 	bic.w	r1, r3, #15
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	0c1a      	lsrs	r2, r3, #16
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	430a      	orrs	r2, r1
 80042a0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	0c1b      	lsrs	r3, r3, #16
 80042aa:	041b      	lsls	r3, r3, #16
 80042ac:	68fa      	ldr	r2, [r7, #12]
 80042ae:	b291      	uxth	r1, r2
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	6812      	ldr	r2, [r2, #0]
 80042b4:	430b      	orrs	r3, r1
 80042b6:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f000 f870 	bl	800439e <RTC_ExitInitMode>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d004      	beq.n	80042ce <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2204      	movs	r2, #4
 80042c8:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e00c      	b.n	80042e8 <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2201      	movs	r2, #1
 80042de:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 80042e6:	2300      	movs	r3, #0
  }
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3710      	adds	r7, #16
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	40006c00 	.word	0x40006c00

080042f4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042fc:	2300      	movs	r3, #0
 80042fe:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e01d      	b.n	8004346 <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	685a      	ldr	r2, [r3, #4]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f022 0208 	bic.w	r2, r2, #8
 8004318:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 800431a:	f7fc ffad 	bl	8001278 <HAL_GetTick>
 800431e:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004320:	e009      	b.n	8004336 <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 8004322:	f7fc ffa9 	bl	8001278 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004330:	d901      	bls.n	8004336 <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e007      	b.n	8004346 <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f003 0308 	and.w	r3, r3, #8
 8004340:	2b00      	cmp	r3, #0
 8004342:	d0ee      	beq.n	8004322 <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3710      	adds	r7, #16
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}

0800434e <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800434e:	b580      	push	{r7, lr}
 8004350:	b084      	sub	sp, #16
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004356:	2300      	movs	r3, #0
 8004358:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 800435a:	f7fc ff8d 	bl	8001278 <HAL_GetTick>
 800435e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004360:	e009      	b.n	8004376 <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004362:	f7fc ff89 	bl	8001278 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004370:	d901      	bls.n	8004376 <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e00f      	b.n	8004396 <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f003 0320 	and.w	r3, r3, #32
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0ee      	beq.n	8004362 <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f042 0210 	orr.w	r2, r2, #16
 8004392:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 8004394:	2300      	movs	r3, #0
}
 8004396:	4618      	mov	r0, r3
 8004398:	3710      	adds	r7, #16
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}

0800439e <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 800439e:	b580      	push	{r7, lr}
 80043a0:	b084      	sub	sp, #16
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80043a6:	2300      	movs	r3, #0
 80043a8:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	685a      	ldr	r2, [r3, #4]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f022 0210 	bic.w	r2, r2, #16
 80043b8:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 80043ba:	f7fc ff5d 	bl	8001278 <HAL_GetTick>
 80043be:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80043c0:	e009      	b.n	80043d6 <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80043c2:	f7fc ff59 	bl	8001278 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043d0:	d901      	bls.n	80043d6 <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e007      	b.n	80043e6 <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f003 0320 	and.w	r3, r3, #32
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d0ee      	beq.n	80043c2 <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3710      	adds	r7, #16
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
	...

080043f0 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b087      	sub	sp, #28
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80043fc:	2300      	movs	r3, #0
 80043fe:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)BKP_BASE; 
 8004400:	4b07      	ldr	r3, [pc, #28]	; (8004420 <HAL_RTCEx_BKUPWrite+0x30>)
 8004402:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	697a      	ldr	r2, [r7, #20]
 800440a:	4413      	add	r3, r2
 800440c:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	b292      	uxth	r2, r2
 8004414:	601a      	str	r2, [r3, #0]
}
 8004416:	bf00      	nop
 8004418:	371c      	adds	r7, #28
 800441a:	46bd      	mov	sp, r7
 800441c:	bc80      	pop	{r7}
 800441e:	4770      	bx	lr
 8004420:	40006c00 	.word	0x40006c00

08004424 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to 
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 800442e:	2300      	movs	r3, #0
 8004430:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8004432:	2300      	movs	r3, #0
 8004434:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE; 
 8004436:	4b08      	ldr	r3, [pc, #32]	; (8004458 <HAL_RTCEx_BKUPRead+0x34>)
 8004438:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	009b      	lsls	r3, r3, #2
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	4413      	add	r3, r2
 8004442:	60fb      	str	r3, [r7, #12]
  
  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	b29b      	uxth	r3, r3
 800444a:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 800444c:	68bb      	ldr	r3, [r7, #8]
}
 800444e:	4618      	mov	r0, r3
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	bc80      	pop	{r7}
 8004456:	4770      	bx	lr
 8004458:	40006c00 	.word	0x40006c00

0800445c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d101      	bne.n	800446e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e03f      	b.n	80044ee <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d106      	bne.n	8004488 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7fc fdc0 	bl	8001008 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2224      	movs	r2, #36	; 0x24
 800448c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68da      	ldr	r2, [r3, #12]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800449e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f000 fc7d 	bl	8004da0 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	691a      	ldr	r2, [r3, #16]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80044b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	695a      	ldr	r2, [r3, #20]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044c4:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68da      	ldr	r2, [r3, #12]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044d4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2220      	movs	r2, #32
 80044e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2220      	movs	r2, #32
 80044e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <HAL_UART_DeInit>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b082      	sub	sp, #8
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d101      	bne.n	8004508 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e016      	b.n	8004536 <HAL_UART_DeInit+0x40>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2224      	movs	r2, #36	; 0x24
 800450c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f7fc fdf7 	bl	8001104 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	3708      	adds	r7, #8
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}

0800453e <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800453e:	b580      	push	{r7, lr}
 8004540:	b088      	sub	sp, #32
 8004542:	af02      	add	r7, sp, #8
 8004544:	60f8      	str	r0, [r7, #12]
 8004546:	60b9      	str	r1, [r7, #8]
 8004548:	603b      	str	r3, [r7, #0]
 800454a:	4613      	mov	r3, r2
 800454c:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800454e:	2300      	movs	r3, #0
 8004550:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004558:	b2db      	uxtb	r3, r3
 800455a:	2b20      	cmp	r3, #32
 800455c:	f040 8083 	bne.w	8004666 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d002      	beq.n	800456c <HAL_UART_Transmit+0x2e>
 8004566:	88fb      	ldrh	r3, [r7, #6]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d101      	bne.n	8004570 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e07b      	b.n	8004668 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004576:	2b01      	cmp	r3, #1
 8004578:	d101      	bne.n	800457e <HAL_UART_Transmit+0x40>
 800457a:	2302      	movs	r3, #2
 800457c:	e074      	b.n	8004668 <HAL_UART_Transmit+0x12a>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2221      	movs	r2, #33	; 0x21
 8004590:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004594:	f7fc fe70 	bl	8001278 <HAL_GetTick>
 8004598:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	88fa      	ldrh	r2, [r7, #6]
 800459e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	88fa      	ldrh	r2, [r7, #6]
 80045a4:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80045a6:	e042      	b.n	800462e <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	3b01      	subs	r3, #1
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045be:	d122      	bne.n	8004606 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	9300      	str	r3, [sp, #0]
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	2200      	movs	r2, #0
 80045c8:	2180      	movs	r1, #128	; 0x80
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f000 fa6a 	bl	8004aa4 <UART_WaitOnFlagUntilTimeout>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d001      	beq.n	80045da <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e046      	b.n	8004668 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	881b      	ldrh	r3, [r3, #0]
 80045e2:	461a      	mov	r2, r3
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045ec:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d103      	bne.n	80045fe <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	3302      	adds	r3, #2
 80045fa:	60bb      	str	r3, [r7, #8]
 80045fc:	e017      	b.n	800462e <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	3301      	adds	r3, #1
 8004602:	60bb      	str	r3, [r7, #8]
 8004604:	e013      	b.n	800462e <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	9300      	str	r3, [sp, #0]
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	2200      	movs	r2, #0
 800460e:	2180      	movs	r1, #128	; 0x80
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f000 fa47 	bl	8004aa4 <UART_WaitOnFlagUntilTimeout>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e023      	b.n	8004668 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	1c5a      	adds	r2, r3, #1
 8004624:	60ba      	str	r2, [r7, #8]
 8004626:	781a      	ldrb	r2, [r3, #0]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004632:	b29b      	uxth	r3, r3
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1b7      	bne.n	80045a8 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	9300      	str	r3, [sp, #0]
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	2200      	movs	r2, #0
 8004640:	2140      	movs	r1, #64	; 0x40
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f000 fa2e 	bl	8004aa4 <UART_WaitOnFlagUntilTimeout>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d001      	beq.n	8004652 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e00a      	b.n	8004668 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2220      	movs	r2, #32
 8004656:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004662:	2300      	movs	r3, #0
 8004664:	e000      	b.n	8004668 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004666:	2302      	movs	r3, #2
  }
}
 8004668:	4618      	mov	r0, r3
 800466a:	3718      	adds	r7, #24
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <HAL_UART_Receive_DMA>:
  * @param  Size: Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b086      	sub	sp, #24
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	4613      	mov	r3, r2
 800467c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b20      	cmp	r3, #32
 8004688:	d166      	bne.n	8004758 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL) || (Size == 0U))
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d002      	beq.n	8004696 <HAL_UART_Receive_DMA+0x26>
 8004690:	88fb      	ldrh	r3, [r7, #6]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e05f      	b.n	800475a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_UART_Receive_DMA+0x38>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e058      	b.n	800475a <HAL_UART_Receive_DMA+0xea>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80046b0:	68ba      	ldr	r2, [r7, #8]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	88fa      	ldrh	r2, [r7, #6]
 80046ba:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2222      	movs	r2, #34	; 0x22
 80046c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ce:	4a25      	ldr	r2, [pc, #148]	; (8004764 <HAL_UART_Receive_DMA+0xf4>)
 80046d0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046d6:	4a24      	ldr	r2, [pc, #144]	; (8004768 <HAL_UART_Receive_DMA+0xf8>)
 80046d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046de:	4a23      	ldr	r2, [pc, #140]	; (800476c <HAL_UART_Receive_DMA+0xfc>)
 80046e0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046e6:	2200      	movs	r2, #0
 80046e8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 80046ea:	f107 0308 	add.w	r3, r7, #8
 80046ee:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	3304      	adds	r3, #4
 80046fa:	4619      	mov	r1, r3
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	88fb      	ldrh	r3, [r7, #6]
 8004702:	f7fd f805 	bl	8001710 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8004706:	2300      	movs	r3, #0
 8004708:	613b      	str	r3, [r7, #16]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	613b      	str	r3, [r7, #16]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	613b      	str	r3, [r7, #16]
 800471a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68da      	ldr	r2, [r3, #12]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004732:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	695a      	ldr	r2, [r3, #20]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f042 0201 	orr.w	r2, r2, #1
 8004742:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	695a      	ldr	r2, [r3, #20]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004752:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8004754:	2300      	movs	r3, #0
 8004756:	e000      	b.n	800475a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004758:	2302      	movs	r3, #2
  }
}
 800475a:	4618      	mov	r0, r3
 800475c:	3718      	adds	r7, #24
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	0800498d 	.word	0x0800498d
 8004768:	080049f5 	.word	0x080049f5
 800476c:	08004a11 	.word	0x08004a11

08004770 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b088      	sub	sp, #32
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8004790:	2300      	movs	r3, #0
 8004792:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8004794:	2300      	movs	r3, #0
 8004796:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	f003 030f 	and.w	r3, r3, #15
 800479e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10d      	bne.n	80047c2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	f003 0320 	and.w	r3, r3, #32
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d008      	beq.n	80047c2 <HAL_UART_IRQHandler+0x52>
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	f003 0320 	and.w	r3, r3, #32
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d003      	beq.n	80047c2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f000 fa6f 	bl	8004c9e <UART_Receive_IT>
      return;
 80047c0:	e0cc      	b.n	800495c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f000 80ab 	beq.w	8004920 <HAL_UART_IRQHandler+0x1b0>
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	f003 0301 	and.w	r3, r3, #1
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d105      	bne.n	80047e0 <HAL_UART_IRQHandler+0x70>
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f000 80a0 	beq.w	8004920 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	f003 0301 	and.w	r3, r3, #1
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00a      	beq.n	8004800 <HAL_UART_IRQHandler+0x90>
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d005      	beq.n	8004800 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f8:	f043 0201 	orr.w	r2, r3, #1
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	f003 0304 	and.w	r3, r3, #4
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <HAL_UART_IRQHandler+0xb0>
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	f003 0301 	and.w	r3, r3, #1
 8004810:	2b00      	cmp	r3, #0
 8004812:	d005      	beq.n	8004820 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004818:	f043 0202 	orr.w	r2, r3, #2
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00a      	beq.n	8004840 <HAL_UART_IRQHandler+0xd0>
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	f003 0301 	and.w	r3, r3, #1
 8004830:	2b00      	cmp	r3, #0
 8004832:	d005      	beq.n	8004840 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004838:	f043 0204 	orr.w	r2, r3, #4
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	f003 0308 	and.w	r3, r3, #8
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00a      	beq.n	8004860 <HAL_UART_IRQHandler+0xf0>
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	f003 0301 	and.w	r3, r3, #1
 8004850:	2b00      	cmp	r3, #0
 8004852:	d005      	beq.n	8004860 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004858:	f043 0208 	orr.w	r2, r3, #8
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004864:	2b00      	cmp	r3, #0
 8004866:	d078      	beq.n	800495a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	f003 0320 	and.w	r3, r3, #32
 800486e:	2b00      	cmp	r3, #0
 8004870:	d007      	beq.n	8004882 <HAL_UART_IRQHandler+0x112>
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	f003 0320 	and.w	r3, r3, #32
 8004878:	2b00      	cmp	r3, #0
 800487a:	d002      	beq.n	8004882 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 fa0e 	bl	8004c9e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	695b      	ldr	r3, [r3, #20]
 8004888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800488c:	2b00      	cmp	r3, #0
 800488e:	bf14      	ite	ne
 8004890:	2301      	movne	r3, #1
 8004892:	2300      	moveq	r3, #0
 8004894:	b2db      	uxtb	r3, r3
 8004896:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800489c:	f003 0308 	and.w	r3, r3, #8
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d102      	bne.n	80048aa <HAL_UART_IRQHandler+0x13a>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d031      	beq.n	800490e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f000 f959 	bl	8004b62 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	695b      	ldr	r3, [r3, #20]
 80048b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d023      	beq.n	8004906 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	695a      	ldr	r2, [r3, #20]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048cc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d013      	beq.n	80048fe <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048da:	4a22      	ldr	r2, [pc, #136]	; (8004964 <HAL_UART_IRQHandler+0x1f4>)
 80048dc:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048e2:	4618      	mov	r0, r3
 80048e4:	f7fc ff74 	bl	80017d0 <HAL_DMA_Abort_IT>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d016      	beq.n	800491c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80048f8:	4610      	mov	r0, r2
 80048fa:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048fc:	e00e      	b.n	800491c <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f7fc fb70 	bl	8000fe4 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004904:	e00a      	b.n	800491c <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7fc fb6c 	bl	8000fe4 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800490c:	e006      	b.n	800491c <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f7fc fb68 	bl	8000fe4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800491a:	e01e      	b.n	800495a <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800491c:	bf00      	nop
    return;
 800491e:	e01c      	b.n	800495a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004926:	2b00      	cmp	r3, #0
 8004928:	d008      	beq.n	800493c <HAL_UART_IRQHandler+0x1cc>
 800492a:	69bb      	ldr	r3, [r7, #24]
 800492c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 f945 	bl	8004bc4 <UART_Transmit_IT>
    return;
 800493a:	e00f      	b.n	800495c <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800493c:	69fb      	ldr	r3, [r7, #28]
 800493e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00a      	beq.n	800495c <HAL_UART_IRQHandler+0x1ec>
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800494c:	2b00      	cmp	r3, #0
 800494e:	d005      	beq.n	800495c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f000 f98c 	bl	8004c6e <UART_EndTransmit_IT>
    return;
 8004956:	bf00      	nop
 8004958:	e000      	b.n	800495c <HAL_UART_IRQHandler+0x1ec>
    return;
 800495a:	bf00      	nop
  }
}
 800495c:	3720      	adds	r7, #32
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	08004b9d 	.word	0x08004b9d

08004968 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	bc80      	pop	{r7}
 8004978:	4770      	bx	lr

0800497a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800497a:	b480      	push	{r7}
 800497c:	b083      	sub	sp, #12
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004982:	bf00      	nop
 8004984:	370c      	adds	r7, #12
 8004986:	46bd      	mov	sp, r7
 8004988:	bc80      	pop	{r7}
 800498a:	4770      	bx	lr

0800498c <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004998:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0320 	and.w	r3, r3, #32
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d11e      	bne.n	80049e6 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68da      	ldr	r2, [r3, #12]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049bc:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	695a      	ldr	r2, [r3, #20]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f022 0201 	bic.w	r2, r2, #1
 80049cc:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	695a      	ldr	r2, [r3, #20]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049dc:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2220      	movs	r2, #32
 80049e2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f7fc fb05 	bl	8000ff6 <HAL_UART_RxCpltCallback>
}
 80049ec:	bf00      	nop
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <UART_DMARxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	60fb      	str	r3, [r7, #12]
  HAL_UART_RxHalfCpltCallback(huart); 
 8004a02:	68f8      	ldr	r0, [r7, #12]
 8004a04:	f7ff ffb9 	bl	800497a <HAL_UART_RxHalfCpltCallback>
}
 8004a08:	bf00      	nop
 8004a0a:	3710      	adds	r7, #16
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a20:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	bf14      	ite	ne
 8004a30:	2301      	movne	r3, #1
 8004a32:	2300      	moveq	r3, #0
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2b21      	cmp	r3, #33	; 0x21
 8004a42:	d108      	bne.n	8004a56 <UART_DMAError+0x46>
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d005      	beq.n	8004a56 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004a50:	68b8      	ldr	r0, [r7, #8]
 8004a52:	f000 f871 	bl	8004b38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	695b      	ldr	r3, [r3, #20]
 8004a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	bf14      	ite	ne
 8004a64:	2301      	movne	r3, #1
 8004a66:	2300      	moveq	r3, #0
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b22      	cmp	r3, #34	; 0x22
 8004a76:	d108      	bne.n	8004a8a <UART_DMAError+0x7a>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d005      	beq.n	8004a8a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	2200      	movs	r2, #0
 8004a82:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004a84:	68b8      	ldr	r0, [r7, #8]
 8004a86:	f000 f86c 	bl	8004b62 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a8e:	f043 0210 	orr.w	r2, r3, #16
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8004a96:	68b8      	ldr	r0, [r7, #8]
 8004a98:	f7fc faa4 	bl	8000fe4 <HAL_UART_ErrorCallback>
}
 8004a9c:	bf00      	nop
 8004a9e:	3710      	adds	r7, #16
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	603b      	str	r3, [r7, #0]
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004ab4:	e02c      	b.n	8004b10 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004abc:	d028      	beq.n	8004b10 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d007      	beq.n	8004ad4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ac4:	f7fc fbd8 	bl	8001278 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	69ba      	ldr	r2, [r7, #24]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d21d      	bcs.n	8004b10 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68da      	ldr	r2, [r3, #12]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004ae2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	695a      	ldr	r2, [r3, #20]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f022 0201 	bic.w	r2, r2, #1
 8004af2:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2220      	movs	r2, #32
 8004af8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2220      	movs	r2, #32
 8004b00:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e00f      	b.n	8004b30 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	4013      	ands	r3, r2
 8004b1a:	68ba      	ldr	r2, [r7, #8]
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	bf0c      	ite	eq
 8004b20:	2301      	moveq	r3, #1
 8004b22:	2300      	movne	r3, #0
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	461a      	mov	r2, r3
 8004b28:	79fb      	ldrb	r3, [r7, #7]
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d0c3      	beq.n	8004ab6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3710      	adds	r7, #16
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	68da      	ldr	r2, [r3, #12]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004b4e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2220      	movs	r2, #32
 8004b54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bc80      	pop	{r7}
 8004b60:	4770      	bx	lr

08004b62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b62:	b480      	push	{r7}
 8004b64:	b083      	sub	sp, #12
 8004b66:	af00      	add	r7, sp, #0
 8004b68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	68da      	ldr	r2, [r3, #12]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004b78:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	695a      	ldr	r2, [r3, #20]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f022 0201 	bic.w	r2, r2, #1
 8004b88:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2220      	movs	r2, #32
 8004b8e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004b92:	bf00      	nop
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr

08004b9c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f7fc fa14 	bl	8000fe4 <HAL_UART_ErrorCallback>
}
 8004bbc:	bf00      	nop
 8004bbe:	3710      	adds	r7, #16
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	2b21      	cmp	r3, #33	; 0x21
 8004bd6:	d144      	bne.n	8004c62 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004be0:	d11a      	bne.n	8004c18 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	881b      	ldrh	r3, [r3, #0]
 8004bec:	461a      	mov	r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bf6:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	691b      	ldr	r3, [r3, #16]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d105      	bne.n	8004c0c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a1b      	ldr	r3, [r3, #32]
 8004c04:	1c9a      	adds	r2, r3, #2
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	621a      	str	r2, [r3, #32]
 8004c0a:	e00e      	b.n	8004c2a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a1b      	ldr	r3, [r3, #32]
 8004c10:	1c5a      	adds	r2, r3, #1
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	621a      	str	r2, [r3, #32]
 8004c16:	e008      	b.n	8004c2a <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a1b      	ldr	r3, [r3, #32]
 8004c1c:	1c59      	adds	r1, r3, #1
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	6211      	str	r1, [r2, #32]
 8004c22:	781a      	ldrb	r2, [r3, #0]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	3b01      	subs	r3, #1
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	4619      	mov	r1, r3
 8004c38:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d10f      	bne.n	8004c5e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	68da      	ldr	r2, [r3, #12]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c4c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	68da      	ldr	r2, [r3, #12]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c5c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	e000      	b.n	8004c64 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004c62:	2302      	movs	r3, #2
  }
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3714      	adds	r7, #20
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bc80      	pop	{r7}
 8004c6c:	4770      	bx	lr

08004c6e <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b082      	sub	sp, #8
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68da      	ldr	r2, [r3, #12]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c84:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2220      	movs	r2, #32
 8004c8a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7ff fe6a 	bl	8004968 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8004c94:	2300      	movs	r3, #0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3708      	adds	r7, #8
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}

08004c9e <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c9e:	b580      	push	{r7, lr}
 8004ca0:	b084      	sub	sp, #16
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	2b22      	cmp	r3, #34	; 0x22
 8004cb0:	d171      	bne.n	8004d96 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cba:	d123      	bne.n	8004d04 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc0:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10e      	bne.n	8004ce8 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce0:	1c9a      	adds	r2, r3, #2
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	629a      	str	r2, [r3, #40]	; 0x28
 8004ce6:	e029      	b.n	8004d3c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cfc:	1c5a      	adds	r2, r3, #1
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	629a      	str	r2, [r3, #40]	; 0x28
 8004d02:	e01b      	b.n	8004d3c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d10a      	bne.n	8004d22 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	6858      	ldr	r0, [r3, #4]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d16:	1c59      	adds	r1, r3, #1
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	6291      	str	r1, [r2, #40]	; 0x28
 8004d1c:	b2c2      	uxtb	r2, r0
 8004d1e:	701a      	strb	r2, [r3, #0]
 8004d20:	e00c      	b.n	8004d3c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	b2da      	uxtb	r2, r3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d2e:	1c58      	adds	r0, r3, #1
 8004d30:	6879      	ldr	r1, [r7, #4]
 8004d32:	6288      	str	r0, [r1, #40]	; 0x28
 8004d34:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004d38:	b2d2      	uxtb	r2, r2
 8004d3a:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	3b01      	subs	r3, #1
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	4619      	mov	r1, r3
 8004d4a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d120      	bne.n	8004d92 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f022 0220 	bic.w	r2, r2, #32
 8004d5e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68da      	ldr	r2, [r3, #12]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d6e:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	695a      	ldr	r2, [r3, #20]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f022 0201 	bic.w	r2, r2, #1
 8004d7e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f7fc f934 	bl	8000ff6 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	e002      	b.n	8004d98 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004d92:	2300      	movs	r3, #0
 8004d94:	e000      	b.n	8004d98 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004d96:	2302      	movs	r3, #2
  }
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004da0:	b5b0      	push	{r4, r5, r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004da8:	2300      	movs	r3, #0
 8004daa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	691b      	ldr	r3, [r3, #16]
 8004db2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	68da      	ldr	r2, [r3, #12]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	430a      	orrs	r2, r1
 8004dc0:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	689a      	ldr	r2, [r3, #8]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	695b      	ldr	r3, [r3, #20]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	68fa      	ldr	r2, [r7, #12]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004de2:	f023 030c 	bic.w	r3, r3, #12
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	6812      	ldr	r2, [r2, #0]
 8004dea:	68f9      	ldr	r1, [r7, #12]
 8004dec:	430b      	orrs	r3, r1
 8004dee:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	695b      	ldr	r3, [r3, #20]
 8004df6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	699a      	ldr	r2, [r3, #24]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	430a      	orrs	r2, r1
 8004e04:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a6f      	ldr	r2, [pc, #444]	; (8004fc8 <UART_SetConfig+0x228>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d16b      	bne.n	8004ee8 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004e10:	f7ff f808 	bl	8003e24 <HAL_RCC_GetPCLK2Freq>
 8004e14:	4602      	mov	r2, r0
 8004e16:	4613      	mov	r3, r2
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	4413      	add	r3, r2
 8004e1c:	009a      	lsls	r2, r3, #2
 8004e1e:	441a      	add	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e2a:	4a68      	ldr	r2, [pc, #416]	; (8004fcc <UART_SetConfig+0x22c>)
 8004e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e30:	095b      	lsrs	r3, r3, #5
 8004e32:	011c      	lsls	r4, r3, #4
 8004e34:	f7fe fff6 	bl	8003e24 <HAL_RCC_GetPCLK2Freq>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	4413      	add	r3, r2
 8004e40:	009a      	lsls	r2, r3, #2
 8004e42:	441a      	add	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	fbb2 f5f3 	udiv	r5, r2, r3
 8004e4e:	f7fe ffe9 	bl	8003e24 <HAL_RCC_GetPCLK2Freq>
 8004e52:	4602      	mov	r2, r0
 8004e54:	4613      	mov	r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	4413      	add	r3, r2
 8004e5a:	009a      	lsls	r2, r3, #2
 8004e5c:	441a      	add	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e68:	4a58      	ldr	r2, [pc, #352]	; (8004fcc <UART_SetConfig+0x22c>)
 8004e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e6e:	095b      	lsrs	r3, r3, #5
 8004e70:	2264      	movs	r2, #100	; 0x64
 8004e72:	fb02 f303 	mul.w	r3, r2, r3
 8004e76:	1aeb      	subs	r3, r5, r3
 8004e78:	011b      	lsls	r3, r3, #4
 8004e7a:	3332      	adds	r3, #50	; 0x32
 8004e7c:	4a53      	ldr	r2, [pc, #332]	; (8004fcc <UART_SetConfig+0x22c>)
 8004e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e82:	095b      	lsrs	r3, r3, #5
 8004e84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e88:	441c      	add	r4, r3
 8004e8a:	f7fe ffcb 	bl	8003e24 <HAL_RCC_GetPCLK2Freq>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	4613      	mov	r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	4413      	add	r3, r2
 8004e96:	009a      	lsls	r2, r3, #2
 8004e98:	441a      	add	r2, r3
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	fbb2 f5f3 	udiv	r5, r2, r3
 8004ea4:	f7fe ffbe 	bl	8003e24 <HAL_RCC_GetPCLK2Freq>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	4613      	mov	r3, r2
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	4413      	add	r3, r2
 8004eb0:	009a      	lsls	r2, r3, #2
 8004eb2:	441a      	add	r2, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ebe:	4a43      	ldr	r2, [pc, #268]	; (8004fcc <UART_SetConfig+0x22c>)
 8004ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ec4:	095b      	lsrs	r3, r3, #5
 8004ec6:	2264      	movs	r2, #100	; 0x64
 8004ec8:	fb02 f303 	mul.w	r3, r2, r3
 8004ecc:	1aeb      	subs	r3, r5, r3
 8004ece:	011b      	lsls	r3, r3, #4
 8004ed0:	3332      	adds	r3, #50	; 0x32
 8004ed2:	4a3e      	ldr	r2, [pc, #248]	; (8004fcc <UART_SetConfig+0x22c>)
 8004ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed8:	095b      	lsrs	r3, r3, #5
 8004eda:	f003 020f 	and.w	r2, r3, #15
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4422      	add	r2, r4
 8004ee4:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004ee6:	e06a      	b.n	8004fbe <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004ee8:	f7fe ff88 	bl	8003dfc <HAL_RCC_GetPCLK1Freq>
 8004eec:	4602      	mov	r2, r0
 8004eee:	4613      	mov	r3, r2
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	4413      	add	r3, r2
 8004ef4:	009a      	lsls	r2, r3, #2
 8004ef6:	441a      	add	r2, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f02:	4a32      	ldr	r2, [pc, #200]	; (8004fcc <UART_SetConfig+0x22c>)
 8004f04:	fba2 2303 	umull	r2, r3, r2, r3
 8004f08:	095b      	lsrs	r3, r3, #5
 8004f0a:	011c      	lsls	r4, r3, #4
 8004f0c:	f7fe ff76 	bl	8003dfc <HAL_RCC_GetPCLK1Freq>
 8004f10:	4602      	mov	r2, r0
 8004f12:	4613      	mov	r3, r2
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	4413      	add	r3, r2
 8004f18:	009a      	lsls	r2, r3, #2
 8004f1a:	441a      	add	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	009b      	lsls	r3, r3, #2
 8004f22:	fbb2 f5f3 	udiv	r5, r2, r3
 8004f26:	f7fe ff69 	bl	8003dfc <HAL_RCC_GetPCLK1Freq>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	009b      	lsls	r3, r3, #2
 8004f30:	4413      	add	r3, r2
 8004f32:	009a      	lsls	r2, r3, #2
 8004f34:	441a      	add	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f40:	4a22      	ldr	r2, [pc, #136]	; (8004fcc <UART_SetConfig+0x22c>)
 8004f42:	fba2 2303 	umull	r2, r3, r2, r3
 8004f46:	095b      	lsrs	r3, r3, #5
 8004f48:	2264      	movs	r2, #100	; 0x64
 8004f4a:	fb02 f303 	mul.w	r3, r2, r3
 8004f4e:	1aeb      	subs	r3, r5, r3
 8004f50:	011b      	lsls	r3, r3, #4
 8004f52:	3332      	adds	r3, #50	; 0x32
 8004f54:	4a1d      	ldr	r2, [pc, #116]	; (8004fcc <UART_SetConfig+0x22c>)
 8004f56:	fba2 2303 	umull	r2, r3, r2, r3
 8004f5a:	095b      	lsrs	r3, r3, #5
 8004f5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f60:	441c      	add	r4, r3
 8004f62:	f7fe ff4b 	bl	8003dfc <HAL_RCC_GetPCLK1Freq>
 8004f66:	4602      	mov	r2, r0
 8004f68:	4613      	mov	r3, r2
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	4413      	add	r3, r2
 8004f6e:	009a      	lsls	r2, r3, #2
 8004f70:	441a      	add	r2, r3
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	fbb2 f5f3 	udiv	r5, r2, r3
 8004f7c:	f7fe ff3e 	bl	8003dfc <HAL_RCC_GetPCLK1Freq>
 8004f80:	4602      	mov	r2, r0
 8004f82:	4613      	mov	r3, r2
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	4413      	add	r3, r2
 8004f88:	009a      	lsls	r2, r3, #2
 8004f8a:	441a      	add	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f96:	4a0d      	ldr	r2, [pc, #52]	; (8004fcc <UART_SetConfig+0x22c>)
 8004f98:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9c:	095b      	lsrs	r3, r3, #5
 8004f9e:	2264      	movs	r2, #100	; 0x64
 8004fa0:	fb02 f303 	mul.w	r3, r2, r3
 8004fa4:	1aeb      	subs	r3, r5, r3
 8004fa6:	011b      	lsls	r3, r3, #4
 8004fa8:	3332      	adds	r3, #50	; 0x32
 8004faa:	4a08      	ldr	r2, [pc, #32]	; (8004fcc <UART_SetConfig+0x22c>)
 8004fac:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb0:	095b      	lsrs	r3, r3, #5
 8004fb2:	f003 020f 	and.w	r2, r3, #15
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4422      	add	r2, r4
 8004fbc:	609a      	str	r2, [r3, #8]
}
 8004fbe:	bf00      	nop
 8004fc0:	3710      	adds	r7, #16
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bdb0      	pop	{r4, r5, r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	40013800 	.word	0x40013800
 8004fcc:	51eb851f 	.word	0x51eb851f

08004fd0 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004fd0:	b084      	sub	sp, #16
 8004fd2:	b480      	push	{r7}
 8004fd4:	b083      	sub	sp, #12
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
 8004fda:	f107 0014 	add.w	r0, r7, #20
 8004fde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  UNUSED(cfg);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	370c      	adds	r7, #12
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bc80      	pop	{r7}
 8004fec:	b004      	add	sp, #16
 8004fee:	4770      	bx	lr

08004ff0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask = 0;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	60fb      	str	r3, [r7, #12]
  
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 8004ffc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005000:	60fb      	str	r3, [r7, #12]
     | USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005008:	b29a      	uxth	r2, r3
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	b29b      	uxth	r3, r3
 800500e:	4313      	orrs	r3, r2
 8005010:	b29a      	uxth	r2, r3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3714      	adds	r7, #20
 800501e:	46bd      	mov	sp, r7
 8005020:	bc80      	pop	{r7}
 8005022:	4770      	bx	lr

08005024 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask = 0;
 800502c:	2300      	movs	r3, #0
 800502e:	60fb      	str	r3, [r7, #12]
  
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 8005030:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 8005034:	60fb      	str	r3, [r7, #12]
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800503c:	b29a      	uxth	r2, r3
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	b29b      	uxth	r3, r3
 8005042:	43db      	mvns	r3, r3
 8005044:	b29b      	uxth	r3, r3
 8005046:	4013      	ands	r3, r2
 8005048:	b29a      	uxth	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  return HAL_OK;
 8005050:	2300      	movs	r3, #0
}
 8005052:	4618      	mov	r0, r3
 8005054:	3714      	adds	r7, #20
 8005056:	46bd      	mov	sp, r7
 8005058:	bc80      	pop	{r7}
 800505a:	4770      	bx	lr

0800505c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx , USB_ModeTypeDef mode)
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	460b      	mov	r3, r1
 8005066:	70fb      	strb	r3, [r7, #3]
  UNUSED(mode);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	370c      	adds	r7, #12
 800506e:	46bd      	mov	sp, r7
 8005070:	bc80      	pop	{r7}
 8005072:	4770      	bx	lr

08005074 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005074:	b084      	sub	sp, #16
 8005076:	b580      	push	{r7, lr}
 8005078:	b082      	sub	sp, #8
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
 800507e:	f107 0014 	add.w	r0, r7, #20
 8005082:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2201      	movs	r2, #1
 800508a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 
  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  
  /* Enable USB Device Interrupt mask */
  USB_EnableGlobalInt(USBx);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f7ff ffa2 	bl	8004ff0 <USB_EnableGlobalInt>
    
  return HAL_OK;
 80050ac:	2300      	movs	r3, #0
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3708      	adds	r7, #8
 80050b2:	46bd      	mov	sp, r7
 80050b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80050b8:	b004      	add	sp, #16
 80050ba:	4770      	bx	lr

080050bc <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80050bc:	b490      	push	{r4, r7}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  /* initialize Endpoint */
  switch (ep->type)
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	78db      	ldrb	r3, [r3, #3]
 80050ca:	2b03      	cmp	r3, #3
 80050cc:	d85f      	bhi.n	800518e <USB_ActivateEndpoint+0xd2>
 80050ce:	a201      	add	r2, pc, #4	; (adr r2, 80050d4 <USB_ActivateEndpoint+0x18>)
 80050d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d4:	080050e5 	.word	0x080050e5
 80050d8:	08005163 	.word	0x08005163
 80050dc:	08005111 	.word	0x08005111
 80050e0:	08005137 	.word	0x08005137
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	4413      	add	r3, r2
 80050ee:	881b      	ldrh	r3, [r3, #0]
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80050f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050fa:	b29a      	uxth	r2, r3
 80050fc:	6879      	ldr	r1, [r7, #4]
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	781b      	ldrb	r3, [r3, #0]
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	440b      	add	r3, r1
 8005106:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800510a:	b292      	uxth	r2, r2
 800510c:	801a      	strh	r2, [r3, #0]
    break;
 800510e:	e03f      	b.n	8005190 <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_BULK:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4413      	add	r3, r2
 800511a:	881b      	ldrh	r3, [r3, #0]
 800511c:	b29b      	uxth	r3, r3
 800511e:	6879      	ldr	r1, [r7, #4]
 8005120:	683a      	ldr	r2, [r7, #0]
 8005122:	7812      	ldrb	r2, [r2, #0]
 8005124:	0092      	lsls	r2, r2, #2
 8005126:	440a      	add	r2, r1
 8005128:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800512c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005130:	b29b      	uxth	r3, r3
 8005132:	8013      	strh	r3, [r2, #0]
    break;
 8005134:	e02c      	b.n	8005190 <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_INTR:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	4413      	add	r3, r2
 8005140:	881b      	ldrh	r3, [r3, #0]
 8005142:	b29b      	uxth	r3, r3
 8005144:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005148:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800514c:	b29a      	uxth	r2, r3
 800514e:	6879      	ldr	r1, [r7, #4]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	440b      	add	r3, r1
 8005158:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 800515c:	b292      	uxth	r2, r2
 800515e:	801a      	strh	r2, [r3, #0]
    break;
 8005160:	e016      	b.n	8005190 <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_ISOC:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	781b      	ldrb	r3, [r3, #0]
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	4413      	add	r3, r2
 800516c:	881b      	ldrh	r3, [r3, #0]
 800516e:	b29b      	uxth	r3, r3
 8005170:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005174:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005178:	b29a      	uxth	r2, r3
 800517a:	6879      	ldr	r1, [r7, #4]
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	440b      	add	r3, r1
 8005184:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005188:	b292      	uxth	r2, r2
 800518a:	801a      	strh	r2, [r3, #0]
    break;
 800518c:	e000      	b.n	8005190 <USB_ActivateEndpoint+0xd4>
  default:
      break;
 800518e:	bf00      	nop
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	781b      	ldrb	r3, [r3, #0]
 8005196:	009b      	lsls	r3, r3, #2
 8005198:	4413      	add	r3, r2
 800519a:	881b      	ldrh	r3, [r3, #0]
 800519c:	b29a      	uxth	r2, r3
 800519e:	f640 730f 	movw	r3, #3855	; 0xf0f
 80051a2:	4013      	ands	r3, r2
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	b29b      	uxth	r3, r3
 80051ac:	4313      	orrs	r3, r2
 80051ae:	b299      	uxth	r1, r3
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	781b      	ldrb	r3, [r3, #0]
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	441a      	add	r2, r3
 80051ba:	4b75      	ldr	r3, [pc, #468]	; (8005390 <USB_ActivateEndpoint+0x2d4>)
 80051bc:	430b      	orrs	r3, r1
 80051be:	b29b      	uxth	r3, r3
 80051c0:	8013      	strh	r3, [r2, #0]
  
  if (ep->doublebuffer == 0) 
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	7a9b      	ldrb	r3, [r3, #10]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f040 80e8 	bne.w	800539c <USB_ActivateEndpoint+0x2e0>
  {
    if (ep->is_in)
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	785b      	ldrb	r3, [r3, #1]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d04c      	beq.n	800526e <USB_ActivateEndpoint+0x1b2>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	889b      	ldrh	r3, [r3, #4]
 80051d8:	085b      	lsrs	r3, r3, #1
 80051da:	b29b      	uxth	r3, r3
 80051dc:	0059      	lsls	r1, r3, #1
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	461a      	mov	r2, r3
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	00db      	lsls	r3, r3, #3
 80051ee:	4413      	add	r3, r2
 80051f0:	005a      	lsls	r2, r3, #1
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	4413      	add	r3, r2
 80051f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051fa:	460a      	mov	r2, r1
 80051fc:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	4413      	add	r3, r2
 8005208:	881b      	ldrh	r3, [r3, #0]
 800520a:	b29b      	uxth	r3, r3
 800520c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005210:	2b00      	cmp	r3, #0
 8005212:	d013      	beq.n	800523c <USB_ActivateEndpoint+0x180>
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	781b      	ldrb	r3, [r3, #0]
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	4413      	add	r3, r2
 800521e:	881b      	ldrh	r3, [r3, #0]
 8005220:	b29a      	uxth	r2, r3
 8005222:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005226:	4013      	ands	r3, r2
 8005228:	b299      	uxth	r1, r3
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	441a      	add	r2, r3
 8005234:	4b57      	ldr	r3, [pc, #348]	; (8005394 <USB_ActivateEndpoint+0x2d8>)
 8005236:	430b      	orrs	r3, r1
 8005238:	b29b      	uxth	r3, r3
 800523a:	8013      	strh	r3, [r2, #0]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	4413      	add	r3, r2
 8005246:	881b      	ldrh	r3, [r3, #0]
 8005248:	b29b      	uxth	r3, r3
 800524a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800524e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005252:	b29c      	uxth	r4, r3
 8005254:	f084 0320 	eor.w	r3, r4, #32
 8005258:	b29c      	uxth	r4, r3
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	781b      	ldrb	r3, [r3, #0]
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	441a      	add	r2, r3
 8005264:	4b4a      	ldr	r3, [pc, #296]	; (8005390 <USB_ActivateEndpoint+0x2d4>)
 8005266:	4323      	orrs	r3, r4
 8005268:	b29b      	uxth	r3, r3
 800526a:	8013      	strh	r3, [r2, #0]
 800526c:	e1d9      	b.n	8005622 <USB_ActivateEndpoint+0x566>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	889b      	ldrh	r3, [r3, #4]
 8005272:	085b      	lsrs	r3, r3, #1
 8005274:	b29b      	uxth	r3, r3
 8005276:	0059      	lsls	r1, r3, #1
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800527e:	b29b      	uxth	r3, r3
 8005280:	461a      	mov	r2, r3
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	00db      	lsls	r3, r3, #3
 8005288:	4413      	add	r3, r2
 800528a:	3304      	adds	r3, #4
 800528c:	005a      	lsls	r2, r3, #1
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4413      	add	r3, r2
 8005292:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005296:	460a      	mov	r2, r1
 8005298:	601a      	str	r2, [r3, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	461a      	mov	r2, r3
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	4413      	add	r3, r2
 80052ac:	3306      	adds	r3, #6
 80052ae:	005a      	lsls	r2, r3, #1
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	4413      	add	r3, r2
 80052b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052b8:	60bb      	str	r3, [r7, #8]
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	2b3e      	cmp	r3, #62	; 0x3e
 80052c0:	d918      	bls.n	80052f4 <USB_ActivateEndpoint+0x238>
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	095b      	lsrs	r3, r3, #5
 80052c8:	81fb      	strh	r3, [r7, #14]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	f003 031f 	and.w	r3, r3, #31
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d102      	bne.n	80052dc <USB_ActivateEndpoint+0x220>
 80052d6:	89fb      	ldrh	r3, [r7, #14]
 80052d8:	3b01      	subs	r3, #1
 80052da:	81fb      	strh	r3, [r7, #14]
 80052dc:	89fb      	ldrh	r3, [r7, #14]
 80052de:	029b      	lsls	r3, r3, #10
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	461a      	mov	r2, r3
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	601a      	str	r2, [r3, #0]
 80052f2:	e012      	b.n	800531a <USB_ActivateEndpoint+0x25e>
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	691b      	ldr	r3, [r3, #16]
 80052f8:	085b      	lsrs	r3, r3, #1
 80052fa:	81fb      	strh	r3, [r7, #14]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	f003 0301 	and.w	r3, r3, #1
 8005304:	2b00      	cmp	r3, #0
 8005306:	d002      	beq.n	800530e <USB_ActivateEndpoint+0x252>
 8005308:	89fb      	ldrh	r3, [r7, #14]
 800530a:	3301      	adds	r3, #1
 800530c:	81fb      	strh	r3, [r7, #14]
 800530e:	89fb      	ldrh	r3, [r7, #14]
 8005310:	029b      	lsls	r3, r3, #10
 8005312:	b29b      	uxth	r3, r3
 8005314:	461a      	mov	r2, r3
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	4413      	add	r3, r2
 8005324:	881b      	ldrh	r3, [r3, #0]
 8005326:	b29b      	uxth	r3, r3
 8005328:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800532c:	2b00      	cmp	r3, #0
 800532e:	d013      	beq.n	8005358 <USB_ActivateEndpoint+0x29c>
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	781b      	ldrb	r3, [r3, #0]
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	4413      	add	r3, r2
 800533a:	881b      	ldrh	r3, [r3, #0]
 800533c:	b29a      	uxth	r2, r3
 800533e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005342:	4013      	ands	r3, r2
 8005344:	b299      	uxth	r1, r3
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	009b      	lsls	r3, r3, #2
 800534e:	441a      	add	r2, r3
 8005350:	4b11      	ldr	r3, [pc, #68]	; (8005398 <USB_ActivateEndpoint+0x2dc>)
 8005352:	430b      	orrs	r3, r1
 8005354:	b29b      	uxth	r3, r3
 8005356:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	4413      	add	r3, r2
 8005362:	881b      	ldrh	r3, [r3, #0]
 8005364:	b29b      	uxth	r3, r3
 8005366:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800536a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800536e:	b29c      	uxth	r4, r3
 8005370:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005374:	b29c      	uxth	r4, r3
 8005376:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800537a:	b29c      	uxth	r4, r3
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	781b      	ldrb	r3, [r3, #0]
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	441a      	add	r2, r3
 8005386:	4b02      	ldr	r3, [pc, #8]	; (8005390 <USB_ActivateEndpoint+0x2d4>)
 8005388:	4323      	orrs	r3, r4
 800538a:	b29b      	uxth	r3, r3
 800538c:	8013      	strh	r3, [r2, #0]
 800538e:	e148      	b.n	8005622 <USB_ActivateEndpoint+0x566>
 8005390:	ffff8080 	.word	0xffff8080
 8005394:	ffff80c0 	.word	0xffff80c0
 8005398:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(USBx, ep->num);
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	881b      	ldrh	r3, [r3, #0]
 80053a8:	b29a      	uxth	r2, r3
 80053aa:	f640 630f 	movw	r3, #3599	; 0xe0f
 80053ae:	4013      	ands	r3, r2
 80053b0:	b299      	uxth	r1, r3
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	441a      	add	r2, r3
 80053bc:	4b9c      	ldr	r3, [pc, #624]	; (8005630 <USB_ActivateEndpoint+0x574>)
 80053be:	430b      	orrs	r3, r1
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	8013      	strh	r3, [r2, #0]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	88db      	ldrh	r3, [r3, #6]
 80053c8:	085b      	lsrs	r3, r3, #1
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	0059      	lsls	r1, r3, #1
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	461a      	mov	r2, r3
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	781b      	ldrb	r3, [r3, #0]
 80053dc:	00db      	lsls	r3, r3, #3
 80053de:	4413      	add	r3, r2
 80053e0:	005a      	lsls	r2, r3, #1
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4413      	add	r3, r2
 80053e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053ea:	460a      	mov	r2, r1
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	891b      	ldrh	r3, [r3, #8]
 80053f2:	085b      	lsrs	r3, r3, #1
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	0059      	lsls	r1, r3, #1
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80053fe:	b29b      	uxth	r3, r3
 8005400:	461a      	mov	r2, r3
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	781b      	ldrb	r3, [r3, #0]
 8005406:	00db      	lsls	r3, r3, #3
 8005408:	4413      	add	r3, r2
 800540a:	3304      	adds	r3, #4
 800540c:	005a      	lsls	r2, r3, #1
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4413      	add	r3, r2
 8005412:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005416:	460a      	mov	r2, r1
 8005418:	601a      	str	r2, [r3, #0]
    
    if (ep->is_in==0)
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	785b      	ldrb	r3, [r3, #1]
 800541e:	2b00      	cmp	r3, #0
 8005420:	f040 8083 	bne.w	800552a <USB_ActivateEndpoint+0x46e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	4413      	add	r3, r2
 800542e:	881b      	ldrh	r3, [r3, #0]
 8005430:	b29b      	uxth	r3, r3
 8005432:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d013      	beq.n	8005462 <USB_ActivateEndpoint+0x3a6>
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	4413      	add	r3, r2
 8005444:	881b      	ldrh	r3, [r3, #0]
 8005446:	b29a      	uxth	r2, r3
 8005448:	f640 730f 	movw	r3, #3855	; 0xf0f
 800544c:	4013      	ands	r3, r2
 800544e:	b299      	uxth	r1, r3
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	781b      	ldrb	r3, [r3, #0]
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	441a      	add	r2, r3
 800545a:	4b76      	ldr	r3, [pc, #472]	; (8005634 <USB_ActivateEndpoint+0x578>)
 800545c:	430b      	orrs	r3, r1
 800545e:	b29b      	uxth	r3, r3
 8005460:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	4413      	add	r3, r2
 800546c:	881b      	ldrh	r3, [r3, #0]
 800546e:	b29b      	uxth	r3, r3
 8005470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005474:	2b00      	cmp	r3, #0
 8005476:	d013      	beq.n	80054a0 <USB_ActivateEndpoint+0x3e4>
 8005478:	687a      	ldr	r2, [r7, #4]
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	781b      	ldrb	r3, [r3, #0]
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	4413      	add	r3, r2
 8005482:	881b      	ldrh	r3, [r3, #0]
 8005484:	b29a      	uxth	r2, r3
 8005486:	f640 730f 	movw	r3, #3855	; 0xf0f
 800548a:	4013      	ands	r3, r2
 800548c:	b299      	uxth	r1, r3
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	441a      	add	r2, r3
 8005498:	4b67      	ldr	r3, [pc, #412]	; (8005638 <USB_ActivateEndpoint+0x57c>)
 800549a:	430b      	orrs	r3, r1
 800549c:	b29b      	uxth	r3, r3
 800549e:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	4413      	add	r3, r2
 80054aa:	881b      	ldrh	r3, [r3, #0]
 80054ac:	b29a      	uxth	r2, r3
 80054ae:	f640 730f 	movw	r3, #3855	; 0xf0f
 80054b2:	4013      	ands	r3, r2
 80054b4:	b299      	uxth	r1, r3
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	441a      	add	r2, r3
 80054c0:	4b5d      	ldr	r3, [pc, #372]	; (8005638 <USB_ActivateEndpoint+0x57c>)
 80054c2:	430b      	orrs	r3, r1
 80054c4:	b29b      	uxth	r3, r3
 80054c6:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	4413      	add	r3, r2
 80054d2:	881b      	ldrh	r3, [r3, #0]
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054de:	b29c      	uxth	r4, r3
 80054e0:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80054e4:	b29c      	uxth	r4, r3
 80054e6:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80054ea:	b29c      	uxth	r4, r3
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	781b      	ldrb	r3, [r3, #0]
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	441a      	add	r2, r3
 80054f6:	4b51      	ldr	r3, [pc, #324]	; (800563c <USB_ActivateEndpoint+0x580>)
 80054f8:	4323      	orrs	r3, r4
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	4413      	add	r3, r2
 8005508:	881b      	ldrh	r3, [r3, #0]
 800550a:	b29b      	uxth	r3, r3
 800550c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005510:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005514:	b29c      	uxth	r4, r3
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	441a      	add	r2, r3
 8005520:	4b46      	ldr	r3, [pc, #280]	; (800563c <USB_ActivateEndpoint+0x580>)
 8005522:	4323      	orrs	r3, r4
 8005524:	b29b      	uxth	r3, r3
 8005526:	8013      	strh	r3, [r2, #0]
 8005528:	e07b      	b.n	8005622 <USB_ActivateEndpoint+0x566>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800552a:	687a      	ldr	r2, [r7, #4]
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	781b      	ldrb	r3, [r3, #0]
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	4413      	add	r3, r2
 8005534:	881b      	ldrh	r3, [r3, #0]
 8005536:	b29b      	uxth	r3, r3
 8005538:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d013      	beq.n	8005568 <USB_ActivateEndpoint+0x4ac>
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	4413      	add	r3, r2
 800554a:	881b      	ldrh	r3, [r3, #0]
 800554c:	b29a      	uxth	r2, r3
 800554e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005552:	4013      	ands	r3, r2
 8005554:	b299      	uxth	r1, r3
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	781b      	ldrb	r3, [r3, #0]
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	441a      	add	r2, r3
 8005560:	4b34      	ldr	r3, [pc, #208]	; (8005634 <USB_ActivateEndpoint+0x578>)
 8005562:	430b      	orrs	r3, r1
 8005564:	b29b      	uxth	r3, r3
 8005566:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005568:	687a      	ldr	r2, [r7, #4]
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	781b      	ldrb	r3, [r3, #0]
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	4413      	add	r3, r2
 8005572:	881b      	ldrh	r3, [r3, #0]
 8005574:	b29b      	uxth	r3, r3
 8005576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557a:	2b00      	cmp	r3, #0
 800557c:	d013      	beq.n	80055a6 <USB_ActivateEndpoint+0x4ea>
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	781b      	ldrb	r3, [r3, #0]
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	4413      	add	r3, r2
 8005588:	881b      	ldrh	r3, [r3, #0]
 800558a:	b29a      	uxth	r2, r3
 800558c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005590:	4013      	ands	r3, r2
 8005592:	b299      	uxth	r1, r3
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	441a      	add	r2, r3
 800559e:	4b26      	ldr	r3, [pc, #152]	; (8005638 <USB_ActivateEndpoint+0x57c>)
 80055a0:	430b      	orrs	r3, r1
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	4413      	add	r3, r2
 80055b0:	881b      	ldrh	r3, [r3, #0]
 80055b2:	b29a      	uxth	r2, r3
 80055b4:	f640 730f 	movw	r3, #3855	; 0xf0f
 80055b8:	4013      	ands	r3, r2
 80055ba:	b299      	uxth	r1, r3
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	781b      	ldrb	r3, [r3, #0]
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	441a      	add	r2, r3
 80055c6:	4b1b      	ldr	r3, [pc, #108]	; (8005634 <USB_ActivateEndpoint+0x578>)
 80055c8:	430b      	orrs	r3, r1
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	4413      	add	r3, r2
 80055d8:	881b      	ldrh	r3, [r3, #0]
 80055da:	b29b      	uxth	r3, r3
 80055dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055e4:	b29c      	uxth	r4, r3
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	441a      	add	r2, r3
 80055f0:	4b12      	ldr	r3, [pc, #72]	; (800563c <USB_ActivateEndpoint+0x580>)
 80055f2:	4323      	orrs	r3, r4
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	4413      	add	r3, r2
 8005602:	881b      	ldrh	r3, [r3, #0]
 8005604:	b29b      	uxth	r3, r3
 8005606:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800560a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800560e:	b29c      	uxth	r4, r3
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	781b      	ldrb	r3, [r3, #0]
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	441a      	add	r2, r3
 800561a:	4b08      	ldr	r3, [pc, #32]	; (800563c <USB_ActivateEndpoint+0x580>)
 800561c:	4323      	orrs	r3, r4
 800561e:	b29b      	uxth	r3, r3
 8005620:	8013      	strh	r3, [r2, #0]
    }
  }
  
  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3710      	adds	r7, #16
 8005628:	46bd      	mov	sp, r7
 800562a:	bc90      	pop	{r4, r7}
 800562c:	4770      	bx	lr
 800562e:	bf00      	nop
 8005630:	ffff8180 	.word	0xffff8180
 8005634:	ffffc080 	.word	0xffffc080
 8005638:	ffff80c0 	.word	0xffff80c0
 800563c:	ffff8080 	.word	0xffff8080

08005640 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005640:	b490      	push	{r4, r7}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0) 
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	7a9b      	ldrb	r3, [r3, #10]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d16d      	bne.n	800572e <USB_DeactivateEndpoint+0xee>
  {
    if (ep->is_in)
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	785b      	ldrb	r3, [r3, #1]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d034      	beq.n	80056c4 <USB_DeactivateEndpoint+0x84>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	4413      	add	r3, r2
 8005664:	881b      	ldrh	r3, [r3, #0]
 8005666:	b29b      	uxth	r3, r3
 8005668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800566c:	2b00      	cmp	r3, #0
 800566e:	d013      	beq.n	8005698 <USB_DeactivateEndpoint+0x58>
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	4413      	add	r3, r2
 800567a:	881b      	ldrh	r3, [r3, #0]
 800567c:	b29a      	uxth	r2, r3
 800567e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005682:	4013      	ands	r3, r2
 8005684:	b299      	uxth	r1, r3
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	781b      	ldrb	r3, [r3, #0]
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	441a      	add	r2, r3
 8005690:	4b68      	ldr	r3, [pc, #416]	; (8005834 <USB_DeactivateEndpoint+0x1f4>)
 8005692:	430b      	orrs	r3, r1
 8005694:	b29b      	uxth	r3, r3
 8005696:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	4413      	add	r3, r2
 80056a2:	881b      	ldrh	r3, [r3, #0]
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056ae:	b29c      	uxth	r4, r3
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	781b      	ldrb	r3, [r3, #0]
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	441a      	add	r2, r3
 80056ba:	4b5f      	ldr	r3, [pc, #380]	; (8005838 <USB_DeactivateEndpoint+0x1f8>)
 80056bc:	4323      	orrs	r3, r4
 80056be:	b29b      	uxth	r3, r3
 80056c0:	8013      	strh	r3, [r2, #0]
 80056c2:	e139      	b.n	8005938 <USB_DeactivateEndpoint+0x2f8>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	781b      	ldrb	r3, [r3, #0]
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	4413      	add	r3, r2
 80056ce:	881b      	ldrh	r3, [r3, #0]
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d013      	beq.n	8005702 <USB_DeactivateEndpoint+0xc2>
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	781b      	ldrb	r3, [r3, #0]
 80056e0:	009b      	lsls	r3, r3, #2
 80056e2:	4413      	add	r3, r2
 80056e4:	881b      	ldrh	r3, [r3, #0]
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	f640 730f 	movw	r3, #3855	; 0xf0f
 80056ec:	4013      	ands	r3, r2
 80056ee:	b299      	uxth	r1, r3
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	441a      	add	r2, r3
 80056fa:	4b50      	ldr	r3, [pc, #320]	; (800583c <USB_DeactivateEndpoint+0x1fc>)
 80056fc:	430b      	orrs	r3, r1
 80056fe:	b29b      	uxth	r3, r3
 8005700:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	4413      	add	r3, r2
 800570c:	881b      	ldrh	r3, [r3, #0]
 800570e:	b29b      	uxth	r3, r3
 8005710:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005714:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005718:	b29c      	uxth	r4, r3
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	441a      	add	r2, r3
 8005724:	4b44      	ldr	r3, [pc, #272]	; (8005838 <USB_DeactivateEndpoint+0x1f8>)
 8005726:	4323      	orrs	r3, r4
 8005728:	b29b      	uxth	r3, r3
 800572a:	8013      	strh	r3, [r2, #0]
 800572c:	e104      	b.n	8005938 <USB_DeactivateEndpoint+0x2f8>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	785b      	ldrb	r3, [r3, #1]
 8005732:	2b00      	cmp	r3, #0
 8005734:	f040 8084 	bne.w	8005840 <USB_DeactivateEndpoint+0x200>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	781b      	ldrb	r3, [r3, #0]
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	4413      	add	r3, r2
 8005742:	881b      	ldrh	r3, [r3, #0]
 8005744:	b29b      	uxth	r3, r3
 8005746:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d013      	beq.n	8005776 <USB_DeactivateEndpoint+0x136>
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4413      	add	r3, r2
 8005758:	881b      	ldrh	r3, [r3, #0]
 800575a:	b29a      	uxth	r2, r3
 800575c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005760:	4013      	ands	r3, r2
 8005762:	b299      	uxth	r1, r3
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	441a      	add	r2, r3
 800576e:	4b33      	ldr	r3, [pc, #204]	; (800583c <USB_DeactivateEndpoint+0x1fc>)
 8005770:	430b      	orrs	r3, r1
 8005772:	b29b      	uxth	r3, r3
 8005774:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	781b      	ldrb	r3, [r3, #0]
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	4413      	add	r3, r2
 8005780:	881b      	ldrh	r3, [r3, #0]
 8005782:	b29b      	uxth	r3, r3
 8005784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005788:	2b00      	cmp	r3, #0
 800578a:	d013      	beq.n	80057b4 <USB_DeactivateEndpoint+0x174>
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	4413      	add	r3, r2
 8005796:	881b      	ldrh	r3, [r3, #0]
 8005798:	b29a      	uxth	r2, r3
 800579a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800579e:	4013      	ands	r3, r2
 80057a0:	b299      	uxth	r1, r3
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	441a      	add	r2, r3
 80057ac:	4b21      	ldr	r3, [pc, #132]	; (8005834 <USB_DeactivateEndpoint+0x1f4>)
 80057ae:	430b      	orrs	r3, r1
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	4413      	add	r3, r2
 80057be:	881b      	ldrh	r3, [r3, #0]
 80057c0:	b29a      	uxth	r2, r3
 80057c2:	f640 730f 	movw	r3, #3855	; 0xf0f
 80057c6:	4013      	ands	r3, r2
 80057c8:	b299      	uxth	r1, r3
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	441a      	add	r2, r3
 80057d4:	4b17      	ldr	r3, [pc, #92]	; (8005834 <USB_DeactivateEndpoint+0x1f4>)
 80057d6:	430b      	orrs	r3, r1
 80057d8:	b29b      	uxth	r3, r3
 80057da:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	4413      	add	r3, r2
 80057e6:	881b      	ldrh	r3, [r3, #0]
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80057ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057f2:	b29c      	uxth	r4, r3
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	781b      	ldrb	r3, [r3, #0]
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	441a      	add	r2, r3
 80057fe:	4b0e      	ldr	r3, [pc, #56]	; (8005838 <USB_DeactivateEndpoint+0x1f8>)
 8005800:	4323      	orrs	r3, r4
 8005802:	b29b      	uxth	r3, r3
 8005804:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	009b      	lsls	r3, r3, #2
 800580e:	4413      	add	r3, r2
 8005810:	881b      	ldrh	r3, [r3, #0]
 8005812:	b29b      	uxth	r3, r3
 8005814:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005818:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800581c:	b29c      	uxth	r4, r3
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	441a      	add	r2, r3
 8005828:	4b03      	ldr	r3, [pc, #12]	; (8005838 <USB_DeactivateEndpoint+0x1f8>)
 800582a:	4323      	orrs	r3, r4
 800582c:	b29b      	uxth	r3, r3
 800582e:	8013      	strh	r3, [r2, #0]
 8005830:	e082      	b.n	8005938 <USB_DeactivateEndpoint+0x2f8>
 8005832:	bf00      	nop
 8005834:	ffff80c0 	.word	0xffff80c0
 8005838:	ffff8080 	.word	0xffff8080
 800583c:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	009b      	lsls	r3, r3, #2
 8005848:	4413      	add	r3, r2
 800584a:	881b      	ldrh	r3, [r3, #0]
 800584c:	b29b      	uxth	r3, r3
 800584e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d013      	beq.n	800587e <USB_DeactivateEndpoint+0x23e>
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	881b      	ldrh	r3, [r3, #0]
 8005862:	b29a      	uxth	r2, r3
 8005864:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005868:	4013      	ands	r3, r2
 800586a:	b299      	uxth	r1, r3
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	441a      	add	r2, r3
 8005876:	4b33      	ldr	r3, [pc, #204]	; (8005944 <USB_DeactivateEndpoint+0x304>)
 8005878:	430b      	orrs	r3, r1
 800587a:	b29b      	uxth	r3, r3
 800587c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	4413      	add	r3, r2
 8005888:	881b      	ldrh	r3, [r3, #0]
 800588a:	b29b      	uxth	r3, r3
 800588c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005890:	2b00      	cmp	r3, #0
 8005892:	d013      	beq.n	80058bc <USB_DeactivateEndpoint+0x27c>
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	4413      	add	r3, r2
 800589e:	881b      	ldrh	r3, [r3, #0]
 80058a0:	b29a      	uxth	r2, r3
 80058a2:	f640 730f 	movw	r3, #3855	; 0xf0f
 80058a6:	4013      	ands	r3, r2
 80058a8:	b299      	uxth	r1, r3
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	441a      	add	r2, r3
 80058b4:	4b24      	ldr	r3, [pc, #144]	; (8005948 <USB_DeactivateEndpoint+0x308>)
 80058b6:	430b      	orrs	r3, r1
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	781b      	ldrb	r3, [r3, #0]
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	4413      	add	r3, r2
 80058c6:	881b      	ldrh	r3, [r3, #0]
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	f640 730f 	movw	r3, #3855	; 0xf0f
 80058ce:	4013      	ands	r3, r2
 80058d0:	b299      	uxth	r1, r3
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	441a      	add	r2, r3
 80058dc:	4b19      	ldr	r3, [pc, #100]	; (8005944 <USB_DeactivateEndpoint+0x304>)
 80058de:	430b      	orrs	r3, r1
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	4413      	add	r3, r2
 80058ee:	881b      	ldrh	r3, [r3, #0]
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058fa:	b29c      	uxth	r4, r3
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	441a      	add	r2, r3
 8005906:	4b11      	ldr	r3, [pc, #68]	; (800594c <USB_DeactivateEndpoint+0x30c>)
 8005908:	4323      	orrs	r3, r4
 800590a:	b29b      	uxth	r3, r3
 800590c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800590e:	687a      	ldr	r2, [r7, #4]
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	781b      	ldrb	r3, [r3, #0]
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	4413      	add	r3, r2
 8005918:	881b      	ldrh	r3, [r3, #0]
 800591a:	b29b      	uxth	r3, r3
 800591c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005924:	b29c      	uxth	r4, r3
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	441a      	add	r2, r3
 8005930:	4b06      	ldr	r3, [pc, #24]	; (800594c <USB_DeactivateEndpoint+0x30c>)
 8005932:	4323      	orrs	r3, r4
 8005934:	b29b      	uxth	r3, r3
 8005936:	8013      	strh	r3, [r2, #0]
    }
  }
  
  return HAL_OK;
 8005938:	2300      	movs	r3, #0
}
 800593a:	4618      	mov	r0, r3
 800593c:	3708      	adds	r7, #8
 800593e:	46bd      	mov	sp, r7
 8005940:	bc90      	pop	{r4, r7}
 8005942:	4770      	bx	lr
 8005944:	ffffc080 	.word	0xffffc080
 8005948:	ffff80c0 	.word	0xffff80c0
 800594c:	ffff8080 	.word	0xffff8080

08005950 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 8005950:	b590      	push	{r4, r7, lr}
 8005952:	b08d      	sub	sp, #52	; 0x34
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer = 0;
 800595a:	2300      	movs	r3, #0
 800595c:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t len = ep->xfer_len;
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	699b      	ldr	r3, [r3, #24]
 8005962:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* IN endpoint */
  if (ep->is_in == 1)
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	785b      	ldrb	r3, [r3, #1]
 8005968:	2b01      	cmp	r3, #1
 800596a:	f040 8149 	bne.w	8005c00 <USB_EPStartXfer+0x2b0>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	699a      	ldr	r2, [r3, #24]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	429a      	cmp	r2, r3
 8005978:	d909      	bls.n	800598e <USB_EPStartXfer+0x3e>
    {
      len=ep->maxpacket;
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len-=len; 
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	699a      	ldr	r2, [r3, #24]
 8005984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005986:	1ad2      	subs	r2, r2, r3
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	619a      	str	r2, [r3, #24]
 800598c:	e005      	b.n	800599a <USB_EPStartXfer+0x4a>
    }
    else
    {  
      len=ep->xfer_len;
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len =0;
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	2200      	movs	r2, #0
 8005998:	619a      	str	r2, [r3, #24]
    }
    
    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0) 
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	7a9b      	ldrb	r3, [r3, #10]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d11b      	bne.n	80059da <USB_EPStartXfer+0x8a>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	6959      	ldr	r1, [r3, #20]
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	889a      	ldrh	r2, [r3, #4]
 80059aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 fb7d 	bl	80060ae <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	461a      	mov	r2, r3
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	781b      	ldrb	r3, [r3, #0]
 80059c2:	00db      	lsls	r3, r3, #3
 80059c4:	4413      	add	r3, r2
 80059c6:	3302      	adds	r3, #2
 80059c8:	005a      	lsls	r2, r3, #1
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4413      	add	r3, r2
 80059ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059d2:	461a      	mov	r2, r3
 80059d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d6:	6013      	str	r3, [r2, #0]
 80059d8:	e0f6      	b.n	8005bc8 <USB_EPStartXfer+0x278>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4413      	add	r3, r2
 80059e4:	881b      	ldrh	r3, [r3, #0]
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d059      	beq.n	8005aa4 <USB_EPStartXfer+0x154>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	785b      	ldrb	r3, [r3, #1]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d13b      	bne.n	8005a70 <USB_EPStartXfer+0x120>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	461a      	mov	r2, r3
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	00db      	lsls	r3, r3, #3
 8005a08:	4413      	add	r3, r2
 8005a0a:	3306      	adds	r3, #6
 8005a0c:	005a      	lsls	r2, r3, #1
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4413      	add	r3, r2
 8005a12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a16:	60bb      	str	r3, [r7, #8]
 8005a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a1a:	2b3e      	cmp	r3, #62	; 0x3e
 8005a1c:	d916      	bls.n	8005a4c <USB_EPStartXfer+0xfc>
 8005a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a20:	095b      	lsrs	r3, r3, #5
 8005a22:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a26:	f003 031f 	and.w	r3, r3, #31
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d102      	bne.n	8005a34 <USB_EPStartXfer+0xe4>
 8005a2e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005a30:	3b01      	subs	r3, #1
 8005a32:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005a34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005a36:	029b      	lsls	r3, r3, #10
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	461a      	mov	r2, r3
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	601a      	str	r2, [r3, #0]
 8005a4a:	e027      	b.n	8005a9c <USB_EPStartXfer+0x14c>
 8005a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a4e:	085b      	lsrs	r3, r3, #1
 8005a50:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a54:	f003 0301 	and.w	r3, r3, #1
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d002      	beq.n	8005a62 <USB_EPStartXfer+0x112>
 8005a5c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005a5e:	3301      	adds	r3, #1
 8005a60:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005a62:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005a64:	029b      	lsls	r3, r3, #10
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	461a      	mov	r2, r3
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	601a      	str	r2, [r3, #0]
 8005a6e:	e015      	b.n	8005a9c <USB_EPStartXfer+0x14c>
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	785b      	ldrb	r3, [r3, #1]
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d111      	bne.n	8005a9c <USB_EPStartXfer+0x14c>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	461a      	mov	r2, r3
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	00db      	lsls	r3, r3, #3
 8005a88:	4413      	add	r3, r2
 8005a8a:	3302      	adds	r3, #2
 8005a8c:	005a      	lsls	r2, r3, #1
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4413      	add	r3, r2
 8005a92:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a96:	461a      	mov	r2, r3
 8005a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a9a:	6013      	str	r3, [r2, #0]
        pmabuffer = ep->pmaaddr1;
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	891b      	ldrh	r3, [r3, #8]
 8005aa0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005aa2:	e058      	b.n	8005b56 <USB_EPStartXfer+0x206>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	785b      	ldrb	r3, [r3, #1]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d13b      	bne.n	8005b24 <USB_EPStartXfer+0x1d4>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	00db      	lsls	r3, r3, #3
 8005abc:	4413      	add	r3, r2
 8005abe:	3302      	adds	r3, #2
 8005ac0:	005a      	lsls	r2, r3, #1
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005aca:	60fb      	str	r3, [r7, #12]
 8005acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ace:	2b3e      	cmp	r3, #62	; 0x3e
 8005ad0:	d916      	bls.n	8005b00 <USB_EPStartXfer+0x1b0>
 8005ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ad4:	095b      	lsrs	r3, r3, #5
 8005ad6:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ada:	f003 031f 	and.w	r3, r3, #31
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d102      	bne.n	8005ae8 <USB_EPStartXfer+0x198>
 8005ae2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005ae8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005aea:	029b      	lsls	r3, r3, #10
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005af2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	461a      	mov	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	601a      	str	r2, [r3, #0]
 8005afe:	e027      	b.n	8005b50 <USB_EPStartXfer+0x200>
 8005b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b02:	085b      	lsrs	r3, r3, #1
 8005b04:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b08:	f003 0301 	and.w	r3, r3, #1
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <USB_EPStartXfer+0x1c6>
 8005b10:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005b12:	3301      	adds	r3, #1
 8005b14:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005b16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005b18:	029b      	lsls	r3, r3, #10
 8005b1a:	b29b      	uxth	r3, r3
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	601a      	str	r2, [r3, #0]
 8005b22:	e015      	b.n	8005b50 <USB_EPStartXfer+0x200>
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	785b      	ldrb	r3, [r3, #1]
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d111      	bne.n	8005b50 <USB_EPStartXfer+0x200>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	461a      	mov	r2, r3
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	00db      	lsls	r3, r3, #3
 8005b3c:	4413      	add	r3, r2
 8005b3e:	3302      	adds	r3, #2
 8005b40:	005a      	lsls	r2, r3, #1
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4413      	add	r3, r2
 8005b46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b4e:	6013      	str	r3, [r2, #0]
        pmabuffer = ep->pmaaddr0;
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	88db      	ldrh	r3, [r3, #6]
 8005b54:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	6959      	ldr	r1, [r3, #20]
 8005b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f000 faa4 	bl	80060ae <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	785b      	ldrb	r3, [r3, #1]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d114      	bne.n	8005b98 <USB_EPStartXfer+0x248>
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	781b      	ldrb	r3, [r3, #0]
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	4413      	add	r3, r2
 8005b78:	881b      	ldrh	r3, [r3, #0]
 8005b7a:	b29a      	uxth	r2, r3
 8005b7c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005b80:	4013      	ands	r3, r2
 8005b82:	b299      	uxth	r1, r3
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	781b      	ldrb	r3, [r3, #0]
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	441a      	add	r2, r3
 8005b8e:	4b92      	ldr	r3, [pc, #584]	; (8005dd8 <USB_EPStartXfer+0x488>)
 8005b90:	430b      	orrs	r3, r1
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	8013      	strh	r3, [r2, #0]
 8005b96:	e017      	b.n	8005bc8 <USB_EPStartXfer+0x278>
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	785b      	ldrb	r3, [r3, #1]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d113      	bne.n	8005bc8 <USB_EPStartXfer+0x278>
 8005ba0:	687a      	ldr	r2, [r7, #4]
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	781b      	ldrb	r3, [r3, #0]
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	4413      	add	r3, r2
 8005baa:	881b      	ldrh	r3, [r3, #0]
 8005bac:	b29a      	uxth	r2, r3
 8005bae:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	b299      	uxth	r1, r3
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	781b      	ldrb	r3, [r3, #0]
 8005bbc:	009b      	lsls	r3, r3, #2
 8005bbe:	441a      	add	r2, r3
 8005bc0:	4b86      	ldr	r3, [pc, #536]	; (8005ddc <USB_EPStartXfer+0x48c>)
 8005bc2:	430b      	orrs	r3, r1
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	8013      	strh	r3, [r2, #0]
    }
    
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	781b      	ldrb	r3, [r3, #0]
 8005bce:	009b      	lsls	r3, r3, #2
 8005bd0:	4413      	add	r3, r2
 8005bd2:	881b      	ldrh	r3, [r3, #0]
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bde:	b29c      	uxth	r4, r3
 8005be0:	f084 0310 	eor.w	r3, r4, #16
 8005be4:	b29c      	uxth	r4, r3
 8005be6:	f084 0320 	eor.w	r3, r4, #32
 8005bea:	b29c      	uxth	r4, r3
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	781b      	ldrb	r3, [r3, #0]
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	441a      	add	r2, r3
 8005bf6:	4b7a      	ldr	r3, [pc, #488]	; (8005de0 <USB_EPStartXfer+0x490>)
 8005bf8:	4323      	orrs	r3, r4
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	8013      	strh	r3, [r2, #0]
 8005bfe:	e122      	b.n	8005e46 <USB_EPStartXfer+0x4f6>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	699a      	ldr	r2, [r3, #24]
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	691b      	ldr	r3, [r3, #16]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d909      	bls.n	8005c20 <USB_EPStartXfer+0x2d0>
    {
      len=ep->maxpacket;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len-=len; 
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	699a      	ldr	r2, [r3, #24]
 8005c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c18:	1ad2      	subs	r2, r2, r3
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	619a      	str	r2, [r3, #24]
 8005c1e:	e005      	b.n	8005c2c <USB_EPStartXfer+0x2dc>
    }
    else
    {
      len=ep->xfer_len;
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	699b      	ldr	r3, [r3, #24]
 8005c24:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len =0;
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	619a      	str	r2, [r3, #24]
    }
    
    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0) 
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	7a9b      	ldrb	r3, [r3, #10]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d13b      	bne.n	8005cac <USB_EPStartXfer+0x35c>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	781b      	ldrb	r3, [r3, #0]
 8005c42:	00db      	lsls	r3, r3, #3
 8005c44:	4413      	add	r3, r2
 8005c46:	3306      	adds	r3, #6
 8005c48:	005a      	lsls	r2, r3, #1
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c52:	613b      	str	r3, [r7, #16]
 8005c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c56:	2b3e      	cmp	r3, #62	; 0x3e
 8005c58:	d916      	bls.n	8005c88 <USB_EPStartXfer+0x338>
 8005c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c5c:	095b      	lsrs	r3, r3, #5
 8005c5e:	847b      	strh	r3, [r7, #34]	; 0x22
 8005c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c62:	f003 031f 	and.w	r3, r3, #31
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d102      	bne.n	8005c70 <USB_EPStartXfer+0x320>
 8005c6a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	847b      	strh	r3, [r7, #34]	; 0x22
 8005c70:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005c72:	029b      	lsls	r3, r3, #10
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	461a      	mov	r2, r3
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	601a      	str	r2, [r3, #0]
 8005c86:	e0c3      	b.n	8005e10 <USB_EPStartXfer+0x4c0>
 8005c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c8a:	085b      	lsrs	r3, r3, #1
 8005c8c:	847b      	strh	r3, [r7, #34]	; 0x22
 8005c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c90:	f003 0301 	and.w	r3, r3, #1
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d002      	beq.n	8005c9e <USB_EPStartXfer+0x34e>
 8005c98:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	847b      	strh	r3, [r7, #34]	; 0x22
 8005c9e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005ca0:	029b      	lsls	r3, r3, #10
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	601a      	str	r2, [r3, #0]
 8005caa:	e0b1      	b.n	8005e10 <USB_EPStartXfer+0x4c0>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	785b      	ldrb	r3, [r3, #1]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d13b      	bne.n	8005d2c <USB_EPStartXfer+0x3dc>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	781b      	ldrb	r3, [r3, #0]
 8005cc2:	00db      	lsls	r3, r3, #3
 8005cc4:	4413      	add	r3, r2
 8005cc6:	3302      	adds	r3, #2
 8005cc8:	005a      	lsls	r2, r3, #1
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4413      	add	r3, r2
 8005cce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005cd2:	61bb      	str	r3, [r7, #24]
 8005cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cd6:	2b3e      	cmp	r3, #62	; 0x3e
 8005cd8:	d916      	bls.n	8005d08 <USB_EPStartXfer+0x3b8>
 8005cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cdc:	095b      	lsrs	r3, r3, #5
 8005cde:	843b      	strh	r3, [r7, #32]
 8005ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ce2:	f003 031f 	and.w	r3, r3, #31
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d102      	bne.n	8005cf0 <USB_EPStartXfer+0x3a0>
 8005cea:	8c3b      	ldrh	r3, [r7, #32]
 8005cec:	3b01      	subs	r3, #1
 8005cee:	843b      	strh	r3, [r7, #32]
 8005cf0:	8c3b      	ldrh	r3, [r7, #32]
 8005cf2:	029b      	lsls	r3, r3, #10
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005cfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	461a      	mov	r2, r3
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	601a      	str	r2, [r3, #0]
 8005d06:	e027      	b.n	8005d58 <USB_EPStartXfer+0x408>
 8005d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d0a:	085b      	lsrs	r3, r3, #1
 8005d0c:	843b      	strh	r3, [r7, #32]
 8005d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d10:	f003 0301 	and.w	r3, r3, #1
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d002      	beq.n	8005d1e <USB_EPStartXfer+0x3ce>
 8005d18:	8c3b      	ldrh	r3, [r7, #32]
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	843b      	strh	r3, [r7, #32]
 8005d1e:	8c3b      	ldrh	r3, [r7, #32]
 8005d20:	029b      	lsls	r3, r3, #10
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	461a      	mov	r2, r3
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	601a      	str	r2, [r3, #0]
 8005d2a:	e015      	b.n	8005d58 <USB_EPStartXfer+0x408>
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	785b      	ldrb	r3, [r3, #1]
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d111      	bne.n	8005d58 <USB_EPStartXfer+0x408>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	00db      	lsls	r3, r3, #3
 8005d44:	4413      	add	r3, r2
 8005d46:	3302      	adds	r3, #2
 8005d48:	005a      	lsls	r2, r3, #1
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4413      	add	r3, r2
 8005d4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d52:	461a      	mov	r2, r3
 8005d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d56:	6013      	str	r3, [r2, #0]
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	785b      	ldrb	r3, [r3, #1]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d141      	bne.n	8005de4 <USB_EPStartXfer+0x494>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	461a      	mov	r2, r3
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	781b      	ldrb	r3, [r3, #0]
 8005d6e:	00db      	lsls	r3, r3, #3
 8005d70:	4413      	add	r3, r2
 8005d72:	3306      	adds	r3, #6
 8005d74:	005a      	lsls	r2, r3, #1
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4413      	add	r3, r2
 8005d7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d7e:	617b      	str	r3, [r7, #20]
 8005d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d82:	2b3e      	cmp	r3, #62	; 0x3e
 8005d84:	d916      	bls.n	8005db4 <USB_EPStartXfer+0x464>
 8005d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d88:	095b      	lsrs	r3, r3, #5
 8005d8a:	83fb      	strh	r3, [r7, #30]
 8005d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d8e:	f003 031f 	and.w	r3, r3, #31
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d102      	bne.n	8005d9c <USB_EPStartXfer+0x44c>
 8005d96:	8bfb      	ldrh	r3, [r7, #30]
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	83fb      	strh	r3, [r7, #30]
 8005d9c:	8bfb      	ldrh	r3, [r7, #30]
 8005d9e:	029b      	lsls	r3, r3, #10
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005da6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	461a      	mov	r2, r3
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	601a      	str	r2, [r3, #0]
 8005db2:	e02d      	b.n	8005e10 <USB_EPStartXfer+0x4c0>
 8005db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005db6:	085b      	lsrs	r3, r3, #1
 8005db8:	83fb      	strh	r3, [r7, #30]
 8005dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dbc:	f003 0301 	and.w	r3, r3, #1
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d002      	beq.n	8005dca <USB_EPStartXfer+0x47a>
 8005dc4:	8bfb      	ldrh	r3, [r7, #30]
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	83fb      	strh	r3, [r7, #30]
 8005dca:	8bfb      	ldrh	r3, [r7, #30]
 8005dcc:	029b      	lsls	r3, r3, #10
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	601a      	str	r2, [r3, #0]
 8005dd6:	e01b      	b.n	8005e10 <USB_EPStartXfer+0x4c0>
 8005dd8:	ffff80c0 	.word	0xffff80c0
 8005ddc:	ffffc080 	.word	0xffffc080
 8005de0:	ffff8080 	.word	0xffff8080
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	785b      	ldrb	r3, [r3, #1]
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d111      	bne.n	8005e10 <USB_EPStartXfer+0x4c0>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	461a      	mov	r2, r3
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	00db      	lsls	r3, r3, #3
 8005dfc:	4413      	add	r3, r2
 8005dfe:	3302      	adds	r3, #2
 8005e00:	005a      	lsls	r2, r3, #1
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4413      	add	r3, r2
 8005e06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e0e:	6013      	str	r3, [r2, #0]
    }
    
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	781b      	ldrb	r3, [r3, #0]
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	4413      	add	r3, r2
 8005e1a:	881b      	ldrh	r3, [r3, #0]
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e26:	b29c      	uxth	r4, r3
 8005e28:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005e2c:	b29c      	uxth	r4, r3
 8005e2e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005e32:	b29c      	uxth	r4, r3
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	441a      	add	r2, r3
 8005e3e:	4b04      	ldr	r3, [pc, #16]	; (8005e50 <USB_EPStartXfer+0x500>)
 8005e40:	4323      	orrs	r3, r4
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	8013      	strh	r3, [r2, #0]
  }
  
  return HAL_OK;
 8005e46:	2300      	movs	r3, #0
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3734      	adds	r7, #52	; 0x34
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd90      	pop	{r4, r7, pc}
 8005e50:	ffff8080 	.word	0xffff8080

08005e54 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 8005e54:	b490      	push	{r4, r7}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  if (ep->num == 0)
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d118      	bne.n	8005e98 <USB_EPSetStall+0x44>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 8005e66:	687a      	ldr	r2, [r7, #4]
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	4413      	add	r3, r2
 8005e70:	881b      	ldrh	r3, [r3, #0]
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	f64b 74bf 	movw	r4, #49087	; 0xbfbf
 8005e78:	401c      	ands	r4, r3
 8005e7a:	f484 5480 	eor.w	r4, r4, #4096	; 0x1000
 8005e7e:	f084 0410 	eor.w	r4, r4, #16
 8005e82:	b2a1      	uxth	r1, r4
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	781b      	ldrb	r3, [r3, #0]
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	441a      	add	r2, r3
 8005e8e:	4b20      	ldr	r3, [pc, #128]	; (8005f10 <USB_EPSetStall+0xbc>)
 8005e90:	430b      	orrs	r3, r1
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	8013      	strh	r3, [r2, #0]
 8005e96:	e034      	b.n	8005f02 <USB_EPSetStall+0xae>
  }
  else
  {
    if (ep->is_in)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	785b      	ldrb	r3, [r3, #1]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d018      	beq.n	8005ed2 <USB_EPSetStall+0x7e>
    {
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	4413      	add	r3, r2
 8005eaa:	881b      	ldrh	r3, [r3, #0]
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005eb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005eb6:	b29c      	uxth	r4, r3
 8005eb8:	f084 0310 	eor.w	r3, r4, #16
 8005ebc:	b29c      	uxth	r4, r3
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	781b      	ldrb	r3, [r3, #0]
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	441a      	add	r2, r3
 8005ec8:	4b11      	ldr	r3, [pc, #68]	; (8005f10 <USB_EPSetStall+0xbc>)
 8005eca:	4323      	orrs	r3, r4
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	8013      	strh	r3, [r2, #0]
 8005ed0:	e017      	b.n	8005f02 <USB_EPSetStall+0xae>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	4413      	add	r3, r2
 8005edc:	881b      	ldrh	r3, [r3, #0]
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ee4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ee8:	b29c      	uxth	r4, r3
 8005eea:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005eee:	b29c      	uxth	r4, r3
 8005ef0:	687a      	ldr	r2, [r7, #4]
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	009b      	lsls	r3, r3, #2
 8005ef8:	441a      	add	r2, r3
 8005efa:	4b05      	ldr	r3, [pc, #20]	; (8005f10 <USB_EPSetStall+0xbc>)
 8005efc:	4323      	orrs	r3, r4
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	8013      	strh	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005f02:	2300      	movs	r3, #0
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3708      	adds	r7, #8
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bc90      	pop	{r4, r7}
 8005f0c:	4770      	bx	lr
 8005f0e:	bf00      	nop
 8005f10:	ffff8080 	.word	0xffff8080

08005f14 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005f14:	b490      	push	{r4, r7}
 8005f16:	b082      	sub	sp, #8
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  if (ep->is_in)
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	785b      	ldrb	r3, [r3, #1]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d03a      	beq.n	8005f9c <USB_EPClearStall+0x88>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	4413      	add	r3, r2
 8005f30:	881b      	ldrh	r3, [r3, #0]
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d013      	beq.n	8005f64 <USB_EPClearStall+0x50>
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	781b      	ldrb	r3, [r3, #0]
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	881b      	ldrh	r3, [r3, #0]
 8005f48:	b29a      	uxth	r2, r3
 8005f4a:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005f4e:	4013      	ands	r3, r2
 8005f50:	b299      	uxth	r1, r3
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	441a      	add	r2, r3
 8005f5c:	4b2f      	ldr	r3, [pc, #188]	; (800601c <USB_EPClearStall+0x108>)
 8005f5e:	430b      	orrs	r3, r1
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	4413      	add	r3, r2
 8005f6e:	881b      	ldrh	r3, [r3, #0]
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f7a:	b29c      	uxth	r4, r3
 8005f7c:	f084 0310 	eor.w	r3, r4, #16
 8005f80:	b29c      	uxth	r4, r3
 8005f82:	f084 0320 	eor.w	r3, r4, #32
 8005f86:	b29c      	uxth	r4, r3
 8005f88:	687a      	ldr	r2, [r7, #4]
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	781b      	ldrb	r3, [r3, #0]
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	441a      	add	r2, r3
 8005f92:	4b23      	ldr	r3, [pc, #140]	; (8006020 <USB_EPClearStall+0x10c>)
 8005f94:	4323      	orrs	r3, r4
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	8013      	strh	r3, [r2, #0]
 8005f9a:	e039      	b.n	8006010 <USB_EPClearStall+0xfc>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	4413      	add	r3, r2
 8005fa6:	881b      	ldrh	r3, [r3, #0]
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d013      	beq.n	8005fda <USB_EPClearStall+0xc6>
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	781b      	ldrb	r3, [r3, #0]
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	4413      	add	r3, r2
 8005fbc:	881b      	ldrh	r3, [r3, #0]
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	b299      	uxth	r1, r3
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	781b      	ldrb	r3, [r3, #0]
 8005fce:	009b      	lsls	r3, r3, #2
 8005fd0:	441a      	add	r2, r3
 8005fd2:	4b14      	ldr	r3, [pc, #80]	; (8006024 <USB_EPClearStall+0x110>)
 8005fd4:	430b      	orrs	r3, r1
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	4413      	add	r3, r2
 8005fe4:	881b      	ldrh	r3, [r3, #0]
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005fec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ff0:	b29c      	uxth	r4, r3
 8005ff2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005ff6:	b29c      	uxth	r4, r3
 8005ff8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005ffc:	b29c      	uxth	r4, r3
 8005ffe:	687a      	ldr	r2, [r7, #4]
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	441a      	add	r2, r3
 8006008:	4b05      	ldr	r3, [pc, #20]	; (8006020 <USB_EPClearStall+0x10c>)
 800600a:	4323      	orrs	r3, r4
 800600c:	b29b      	uxth	r3, r3
 800600e:	8013      	strh	r3, [r2, #0]
  }
  return HAL_OK;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3708      	adds	r7, #8
 8006016:	46bd      	mov	sp, r7
 8006018:	bc90      	pop	{r4, r7}
 800601a:	4770      	bx	lr
 800601c:	ffff80c0 	.word	0xffff80c0
 8006020:	ffff8080 	.word	0xffff8080
 8006024:	ffffc080 	.word	0xffffc080

08006028 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_TypeDef *USBx, uint8_t address)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	460b      	mov	r3, r1
 8006032:	70fb      	strb	r3, [r7, #3]
  if(address == 0) 
 8006034:	78fb      	ldrb	r3, [r7, #3]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d103      	bne.n	8006042 <USB_SetDevAddress+0x1a>
  {
   /* set device address and enable function */
   USBx->DADDR = USB_DADDR_EF;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2280      	movs	r2, #128	; 0x80
 800603e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }
  
  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	bc80      	pop	{r7}
 800604c:	4770      	bx	lr

0800604e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_TypeDef *USBx)
{
 800604e:	b480      	push	{r7}
 8006050:	b083      	sub	sp, #12
 8006052:	af00      	add	r7, sp, #0
 8006054:	6078      	str	r0, [r7, #4]
  UNUSED(USBx);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	bc80      	pop	{r7}
 8006060:	4770      	bx	lr

08006062 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_TypeDef *USBx)
{
 8006062:	b480      	push	{r7}
 8006064:	b083      	sub	sp, #12
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
  UNUSED(USBx);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	bc80      	pop	{r7}
 8006074:	4770      	bx	lr

08006076 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_TypeDef *USBx)
{
 8006076:	b480      	push	{r7}
 8006078:	b085      	sub	sp, #20
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800607e:	2300      	movs	r3, #0
 8006080:	60fb      	str	r3, [r7, #12]
  
  tmpreg = USBx->ISTR;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006088:	b29b      	uxth	r3, r3
 800608a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800608c:	68fb      	ldr	r3, [r7, #12]
}
 800608e:	4618      	mov	r0, r3
 8006090:	3714      	adds	r7, #20
 8006092:	46bd      	mov	sp, r7
 8006094:	bc80      	pop	{r7}
 8006096:	4770      	bx	lr

08006098 <USB_EP0_OutStart>:
  * @param  USBx : Selected device
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80060a2:	2300      	movs	r3, #0
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	370c      	adds	r7, #12
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bc80      	pop	{r7}
 80060ac:	4770      	bx	lr

080060ae <USB_WritePMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80060ae:	b480      	push	{r7}
 80060b0:	b08b      	sub	sp, #44	; 0x2c
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	60f8      	str	r0, [r7, #12]
 80060b6:	60b9      	str	r1, [r7, #8]
 80060b8:	4611      	mov	r1, r2
 80060ba:	461a      	mov	r2, r3
 80060bc:	460b      	mov	r3, r1
 80060be:	80fb      	strh	r3, [r7, #6]
 80060c0:	4613      	mov	r3, r2
 80060c2:	80bb      	strh	r3, [r7, #4]
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 80060c4:	88bb      	ldrh	r3, [r7, #4]
 80060c6:	3301      	adds	r3, #1
 80060c8:	105b      	asrs	r3, r3, #1
 80060ca:	61fb      	str	r3, [r7, #28]
  uint32_t index = 0, temp1 = 0, temp2 = 0;
 80060cc:	2300      	movs	r3, #0
 80060ce:	627b      	str	r3, [r7, #36]	; 0x24
 80060d0:	2300      	movs	r3, #0
 80060d2:	61bb      	str	r3, [r7, #24]
 80060d4:	2300      	movs	r3, #0
 80060d6:	617b      	str	r3, [r7, #20]
  uint16_t *pdwVal = NULL;
 80060d8:	2300      	movs	r3, #0
 80060da:	623b      	str	r3, [r7, #32]
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 80060dc:	88fb      	ldrh	r3, [r7, #6]
 80060de:	005b      	lsls	r3, r3, #1
 80060e0:	461a      	mov	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	4413      	add	r3, r2
 80060e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060ea:	623b      	str	r3, [r7, #32]
  for (index = nbytes; index != 0; index--)
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	627b      	str	r3, [r7, #36]	; 0x24
 80060f0:	e01b      	b.n	800612a <USB_WritePMA+0x7c>
  {
    temp1 = (uint16_t) * pbUsrBuf;
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	781b      	ldrb	r3, [r3, #0]
 80060f6:	61bb      	str	r3, [r7, #24]
    pbUsrBuf++;
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	3301      	adds	r3, #1
 80060fc:	60bb      	str	r3, [r7, #8]
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	781b      	ldrb	r3, [r3, #0]
 8006102:	021b      	lsls	r3, r3, #8
 8006104:	461a      	mov	r2, r3
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	4313      	orrs	r3, r2
 800610a:	617b      	str	r3, [r7, #20]
    *pdwVal++ = temp2;
 800610c:	6a3b      	ldr	r3, [r7, #32]
 800610e:	1c9a      	adds	r2, r3, #2
 8006110:	623a      	str	r2, [r7, #32]
 8006112:	697a      	ldr	r2, [r7, #20]
 8006114:	b292      	uxth	r2, r2
 8006116:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006118:	6a3b      	ldr	r3, [r7, #32]
 800611a:	3302      	adds	r3, #2
 800611c:	623b      	str	r3, [r7, #32]
    pbUsrBuf++;
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	3301      	adds	r3, #1
 8006122:	60bb      	str	r3, [r7, #8]
  for (index = nbytes; index != 0; index--)
 8006124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006126:	3b01      	subs	r3, #1
 8006128:	627b      	str	r3, [r7, #36]	; 0x24
 800612a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612c:	2b00      	cmp	r3, #0
 800612e:	d1e0      	bne.n	80060f2 <USB_WritePMA+0x44>
  }
}
 8006130:	bf00      	nop
 8006132:	372c      	adds	r7, #44	; 0x2c
 8006134:	46bd      	mov	sp, r7
 8006136:	bc80      	pop	{r7}
 8006138:	4770      	bx	lr

0800613a <USB_ReadPMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800613a:	b480      	push	{r7}
 800613c:	b089      	sub	sp, #36	; 0x24
 800613e:	af00      	add	r7, sp, #0
 8006140:	60f8      	str	r0, [r7, #12]
 8006142:	60b9      	str	r1, [r7, #8]
 8006144:	4611      	mov	r1, r2
 8006146:	461a      	mov	r2, r3
 8006148:	460b      	mov	r3, r1
 800614a:	80fb      	strh	r3, [r7, #6]
 800614c:	4613      	mov	r3, r2
 800614e:	80bb      	strh	r3, [r7, #4]
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8006150:	88bb      	ldrh	r3, [r7, #4]
 8006152:	3301      	adds	r3, #1
 8006154:	105b      	asrs	r3, r3, #1
 8006156:	617b      	str	r3, [r7, #20]
  uint32_t index = 0;
 8006158:	2300      	movs	r3, #0
 800615a:	61fb      	str	r3, [r7, #28]
  uint32_t *pdwVal = NULL;
 800615c:	2300      	movs	r3, #0
 800615e:	61bb      	str	r3, [r7, #24]
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8006160:	88fb      	ldrh	r3, [r7, #6]
 8006162:	005b      	lsls	r3, r3, #1
 8006164:	461a      	mov	r2, r3
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	4413      	add	r3, r2
 800616a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800616e:	61bb      	str	r3, [r7, #24]
  for (index = nbytes; index != 0; index--)
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	61fb      	str	r3, [r7, #28]
 8006174:	e00e      	b.n	8006194 <USB_ReadPMA+0x5a>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	1d1a      	adds	r2, r3, #4
 800617a:	61ba      	str	r2, [r7, #24]
 800617c:	6819      	ldr	r1, [r3, #0]
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	1c5a      	adds	r2, r3, #1
 8006182:	60ba      	str	r2, [r7, #8]
 8006184:	b28a      	uxth	r2, r1
 8006186:	801a      	strh	r2, [r3, #0]
    pbUsrBuf++;
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	3301      	adds	r3, #1
 800618c:	60bb      	str	r3, [r7, #8]
  for (index = nbytes; index != 0; index--)
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	3b01      	subs	r3, #1
 8006192:	61fb      	str	r3, [r7, #28]
 8006194:	69fb      	ldr	r3, [r7, #28]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1ed      	bne.n	8006176 <USB_ReadPMA+0x3c>
  }
}
 800619a:	bf00      	nop
 800619c:	3724      	adds	r7, #36	; 0x24
 800619e:	46bd      	mov	sp, r7
 80061a0:	bc80      	pop	{r7}
 80061a2:	4770      	bx	lr

080061a4 <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b084      	sub	sp, #16
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	460b      	mov	r3, r1
 80061ae:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 80061b0:	2300      	movs	r3, #0
 80061b2:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	7c1b      	ldrb	r3, [r3, #16]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d10e      	bne.n	80061da <USBD_CDC_Init+0x36>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 80061bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061c0:	2202      	movs	r2, #2
 80061c2:	2181      	movs	r1, #129	; 0x81
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f001 fd40 	bl	8007c4a <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 80061ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061ce:	2202      	movs	r2, #2
 80061d0:	2101      	movs	r1, #1
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f001 fd39 	bl	8007c4a <USBD_LL_OpenEP>
 80061d8:	e00b      	b.n	80061f2 <USBD_CDC_Init+0x4e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 80061da:	2340      	movs	r3, #64	; 0x40
 80061dc:	2202      	movs	r2, #2
 80061de:	2181      	movs	r1, #129	; 0x81
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f001 fd32 	bl	8007c4a <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 80061e6:	2340      	movs	r3, #64	; 0x40
 80061e8:	2202      	movs	r2, #2
 80061ea:	2101      	movs	r1, #1
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f001 fd2c 	bl	8007c4a <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 80061f2:	2308      	movs	r3, #8
 80061f4:	2203      	movs	r2, #3
 80061f6:	2182      	movs	r1, #130	; 0x82
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f001 fd26 	bl	8007c4a <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 80061fe:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006202:	f001 fe43 	bl	8007e8c <USBD_static_malloc>
 8006206:	4602      	mov	r2, r0
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006214:	2b00      	cmp	r3, #0
 8006216:	d102      	bne.n	800621e <USBD_CDC_Init+0x7a>
  {
    ret = 1; 
 8006218:	2301      	movs	r3, #1
 800621a:	73fb      	strb	r3, [r7, #15]
 800621c:	e026      	b.n	800626c <USBD_CDC_Init+0xc8>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006224:	60bb      	str	r3, [r7, #8]
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	2200      	movs	r2, #0
 8006234:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState =0;
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	2200      	movs	r2, #0
 800623c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	7c1b      	ldrb	r3, [r3, #16]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d109      	bne.n	800625c <USBD_CDC_Init+0xb8>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800624e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006252:	2101      	movs	r1, #1
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f001 fde2 	bl	8007e1e <USBD_LL_PrepareReceive>
 800625a:	e007      	b.n	800626c <USBD_CDC_Init+0xc8>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006262:	2340      	movs	r3, #64	; 0x40
 8006264:	2101      	movs	r1, #1
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f001 fdd9 	bl	8007e1e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    
    
  }
  return ret;
 800626c:	7bfb      	ldrb	r3, [r7, #15]
}
 800626e:	4618      	mov	r0, r3
 8006270:	3710      	adds	r7, #16
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}

08006276 <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8006276:	b580      	push	{r7, lr}
 8006278:	b084      	sub	sp, #16
 800627a:	af00      	add	r7, sp, #0
 800627c:	6078      	str	r0, [r7, #4]
 800627e:	460b      	mov	r3, r1
 8006280:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 8006282:	2300      	movs	r3, #0
 8006284:	73fb      	strb	r3, [r7, #15]
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8006286:	2181      	movs	r1, #129	; 0x81
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f001 fd04 	bl	8007c96 <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 800628e:	2101      	movs	r1, #1
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f001 fd00 	bl	8007c96 <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8006296:	2182      	movs	r1, #130	; 0x82
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f001 fcfc 	bl	8007c96 <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d00e      	beq.n	80062c6 <USBD_CDC_DeInit+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80062b8:	4618      	mov	r0, r3
 80062ba:	f001 fdf3 	bl	8007ea4 <USBD_static_free>
    pdev->pClassData = NULL;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  }
  
  return ret;
 80062c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3710      	adds	r7, #16
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80062e0:	60fb      	str	r3, [r7, #12]
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d03a      	beq.n	8006364 <USBD_CDC_Setup+0x94>
 80062ee:	2b20      	cmp	r3, #32
 80062f0:	d000      	beq.n	80062f4 <USBD_CDC_Setup+0x24>
    case USB_REQ_SET_INTERFACE :
      break;
    }
 
  default: 
    break;
 80062f2:	e043      	b.n	800637c <USBD_CDC_Setup+0xac>
    if (req->wLength)
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	88db      	ldrh	r3, [r3, #6]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d029      	beq.n	8006350 <USBD_CDC_Setup+0x80>
      if (req->bmRequest & 0x80)
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	781b      	ldrb	r3, [r3, #0]
 8006300:	b25b      	sxtb	r3, r3
 8006302:	2b00      	cmp	r3, #0
 8006304:	da11      	bge.n	800632a <USBD_CDC_Setup+0x5a>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	683a      	ldr	r2, [r7, #0]
 8006310:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8006312:	68f9      	ldr	r1, [r7, #12]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006314:	683a      	ldr	r2, [r7, #0]
 8006316:	88d2      	ldrh	r2, [r2, #6]
 8006318:	4798      	blx	r3
                            (uint8_t *)hcdc->data,
 800631a:	68f9      	ldr	r1, [r7, #12]
          USBD_CtlSendData (pdev, 
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	88db      	ldrh	r3, [r3, #6]
 8006320:	461a      	mov	r2, r3
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f001 f80e 	bl	8007344 <USBD_CtlSendData>
    break;
 8006328:	e029      	b.n	800637e <USBD_CDC_Setup+0xae>
        hcdc->CmdOpCode = req->bRequest;
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	785a      	ldrb	r2, [r3, #1]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	88db      	ldrh	r3, [r3, #6]
 8006338:	b2da      	uxtb	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
                           (uint8_t *)hcdc->data,
 8006340:	68f9      	ldr	r1, [r7, #12]
        USBD_CtlPrepareRx (pdev, 
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	88db      	ldrh	r3, [r3, #6]
 8006346:	461a      	mov	r2, r3
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f001 f829 	bl	80073a0 <USBD_CtlPrepareRx>
    break;
 800634e:	e016      	b.n	800637e <USBD_CDC_Setup+0xae>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	683a      	ldr	r2, [r7, #0]
 800635a:	7850      	ldrb	r0, [r2, #1]
 800635c:	2200      	movs	r2, #0
 800635e:	6839      	ldr	r1, [r7, #0]
 8006360:	4798      	blx	r3
    break;
 8006362:	e00c      	b.n	800637e <USBD_CDC_Setup+0xae>
    switch (req->bRequest)
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	785b      	ldrb	r3, [r3, #1]
 8006368:	2b0a      	cmp	r3, #10
 800636a:	d001      	beq.n	8006370 <USBD_CDC_Setup+0xa0>
 800636c:	2b0b      	cmp	r3, #11
      break;
 800636e:	e005      	b.n	800637c <USBD_CDC_Setup+0xac>
      USBD_CtlSendData (pdev,
 8006370:	2201      	movs	r2, #1
 8006372:	4905      	ldr	r1, [pc, #20]	; (8006388 <USBD_CDC_Setup+0xb8>)
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f000 ffe5 	bl	8007344 <USBD_CtlSendData>
      break;
 800637a:	bf00      	nop
    break;
 800637c:	bf00      	nop
  }
  return USBD_OK;
 800637e:	2300      	movs	r3, #0
}
 8006380:	4618      	mov	r0, r3
 8006382:	3710      	adds	r7, #16
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}
 8006388:	20000b50 	.word	0x20000b50

0800638c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800638c:	b480      	push	{r7}
 800638e:	b085      	sub	sp, #20
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	460b      	mov	r3, r1
 8006396:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800639e:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d005      	beq.n	80063b6 <USBD_CDC_DataIn+0x2a>
  {
    
    hcdc->TxState = 0;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2200      	movs	r2, #0
 80063ae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    return USBD_OK;
 80063b2:	2300      	movs	r3, #0
 80063b4:	e000      	b.n	80063b8 <USBD_CDC_DataIn+0x2c>
  }
  else
  {
    return USBD_FAIL;
 80063b6:	2302      	movs	r3, #2
  }
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3714      	adds	r7, #20
 80063bc:	46bd      	mov	sp, r7
 80063be:	bc80      	pop	{r7}
 80063c0:	4770      	bx	lr

080063c2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 80063c2:	b580      	push	{r7, lr}
 80063c4:	b084      	sub	sp, #16
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
 80063ca:	460b      	mov	r3, r1
 80063cc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80063d4:	60fb      	str	r3, [r7, #12]
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80063d6:	78fb      	ldrb	r3, [r7, #3]
 80063d8:	4619      	mov	r1, r3
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f001 fd42 	bl	8007e64 <USBD_LL_GetRxDataSize>
 80063e0:	4602      	mov	r2, r0
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00d      	beq.n	800640e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80063f8:	68db      	ldr	r3, [r3, #12]
 80063fa:	68fa      	ldr	r2, [r7, #12]
 80063fc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006400:	68fa      	ldr	r2, [r7, #12]
 8006402:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006406:	4611      	mov	r1, r2
 8006408:	4798      	blx	r3

    return USBD_OK;
 800640a:	2300      	movs	r3, #0
 800640c:	e000      	b.n	8006410 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800640e:	2302      	movs	r3, #2
  }
}
 8006410:	4618      	mov	r0, r3
 8006412:	3710      	adds	r7, #16
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}

08006418 <USBD_CDC_EP0_RxReady>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006426:	60fb      	str	r3, [r7, #12]
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800642e:	2b00      	cmp	r3, #0
 8006430:	d015      	beq.n	800645e <USBD_CDC_EP0_RxReady+0x46>
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006438:	2bff      	cmp	r3, #255	; 0xff
 800643a:	d010      	beq.n	800645e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800644a:	68f9      	ldr	r1, [r7, #12]
                                                      hcdc->CmdLength);
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006452:	b292      	uxth	r2, r2
 8006454:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFF; 
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	22ff      	movs	r2, #255	; 0xff
 800645a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
      
  }
  return USBD_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	3710      	adds	r7, #16
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2243      	movs	r2, #67	; 0x43
 8006474:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8006476:	4b03      	ldr	r3, [pc, #12]	; (8006484 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006478:	4618      	mov	r0, r3
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	bc80      	pop	{r7}
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	200000b4 	.word	0x200000b4

08006488 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2243      	movs	r2, #67	; 0x43
 8006494:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8006496:	4b03      	ldr	r3, [pc, #12]	; (80064a4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006498:	4618      	mov	r0, r3
 800649a:	370c      	adds	r7, #12
 800649c:	46bd      	mov	sp, r7
 800649e:	bc80      	pop	{r7}
 80064a0:	4770      	bx	lr
 80064a2:	bf00      	nop
 80064a4:	20000070 	.word	0x20000070

080064a8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b083      	sub	sp, #12
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2243      	movs	r2, #67	; 0x43
 80064b4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80064b6:	4b03      	ldr	r3, [pc, #12]	; (80064c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	bc80      	pop	{r7}
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	200000f8 	.word	0x200000f8

080064c8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	220a      	movs	r2, #10
 80064d4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80064d6:	4b03      	ldr	r3, [pc, #12]	; (80064e4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80064d8:	4618      	mov	r0, r3
 80064da:	370c      	adds	r7, #12
 80064dc:	46bd      	mov	sp, r7
 80064de:	bc80      	pop	{r7}
 80064e0:	4770      	bx	lr
 80064e2:	bf00      	nop
 80064e4:	2000002c 	.word	0x2000002c

080064e8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b085      	sub	sp, #20
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80064f2:	2302      	movs	r3, #2
 80064f4:	73fb      	strb	r3, [r7, #15]
  
  if(fops != NULL)
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d005      	beq.n	8006508 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	683a      	ldr	r2, [r7, #0]
 8006500:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    ret = USBD_OK;    
 8006504:	2300      	movs	r3, #0
 8006506:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8006508:	7bfb      	ldrb	r3, [r7, #15]
}
 800650a:	4618      	mov	r0, r3
 800650c:	3714      	adds	r7, #20
 800650e:	46bd      	mov	sp, r7
 8006510:	bc80      	pop	{r7}
 8006512:	4770      	bx	lr

08006514 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 8006514:	b480      	push	{r7}
 8006516:	b087      	sub	sp, #28
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	4613      	mov	r3, r2
 8006520:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006528:	617b      	str	r3, [r7, #20]
  
  hcdc->TxBuffer = pbuff;
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	68ba      	ldr	r2, [r7, #8]
 800652e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 8006532:	88fa      	ldrh	r2, [r7, #6]
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
 800653a:	2300      	movs	r3, #0
}
 800653c:	4618      	mov	r0, r3
 800653e:	371c      	adds	r7, #28
 8006540:	46bd      	mov	sp, r7
 8006542:	bc80      	pop	{r7}
 8006544:	4770      	bx	lr

08006546 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 8006546:	b480      	push	{r7}
 8006548:	b085      	sub	sp, #20
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]
 800654e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006556:	60fb      	str	r3, [r7, #12]
  
  hcdc->RxBuffer = pbuff;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	683a      	ldr	r2, [r7, #0]
 800655c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  
  return USBD_OK;
 8006560:	2300      	movs	r3, #0
}
 8006562:	4618      	mov	r0, r3
 8006564:	3714      	adds	r7, #20
 8006566:	46bd      	mov	sp, r7
 8006568:	bc80      	pop	{r7}
 800656a:	4770      	bx	lr

0800656c <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 800656c:	b580      	push	{r7, lr}
 800656e:	b084      	sub	sp, #16
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800657a:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006582:	2b00      	cmp	r3, #0
 8006584:	d017      	beq.n	80065b6 <USBD_CDC_TransmitPacket+0x4a>
  {
    if(hcdc->TxState == 0)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800658c:	2b00      	cmp	r3, #0
 800658e:	d110      	bne.n	80065b2 <USBD_CDC_TransmitPacket+0x46>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2201      	movs	r2, #1
 8006594:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev,
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	2181      	movs	r1, #129	; 0x81
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f001 fc15 	bl	8007dd8 <USBD_LL_Transmit>
      
      return USBD_OK;
 80065ae:	2300      	movs	r3, #0
 80065b0:	e002      	b.n	80065b8 <USBD_CDC_TransmitPacket+0x4c>
    }
    else
    {
      return USBD_BUSY;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e000      	b.n	80065b8 <USBD_CDC_TransmitPacket+0x4c>
    }
  }
  else
  {
    return USBD_FAIL;
 80065b6:	2302      	movs	r3, #2
  }
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3710      	adds	r7, #16
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b084      	sub	sp, #16
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80065ce:	60fb      	str	r3, [r7, #12]
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d017      	beq.n	800660a <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	7c1b      	ldrb	r3, [r3, #16]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d109      	bne.n	80065f6 <USBD_CDC_ReceivePacket+0x36>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80065e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065ec:	2101      	movs	r1, #1
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f001 fc15 	bl	8007e1e <USBD_LL_PrepareReceive>
 80065f4:	e007      	b.n	8006606 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80065fc:	2340      	movs	r3, #64	; 0x40
 80065fe:	2101      	movs	r1, #1
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f001 fc0c 	bl	8007e1e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006606:	2300      	movs	r3, #0
 8006608:	e000      	b.n	800660c <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800660a:	2302      	movs	r3, #2
  }
}
 800660c:	4618      	mov	r0, r3
 800660e:	3710      	adds	r7, #16
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b084      	sub	sp, #16
 8006618:	af00      	add	r7, sp, #0
 800661a:	60f8      	str	r0, [r7, #12]
 800661c:	60b9      	str	r1, [r7, #8]
 800661e:	4613      	mov	r3, r2
 8006620:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d101      	bne.n	800662c <USBD_Init+0x18>
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8006628:	2302      	movs	r3, #2
 800662a:	e01a      	b.n	8006662 <USBD_Init+0x4e>
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006632:	2b00      	cmp	r3, #0
 8006634:	d003      	beq.n	800663e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2200      	movs	r2, #0
 800663a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d003      	beq.n	800664c <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	68ba      	ldr	r2, [r7, #8]
 8006648:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2201      	movs	r2, #1
 8006650:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->id = id;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	79fa      	ldrb	r2, [r7, #7]
 8006658:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800665a:	68f8      	ldr	r0, [r7, #12]
 800665c:	f001 fa80 	bl	8007b60 <USBD_LL_Init>
  
  return USBD_OK; 
 8006660:	2300      	movs	r3, #0
}
 8006662:	4618      	mov	r0, r3
 8006664:	3710      	adds	r7, #16
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}

0800666a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800666a:	b480      	push	{r7}
 800666c:	b085      	sub	sp, #20
 800666e:	af00      	add	r7, sp, #0
 8006670:	6078      	str	r0, [r7, #4]
 8006672:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 8006674:	2300      	movs	r3, #0
 8006676:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d006      	beq.n	800668c <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	683a      	ldr	r2, [r7, #0]
 8006682:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    status = USBD_OK;
 8006686:	2300      	movs	r3, #0
 8006688:	73fb      	strb	r3, [r7, #15]
 800668a:	e001      	b.n	8006690 <USBD_RegisterClass+0x26>
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 800668c:	2302      	movs	r3, #2
 800668e:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8006690:	7bfb      	ldrb	r3, [r7, #15]
}
 8006692:	4618      	mov	r0, r3
 8006694:	3714      	adds	r7, #20
 8006696:	46bd      	mov	sp, r7
 8006698:	bc80      	pop	{r7}
 800669a:	4770      	bx	lr

0800669c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b082      	sub	sp, #8
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f001 fab5 	bl	8007c14 <USBD_LL_Start>
  
  return USBD_OK;  
 80066aa:	2300      	movs	r3, #0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3708      	adds	r7, #8
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	370c      	adds	r7, #12
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bc80      	pop	{r7}
 80066c6:	4770      	bx	lr

080066c8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	460b      	mov	r3, r1
 80066d2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80066d4:	2302      	movs	r3, #2
 80066d6:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d00c      	beq.n	80066fc <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	78fa      	ldrb	r2, [r7, #3]
 80066ec:	4611      	mov	r1, r2
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	4798      	blx	r3
 80066f2:	4603      	mov	r3, r0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d101      	bne.n	80066fc <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80066f8:	2300      	movs	r3, #0
 80066fa:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 80066fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3710      	adds	r7, #16
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006706:	b580      	push	{r7, lr}
 8006708:	b082      	sub	sp, #8
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
 800670e:	460b      	mov	r3, r1
 8006710:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	78fa      	ldrb	r2, [r7, #3]
 800671c:	4611      	mov	r1, r2
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	4798      	blx	r3
  return USBD_OK;
 8006722:	2300      	movs	r3, #0
}
 8006724:	4618      	mov	r0, r3
 8006726:	3708      	adds	r7, #8
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b082      	sub	sp, #8
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800673c:	6839      	ldr	r1, [r7, #0]
 800673e:	4618      	mov	r0, r3
 8006740:	f000 fd59 	bl	80071f6 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 8006752:	461a      	mov	r2, r3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8006760:	f003 031f 	and.w	r3, r3, #31
 8006764:	2b01      	cmp	r3, #1
 8006766:	d00b      	beq.n	8006780 <USBD_LL_SetupStage+0x54>
 8006768:	2b02      	cmp	r3, #2
 800676a:	d011      	beq.n	8006790 <USBD_LL_SetupStage+0x64>
 800676c:	2b00      	cmp	r3, #0
 800676e:	d117      	bne.n	80067a0 <USBD_LL_SetupStage+0x74>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006776:	4619      	mov	r1, r3
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f000 f987 	bl	8006a8c <USBD_StdDevReq>
    break;
 800677e:	e01a      	b.n	80067b6 <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006786:	4619      	mov	r1, r3
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f000 f9cf 	bl	8006b2c <USBD_StdItfReq>
    break;
 800678e:	e012      	b.n	80067b6 <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006796:	4619      	mov	r1, r3
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 f9fa 	bl	8006b92 <USBD_StdEPReq>
    break;
 800679e:	e00a      	b.n	80067b6 <USBD_LL_SetupStage+0x8a>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80067a6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	4619      	mov	r1, r3
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f001 fa90 	bl	8007cd4 <USBD_LL_StallEP>
    break;
 80067b4:	bf00      	nop
  }  
  return USBD_OK;  
 80067b6:	2300      	movs	r3, #0
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3708      	adds	r7, #8
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b086      	sub	sp, #24
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	460b      	mov	r3, r1
 80067ca:	607a      	str	r2, [r7, #4]
 80067cc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 80067ce:	7afb      	ldrb	r3, [r7, #11]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d138      	bne.n	8006846 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f503 7382 	add.w	r3, r3, #260	; 0x104
 80067da:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 80067e2:	2b03      	cmp	r3, #3
 80067e4:	d142      	bne.n	800686c <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	689a      	ldr	r2, [r3, #8]
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	68db      	ldr	r3, [r3, #12]
 80067ee:	429a      	cmp	r2, r3
 80067f0:	d914      	bls.n	800681c <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	689a      	ldr	r2, [r3, #8]
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	1ad2      	subs	r2, r2, r3
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	68da      	ldr	r2, [r3, #12]
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	4293      	cmp	r3, r2
 800680a:	bf28      	it	cs
 800680c:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 800680e:	b29b      	uxth	r3, r3
 8006810:	461a      	mov	r2, r3
 8006812:	6879      	ldr	r1, [r7, #4]
 8006814:	68f8      	ldr	r0, [r7, #12]
 8006816:	f000 fde1 	bl	80073dc <USBD_CtlContinueRx>
 800681a:	e027      	b.n	800686c <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006822:	691b      	ldr	r3, [r3, #16]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d00a      	beq.n	800683e <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800682e:	2b03      	cmp	r3, #3
 8006830:	d105      	bne.n	800683e <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006838:	691b      	ldr	r3, [r3, #16]
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800683e:	68f8      	ldr	r0, [r7, #12]
 8006840:	f000 fdde 	bl	8007400 <USBD_CtlSendStatus>
 8006844:	e012      	b.n	800686c <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00c      	beq.n	800686c <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 8006858:	2b03      	cmp	r3, #3
 800685a:	d107      	bne.n	800686c <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006862:	699b      	ldr	r3, [r3, #24]
 8006864:	7afa      	ldrb	r2, [r7, #11]
 8006866:	4611      	mov	r1, r2
 8006868:	68f8      	ldr	r0, [r7, #12]
 800686a:	4798      	blx	r3
  }  
  return USBD_OK;
 800686c:	2300      	movs	r3, #0
}
 800686e:	4618      	mov	r0, r3
 8006870:	3718      	adds	r7, #24
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}

08006876 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8006876:	b580      	push	{r7, lr}
 8006878:	b086      	sub	sp, #24
 800687a:	af00      	add	r7, sp, #0
 800687c:	60f8      	str	r0, [r7, #12]
 800687e:	460b      	mov	r3, r1
 8006880:	607a      	str	r2, [r7, #4]
 8006882:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8006884:	7afb      	ldrb	r3, [r7, #11]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d16c      	bne.n	8006964 <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	3314      	adds	r3, #20
 800688e:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8006896:	2b02      	cmp	r3, #2
 8006898:	d157      	bne.n	800694a <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	689a      	ldr	r2, [r3, #8]
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	68db      	ldr	r3, [r3, #12]
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d915      	bls.n	80068d2 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	689a      	ldr	r2, [r3, #8]
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	1ad2      	subs	r2, r2, r3
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	461a      	mov	r2, r3
 80068bc:	6879      	ldr	r1, [r7, #4]
 80068be:	68f8      	ldr	r0, [r7, #12]
 80068c0:	f000 fd5c 	bl	800737c <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80068c4:	2300      	movs	r3, #0
 80068c6:	2200      	movs	r2, #0
 80068c8:	2100      	movs	r1, #0
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f001 faa7 	bl	8007e1e <USBD_LL_PrepareReceive>
 80068d0:	e03b      	b.n	800694a <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	697a      	ldr	r2, [r7, #20]
 80068d8:	68d2      	ldr	r2, [r2, #12]
 80068da:	fbb3 f1f2 	udiv	r1, r3, r2
 80068de:	fb02 f201 	mul.w	r2, r2, r1
 80068e2:	1a9b      	subs	r3, r3, r2
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d11c      	bne.n	8006922 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d316      	bcc.n	8006922 <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	685a      	ldr	r2, [r3, #4]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 80068fe:	429a      	cmp	r2, r3
 8006900:	d20f      	bcs.n	8006922 <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8006902:	2200      	movs	r2, #0
 8006904:	2100      	movs	r1, #0
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f000 fd38 	bl	800737c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2200      	movs	r2, #0
 8006910:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8006914:	2300      	movs	r3, #0
 8006916:	2200      	movs	r2, #0
 8006918:	2100      	movs	r1, #0
 800691a:	68f8      	ldr	r0, [r7, #12]
 800691c:	f001 fa7f 	bl	8007e1e <USBD_LL_PrepareReceive>
 8006920:	e013      	b.n	800694a <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d00a      	beq.n	8006944 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8006934:	2b03      	cmp	r3, #3
 8006936:	d105      	bne.n	8006944 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	68f8      	ldr	r0, [r7, #12]
 8006942:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8006944:	68f8      	ldr	r0, [r7, #12]
 8006946:	f000 fd6e 	bl	8007426 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006950:	2b01      	cmp	r3, #1
 8006952:	d11a      	bne.n	800698a <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 8006954:	68f8      	ldr	r0, [r7, #12]
 8006956:	f7ff fead 	bl	80066b4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2200      	movs	r2, #0
 800695e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8006962:	e012      	b.n	800698a <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800696a:	695b      	ldr	r3, [r3, #20]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d00c      	beq.n	800698a <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 8006976:	2b03      	cmp	r3, #3
 8006978:	d107      	bne.n	800698a <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006980:	695b      	ldr	r3, [r3, #20]
 8006982:	7afa      	ldrb	r2, [r7, #11]
 8006984:	4611      	mov	r1, r2
 8006986:	68f8      	ldr	r0, [r7, #12]
 8006988:	4798      	blx	r3
  }  
  return USBD_OK;
 800698a:	2300      	movs	r3, #0
}
 800698c:	4618      	mov	r0, r3
 800698e:	3718      	adds	r7, #24
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}

08006994 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 800699c:	2340      	movs	r3, #64	; 0x40
 800699e:	2200      	movs	r2, #0
 80069a0:	2100      	movs	r1, #0
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f001 f951 	bl	8007c4a <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2240      	movs	r2, #64	; 0x40
 80069ac:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 80069b0:	2340      	movs	r3, #64	; 0x40
 80069b2:	2200      	movs	r2, #0
 80069b4:	2180      	movs	r1, #128	; 0x80
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f001 f947 	bl	8007c4a <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2240      	movs	r2, #64	; 0x40
 80069c0:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2201      	movs	r2, #1
 80069c6:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d009      	beq.n	80069e8 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	6852      	ldr	r2, [r2, #4]
 80069e0:	b2d2      	uxtb	r2, r2
 80069e2:	4611      	mov	r1, r2
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	4798      	blx	r3
 
  
  return USBD_OK;
 80069e8:	2300      	movs	r3, #0
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3708      	adds	r7, #8
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 80069f2:	b480      	push	{r7}
 80069f4:	b083      	sub	sp, #12
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
 80069fa:	460b      	mov	r3, r1
 80069fc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	78fa      	ldrb	r2, [r7, #3]
 8006a02:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	370c      	adds	r7, #12
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bc80      	pop	{r7}
 8006a0e:	4770      	bx	lr

08006a10 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b083      	sub	sp, #12
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2204      	movs	r2, #4
 8006a28:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	370c      	adds	r7, #12
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bc80      	pop	{r7}
 8006a36:	4770      	bx	lr

08006a38 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	370c      	adds	r7, #12
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bc80      	pop	{r7}
 8006a56:	4770      	bx	lr

08006a58 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b082      	sub	sp, #8
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8006a66:	2b03      	cmp	r3, #3
 8006a68:	d10b      	bne.n	8006a82 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006a70:	69db      	ldr	r3, [r3, #28]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d005      	beq.n	8006a82 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006a7c:	69db      	ldr	r3, [r3, #28]
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	4798      	blx	r3
    }
  }
  return USBD_OK;
 8006a82:	2300      	movs	r3, #0
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	3708      	adds	r7, #8
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}

08006a8c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b084      	sub	sp, #16
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 8006a96:	2300      	movs	r3, #0
 8006a98:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	785b      	ldrb	r3, [r3, #1]
 8006a9e:	2b09      	cmp	r3, #9
 8006aa0:	d839      	bhi.n	8006b16 <USBD_StdDevReq+0x8a>
 8006aa2:	a201      	add	r2, pc, #4	; (adr r2, 8006aa8 <USBD_StdDevReq+0x1c>)
 8006aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aa8:	08006af9 	.word	0x08006af9
 8006aac:	08006b0d 	.word	0x08006b0d
 8006ab0:	08006b17 	.word	0x08006b17
 8006ab4:	08006b03 	.word	0x08006b03
 8006ab8:	08006b17 	.word	0x08006b17
 8006abc:	08006adb 	.word	0x08006adb
 8006ac0:	08006ad1 	.word	0x08006ad1
 8006ac4:	08006b17 	.word	0x08006b17
 8006ac8:	08006aef 	.word	0x08006aef
 8006acc:	08006ae5 	.word	0x08006ae5
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 8006ad0:	6839      	ldr	r1, [r7, #0]
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 f936 	bl	8006d44 <USBD_GetDescriptor>
    break;
 8006ad8:	e022      	b.n	8006b20 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 8006ada:	6839      	ldr	r1, [r7, #0]
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f000 fa25 	bl	8006f2c <USBD_SetAddress>
    break;
 8006ae2:	e01d      	b.n	8006b20 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 8006ae4:	6839      	ldr	r1, [r7, #0]
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 fa5e 	bl	8006fa8 <USBD_SetConfig>
    break;
 8006aec:	e018      	b.n	8006b20 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 8006aee:	6839      	ldr	r1, [r7, #0]
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 fae1 	bl	80070b8 <USBD_GetConfig>
    break;
 8006af6:	e013      	b.n	8006b20 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 8006af8:	6839      	ldr	r1, [r7, #0]
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 fb0e 	bl	800711c <USBD_GetStatus>
    break;
 8006b00:	e00e      	b.n	8006b20 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 8006b02:	6839      	ldr	r1, [r7, #0]
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 fb33 	bl	8007170 <USBD_SetFeature>
    break;
 8006b0a:	e009      	b.n	8006b20 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8006b0c:	6839      	ldr	r1, [r7, #0]
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 fb49 	bl	80071a6 <USBD_ClrFeature>
    break;
 8006b14:	e004      	b.n	8006b20 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 8006b16:	6839      	ldr	r1, [r7, #0]
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 fba8 	bl	800726e <USBD_CtlError>
    break;
 8006b1e:	bf00      	nop
  }
  
  return ret;
 8006b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}
 8006b2a:	bf00      	nop

08006b2c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b084      	sub	sp, #16
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 8006b36:	2300      	movs	r3, #0
 8006b38:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8006b40:	2b03      	cmp	r3, #3
 8006b42:	d11b      	bne.n	8006b7c <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	889b      	ldrh	r3, [r3, #4]
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d811      	bhi.n	8006b72 <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	6839      	ldr	r1, [r7, #0]
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	88db      	ldrh	r3, [r3, #6]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d110      	bne.n	8006b86 <USBD_StdItfReq+0x5a>
 8006b64:	7bfb      	ldrb	r3, [r7, #15]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d10d      	bne.n	8006b86 <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 fc48 	bl	8007400 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8006b70:	e009      	b.n	8006b86 <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 8006b72:	6839      	ldr	r1, [r7, #0]
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f000 fb7a 	bl	800726e <USBD_CtlError>
    break;
 8006b7a:	e004      	b.n	8006b86 <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 8006b7c:	6839      	ldr	r1, [r7, #0]
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 fb75 	bl	800726e <USBD_CtlError>
    break;
 8006b84:	e000      	b.n	8006b88 <USBD_StdItfReq+0x5c>
    break;
 8006b86:	bf00      	nop
  }
  return USBD_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3710      	adds	r7, #16
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}

08006b92 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8006b92:	b580      	push	{r7, lr}
 8006b94:	b084      	sub	sp, #16
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
 8006b9a:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	889b      	ldrh	r3, [r3, #4]
 8006ba4:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	781b      	ldrb	r3, [r3, #0]
 8006baa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006bae:	2b20      	cmp	r3, #32
 8006bb0:	d108      	bne.n	8006bc4 <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	6839      	ldr	r1, [r7, #0]
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	4798      	blx	r3
    
    return USBD_OK;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	e0ba      	b.n	8006d3a <USBD_StdEPReq+0x1a8>
  }
  
  switch (req->bRequest) 
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	785b      	ldrb	r3, [r3, #1]
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d039      	beq.n	8006c40 <USBD_StdEPReq+0xae>
 8006bcc:	2b03      	cmp	r3, #3
 8006bce:	d002      	beq.n	8006bd6 <USBD_StdEPReq+0x44>
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d06b      	beq.n	8006cac <USBD_StdEPReq+0x11a>
      break;
    }
    break;
    
  default:
    break;
 8006bd4:	e0b0      	b.n	8006d38 <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d002      	beq.n	8006be6 <USBD_StdEPReq+0x54>
 8006be0:	2b03      	cmp	r3, #3
 8006be2:	d00c      	beq.n	8006bfe <USBD_StdEPReq+0x6c>
 8006be4:	e025      	b.n	8006c32 <USBD_StdEPReq+0xa0>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8006be6:	7bbb      	ldrb	r3, [r7, #14]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d027      	beq.n	8006c3c <USBD_StdEPReq+0xaa>
 8006bec:	7bbb      	ldrb	r3, [r7, #14]
 8006bee:	2b80      	cmp	r3, #128	; 0x80
 8006bf0:	d024      	beq.n	8006c3c <USBD_StdEPReq+0xaa>
        USBD_LL_StallEP(pdev , ep_addr);
 8006bf2:	7bbb      	ldrb	r3, [r7, #14]
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f001 f86c 	bl	8007cd4 <USBD_LL_StallEP>
      break;	
 8006bfc:	e01e      	b.n	8006c3c <USBD_StdEPReq+0xaa>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	885b      	ldrh	r3, [r3, #2]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10a      	bne.n	8006c1c <USBD_StdEPReq+0x8a>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8006c06:	7bbb      	ldrb	r3, [r7, #14]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d007      	beq.n	8006c1c <USBD_StdEPReq+0x8a>
 8006c0c:	7bbb      	ldrb	r3, [r7, #14]
 8006c0e:	2b80      	cmp	r3, #128	; 0x80
 8006c10:	d004      	beq.n	8006c1c <USBD_StdEPReq+0x8a>
          USBD_LL_StallEP(pdev , ep_addr);
 8006c12:	7bbb      	ldrb	r3, [r7, #14]
 8006c14:	4619      	mov	r1, r3
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f001 f85c 	bl	8007cd4 <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	6839      	ldr	r1, [r7, #0]
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 fbe8 	bl	8007400 <USBD_CtlSendStatus>
      break;
 8006c30:	e005      	b.n	8006c3e <USBD_StdEPReq+0xac>
      USBD_CtlError(pdev , req);
 8006c32:	6839      	ldr	r1, [r7, #0]
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 fb1a 	bl	800726e <USBD_CtlError>
      break;    
 8006c3a:	e000      	b.n	8006c3e <USBD_StdEPReq+0xac>
      break;	
 8006c3c:	bf00      	nop
    break;
 8006c3e:	e07b      	b.n	8006d38 <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8006c46:	2b02      	cmp	r3, #2
 8006c48:	d002      	beq.n	8006c50 <USBD_StdEPReq+0xbe>
 8006c4a:	2b03      	cmp	r3, #3
 8006c4c:	d00c      	beq.n	8006c68 <USBD_StdEPReq+0xd6>
 8006c4e:	e024      	b.n	8006c9a <USBD_StdEPReq+0x108>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8006c50:	7bbb      	ldrb	r3, [r7, #14]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d026      	beq.n	8006ca4 <USBD_StdEPReq+0x112>
 8006c56:	7bbb      	ldrb	r3, [r7, #14]
 8006c58:	2b80      	cmp	r3, #128	; 0x80
 8006c5a:	d023      	beq.n	8006ca4 <USBD_StdEPReq+0x112>
        USBD_LL_StallEP(pdev , ep_addr);
 8006c5c:	7bbb      	ldrb	r3, [r7, #14]
 8006c5e:	4619      	mov	r1, r3
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f001 f837 	bl	8007cd4 <USBD_LL_StallEP>
      break;	
 8006c66:	e01d      	b.n	8006ca4 <USBD_StdEPReq+0x112>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	885b      	ldrh	r3, [r3, #2]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d11b      	bne.n	8006ca8 <USBD_StdEPReq+0x116>
        if ((ep_addr & 0x7F) != 0x00) 
 8006c70:	7bbb      	ldrb	r3, [r7, #14]
 8006c72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d00b      	beq.n	8006c92 <USBD_StdEPReq+0x100>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8006c7a:	7bbb      	ldrb	r3, [r7, #14]
 8006c7c:	4619      	mov	r1, r3
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f001 f847 	bl	8007d12 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	6839      	ldr	r1, [r7, #0]
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f000 fbb4 	bl	8007400 <USBD_CtlSendStatus>
      break;
 8006c98:	e006      	b.n	8006ca8 <USBD_StdEPReq+0x116>
      USBD_CtlError(pdev , req);
 8006c9a:	6839      	ldr	r1, [r7, #0]
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f000 fae6 	bl	800726e <USBD_CtlError>
      break;    
 8006ca2:	e002      	b.n	8006caa <USBD_StdEPReq+0x118>
      break;	
 8006ca4:	bf00      	nop
 8006ca6:	e047      	b.n	8006d38 <USBD_StdEPReq+0x1a6>
      break;
 8006ca8:	bf00      	nop
    break;
 8006caa:	e045      	b.n	8006d38 <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	d002      	beq.n	8006cbc <USBD_StdEPReq+0x12a>
 8006cb6:	2b03      	cmp	r3, #3
 8006cb8:	d00b      	beq.n	8006cd2 <USBD_StdEPReq+0x140>
 8006cba:	e036      	b.n	8006d2a <USBD_StdEPReq+0x198>
      if ((ep_addr & 0x7F) != 0x00) 
 8006cbc:	7bbb      	ldrb	r3, [r7, #14]
 8006cbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d036      	beq.n	8006d34 <USBD_StdEPReq+0x1a2>
        USBD_LL_StallEP(pdev , ep_addr);
 8006cc6:	7bbb      	ldrb	r3, [r7, #14]
 8006cc8:	4619      	mov	r1, r3
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f001 f802 	bl	8007cd4 <USBD_LL_StallEP>
      break;	
 8006cd0:	e030      	b.n	8006d34 <USBD_StdEPReq+0x1a2>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8006cd2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	da08      	bge.n	8006cec <USBD_StdEPReq+0x15a>
 8006cda:	7bbb      	ldrb	r3, [r7, #14]
 8006cdc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	011b      	lsls	r3, r3, #4
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	4413      	add	r3, r2
 8006ce8:	3304      	adds	r3, #4
 8006cea:	e007      	b.n	8006cfc <USBD_StdEPReq+0x16a>
                                         &pdev->ep_out[ep_addr & 0x7F];
 8006cec:	7bbb      	ldrb	r3, [r7, #14]
 8006cee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8006cf2:	3310      	adds	r3, #16
 8006cf4:	011b      	lsls	r3, r3, #4
 8006cf6:	687a      	ldr	r2, [r7, #4]
 8006cf8:	4413      	add	r3, r2
 8006cfa:	3304      	adds	r3, #4
 8006cfc:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8006cfe:	7bbb      	ldrb	r3, [r7, #14]
 8006d00:	4619      	mov	r1, r3
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f001 f824 	bl	8007d50 <USBD_LL_IsStallEP>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d003      	beq.n	8006d16 <USBD_StdEPReq+0x184>
        pep->status = 0x0001;     
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	2201      	movs	r2, #1
 8006d12:	601a      	str	r2, [r3, #0]
 8006d14:	e002      	b.n	8006d1c <USBD_StdEPReq+0x18a>
        pep->status = 0x0000;  
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 8006d1c:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 8006d1e:	2202      	movs	r2, #2
 8006d20:	4619      	mov	r1, r3
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 fb0e 	bl	8007344 <USBD_CtlSendData>
      break;
 8006d28:	e005      	b.n	8006d36 <USBD_StdEPReq+0x1a4>
      USBD_CtlError(pdev , req);
 8006d2a:	6839      	ldr	r1, [r7, #0]
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 fa9e 	bl	800726e <USBD_CtlError>
      break;
 8006d32:	e000      	b.n	8006d36 <USBD_StdEPReq+0x1a4>
      break;	
 8006d34:	bf00      	nop
    break;
 8006d36:	bf00      	nop
  }
  return ret;
 8006d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3710      	adds	r7, #16
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
	...

08006d44 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	885b      	ldrh	r3, [r3, #2]
 8006d52:	0a1b      	lsrs	r3, r3, #8
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	3b01      	subs	r3, #1
 8006d58:	2b06      	cmp	r3, #6
 8006d5a:	f200 80c9 	bhi.w	8006ef0 <USBD_GetDescriptor+0x1ac>
 8006d5e:	a201      	add	r2, pc, #4	; (adr r2, 8006d64 <USBD_GetDescriptor+0x20>)
 8006d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d64:	08006d81 	.word	0x08006d81
 8006d68:	08006d99 	.word	0x08006d99
 8006d6c:	08006dd9 	.word	0x08006dd9
 8006d70:	08006ef1 	.word	0x08006ef1
 8006d74:	08006ef1 	.word	0x08006ef1
 8006d78:	08006e9d 	.word	0x08006e9d
 8006d7c:	08006ec3 	.word	0x08006ec3
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	7c12      	ldrb	r2, [r2, #16]
 8006d8c:	f107 010a 	add.w	r1, r7, #10
 8006d90:	4610      	mov	r0, r2
 8006d92:	4798      	blx	r3
 8006d94:	60f8      	str	r0, [r7, #12]
    break;
 8006d96:	e0b0      	b.n	8006efa <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	7c1b      	ldrb	r3, [r3, #16]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d10d      	bne.n	8006dbc <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006da8:	f107 020a 	add.w	r2, r7, #10
 8006dac:	4610      	mov	r0, r2
 8006dae:	4798      	blx	r3
 8006db0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	3301      	adds	r3, #1
 8006db6:	2202      	movs	r2, #2
 8006db8:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8006dba:	e09e      	b.n	8006efa <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dc4:	f107 020a 	add.w	r2, r7, #10
 8006dc8:	4610      	mov	r0, r2
 8006dca:	4798      	blx	r3
 8006dcc:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	2202      	movs	r2, #2
 8006dd4:	701a      	strb	r2, [r3, #0]
    break;
 8006dd6:	e090      	b.n	8006efa <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	885b      	ldrh	r3, [r3, #2]
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	2b05      	cmp	r3, #5
 8006de0:	d856      	bhi.n	8006e90 <USBD_GetDescriptor+0x14c>
 8006de2:	a201      	add	r2, pc, #4	; (adr r2, 8006de8 <USBD_GetDescriptor+0xa4>)
 8006de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de8:	08006e01 	.word	0x08006e01
 8006dec:	08006e19 	.word	0x08006e19
 8006df0:	08006e31 	.word	0x08006e31
 8006df4:	08006e49 	.word	0x08006e49
 8006df8:	08006e61 	.word	0x08006e61
 8006dfc:	08006e79 	.word	0x08006e79
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	7c12      	ldrb	r2, [r2, #16]
 8006e0c:	f107 010a 	add.w	r1, r7, #10
 8006e10:	4610      	mov	r0, r2
 8006e12:	4798      	blx	r3
 8006e14:	60f8      	str	r0, [r7, #12]
      break;
 8006e16:	e040      	b.n	8006e9a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	7c12      	ldrb	r2, [r2, #16]
 8006e24:	f107 010a 	add.w	r1, r7, #10
 8006e28:	4610      	mov	r0, r2
 8006e2a:	4798      	blx	r3
 8006e2c:	60f8      	str	r0, [r7, #12]
      break;
 8006e2e:	e034      	b.n	8006e9a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	7c12      	ldrb	r2, [r2, #16]
 8006e3c:	f107 010a 	add.w	r1, r7, #10
 8006e40:	4610      	mov	r0, r2
 8006e42:	4798      	blx	r3
 8006e44:	60f8      	str	r0, [r7, #12]
      break;
 8006e46:	e028      	b.n	8006e9a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006e4e:	691b      	ldr	r3, [r3, #16]
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	7c12      	ldrb	r2, [r2, #16]
 8006e54:	f107 010a 	add.w	r1, r7, #10
 8006e58:	4610      	mov	r0, r2
 8006e5a:	4798      	blx	r3
 8006e5c:	60f8      	str	r0, [r7, #12]
      break;
 8006e5e:	e01c      	b.n	8006e9a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006e66:	695b      	ldr	r3, [r3, #20]
 8006e68:	687a      	ldr	r2, [r7, #4]
 8006e6a:	7c12      	ldrb	r2, [r2, #16]
 8006e6c:	f107 010a 	add.w	r1, r7, #10
 8006e70:	4610      	mov	r0, r2
 8006e72:	4798      	blx	r3
 8006e74:	60f8      	str	r0, [r7, #12]
      break;
 8006e76:	e010      	b.n	8006e9a <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006e7e:	699b      	ldr	r3, [r3, #24]
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	7c12      	ldrb	r2, [r2, #16]
 8006e84:	f107 010a 	add.w	r1, r7, #10
 8006e88:	4610      	mov	r0, r2
 8006e8a:	4798      	blx	r3
 8006e8c:	60f8      	str	r0, [r7, #12]
      break;
 8006e8e:	e004      	b.n	8006e9a <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 8006e90:	6839      	ldr	r1, [r7, #0]
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f9eb 	bl	800726e <USBD_CtlError>
      return;
 8006e98:	e044      	b.n	8006f24 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 8006e9a:	e02e      	b.n	8006efa <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	7c1b      	ldrb	r3, [r3, #16]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d109      	bne.n	8006eb8 <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006eaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eac:	f107 020a 	add.w	r2, r7, #10
 8006eb0:	4610      	mov	r0, r2
 8006eb2:	4798      	blx	r3
 8006eb4:	60f8      	str	r0, [r7, #12]
      break;
 8006eb6:	e020      	b.n	8006efa <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8006eb8:	6839      	ldr	r1, [r7, #0]
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 f9d7 	bl	800726e <USBD_CtlError>
      return;
 8006ec0:	e030      	b.n	8006f24 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	7c1b      	ldrb	r3, [r3, #16]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d10d      	bne.n	8006ee6 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed2:	f107 020a 	add.w	r2, r7, #10
 8006ed6:	4610      	mov	r0, r2
 8006ed8:	4798      	blx	r3
 8006eda:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	3301      	adds	r3, #1
 8006ee0:	2207      	movs	r2, #7
 8006ee2:	701a      	strb	r2, [r3, #0]
      break; 
 8006ee4:	e009      	b.n	8006efa <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8006ee6:	6839      	ldr	r1, [r7, #0]
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 f9c0 	bl	800726e <USBD_CtlError>
      return;
 8006eee:	e019      	b.n	8006f24 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 8006ef0:	6839      	ldr	r1, [r7, #0]
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f000 f9bb 	bl	800726e <USBD_CtlError>
    return;
 8006ef8:	e014      	b.n	8006f24 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 8006efa:	897b      	ldrh	r3, [r7, #10]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d011      	beq.n	8006f24 <USBD_GetDescriptor+0x1e0>
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	88db      	ldrh	r3, [r3, #6]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d00d      	beq.n	8006f24 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	88da      	ldrh	r2, [r3, #6]
 8006f0c:	897b      	ldrh	r3, [r7, #10]
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	bf28      	it	cs
 8006f12:	4613      	movcs	r3, r2
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 8006f18:	897b      	ldrh	r3, [r7, #10]
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	68f9      	ldr	r1, [r7, #12]
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 fa10 	bl	8007344 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop

08006f2c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b084      	sub	sp, #16
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	889b      	ldrh	r3, [r3, #4]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d12c      	bne.n	8006f98 <USBD_SetAddress+0x6c>
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	88db      	ldrh	r3, [r3, #6]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d128      	bne.n	8006f98 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	885b      	ldrh	r3, [r3, #2]
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f50:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8006f58:	2b03      	cmp	r3, #3
 8006f5a:	d104      	bne.n	8006f66 <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 8006f5c:	6839      	ldr	r1, [r7, #0]
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f000 f985 	bl	800726e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8006f64:	e01c      	b.n	8006fa0 <USBD_SetAddress+0x74>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	7bfa      	ldrb	r2, [r7, #15]
 8006f6a:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8006f6e:	7bfb      	ldrb	r3, [r7, #15]
 8006f70:	4619      	mov	r1, r3
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 ff11 	bl	8007d9a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 fa41 	bl	8007400 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8006f7e:	7bfb      	ldrb	r3, [r7, #15]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d004      	beq.n	8006f8e <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2202      	movs	r2, #2
 8006f88:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8006f8c:	e008      	b.n	8006fa0 <USBD_SetAddress+0x74>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2201      	movs	r2, #1
 8006f92:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8006f96:	e003      	b.n	8006fa0 <USBD_SetAddress+0x74>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 8006f98:	6839      	ldr	r1, [r7, #0]
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f000 f967 	bl	800726e <USBD_CtlError>
  } 
}
 8006fa0:	bf00      	nop
 8006fa2:	3710      	adds	r7, #16
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b082      	sub	sp, #8
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	885b      	ldrh	r3, [r3, #2]
 8006fb6:	b2da      	uxtb	r2, r3
 8006fb8:	4b3e      	ldr	r3, [pc, #248]	; (80070b4 <USBD_SetConfig+0x10c>)
 8006fba:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8006fbc:	4b3d      	ldr	r3, [pc, #244]	; (80070b4 <USBD_SetConfig+0x10c>)
 8006fbe:	781b      	ldrb	r3, [r3, #0]
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d904      	bls.n	8006fce <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 8006fc4:	6839      	ldr	r1, [r7, #0]
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 f951 	bl	800726e <USBD_CtlError>
 8006fcc:	e06f      	b.n	80070ae <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8006fd4:	2b02      	cmp	r3, #2
 8006fd6:	d002      	beq.n	8006fde <USBD_SetConfig+0x36>
 8006fd8:	2b03      	cmp	r3, #3
 8006fda:	d023      	beq.n	8007024 <USBD_SetConfig+0x7c>
 8006fdc:	e062      	b.n	80070a4 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8006fde:	4b35      	ldr	r3, [pc, #212]	; (80070b4 <USBD_SetConfig+0x10c>)
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d01a      	beq.n	800701c <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8006fe6:	4b33      	ldr	r3, [pc, #204]	; (80070b4 <USBD_SetConfig+0x10c>)
 8006fe8:	781b      	ldrb	r3, [r3, #0]
 8006fea:	461a      	mov	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2203      	movs	r2, #3
 8006ff4:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8006ff8:	4b2e      	ldr	r3, [pc, #184]	; (80070b4 <USBD_SetConfig+0x10c>)
 8006ffa:	781b      	ldrb	r3, [r3, #0]
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f7ff fb62 	bl	80066c8 <USBD_SetClassConfig>
 8007004:	4603      	mov	r3, r0
 8007006:	2b02      	cmp	r3, #2
 8007008:	d104      	bne.n	8007014 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 800700a:	6839      	ldr	r1, [r7, #0]
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f000 f92e 	bl	800726e <USBD_CtlError>
          return;
 8007012:	e04c      	b.n	80070ae <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f000 f9f3 	bl	8007400 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 800701a:	e048      	b.n	80070ae <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 f9ef 	bl	8007400 <USBD_CtlSendStatus>
      break;
 8007022:	e044      	b.n	80070ae <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8007024:	4b23      	ldr	r3, [pc, #140]	; (80070b4 <USBD_SetConfig+0x10c>)
 8007026:	781b      	ldrb	r3, [r3, #0]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d112      	bne.n	8007052 <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2202      	movs	r2, #2
 8007030:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8007034:	4b1f      	ldr	r3, [pc, #124]	; (80070b4 <USBD_SetConfig+0x10c>)
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	461a      	mov	r2, r3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 800703e:	4b1d      	ldr	r3, [pc, #116]	; (80070b4 <USBD_SetConfig+0x10c>)
 8007040:	781b      	ldrb	r3, [r3, #0]
 8007042:	4619      	mov	r1, r3
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f7ff fb5e 	bl	8006706 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f9d8 	bl	8007400 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8007050:	e02d      	b.n	80070ae <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 8007052:	4b18      	ldr	r3, [pc, #96]	; (80070b4 <USBD_SetConfig+0x10c>)
 8007054:	781b      	ldrb	r3, [r3, #0]
 8007056:	461a      	mov	r2, r3
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	429a      	cmp	r2, r3
 800705e:	d01d      	beq.n	800709c <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	b2db      	uxtb	r3, r3
 8007066:	4619      	mov	r1, r3
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f7ff fb4c 	bl	8006706 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800706e:	4b11      	ldr	r3, [pc, #68]	; (80070b4 <USBD_SetConfig+0x10c>)
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	461a      	mov	r2, r3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8007078:	4b0e      	ldr	r3, [pc, #56]	; (80070b4 <USBD_SetConfig+0x10c>)
 800707a:	781b      	ldrb	r3, [r3, #0]
 800707c:	4619      	mov	r1, r3
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f7ff fb22 	bl	80066c8 <USBD_SetClassConfig>
 8007084:	4603      	mov	r3, r0
 8007086:	2b02      	cmp	r3, #2
 8007088:	d104      	bne.n	8007094 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 800708a:	6839      	ldr	r1, [r7, #0]
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 f8ee 	bl	800726e <USBD_CtlError>
          return;
 8007092:	e00c      	b.n	80070ae <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f000 f9b3 	bl	8007400 <USBD_CtlSendStatus>
      break;
 800709a:	e008      	b.n	80070ae <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f000 f9af 	bl	8007400 <USBD_CtlSendStatus>
      break;
 80070a2:	e004      	b.n	80070ae <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 80070a4:	6839      	ldr	r1, [r7, #0]
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f000 f8e1 	bl	800726e <USBD_CtlError>
      break;
 80070ac:	bf00      	nop
    }
  }
}
 80070ae:	3708      	adds	r7, #8
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	20000b51 	.word	0x20000b51

080070b8 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	88db      	ldrh	r3, [r3, #6]
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d004      	beq.n	80070d4 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 80070ca:	6839      	ldr	r1, [r7, #0]
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 f8ce 	bl	800726e <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80070d2:	e01f      	b.n	8007114 <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80070da:	2b02      	cmp	r3, #2
 80070dc:	d002      	beq.n	80070e4 <USBD_GetConfig+0x2c>
 80070de:	2b03      	cmp	r3, #3
 80070e0:	d00b      	beq.n	80070fa <USBD_GetConfig+0x42>
 80070e2:	e012      	b.n	800710a <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 80070ee:	2201      	movs	r2, #1
 80070f0:	4619      	mov	r1, r3
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 f926 	bl	8007344 <USBD_CtlSendData>
      break;
 80070f8:	e00c      	b.n	8007114 <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 80070fe:	2201      	movs	r2, #1
 8007100:	4619      	mov	r1, r3
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f000 f91e 	bl	8007344 <USBD_CtlSendData>
      break;
 8007108:	e004      	b.n	8007114 <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 800710a:	6839      	ldr	r1, [r7, #0]
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 f8ae 	bl	800726e <USBD_CtlError>
      break;
 8007112:	bf00      	nop
}
 8007114:	bf00      	nop
 8007116:	3708      	adds	r7, #8
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b082      	sub	sp, #8
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800712c:	3b02      	subs	r3, #2
 800712e:	2b01      	cmp	r3, #1
 8007130:	d815      	bhi.n	800715e <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2201      	movs	r2, #1
 8007136:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800713e:	2b00      	cmp	r3, #0
 8007140:	d005      	beq.n	800714e <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	f043 0202 	orr.w	r2, r3, #2
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 8007152:	2202      	movs	r2, #2
 8007154:	4619      	mov	r1, r3
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f000 f8f4 	bl	8007344 <USBD_CtlSendData>
                      2);
    break;
 800715c:	e004      	b.n	8007168 <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 800715e:	6839      	ldr	r1, [r7, #0]
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 f884 	bl	800726e <USBD_CtlError>
    break;
 8007166:	bf00      	nop
  }
}
 8007168:	bf00      	nop
 800716a:	3708      	adds	r7, #8
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}

08007170 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	885b      	ldrh	r3, [r3, #2]
 800717e:	2b01      	cmp	r3, #1
 8007180:	d10d      	bne.n	800719e <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2201      	movs	r2, #1
 8007186:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007190:	689b      	ldr	r3, [r3, #8]
 8007192:	6839      	ldr	r1, [r7, #0]
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f000 f931 	bl	8007400 <USBD_CtlSendStatus>
  }

}
 800719e:	bf00      	nop
 80071a0:	3708      	adds	r7, #8
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}

080071a6 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 80071a6:	b580      	push	{r7, lr}
 80071a8:	b082      	sub	sp, #8
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
 80071ae:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80071b6:	3b02      	subs	r3, #2
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	d812      	bhi.n	80071e2 <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	885b      	ldrh	r3, [r3, #2]
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d113      	bne.n	80071ec <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2200      	movs	r2, #0
 80071c8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	6839      	ldr	r1, [r7, #0]
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f910 	bl	8007400 <USBD_CtlSendStatus>
    }
    break;
 80071e0:	e004      	b.n	80071ec <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 80071e2:	6839      	ldr	r1, [r7, #0]
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f000 f842 	bl	800726e <USBD_CtlError>
    break;
 80071ea:	e000      	b.n	80071ee <USBD_ClrFeature+0x48>
    break;
 80071ec:	bf00      	nop
  }
}
 80071ee:	bf00      	nop
 80071f0:	3708      	adds	r7, #8
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}

080071f6 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80071f6:	b480      	push	{r7}
 80071f8:	b083      	sub	sp, #12
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
 80071fe:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	781a      	ldrb	r2, [r3, #0]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	785a      	ldrb	r2, [r3, #1]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	3302      	adds	r3, #2
 8007214:	781b      	ldrb	r3, [r3, #0]
 8007216:	b29a      	uxth	r2, r3
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	3303      	adds	r3, #3
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	b29b      	uxth	r3, r3
 8007220:	021b      	lsls	r3, r3, #8
 8007222:	b29b      	uxth	r3, r3
 8007224:	4413      	add	r3, r2
 8007226:	b29a      	uxth	r2, r3
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	3304      	adds	r3, #4
 8007230:	781b      	ldrb	r3, [r3, #0]
 8007232:	b29a      	uxth	r2, r3
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	3305      	adds	r3, #5
 8007238:	781b      	ldrb	r3, [r3, #0]
 800723a:	b29b      	uxth	r3, r3
 800723c:	021b      	lsls	r3, r3, #8
 800723e:	b29b      	uxth	r3, r3
 8007240:	4413      	add	r3, r2
 8007242:	b29a      	uxth	r2, r3
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	3306      	adds	r3, #6
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	b29a      	uxth	r2, r3
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	3307      	adds	r3, #7
 8007254:	781b      	ldrb	r3, [r3, #0]
 8007256:	b29b      	uxth	r3, r3
 8007258:	021b      	lsls	r3, r3, #8
 800725a:	b29b      	uxth	r3, r3
 800725c:	4413      	add	r3, r2
 800725e:	b29a      	uxth	r2, r3
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	80da      	strh	r2, [r3, #6]

}
 8007264:	bf00      	nop
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	bc80      	pop	{r7}
 800726c:	4770      	bx	lr

0800726e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800726e:	b580      	push	{r7, lr}
 8007270:	b082      	sub	sp, #8
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
 8007276:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 8007278:	2180      	movs	r1, #128	; 0x80
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 fd2a 	bl	8007cd4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8007280:	2100      	movs	r1, #0
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f000 fd26 	bl	8007cd4 <USBD_LL_StallEP>
}
 8007288:	bf00      	nop
 800728a:	3708      	adds	r7, #8
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}

08007290 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b086      	sub	sp, #24
 8007294:	af00      	add	r7, sp, #0
 8007296:	60f8      	str	r0, [r7, #12]
 8007298:	60b9      	str	r1, [r7, #8]
 800729a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 800729c:	2300      	movs	r3, #0
 800729e:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d033      	beq.n	800730e <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f000 f835 	bl	8007316 <USBD_GetLen>
 80072ac:	4603      	mov	r3, r0
 80072ae:	3301      	adds	r3, #1
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	005b      	lsls	r3, r3, #1
 80072b4:	b29a      	uxth	r2, r3
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	881a      	ldrh	r2, [r3, #0]
 80072be:	7dfb      	ldrb	r3, [r7, #23]
 80072c0:	1c59      	adds	r1, r3, #1
 80072c2:	75f9      	strb	r1, [r7, #23]
 80072c4:	4619      	mov	r1, r3
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	440b      	add	r3, r1
 80072ca:	b2d2      	uxtb	r2, r2
 80072cc:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 80072ce:	7dfb      	ldrb	r3, [r7, #23]
 80072d0:	1c5a      	adds	r2, r3, #1
 80072d2:	75fa      	strb	r2, [r7, #23]
 80072d4:	461a      	mov	r2, r3
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	4413      	add	r3, r2
 80072da:	2203      	movs	r2, #3
 80072dc:	701a      	strb	r2, [r3, #0]
    
    while (*desc != '\0') 
 80072de:	e012      	b.n	8007306 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	1c5a      	adds	r2, r3, #1
 80072e4:	60fa      	str	r2, [r7, #12]
 80072e6:	7dfa      	ldrb	r2, [r7, #23]
 80072e8:	1c51      	adds	r1, r2, #1
 80072ea:	75f9      	strb	r1, [r7, #23]
 80072ec:	4611      	mov	r1, r2
 80072ee:	68ba      	ldr	r2, [r7, #8]
 80072f0:	440a      	add	r2, r1
 80072f2:	781b      	ldrb	r3, [r3, #0]
 80072f4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 80072f6:	7dfb      	ldrb	r3, [r7, #23]
 80072f8:	1c5a      	adds	r2, r3, #1
 80072fa:	75fa      	strb	r2, [r7, #23]
 80072fc:	461a      	mov	r2, r3
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	4413      	add	r3, r2
 8007302:	2200      	movs	r2, #0
 8007304:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0') 
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	781b      	ldrb	r3, [r3, #0]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d1e8      	bne.n	80072e0 <USBD_GetString+0x50>
    }
  } 
}
 800730e:	bf00      	nop
 8007310:	3718      	adds	r7, #24
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}

08007316 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007316:	b480      	push	{r7}
 8007318:	b085      	sub	sp, #20
 800731a:	af00      	add	r7, sp, #0
 800731c:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 800731e:	2300      	movs	r3, #0
 8007320:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0') 
 8007322:	e005      	b.n	8007330 <USBD_GetLen+0x1a>
    {
        len++;
 8007324:	7bfb      	ldrb	r3, [r7, #15]
 8007326:	3301      	adds	r3, #1
 8007328:	73fb      	strb	r3, [r7, #15]
        buf++;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	3301      	adds	r3, #1
 800732e:	607b      	str	r3, [r7, #4]
    while (*buf != '\0') 
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	781b      	ldrb	r3, [r3, #0]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d1f5      	bne.n	8007324 <USBD_GetLen+0xe>
    }

    return len;
 8007338:	7bfb      	ldrb	r3, [r7, #15]
}
 800733a:	4618      	mov	r0, r3
 800733c:	3714      	adds	r7, #20
 800733e:	46bd      	mov	sp, r7
 8007340:	bc80      	pop	{r7}
 8007342:	4770      	bx	lr

08007344 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b084      	sub	sp, #16
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	4613      	mov	r3, r2
 8007350:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2202      	movs	r2, #2
 8007356:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 800735a:	88fa      	ldrh	r2, [r7, #6]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 8007360:	88fa      	ldrh	r2, [r7, #6]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8007366:	88fb      	ldrh	r3, [r7, #6]
 8007368:	68ba      	ldr	r2, [r7, #8]
 800736a:	2100      	movs	r1, #0
 800736c:	68f8      	ldr	r0, [r7, #12]
 800736e:	f000 fd33 	bl	8007dd8 <USBD_LL_Transmit>
  
  return USBD_OK;
 8007372:	2300      	movs	r3, #0
}
 8007374:	4618      	mov	r0, r3
 8007376:	3710      	adds	r7, #16
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	4613      	mov	r3, r2
 8007388:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 800738a:	88fb      	ldrh	r3, [r7, #6]
 800738c:	68ba      	ldr	r2, [r7, #8]
 800738e:	2100      	movs	r1, #0
 8007390:	68f8      	ldr	r0, [r7, #12]
 8007392:	f000 fd21 	bl	8007dd8 <USBD_LL_Transmit>
  
  return USBD_OK;
 8007396:	2300      	movs	r3, #0
}
 8007398:	4618      	mov	r0, r3
 800739a:	3710      	adds	r7, #16
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b084      	sub	sp, #16
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60f8      	str	r0, [r7, #12]
 80073a8:	60b9      	str	r1, [r7, #8]
 80073aa:	4613      	mov	r3, r2
 80073ac:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2203      	movs	r2, #3
 80073b2:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 80073b6:	88fa      	ldrh	r2, [r7, #6]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 80073be:	88fa      	ldrh	r2, [r7, #6]
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 80073c6:	88fb      	ldrh	r3, [r7, #6]
 80073c8:	68ba      	ldr	r2, [r7, #8]
 80073ca:	2100      	movs	r1, #0
 80073cc:	68f8      	ldr	r0, [r7, #12]
 80073ce:	f000 fd26 	bl	8007e1e <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
 80073d2:	2300      	movs	r3, #0
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3710      	adds	r7, #16
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}

080073dc <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	60f8      	str	r0, [r7, #12]
 80073e4:	60b9      	str	r1, [r7, #8]
 80073e6:	4613      	mov	r3, r2
 80073e8:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 80073ea:	88fb      	ldrh	r3, [r7, #6]
 80073ec:	68ba      	ldr	r2, [r7, #8]
 80073ee:	2100      	movs	r1, #0
 80073f0:	68f8      	ldr	r0, [r7, #12]
 80073f2:	f000 fd14 	bl	8007e1e <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 80073f6:	2300      	movs	r3, #0
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3710      	adds	r7, #16
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}

08007400 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b082      	sub	sp, #8
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2204      	movs	r2, #4
 800740c:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8007410:	2300      	movs	r3, #0
 8007412:	2200      	movs	r2, #0
 8007414:	2100      	movs	r1, #0
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f000 fcde 	bl	8007dd8 <USBD_LL_Transmit>
  
  return USBD_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	3708      	adds	r7, #8
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}

08007426 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8007426:	b580      	push	{r7, lr}
 8007428:	b082      	sub	sp, #8
 800742a:	af00      	add	r7, sp, #0
 800742c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2205      	movs	r2, #5
 8007432:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8007436:	2300      	movs	r3, #0
 8007438:	2200      	movs	r2, #0
 800743a:	2100      	movs	r1, #0
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f000 fcee 	bl	8007e1e <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 8007442:	2300      	movs	r3, #0
}
 8007444:	4618      	mov	r0, r3
 8007446:	3708      	adds	r7, #8
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}

0800744c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007450:	2200      	movs	r2, #0
 8007452:	4912      	ldr	r1, [pc, #72]	; (800749c <MX_USB_DEVICE_Init+0x50>)
 8007454:	4812      	ldr	r0, [pc, #72]	; (80074a0 <MX_USB_DEVICE_Init+0x54>)
 8007456:	f7ff f8dd 	bl	8006614 <USBD_Init>
 800745a:	4603      	mov	r3, r0
 800745c:	2b00      	cmp	r3, #0
 800745e:	d001      	beq.n	8007464 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007460:	f7f9 f84c 	bl	80004fc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007464:	490f      	ldr	r1, [pc, #60]	; (80074a4 <MX_USB_DEVICE_Init+0x58>)
 8007466:	480e      	ldr	r0, [pc, #56]	; (80074a0 <MX_USB_DEVICE_Init+0x54>)
 8007468:	f7ff f8ff 	bl	800666a <USBD_RegisterClass>
 800746c:	4603      	mov	r3, r0
 800746e:	2b00      	cmp	r3, #0
 8007470:	d001      	beq.n	8007476 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007472:	f7f9 f843 	bl	80004fc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007476:	490c      	ldr	r1, [pc, #48]	; (80074a8 <MX_USB_DEVICE_Init+0x5c>)
 8007478:	4809      	ldr	r0, [pc, #36]	; (80074a0 <MX_USB_DEVICE_Init+0x54>)
 800747a:	f7ff f835 	bl	80064e8 <USBD_CDC_RegisterInterface>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d001      	beq.n	8007488 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007484:	f7f9 f83a 	bl	80004fc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007488:	4805      	ldr	r0, [pc, #20]	; (80074a0 <MX_USB_DEVICE_Init+0x54>)
 800748a:	f7ff f907 	bl	800669c <USBD_Start>
 800748e:	4603      	mov	r3, r0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d001      	beq.n	8007498 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007494:	f7f9 f832 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007498:	bf00      	nop
 800749a:	bd80      	pop	{r7, pc}
 800749c:	20000150 	.word	0x20000150
 80074a0:	20000e48 	.word	0x20000e48
 80074a4:	20000038 	.word	0x20000038
 80074a8:	20000140 	.word	0x20000140

080074ac <cdcAvailable>:
uint32_t rx_len = 512;
uint8_t rx_buf[512];
bool    rx_full = false;

uint32_t cdcAvailable(void)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b083      	sub	sp, #12
 80074b0:	af00      	add	r7, sp, #0
  uint32_t ret;

  ret = (rx_in - rx_out) % rx_len;
 80074b2:	4b09      	ldr	r3, [pc, #36]	; (80074d8 <cdcAvailable+0x2c>)
 80074b4:	681a      	ldr	r2, [r3, #0]
 80074b6:	4b09      	ldr	r3, [pc, #36]	; (80074dc <cdcAvailable+0x30>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	1ad3      	subs	r3, r2, r3
 80074bc:	4a08      	ldr	r2, [pc, #32]	; (80074e0 <cdcAvailable+0x34>)
 80074be:	6812      	ldr	r2, [r2, #0]
 80074c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80074c4:	fb02 f201 	mul.w	r2, r2, r1
 80074c8:	1a9b      	subs	r3, r3, r2
 80074ca:	607b      	str	r3, [r7, #4]

  return ret;
 80074cc:	687b      	ldr	r3, [r7, #4]
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	370c      	adds	r7, #12
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bc80      	pop	{r7}
 80074d6:	4770      	bx	lr
 80074d8:	20000b54 	.word	0x20000b54
 80074dc:	20000b58 	.word	0x20000b58
 80074e0:	2000013c 	.word	0x2000013c

080074e4 <cdcRead>:

uint8_t cdcRead(void)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
  uint8_t ret;

  ret = rx_buf[rx_out];
 80074ea:	4b0e      	ldr	r3, [pc, #56]	; (8007524 <cdcRead+0x40>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a0e      	ldr	r2, [pc, #56]	; (8007528 <cdcRead+0x44>)
 80074f0:	5cd3      	ldrb	r3, [r2, r3]
 80074f2:	71fb      	strb	r3, [r7, #7]

  if(rx_out != rx_in)
 80074f4:	4b0b      	ldr	r3, [pc, #44]	; (8007524 <cdcRead+0x40>)
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	4b0c      	ldr	r3, [pc, #48]	; (800752c <cdcRead+0x48>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d00b      	beq.n	8007518 <cdcRead+0x34>
  {
    rx_out = (rx_out + 1) % rx_len;
 8007500:	4b08      	ldr	r3, [pc, #32]	; (8007524 <cdcRead+0x40>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	3301      	adds	r3, #1
 8007506:	4a0a      	ldr	r2, [pc, #40]	; (8007530 <cdcRead+0x4c>)
 8007508:	6812      	ldr	r2, [r2, #0]
 800750a:	fbb3 f1f2 	udiv	r1, r3, r2
 800750e:	fb02 f201 	mul.w	r2, r2, r1
 8007512:	1a9b      	subs	r3, r3, r2
 8007514:	4a03      	ldr	r2, [pc, #12]	; (8007524 <cdcRead+0x40>)
 8007516:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007518:	79fb      	ldrb	r3, [r7, #7]
}
 800751a:	4618      	mov	r0, r3
 800751c:	370c      	adds	r7, #12
 800751e:	46bd      	mov	sp, r7
 8007520:	bc80      	pop	{r7}
 8007522:	4770      	bx	lr
 8007524:	20000b58 	.word	0x20000b58
 8007528:	2000183c 	.word	0x2000183c
 800752c:	20000b54 	.word	0x20000b54
 8007530:	2000013c 	.word	0x2000013c

08007534 <cdcDataIn>:

void cdcDataIn(uint8_t rx_data)
{
 8007534:	b480      	push	{r7}
 8007536:	b085      	sub	sp, #20
 8007538:	af00      	add	r7, sp, #0
 800753a:	4603      	mov	r3, r0
 800753c:	71fb      	strb	r3, [r7, #7]
  uint32_t next_rx_in;

  rx_buf[rx_in] = rx_data;    // overwrite
 800753e:	4b0e      	ldr	r3, [pc, #56]	; (8007578 <cdcDataIn+0x44>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	490e      	ldr	r1, [pc, #56]	; (800757c <cdcDataIn+0x48>)
 8007544:	79fa      	ldrb	r2, [r7, #7]
 8007546:	54ca      	strb	r2, [r1, r3]

  next_rx_in = (rx_in + 1) % rx_len;
 8007548:	4b0b      	ldr	r3, [pc, #44]	; (8007578 <cdcDataIn+0x44>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	3301      	adds	r3, #1
 800754e:	4a0c      	ldr	r2, [pc, #48]	; (8007580 <cdcDataIn+0x4c>)
 8007550:	6812      	ldr	r2, [r2, #0]
 8007552:	fbb3 f1f2 	udiv	r1, r3, r2
 8007556:	fb02 f201 	mul.w	r2, r2, r1
 800755a:	1a9b      	subs	r3, r3, r2
 800755c:	60fb      	str	r3, [r7, #12]

  if(next_rx_in != rx_out)
 800755e:	4b09      	ldr	r3, [pc, #36]	; (8007584 <cdcDataIn+0x50>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	68fa      	ldr	r2, [r7, #12]
 8007564:	429a      	cmp	r2, r3
 8007566:	d002      	beq.n	800756e <cdcDataIn+0x3a>
  {
    rx_in = next_rx_in;
 8007568:	4a03      	ldr	r2, [pc, #12]	; (8007578 <cdcDataIn+0x44>)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6013      	str	r3, [r2, #0]
  }
}
 800756e:	bf00      	nop
 8007570:	3714      	adds	r7, #20
 8007572:	46bd      	mov	sp, r7
 8007574:	bc80      	pop	{r7}
 8007576:	4770      	bx	lr
 8007578:	20000b54 	.word	0x20000b54
 800757c:	2000183c 	.word	0x2000183c
 8007580:	2000013c 	.word	0x2000013c
 8007584:	20000b58 	.word	0x20000b58

08007588 <cdcWrite>:

uint32_t cdcWrite(uint8_t *p_data, uint32_t length)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b084      	sub	sp, #16
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	6039      	str	r1, [r7, #0]
  uint32_t pre_time;
  uint8_t ret;

  pre_time = millis();
 8007592:	f7f8 fefc 	bl	800038e <millis>
 8007596:	60f8      	str	r0, [r7, #12]
  while(1)
  {
    ret = CDC_Transmit_FS(p_data, length);
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	b29b      	uxth	r3, r3
 800759c:	4619      	mov	r1, r3
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 f8ee 	bl	8007780 <CDC_Transmit_FS>
 80075a4:	4603      	mov	r3, r0
 80075a6:	72fb      	strb	r3, [r7, #11]

    if(ret == USBD_OK)
 80075a8:	7afb      	ldrb	r3, [r7, #11]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d101      	bne.n	80075b2 <cdcWrite+0x2a>
    {
      return length;
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	e00e      	b.n	80075d0 <cdcWrite+0x48>
    }
    else if(ret == USBD_FAIL)
 80075b2:	7afb      	ldrb	r3, [r7, #11]
 80075b4:	2b02      	cmp	r3, #2
 80075b6:	d101      	bne.n	80075bc <cdcWrite+0x34>
    {
      return 0;
 80075b8:	2300      	movs	r3, #0
 80075ba:	e009      	b.n	80075d0 <cdcWrite+0x48>
    }

    if(millis() - pre_time >= 100)    // time out handling.
 80075bc:	f7f8 fee7 	bl	800038e <millis>
 80075c0:	4602      	mov	r2, r0
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	1ad3      	subs	r3, r2, r3
 80075c6:	2b63      	cmp	r3, #99	; 0x63
 80075c8:	d800      	bhi.n	80075cc <cdcWrite+0x44>
    ret = CDC_Transmit_FS(p_data, length);
 80075ca:	e7e5      	b.n	8007598 <cdcWrite+0x10>
    {
      break;
 80075cc:	bf00      	nop
    }
  }
  return 0;
 80075ce:	2300      	movs	r3, #0
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3710      	adds	r7, #16
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <USB_CDC_SOF>:
{
  return LineCoding.bitrate;
}

uint8_t USB_CDC_SOF(struct _USBD_HandleTypeDef *pdev)
{
 80075d8:	b590      	push	{r4, r7, lr}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]

  if(rx_full == true)
 80075e0:	4b0c      	ldr	r3, [pc, #48]	; (8007614 <USB_CDC_SOF+0x3c>)
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d010      	beq.n	800760a <USB_CDC_SOF+0x32>
  {
    uint32_t buf_len;

    /* amount of empty space in receive buffer */
    buf_len = (rx_len - cdcAvailable()) - 1;
 80075e8:	4b0b      	ldr	r3, [pc, #44]	; (8007618 <USB_CDC_SOF+0x40>)
 80075ea:	681c      	ldr	r4, [r3, #0]
 80075ec:	f7ff ff5e 	bl	80074ac <cdcAvailable>
 80075f0:	4603      	mov	r3, r0
 80075f2:	1ae3      	subs	r3, r4, r3
 80075f4:	3b01      	subs	r3, #1
 80075f6:	60fb      	str	r3, [r7, #12]

    if(buf_len >= USB_FS_MAX_PACKET_SIZE)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2b3f      	cmp	r3, #63	; 0x3f
 80075fc:	d905      	bls.n	800760a <USB_CDC_SOF+0x32>
    {
      /* Allow next data transmission */
      USBD_CDC_ReceivePacket(pdev);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f7fe ffde 	bl	80065c0 <USBD_CDC_ReceivePacket>
      rx_full = false;
 8007604:	4b03      	ldr	r3, [pc, #12]	; (8007614 <USB_CDC_SOF+0x3c>)
 8007606:	2200      	movs	r2, #0
 8007608:	701a      	strb	r2, [r3, #0]
    }
  }


  return 0;
 800760a:	2300      	movs	r3, #0
}
 800760c:	4618      	mov	r0, r3
 800760e:	3714      	adds	r7, #20
 8007610:	46bd      	mov	sp, r7
 8007612:	bd90      	pop	{r4, r7, pc}
 8007614:	20000b5c 	.word	0x20000b5c
 8007618:	2000013c 	.word	0x2000013c

0800761c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007620:	2200      	movs	r2, #0
 8007622:	4905      	ldr	r1, [pc, #20]	; (8007638 <CDC_Init_FS+0x1c>)
 8007624:	4805      	ldr	r0, [pc, #20]	; (800763c <CDC_Init_FS+0x20>)
 8007626:	f7fe ff75 	bl	8006514 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800762a:	4905      	ldr	r1, [pc, #20]	; (8007640 <CDC_Init_FS+0x24>)
 800762c:	4803      	ldr	r0, [pc, #12]	; (800763c <CDC_Init_FS+0x20>)
 800762e:	f7fe ff8a 	bl	8006546 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007632:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007634:	4618      	mov	r0, r3
 8007636:	bd80      	pop	{r7, pc}
 8007638:	20001454 	.word	0x20001454
 800763c:	20000e48 	.word	0x20000e48
 8007640:	2000106c 	.word	0x2000106c

08007644 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007644:	b480      	push	{r7}
 8007646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007648:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800764a:	4618      	mov	r0, r3
 800764c:	46bd      	mov	sp, r7
 800764e:	bc80      	pop	{r7}
 8007650:	4770      	bx	lr
	...

08007654 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
 800765a:	4603      	mov	r3, r0
 800765c:	6039      	str	r1, [r7, #0]
 800765e:	71fb      	strb	r3, [r7, #7]
 8007660:	4613      	mov	r3, r2
 8007662:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007664:	79fb      	ldrb	r3, [r7, #7]
 8007666:	2b23      	cmp	r3, #35	; 0x23
 8007668:	d84a      	bhi.n	8007700 <CDC_Control_FS+0xac>
 800766a:	a201      	add	r2, pc, #4	; (adr r2, 8007670 <CDC_Control_FS+0x1c>)
 800766c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007670:	08007701 	.word	0x08007701
 8007674:	08007701 	.word	0x08007701
 8007678:	08007701 	.word	0x08007701
 800767c:	08007701 	.word	0x08007701
 8007680:	08007701 	.word	0x08007701
 8007684:	08007701 	.word	0x08007701
 8007688:	08007701 	.word	0x08007701
 800768c:	08007701 	.word	0x08007701
 8007690:	08007701 	.word	0x08007701
 8007694:	08007701 	.word	0x08007701
 8007698:	08007701 	.word	0x08007701
 800769c:	08007701 	.word	0x08007701
 80076a0:	08007701 	.word	0x08007701
 80076a4:	08007701 	.word	0x08007701
 80076a8:	08007701 	.word	0x08007701
 80076ac:	08007701 	.word	0x08007701
 80076b0:	08007701 	.word	0x08007701
 80076b4:	08007701 	.word	0x08007701
 80076b8:	08007701 	.word	0x08007701
 80076bc:	08007701 	.word	0x08007701
 80076c0:	08007701 	.word	0x08007701
 80076c4:	08007701 	.word	0x08007701
 80076c8:	08007701 	.word	0x08007701
 80076cc:	08007701 	.word	0x08007701
 80076d0:	08007701 	.word	0x08007701
 80076d4:	08007701 	.word	0x08007701
 80076d8:	08007701 	.word	0x08007701
 80076dc:	08007701 	.word	0x08007701
 80076e0:	08007701 	.word	0x08007701
 80076e4:	08007701 	.word	0x08007701
 80076e8:	08007701 	.word	0x08007701
 80076ec:	08007701 	.word	0x08007701
 80076f0:	08007701 	.word	0x08007701
 80076f4:	08007701 	.word	0x08007701
 80076f8:	08007701 	.word	0x08007701
 80076fc:	08007701 	.word	0x08007701
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007700:	bf00      	nop
  }

  return (USBD_OK);
 8007702:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007704:	4618      	mov	r0, r3
 8007706:	370c      	adds	r7, #12
 8007708:	46bd      	mov	sp, r7
 800770a:	bc80      	pop	{r7}
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop

08007710 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007710:	b590      	push	{r4, r7, lr}
 8007712:	b085      	sub	sp, #20
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
 8007718:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  uint32_t buf_len;


  for(int i=0; i<*Len; i++)
 800771a:	2300      	movs	r3, #0
 800771c:	60fb      	str	r3, [r7, #12]
 800771e:	e009      	b.n	8007734 <CDC_Receive_FS+0x24>
  {
    cdcDataIn(Buf[i]);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	4413      	add	r3, r2
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	4618      	mov	r0, r3
 800772a:	f7ff ff03 	bl	8007534 <cdcDataIn>
  for(int i=0; i<*Len; i++)
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	3301      	adds	r3, #1
 8007732:	60fb      	str	r3, [r7, #12]
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	429a      	cmp	r2, r3
 800773c:	d8f0      	bhi.n	8007720 <CDC_Receive_FS+0x10>
  }

  /* amount of empty space in receive buffer */
  buf_len = (rx_len - cdcAvailable()) - 1;
 800773e:	4b0d      	ldr	r3, [pc, #52]	; (8007774 <CDC_Receive_FS+0x64>)
 8007740:	681c      	ldr	r4, [r3, #0]
 8007742:	f7ff feb3 	bl	80074ac <cdcAvailable>
 8007746:	4603      	mov	r3, r0
 8007748:	1ae3      	subs	r3, r4, r3
 800774a:	3b01      	subs	r3, #1
 800774c:	60bb      	str	r3, [r7, #8]

  if(buf_len >= USB_FS_MAX_PACKET_SIZE)
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	2b3f      	cmp	r3, #63	; 0x3f
 8007752:	d907      	bls.n	8007764 <CDC_Receive_FS+0x54>
  {
    /* Allow next data transmission */
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007754:	6879      	ldr	r1, [r7, #4]
 8007756:	4808      	ldr	r0, [pc, #32]	; (8007778 <CDC_Receive_FS+0x68>)
 8007758:	f7fe fef5 	bl	8006546 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800775c:	4806      	ldr	r0, [pc, #24]	; (8007778 <CDC_Receive_FS+0x68>)
 800775e:	f7fe ff2f 	bl	80065c0 <USBD_CDC_ReceivePacket>
 8007762:	e002      	b.n	800776a <CDC_Receive_FS+0x5a>
  }
  else
  {
    /* wait as the insufficient buffer capacity */
    rx_full = true;
 8007764:	4b05      	ldr	r3, [pc, #20]	; (800777c <CDC_Receive_FS+0x6c>)
 8007766:	2201      	movs	r2, #1
 8007768:	701a      	strb	r2, [r3, #0]
  }

  return (USBD_OK);
 800776a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800776c:	4618      	mov	r0, r3
 800776e:	3714      	adds	r7, #20
 8007770:	46bd      	mov	sp, r7
 8007772:	bd90      	pop	{r4, r7, pc}
 8007774:	2000013c 	.word	0x2000013c
 8007778:	20000e48 	.word	0x20000e48
 800777c:	20000b5c 	.word	0x20000b5c

08007780 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	460b      	mov	r3, r1
 800778a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800778c:	2300      	movs	r3, #0
 800778e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007790:	4b0d      	ldr	r3, [pc, #52]	; (80077c8 <CDC_Transmit_FS+0x48>)
 8007792:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007796:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d001      	beq.n	80077a6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e00b      	b.n	80077be <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80077a6:	887b      	ldrh	r3, [r7, #2]
 80077a8:	461a      	mov	r2, r3
 80077aa:	6879      	ldr	r1, [r7, #4]
 80077ac:	4806      	ldr	r0, [pc, #24]	; (80077c8 <CDC_Transmit_FS+0x48>)
 80077ae:	f7fe feb1 	bl	8006514 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80077b2:	4805      	ldr	r0, [pc, #20]	; (80077c8 <CDC_Transmit_FS+0x48>)
 80077b4:	f7fe feda 	bl	800656c <USBD_CDC_TransmitPacket>
 80077b8:	4603      	mov	r3, r0
 80077ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80077bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3710      	adds	r7, #16
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	20000e48 	.word	0x20000e48

080077cc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	4603      	mov	r3, r0
 80077d4:	6039      	str	r1, [r7, #0]
 80077d6:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_FS_DeviceDesc);
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	2212      	movs	r2, #18
 80077dc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80077de:	4b03      	ldr	r3, [pc, #12]	; (80077ec <USBD_FS_DeviceDescriptor+0x20>)
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bc80      	pop	{r7}
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop
 80077ec:	2000016c 	.word	0x2000016c

080077f0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b083      	sub	sp, #12
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	4603      	mov	r3, r0
 80077f8:	6039      	str	r1, [r7, #0]
 80077fa:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_LangIDDesc);
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	2204      	movs	r2, #4
 8007800:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007802:	4b03      	ldr	r3, [pc, #12]	; (8007810 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007804:	4618      	mov	r0, r3
 8007806:	370c      	adds	r7, #12
 8007808:	46bd      	mov	sp, r7
 800780a:	bc80      	pop	{r7}
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	20000180 	.word	0x20000180

08007814 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b082      	sub	sp, #8
 8007818:	af00      	add	r7, sp, #0
 800781a:	4603      	mov	r3, r0
 800781c:	6039      	str	r1, [r7, #0]
 800781e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007820:	79fb      	ldrb	r3, [r7, #7]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d105      	bne.n	8007832 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007826:	683a      	ldr	r2, [r7, #0]
 8007828:	4907      	ldr	r1, [pc, #28]	; (8007848 <USBD_FS_ProductStrDescriptor+0x34>)
 800782a:	4808      	ldr	r0, [pc, #32]	; (800784c <USBD_FS_ProductStrDescriptor+0x38>)
 800782c:	f7ff fd30 	bl	8007290 <USBD_GetString>
 8007830:	e004      	b.n	800783c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007832:	683a      	ldr	r2, [r7, #0]
 8007834:	4904      	ldr	r1, [pc, #16]	; (8007848 <USBD_FS_ProductStrDescriptor+0x34>)
 8007836:	4805      	ldr	r0, [pc, #20]	; (800784c <USBD_FS_ProductStrDescriptor+0x38>)
 8007838:	f7ff fd2a 	bl	8007290 <USBD_GetString>
  }
  return USBD_StrDesc;
 800783c:	4b02      	ldr	r3, [pc, #8]	; (8007848 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800783e:	4618      	mov	r0, r3
 8007840:	3708      	adds	r7, #8
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	20001a3c 	.word	0x20001a3c
 800784c:	08008ee8 	.word	0x08008ee8

08007850 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b082      	sub	sp, #8
 8007854:	af00      	add	r7, sp, #0
 8007856:	4603      	mov	r3, r0
 8007858:	6039      	str	r1, [r7, #0]
 800785a:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800785c:	683a      	ldr	r2, [r7, #0]
 800785e:	4904      	ldr	r1, [pc, #16]	; (8007870 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007860:	4804      	ldr	r0, [pc, #16]	; (8007874 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007862:	f7ff fd15 	bl	8007290 <USBD_GetString>
  return USBD_StrDesc;
 8007866:	4b02      	ldr	r3, [pc, #8]	; (8007870 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007868:	4618      	mov	r0, r3
 800786a:	3708      	adds	r7, #8
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}
 8007870:	20001a3c 	.word	0x20001a3c
 8007874:	08008f00 	.word	0x08008f00

08007878 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b082      	sub	sp, #8
 800787c:	af00      	add	r7, sp, #0
 800787e:	4603      	mov	r3, r0
 8007880:	6039      	str	r1, [r7, #0]
 8007882:	71fb      	strb	r3, [r7, #7]
  *length = USB_SIZ_STRING_SERIAL;
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	221a      	movs	r2, #26
 8007888:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800788a:	f000 f843 	bl	8007914 <Get_SerialNum>

  return (uint8_t *) USBD_StringSerial;
 800788e:	4b02      	ldr	r3, [pc, #8]	; (8007898 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007890:	4618      	mov	r0, r3
 8007892:	3708      	adds	r7, #8
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}
 8007898:	20000184 	.word	0x20000184

0800789c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b082      	sub	sp, #8
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	4603      	mov	r3, r0
 80078a4:	6039      	str	r1, [r7, #0]
 80078a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80078a8:	79fb      	ldrb	r3, [r7, #7]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d105      	bne.n	80078ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80078ae:	683a      	ldr	r2, [r7, #0]
 80078b0:	4907      	ldr	r1, [pc, #28]	; (80078d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80078b2:	4808      	ldr	r0, [pc, #32]	; (80078d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80078b4:	f7ff fcec 	bl	8007290 <USBD_GetString>
 80078b8:	e004      	b.n	80078c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80078ba:	683a      	ldr	r2, [r7, #0]
 80078bc:	4904      	ldr	r1, [pc, #16]	; (80078d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80078be:	4805      	ldr	r0, [pc, #20]	; (80078d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80078c0:	f7ff fce6 	bl	8007290 <USBD_GetString>
  }
  return USBD_StrDesc;
 80078c4:	4b02      	ldr	r3, [pc, #8]	; (80078d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3708      	adds	r7, #8
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop
 80078d0:	20001a3c 	.word	0x20001a3c
 80078d4:	08008f14 	.word	0x08008f14

080078d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b082      	sub	sp, #8
 80078dc:	af00      	add	r7, sp, #0
 80078de:	4603      	mov	r3, r0
 80078e0:	6039      	str	r1, [r7, #0]
 80078e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80078e4:	79fb      	ldrb	r3, [r7, #7]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d105      	bne.n	80078f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80078ea:	683a      	ldr	r2, [r7, #0]
 80078ec:	4907      	ldr	r1, [pc, #28]	; (800790c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80078ee:	4808      	ldr	r0, [pc, #32]	; (8007910 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80078f0:	f7ff fcce 	bl	8007290 <USBD_GetString>
 80078f4:	e004      	b.n	8007900 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80078f6:	683a      	ldr	r2, [r7, #0]
 80078f8:	4904      	ldr	r1, [pc, #16]	; (800790c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80078fa:	4805      	ldr	r0, [pc, #20]	; (8007910 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80078fc:	f7ff fcc8 	bl	8007290 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007900:	4b02      	ldr	r3, [pc, #8]	; (800790c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007902:	4618      	mov	r0, r3
 8007904:	3708      	adds	r7, #8
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}
 800790a:	bf00      	nop
 800790c:	20001a3c 	.word	0x20001a3c
 8007910:	08008f20 	.word	0x08008f20

08007914 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800791a:	4b0f      	ldr	r3, [pc, #60]	; (8007958 <Get_SerialNum+0x44>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007920:	4b0e      	ldr	r3, [pc, #56]	; (800795c <Get_SerialNum+0x48>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007926:	4b0e      	ldr	r3, [pc, #56]	; (8007960 <Get_SerialNum+0x4c>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4413      	add	r3, r2
 8007932:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d009      	beq.n	800794e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800793a:	2208      	movs	r2, #8
 800793c:	4909      	ldr	r1, [pc, #36]	; (8007964 <Get_SerialNum+0x50>)
 800793e:	68f8      	ldr	r0, [r7, #12]
 8007940:	f000 f814 	bl	800796c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007944:	2204      	movs	r2, #4
 8007946:	4908      	ldr	r1, [pc, #32]	; (8007968 <Get_SerialNum+0x54>)
 8007948:	68b8      	ldr	r0, [r7, #8]
 800794a:	f000 f80f 	bl	800796c <IntToUnicode>
  }
}
 800794e:	bf00      	nop
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	1ffff7e8 	.word	0x1ffff7e8
 800795c:	1ffff7ec 	.word	0x1ffff7ec
 8007960:	1ffff7f0 	.word	0x1ffff7f0
 8007964:	20000186 	.word	0x20000186
 8007968:	20000196 	.word	0x20000196

0800796c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800796c:	b480      	push	{r7}
 800796e:	b087      	sub	sp, #28
 8007970:	af00      	add	r7, sp, #0
 8007972:	60f8      	str	r0, [r7, #12]
 8007974:	60b9      	str	r1, [r7, #8]
 8007976:	4613      	mov	r3, r2
 8007978:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800797a:	2300      	movs	r3, #0
 800797c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800797e:	2300      	movs	r3, #0
 8007980:	75fb      	strb	r3, [r7, #23]
 8007982:	e027      	b.n	80079d4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	0f1b      	lsrs	r3, r3, #28
 8007988:	2b09      	cmp	r3, #9
 800798a:	d80b      	bhi.n	80079a4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	0f1b      	lsrs	r3, r3, #28
 8007990:	b2da      	uxtb	r2, r3
 8007992:	7dfb      	ldrb	r3, [r7, #23]
 8007994:	005b      	lsls	r3, r3, #1
 8007996:	4619      	mov	r1, r3
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	440b      	add	r3, r1
 800799c:	3230      	adds	r2, #48	; 0x30
 800799e:	b2d2      	uxtb	r2, r2
 80079a0:	701a      	strb	r2, [r3, #0]
 80079a2:	e00a      	b.n	80079ba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	0f1b      	lsrs	r3, r3, #28
 80079a8:	b2da      	uxtb	r2, r3
 80079aa:	7dfb      	ldrb	r3, [r7, #23]
 80079ac:	005b      	lsls	r3, r3, #1
 80079ae:	4619      	mov	r1, r3
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	440b      	add	r3, r1
 80079b4:	3237      	adds	r2, #55	; 0x37
 80079b6:	b2d2      	uxtb	r2, r2
 80079b8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	011b      	lsls	r3, r3, #4
 80079be:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80079c0:	7dfb      	ldrb	r3, [r7, #23]
 80079c2:	005b      	lsls	r3, r3, #1
 80079c4:	3301      	adds	r3, #1
 80079c6:	68ba      	ldr	r2, [r7, #8]
 80079c8:	4413      	add	r3, r2
 80079ca:	2200      	movs	r2, #0
 80079cc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80079ce:	7dfb      	ldrb	r3, [r7, #23]
 80079d0:	3301      	adds	r3, #1
 80079d2:	75fb      	strb	r3, [r7, #23]
 80079d4:	7dfa      	ldrb	r2, [r7, #23]
 80079d6:	79fb      	ldrb	r3, [r7, #7]
 80079d8:	429a      	cmp	r2, r3
 80079da:	d3d3      	bcc.n	8007984 <IntToUnicode+0x18>
  }
}
 80079dc:	bf00      	nop
 80079de:	371c      	adds	r7, #28
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bc80      	pop	{r7}
 80079e4:	4770      	bx	lr
	...

080079e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4a0d      	ldr	r2, [pc, #52]	; (8007a2c <HAL_PCD_MspInit+0x44>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d113      	bne.n	8007a22 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80079fa:	4b0d      	ldr	r3, [pc, #52]	; (8007a30 <HAL_PCD_MspInit+0x48>)
 80079fc:	69db      	ldr	r3, [r3, #28]
 80079fe:	4a0c      	ldr	r2, [pc, #48]	; (8007a30 <HAL_PCD_MspInit+0x48>)
 8007a00:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007a04:	61d3      	str	r3, [r2, #28]
 8007a06:	4b0a      	ldr	r3, [pc, #40]	; (8007a30 <HAL_PCD_MspInit+0x48>)
 8007a08:	69db      	ldr	r3, [r3, #28]
 8007a0a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a0e:	60fb      	str	r3, [r7, #12]
 8007a10:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8007a12:	2200      	movs	r2, #0
 8007a14:	2100      	movs	r1, #0
 8007a16:	2014      	movs	r0, #20
 8007a18:	f7f9 fd47 	bl	80014aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8007a1c:	2014      	movs	r0, #20
 8007a1e:	f7f9 fd60 	bl	80014e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007a22:	bf00      	nop
 8007a24:	3710      	adds	r7, #16
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	40005c00 	.word	0x40005c00
 8007a30:	40021000 	.word	0x40021000

08007a34 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b082      	sub	sp, #8
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8d3 245c 	ldr.w	r2, [r3, #1116]	; 0x45c
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	f203 432c 	addw	r3, r3, #1068	; 0x42c
 8007a48:	4619      	mov	r1, r3
 8007a4a:	4610      	mov	r0, r2
 8007a4c:	f7fe fe6e 	bl	800672c <USBD_LL_SetupStage>
}
 8007a50:	bf00      	nop
 8007a52:	3708      	adds	r7, #8
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b082      	sub	sp, #8
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	460b      	mov	r3, r1
 8007a62:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f8d3 045c 	ldr.w	r0, [r3, #1116]	; 0x45c
 8007a6a:	78fb      	ldrb	r3, [r7, #3]
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	015b      	lsls	r3, r3, #5
 8007a70:	4413      	add	r3, r2
 8007a72:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	78fb      	ldrb	r3, [r7, #3]
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	f7fe fea0 	bl	80067c0 <USBD_LL_DataOutStage>
}
 8007a80:	bf00      	nop
 8007a82:	3708      	adds	r7, #8
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b082      	sub	sp, #8
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	460b      	mov	r3, r1
 8007a92:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8d3 045c 	ldr.w	r0, [r3, #1116]	; 0x45c
 8007a9a:	78fb      	ldrb	r3, [r7, #3]
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	015b      	lsls	r3, r3, #5
 8007aa0:	4413      	add	r3, r2
 8007aa2:	333c      	adds	r3, #60	; 0x3c
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	78fb      	ldrb	r3, [r7, #3]
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	f7fe fee4 	bl	8006876 <USBD_LL_DataInStage>
}
 8007aae:	bf00      	nop
 8007ab0:	3708      	adds	r7, #8
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}

08007ab6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ab6:	b580      	push	{r7, lr}
 8007ab8:	b082      	sub	sp, #8
 8007aba:	af00      	add	r7, sp, #0
 8007abc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f7fe ffc7 	bl	8006a58 <USBD_LL_SOF>
}
 8007aca:	bf00      	nop
 8007acc:	3708      	adds	r7, #8
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}

08007ad2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8007ad2:	b580      	push	{r7, lr}
 8007ad4:	b084      	sub	sp, #16
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007ada:	2301      	movs	r3, #1
 8007adc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d001      	beq.n	8007aea <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007ae6:	f7f8 fd09 	bl	80004fc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 8007af0:	7bfa      	ldrb	r2, [r7, #15]
 8007af2:	4611      	mov	r1, r2
 8007af4:	4618      	mov	r0, r3
 8007af6:	f7fe ff7c 	bl	80069f2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 8007b00:	4618      	mov	r0, r3
 8007b02:	f7fe ff47 	bl	8006994 <USBD_LL_Reset>
}
 8007b06:	bf00      	nop
 8007b08:	3710      	adds	r7, #16
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
	...

08007b10 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b082      	sub	sp, #8
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f7fe ff76 	bl	8006a10 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	699b      	ldr	r3, [r3, #24]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d005      	beq.n	8007b38 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007b2c:	4b04      	ldr	r3, [pc, #16]	; (8007b40 <HAL_PCD_SuspendCallback+0x30>)
 8007b2e:	691b      	ldr	r3, [r3, #16]
 8007b30:	4a03      	ldr	r2, [pc, #12]	; (8007b40 <HAL_PCD_SuspendCallback+0x30>)
 8007b32:	f043 0306 	orr.w	r3, r3, #6
 8007b36:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007b38:	bf00      	nop
 8007b3a:	3708      	adds	r7, #8
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	e000ed00 	.word	0xe000ed00

08007b44 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b082      	sub	sp, #8
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 8007b52:	4618      	mov	r0, r3
 8007b54:	f7fe ff70 	bl	8006a38 <USBD_LL_Resume>
}
 8007b58:	bf00      	nop
 8007b5a:	3708      	adds	r7, #8
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}

08007b60 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b082      	sub	sp, #8
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8007b68:	4a28      	ldr	r2, [pc, #160]	; (8007c0c <USBD_LL_Init+0xac>)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f8c2 345c 	str.w	r3, [r2, #1116]	; 0x45c
  pdev->pData = &hpcd_USB_FS;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a26      	ldr	r2, [pc, #152]	; (8007c0c <USBD_LL_Init+0xac>)
 8007b74:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220

  hpcd_USB_FS.Instance = USB;
 8007b78:	4b24      	ldr	r3, [pc, #144]	; (8007c0c <USBD_LL_Init+0xac>)
 8007b7a:	4a25      	ldr	r2, [pc, #148]	; (8007c10 <USBD_LL_Init+0xb0>)
 8007b7c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007b7e:	4b23      	ldr	r3, [pc, #140]	; (8007c0c <USBD_LL_Init+0xac>)
 8007b80:	2208      	movs	r2, #8
 8007b82:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007b84:	4b21      	ldr	r3, [pc, #132]	; (8007c0c <USBD_LL_Init+0xac>)
 8007b86:	2202      	movs	r2, #2
 8007b88:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007b8a:	4b20      	ldr	r3, [pc, #128]	; (8007c0c <USBD_LL_Init+0xac>)
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007b90:	4b1e      	ldr	r3, [pc, #120]	; (8007c0c <USBD_LL_Init+0xac>)
 8007b92:	2200      	movs	r2, #0
 8007b94:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8007b96:	4b1d      	ldr	r3, [pc, #116]	; (8007c0c <USBD_LL_Init+0xac>)
 8007b98:	2200      	movs	r2, #0
 8007b9a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007b9c:	481b      	ldr	r0, [pc, #108]	; (8007c0c <USBD_LL_Init+0xac>)
 8007b9e:	f7fa fdf2 	bl	8002786 <HAL_PCD_Init>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d001      	beq.n	8007bac <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8007ba8:	f7f8 fca8 	bl	80004fc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8007bb2:	2318      	movs	r3, #24
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	2100      	movs	r1, #0
 8007bb8:	f7fb fcfa 	bl	80035b0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8007bc2:	2358      	movs	r3, #88	; 0x58
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	2180      	movs	r1, #128	; 0x80
 8007bc8:	f7fb fcf2 	bl	80035b0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8007bd2:	23c0      	movs	r3, #192	; 0xc0
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	2181      	movs	r1, #129	; 0x81
 8007bd8:	f7fb fcea 	bl	80035b0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8007be2:	f44f 7388 	mov.w	r3, #272	; 0x110
 8007be6:	2200      	movs	r2, #0
 8007be8:	2101      	movs	r1, #1
 8007bea:	f7fb fce1 	bl	80035b0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8007bf4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	2182      	movs	r1, #130	; 0x82
 8007bfc:	f7fb fcd8 	bl	80035b0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3708      	adds	r7, #8
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
 8007c0a:	bf00      	nop
 8007c0c:	20001c3c 	.word	0x20001c3c
 8007c10:	40005c00 	.word	0x40005c00

08007c14 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c20:	2300      	movs	r3, #0
 8007c22:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f7fa fe85 	bl	800293a <HAL_PCD_Start>
 8007c30:	4603      	mov	r3, r0
 8007c32:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c34:	7bfb      	ldrb	r3, [r7, #15]
 8007c36:	4618      	mov	r0, r3
 8007c38:	f000 f948 	bl	8007ecc <USBD_Get_USB_Status>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8007c40:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3710      	adds	r7, #16
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007c4a:	b580      	push	{r7, lr}
 8007c4c:	b084      	sub	sp, #16
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
 8007c52:	4608      	mov	r0, r1
 8007c54:	4611      	mov	r1, r2
 8007c56:	461a      	mov	r2, r3
 8007c58:	4603      	mov	r3, r0
 8007c5a:	70fb      	strb	r3, [r7, #3]
 8007c5c:	460b      	mov	r3, r1
 8007c5e:	70bb      	strb	r3, [r7, #2]
 8007c60:	4613      	mov	r3, r2
 8007c62:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c64:	2300      	movs	r3, #0
 8007c66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8007c72:	78bb      	ldrb	r3, [r7, #2]
 8007c74:	883a      	ldrh	r2, [r7, #0]
 8007c76:	78f9      	ldrb	r1, [r7, #3]
 8007c78:	f7fa ffac 	bl	8002bd4 <HAL_PCD_EP_Open>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c80:	7bfb      	ldrb	r3, [r7, #15]
 8007c82:	4618      	mov	r0, r3
 8007c84:	f000 f922 	bl	8007ecc <USBD_Get_USB_Status>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8007c8c:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3710      	adds	r7, #16
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}

08007c96 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007c96:	b580      	push	{r7, lr}
 8007c98:	b084      	sub	sp, #16
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	6078      	str	r0, [r7, #4]
 8007c9e:	460b      	mov	r3, r1
 8007ca0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8007cb0:	78fa      	ldrb	r2, [r7, #3]
 8007cb2:	4611      	mov	r1, r2
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f7fa ffe2 	bl	8002c7e <HAL_PCD_EP_Close>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007cbe:	7bfb      	ldrb	r3, [r7, #15]
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f000 f903 	bl	8007ecc <USBD_Get_USB_Status>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 8007cca:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3710      	adds	r7, #16
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	460b      	mov	r3, r1
 8007cde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8007cee:	78fa      	ldrb	r2, [r7, #3]
 8007cf0:	4611      	mov	r1, r2
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f7fb f895 	bl	8002e22 <HAL_PCD_EP_SetStall>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007cfc:	7bfb      	ldrb	r3, [r7, #15]
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f000 f8e4 	bl	8007ecc <USBD_Get_USB_Status>
 8007d04:	4603      	mov	r3, r0
 8007d06:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8007d08:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3710      	adds	r7, #16
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}

08007d12 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d12:	b580      	push	{r7, lr}
 8007d14:	b084      	sub	sp, #16
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	6078      	str	r0, [r7, #4]
 8007d1a:	460b      	mov	r3, r1
 8007d1c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d22:	2300      	movs	r3, #0
 8007d24:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8007d2c:	78fa      	ldrb	r2, [r7, #3]
 8007d2e:	4611      	mov	r1, r2
 8007d30:	4618      	mov	r0, r3
 8007d32:	f7fb f8cb 	bl	8002ecc <HAL_PCD_EP_ClrStall>
 8007d36:	4603      	mov	r3, r0
 8007d38:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d3a:	7bfb      	ldrb	r3, [r7, #15]
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	f000 f8c5 	bl	8007ecc <USBD_Get_USB_Status>
 8007d42:	4603      	mov	r3, r0
 8007d44:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 8007d46:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3710      	adds	r7, #16
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b085      	sub	sp, #20
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	460b      	mov	r3, r1
 8007d5a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8007d62:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8007d64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	da08      	bge.n	8007d7e <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8007d6c:	78fb      	ldrb	r3, [r7, #3]
 8007d6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d72:	68fa      	ldr	r2, [r7, #12]
 8007d74:	015b      	lsls	r3, r3, #5
 8007d76:	4413      	add	r3, r2
 8007d78:	332a      	adds	r3, #42	; 0x2a
 8007d7a:	781b      	ldrb	r3, [r3, #0]
 8007d7c:	e008      	b.n	8007d90 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8007d7e:	78fb      	ldrb	r3, [r7, #3]
 8007d80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d84:	68fa      	ldr	r2, [r7, #12]
 8007d86:	015b      	lsls	r3, r3, #5
 8007d88:	4413      	add	r3, r2
 8007d8a:	f203 232a 	addw	r3, r3, #554	; 0x22a
 8007d8e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3714      	adds	r7, #20
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bc80      	pop	{r7}
 8007d98:	4770      	bx	lr

08007d9a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007d9a:	b580      	push	{r7, lr}
 8007d9c:	b084      	sub	sp, #16
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	6078      	str	r0, [r7, #4]
 8007da2:	460b      	mov	r3, r1
 8007da4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007da6:	2300      	movs	r3, #0
 8007da8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007daa:	2300      	movs	r3, #0
 8007dac:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8007db4:	78fa      	ldrb	r2, [r7, #3]
 8007db6:	4611      	mov	r1, r2
 8007db8:	4618      	mov	r0, r3
 8007dba:	f7fa fee6 	bl	8002b8a <HAL_PCD_SetAddress>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007dc2:	7bfb      	ldrb	r3, [r7, #15]
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f000 f881 	bl	8007ecc <USBD_Get_USB_Status>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8007dce:	7bbb      	ldrb	r3, [r7, #14]
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	3710      	adds	r7, #16
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}

08007dd8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b086      	sub	sp, #24
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	60f8      	str	r0, [r7, #12]
 8007de0:	607a      	str	r2, [r7, #4]
 8007de2:	461a      	mov	r2, r3
 8007de4:	460b      	mov	r3, r1
 8007de6:	72fb      	strb	r3, [r7, #11]
 8007de8:	4613      	mov	r3, r2
 8007dea:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007dec:	2300      	movs	r3, #0
 8007dee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007df0:	2300      	movs	r3, #0
 8007df2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8007dfa:	893b      	ldrh	r3, [r7, #8]
 8007dfc:	7af9      	ldrb	r1, [r7, #11]
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	f7fa ffd4 	bl	8002dac <HAL_PCD_EP_Transmit>
 8007e04:	4603      	mov	r3, r0
 8007e06:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e08:	7dfb      	ldrb	r3, [r7, #23]
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f000 f85e 	bl	8007ecc <USBD_Get_USB_Status>
 8007e10:	4603      	mov	r3, r0
 8007e12:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8007e14:	7dbb      	ldrb	r3, [r7, #22]
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3718      	adds	r7, #24
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}

08007e1e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	b086      	sub	sp, #24
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	60f8      	str	r0, [r7, #12]
 8007e26:	607a      	str	r2, [r7, #4]
 8007e28:	461a      	mov	r2, r3
 8007e2a:	460b      	mov	r3, r1
 8007e2c:	72fb      	strb	r3, [r7, #11]
 8007e2e:	4613      	mov	r3, r2
 8007e30:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e32:	2300      	movs	r3, #0
 8007e34:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e36:	2300      	movs	r3, #0
 8007e38:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8007e40:	893b      	ldrh	r3, [r7, #8]
 8007e42:	7af9      	ldrb	r1, [r7, #11]
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	f7fa ff60 	bl	8002d0a <HAL_PCD_EP_Receive>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e4e:	7dfb      	ldrb	r3, [r7, #23]
 8007e50:	4618      	mov	r0, r3
 8007e52:	f000 f83b 	bl	8007ecc <USBD_Get_USB_Status>
 8007e56:	4603      	mov	r3, r0
 8007e58:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 8007e5a:	7dbb      	ldrb	r3, [r7, #22]
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3718      	adds	r7, #24
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b082      	sub	sp, #8
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
 8007e6c:	460b      	mov	r3, r1
 8007e6e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8007e76:	78fa      	ldrb	r2, [r7, #3]
 8007e78:	4611      	mov	r1, r2
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f7fa ff81 	bl	8002d82 <HAL_PCD_EP_GetRxCount>
 8007e80:	4603      	mov	r3, r0
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3708      	adds	r7, #8
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
	...

08007e8c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007e94:	4b02      	ldr	r3, [pc, #8]	; (8007ea0 <USBD_static_malloc+0x14>)
}
 8007e96:	4618      	mov	r0, r3
 8007e98:	370c      	adds	r7, #12
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bc80      	pop	{r7}
 8007e9e:	4770      	bx	lr
 8007ea0:	20000b60 	.word	0x20000b60

08007ea4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b083      	sub	sp, #12
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]

}
 8007eac:	bf00      	nop
 8007eae:	370c      	adds	r7, #12
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bc80      	pop	{r7}
 8007eb4:	4770      	bx	lr

08007eb6 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007eb6:	b480      	push	{r7}
 8007eb8:	b083      	sub	sp, #12
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
 8007ebe:	460b      	mov	r3, r1
 8007ec0:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8007ec2:	bf00      	nop
 8007ec4:	370c      	adds	r7, #12
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bc80      	pop	{r7}
 8007eca:	4770      	bx	lr

08007ecc <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b085      	sub	sp, #20
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007eda:	79fb      	ldrb	r3, [r7, #7]
 8007edc:	2b03      	cmp	r3, #3
 8007ede:	d817      	bhi.n	8007f10 <USBD_Get_USB_Status+0x44>
 8007ee0:	a201      	add	r2, pc, #4	; (adr r2, 8007ee8 <USBD_Get_USB_Status+0x1c>)
 8007ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ee6:	bf00      	nop
 8007ee8:	08007ef9 	.word	0x08007ef9
 8007eec:	08007eff 	.word	0x08007eff
 8007ef0:	08007f05 	.word	0x08007f05
 8007ef4:	08007f0b 	.word	0x08007f0b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	73fb      	strb	r3, [r7, #15]
    break;
 8007efc:	e00b      	b.n	8007f16 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007efe:	2302      	movs	r3, #2
 8007f00:	73fb      	strb	r3, [r7, #15]
    break;
 8007f02:	e008      	b.n	8007f16 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007f04:	2301      	movs	r3, #1
 8007f06:	73fb      	strb	r3, [r7, #15]
    break;
 8007f08:	e005      	b.n	8007f16 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007f0a:	2302      	movs	r3, #2
 8007f0c:	73fb      	strb	r3, [r7, #15]
    break;
 8007f0e:	e002      	b.n	8007f16 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007f10:	2302      	movs	r3, #2
 8007f12:	73fb      	strb	r3, [r7, #15]
    break;
 8007f14:	bf00      	nop
  }
  return usb_status;
 8007f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3714      	adds	r7, #20
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bc80      	pop	{r7}
 8007f20:	4770      	bx	lr
 8007f22:	bf00      	nop

08007f24 <main>:
 */

#include "main.h"

int main(void)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	af00      	add	r7, sp, #0
  hwInit();
 8007f28:	f7f9 f93c 	bl	80011a4 <hwInit>
  apInit();
 8007f2c:	f7f8 f97a 	bl	8000224 <apInit>

  apMain();
 8007f30:	f7f8 f986 	bl	8000240 <apMain>

  return 0;
 8007f34:	2300      	movs	r3, #0
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	bd80      	pop	{r7, pc}
	...

08007f3c <__errno>:
 8007f3c:	4b01      	ldr	r3, [pc, #4]	; (8007f44 <__errno+0x8>)
 8007f3e:	6818      	ldr	r0, [r3, #0]
 8007f40:	4770      	bx	lr
 8007f42:	bf00      	nop
 8007f44:	200001a0 	.word	0x200001a0

08007f48 <__libc_init_array>:
 8007f48:	b570      	push	{r4, r5, r6, lr}
 8007f4a:	2500      	movs	r5, #0
 8007f4c:	4e0c      	ldr	r6, [pc, #48]	; (8007f80 <__libc_init_array+0x38>)
 8007f4e:	4c0d      	ldr	r4, [pc, #52]	; (8007f84 <__libc_init_array+0x3c>)
 8007f50:	1ba4      	subs	r4, r4, r6
 8007f52:	10a4      	asrs	r4, r4, #2
 8007f54:	42a5      	cmp	r5, r4
 8007f56:	d109      	bne.n	8007f6c <__libc_init_array+0x24>
 8007f58:	f000 ff74 	bl	8008e44 <_init>
 8007f5c:	2500      	movs	r5, #0
 8007f5e:	4e0a      	ldr	r6, [pc, #40]	; (8007f88 <__libc_init_array+0x40>)
 8007f60:	4c0a      	ldr	r4, [pc, #40]	; (8007f8c <__libc_init_array+0x44>)
 8007f62:	1ba4      	subs	r4, r4, r6
 8007f64:	10a4      	asrs	r4, r4, #2
 8007f66:	42a5      	cmp	r5, r4
 8007f68:	d105      	bne.n	8007f76 <__libc_init_array+0x2e>
 8007f6a:	bd70      	pop	{r4, r5, r6, pc}
 8007f6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007f70:	4798      	blx	r3
 8007f72:	3501      	adds	r5, #1
 8007f74:	e7ee      	b.n	8007f54 <__libc_init_array+0xc>
 8007f76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007f7a:	4798      	blx	r3
 8007f7c:	3501      	adds	r5, #1
 8007f7e:	e7f2      	b.n	8007f66 <__libc_init_array+0x1e>
 8007f80:	08008fe0 	.word	0x08008fe0
 8007f84:	08008fe0 	.word	0x08008fe0
 8007f88:	08008fe0 	.word	0x08008fe0
 8007f8c:	08008fe4 	.word	0x08008fe4

08007f90 <memset>:
 8007f90:	4603      	mov	r3, r0
 8007f92:	4402      	add	r2, r0
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d100      	bne.n	8007f9a <memset+0xa>
 8007f98:	4770      	bx	lr
 8007f9a:	f803 1b01 	strb.w	r1, [r3], #1
 8007f9e:	e7f9      	b.n	8007f94 <memset+0x4>

08007fa0 <iprintf>:
 8007fa0:	b40f      	push	{r0, r1, r2, r3}
 8007fa2:	4b0a      	ldr	r3, [pc, #40]	; (8007fcc <iprintf+0x2c>)
 8007fa4:	b513      	push	{r0, r1, r4, lr}
 8007fa6:	681c      	ldr	r4, [r3, #0]
 8007fa8:	b124      	cbz	r4, 8007fb4 <iprintf+0x14>
 8007faa:	69a3      	ldr	r3, [r4, #24]
 8007fac:	b913      	cbnz	r3, 8007fb4 <iprintf+0x14>
 8007fae:	4620      	mov	r0, r4
 8007fb0:	f000 fa22 	bl	80083f8 <__sinit>
 8007fb4:	ab05      	add	r3, sp, #20
 8007fb6:	9a04      	ldr	r2, [sp, #16]
 8007fb8:	68a1      	ldr	r1, [r4, #8]
 8007fba:	4620      	mov	r0, r4
 8007fbc:	9301      	str	r3, [sp, #4]
 8007fbe:	f000 fbd7 	bl	8008770 <_vfiprintf_r>
 8007fc2:	b002      	add	sp, #8
 8007fc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fc8:	b004      	add	sp, #16
 8007fca:	4770      	bx	lr
 8007fcc:	200001a0 	.word	0x200001a0

08007fd0 <_puts_r>:
 8007fd0:	b570      	push	{r4, r5, r6, lr}
 8007fd2:	460e      	mov	r6, r1
 8007fd4:	4605      	mov	r5, r0
 8007fd6:	b118      	cbz	r0, 8007fe0 <_puts_r+0x10>
 8007fd8:	6983      	ldr	r3, [r0, #24]
 8007fda:	b90b      	cbnz	r3, 8007fe0 <_puts_r+0x10>
 8007fdc:	f000 fa0c 	bl	80083f8 <__sinit>
 8007fe0:	69ab      	ldr	r3, [r5, #24]
 8007fe2:	68ac      	ldr	r4, [r5, #8]
 8007fe4:	b913      	cbnz	r3, 8007fec <_puts_r+0x1c>
 8007fe6:	4628      	mov	r0, r5
 8007fe8:	f000 fa06 	bl	80083f8 <__sinit>
 8007fec:	4b23      	ldr	r3, [pc, #140]	; (800807c <_puts_r+0xac>)
 8007fee:	429c      	cmp	r4, r3
 8007ff0:	d117      	bne.n	8008022 <_puts_r+0x52>
 8007ff2:	686c      	ldr	r4, [r5, #4]
 8007ff4:	89a3      	ldrh	r3, [r4, #12]
 8007ff6:	071b      	lsls	r3, r3, #28
 8007ff8:	d51d      	bpl.n	8008036 <_puts_r+0x66>
 8007ffa:	6923      	ldr	r3, [r4, #16]
 8007ffc:	b1db      	cbz	r3, 8008036 <_puts_r+0x66>
 8007ffe:	3e01      	subs	r6, #1
 8008000:	68a3      	ldr	r3, [r4, #8]
 8008002:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008006:	3b01      	subs	r3, #1
 8008008:	60a3      	str	r3, [r4, #8]
 800800a:	b9e9      	cbnz	r1, 8008048 <_puts_r+0x78>
 800800c:	2b00      	cmp	r3, #0
 800800e:	da2e      	bge.n	800806e <_puts_r+0x9e>
 8008010:	4622      	mov	r2, r4
 8008012:	210a      	movs	r1, #10
 8008014:	4628      	mov	r0, r5
 8008016:	f000 f83f 	bl	8008098 <__swbuf_r>
 800801a:	3001      	adds	r0, #1
 800801c:	d011      	beq.n	8008042 <_puts_r+0x72>
 800801e:	200a      	movs	r0, #10
 8008020:	e011      	b.n	8008046 <_puts_r+0x76>
 8008022:	4b17      	ldr	r3, [pc, #92]	; (8008080 <_puts_r+0xb0>)
 8008024:	429c      	cmp	r4, r3
 8008026:	d101      	bne.n	800802c <_puts_r+0x5c>
 8008028:	68ac      	ldr	r4, [r5, #8]
 800802a:	e7e3      	b.n	8007ff4 <_puts_r+0x24>
 800802c:	4b15      	ldr	r3, [pc, #84]	; (8008084 <_puts_r+0xb4>)
 800802e:	429c      	cmp	r4, r3
 8008030:	bf08      	it	eq
 8008032:	68ec      	ldreq	r4, [r5, #12]
 8008034:	e7de      	b.n	8007ff4 <_puts_r+0x24>
 8008036:	4621      	mov	r1, r4
 8008038:	4628      	mov	r0, r5
 800803a:	f000 f87f 	bl	800813c <__swsetup_r>
 800803e:	2800      	cmp	r0, #0
 8008040:	d0dd      	beq.n	8007ffe <_puts_r+0x2e>
 8008042:	f04f 30ff 	mov.w	r0, #4294967295
 8008046:	bd70      	pop	{r4, r5, r6, pc}
 8008048:	2b00      	cmp	r3, #0
 800804a:	da04      	bge.n	8008056 <_puts_r+0x86>
 800804c:	69a2      	ldr	r2, [r4, #24]
 800804e:	429a      	cmp	r2, r3
 8008050:	dc06      	bgt.n	8008060 <_puts_r+0x90>
 8008052:	290a      	cmp	r1, #10
 8008054:	d004      	beq.n	8008060 <_puts_r+0x90>
 8008056:	6823      	ldr	r3, [r4, #0]
 8008058:	1c5a      	adds	r2, r3, #1
 800805a:	6022      	str	r2, [r4, #0]
 800805c:	7019      	strb	r1, [r3, #0]
 800805e:	e7cf      	b.n	8008000 <_puts_r+0x30>
 8008060:	4622      	mov	r2, r4
 8008062:	4628      	mov	r0, r5
 8008064:	f000 f818 	bl	8008098 <__swbuf_r>
 8008068:	3001      	adds	r0, #1
 800806a:	d1c9      	bne.n	8008000 <_puts_r+0x30>
 800806c:	e7e9      	b.n	8008042 <_puts_r+0x72>
 800806e:	200a      	movs	r0, #10
 8008070:	6823      	ldr	r3, [r4, #0]
 8008072:	1c5a      	adds	r2, r3, #1
 8008074:	6022      	str	r2, [r4, #0]
 8008076:	7018      	strb	r0, [r3, #0]
 8008078:	e7e5      	b.n	8008046 <_puts_r+0x76>
 800807a:	bf00      	nop
 800807c:	08008f6c 	.word	0x08008f6c
 8008080:	08008f8c 	.word	0x08008f8c
 8008084:	08008f4c 	.word	0x08008f4c

08008088 <puts>:
 8008088:	4b02      	ldr	r3, [pc, #8]	; (8008094 <puts+0xc>)
 800808a:	4601      	mov	r1, r0
 800808c:	6818      	ldr	r0, [r3, #0]
 800808e:	f7ff bf9f 	b.w	8007fd0 <_puts_r>
 8008092:	bf00      	nop
 8008094:	200001a0 	.word	0x200001a0

08008098 <__swbuf_r>:
 8008098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800809a:	460e      	mov	r6, r1
 800809c:	4614      	mov	r4, r2
 800809e:	4605      	mov	r5, r0
 80080a0:	b118      	cbz	r0, 80080aa <__swbuf_r+0x12>
 80080a2:	6983      	ldr	r3, [r0, #24]
 80080a4:	b90b      	cbnz	r3, 80080aa <__swbuf_r+0x12>
 80080a6:	f000 f9a7 	bl	80083f8 <__sinit>
 80080aa:	4b21      	ldr	r3, [pc, #132]	; (8008130 <__swbuf_r+0x98>)
 80080ac:	429c      	cmp	r4, r3
 80080ae:	d12a      	bne.n	8008106 <__swbuf_r+0x6e>
 80080b0:	686c      	ldr	r4, [r5, #4]
 80080b2:	69a3      	ldr	r3, [r4, #24]
 80080b4:	60a3      	str	r3, [r4, #8]
 80080b6:	89a3      	ldrh	r3, [r4, #12]
 80080b8:	071a      	lsls	r2, r3, #28
 80080ba:	d52e      	bpl.n	800811a <__swbuf_r+0x82>
 80080bc:	6923      	ldr	r3, [r4, #16]
 80080be:	b363      	cbz	r3, 800811a <__swbuf_r+0x82>
 80080c0:	6923      	ldr	r3, [r4, #16]
 80080c2:	6820      	ldr	r0, [r4, #0]
 80080c4:	b2f6      	uxtb	r6, r6
 80080c6:	1ac0      	subs	r0, r0, r3
 80080c8:	6963      	ldr	r3, [r4, #20]
 80080ca:	4637      	mov	r7, r6
 80080cc:	4283      	cmp	r3, r0
 80080ce:	dc04      	bgt.n	80080da <__swbuf_r+0x42>
 80080d0:	4621      	mov	r1, r4
 80080d2:	4628      	mov	r0, r5
 80080d4:	f000 f926 	bl	8008324 <_fflush_r>
 80080d8:	bb28      	cbnz	r0, 8008126 <__swbuf_r+0x8e>
 80080da:	68a3      	ldr	r3, [r4, #8]
 80080dc:	3001      	adds	r0, #1
 80080de:	3b01      	subs	r3, #1
 80080e0:	60a3      	str	r3, [r4, #8]
 80080e2:	6823      	ldr	r3, [r4, #0]
 80080e4:	1c5a      	adds	r2, r3, #1
 80080e6:	6022      	str	r2, [r4, #0]
 80080e8:	701e      	strb	r6, [r3, #0]
 80080ea:	6963      	ldr	r3, [r4, #20]
 80080ec:	4283      	cmp	r3, r0
 80080ee:	d004      	beq.n	80080fa <__swbuf_r+0x62>
 80080f0:	89a3      	ldrh	r3, [r4, #12]
 80080f2:	07db      	lsls	r3, r3, #31
 80080f4:	d519      	bpl.n	800812a <__swbuf_r+0x92>
 80080f6:	2e0a      	cmp	r6, #10
 80080f8:	d117      	bne.n	800812a <__swbuf_r+0x92>
 80080fa:	4621      	mov	r1, r4
 80080fc:	4628      	mov	r0, r5
 80080fe:	f000 f911 	bl	8008324 <_fflush_r>
 8008102:	b190      	cbz	r0, 800812a <__swbuf_r+0x92>
 8008104:	e00f      	b.n	8008126 <__swbuf_r+0x8e>
 8008106:	4b0b      	ldr	r3, [pc, #44]	; (8008134 <__swbuf_r+0x9c>)
 8008108:	429c      	cmp	r4, r3
 800810a:	d101      	bne.n	8008110 <__swbuf_r+0x78>
 800810c:	68ac      	ldr	r4, [r5, #8]
 800810e:	e7d0      	b.n	80080b2 <__swbuf_r+0x1a>
 8008110:	4b09      	ldr	r3, [pc, #36]	; (8008138 <__swbuf_r+0xa0>)
 8008112:	429c      	cmp	r4, r3
 8008114:	bf08      	it	eq
 8008116:	68ec      	ldreq	r4, [r5, #12]
 8008118:	e7cb      	b.n	80080b2 <__swbuf_r+0x1a>
 800811a:	4621      	mov	r1, r4
 800811c:	4628      	mov	r0, r5
 800811e:	f000 f80d 	bl	800813c <__swsetup_r>
 8008122:	2800      	cmp	r0, #0
 8008124:	d0cc      	beq.n	80080c0 <__swbuf_r+0x28>
 8008126:	f04f 37ff 	mov.w	r7, #4294967295
 800812a:	4638      	mov	r0, r7
 800812c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800812e:	bf00      	nop
 8008130:	08008f6c 	.word	0x08008f6c
 8008134:	08008f8c 	.word	0x08008f8c
 8008138:	08008f4c 	.word	0x08008f4c

0800813c <__swsetup_r>:
 800813c:	4b32      	ldr	r3, [pc, #200]	; (8008208 <__swsetup_r+0xcc>)
 800813e:	b570      	push	{r4, r5, r6, lr}
 8008140:	681d      	ldr	r5, [r3, #0]
 8008142:	4606      	mov	r6, r0
 8008144:	460c      	mov	r4, r1
 8008146:	b125      	cbz	r5, 8008152 <__swsetup_r+0x16>
 8008148:	69ab      	ldr	r3, [r5, #24]
 800814a:	b913      	cbnz	r3, 8008152 <__swsetup_r+0x16>
 800814c:	4628      	mov	r0, r5
 800814e:	f000 f953 	bl	80083f8 <__sinit>
 8008152:	4b2e      	ldr	r3, [pc, #184]	; (800820c <__swsetup_r+0xd0>)
 8008154:	429c      	cmp	r4, r3
 8008156:	d10f      	bne.n	8008178 <__swsetup_r+0x3c>
 8008158:	686c      	ldr	r4, [r5, #4]
 800815a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800815e:	b29a      	uxth	r2, r3
 8008160:	0715      	lsls	r5, r2, #28
 8008162:	d42c      	bmi.n	80081be <__swsetup_r+0x82>
 8008164:	06d0      	lsls	r0, r2, #27
 8008166:	d411      	bmi.n	800818c <__swsetup_r+0x50>
 8008168:	2209      	movs	r2, #9
 800816a:	6032      	str	r2, [r6, #0]
 800816c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008170:	81a3      	strh	r3, [r4, #12]
 8008172:	f04f 30ff 	mov.w	r0, #4294967295
 8008176:	e03e      	b.n	80081f6 <__swsetup_r+0xba>
 8008178:	4b25      	ldr	r3, [pc, #148]	; (8008210 <__swsetup_r+0xd4>)
 800817a:	429c      	cmp	r4, r3
 800817c:	d101      	bne.n	8008182 <__swsetup_r+0x46>
 800817e:	68ac      	ldr	r4, [r5, #8]
 8008180:	e7eb      	b.n	800815a <__swsetup_r+0x1e>
 8008182:	4b24      	ldr	r3, [pc, #144]	; (8008214 <__swsetup_r+0xd8>)
 8008184:	429c      	cmp	r4, r3
 8008186:	bf08      	it	eq
 8008188:	68ec      	ldreq	r4, [r5, #12]
 800818a:	e7e6      	b.n	800815a <__swsetup_r+0x1e>
 800818c:	0751      	lsls	r1, r2, #29
 800818e:	d512      	bpl.n	80081b6 <__swsetup_r+0x7a>
 8008190:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008192:	b141      	cbz	r1, 80081a6 <__swsetup_r+0x6a>
 8008194:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008198:	4299      	cmp	r1, r3
 800819a:	d002      	beq.n	80081a2 <__swsetup_r+0x66>
 800819c:	4630      	mov	r0, r6
 800819e:	f000 fa19 	bl	80085d4 <_free_r>
 80081a2:	2300      	movs	r3, #0
 80081a4:	6363      	str	r3, [r4, #52]	; 0x34
 80081a6:	89a3      	ldrh	r3, [r4, #12]
 80081a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80081ac:	81a3      	strh	r3, [r4, #12]
 80081ae:	2300      	movs	r3, #0
 80081b0:	6063      	str	r3, [r4, #4]
 80081b2:	6923      	ldr	r3, [r4, #16]
 80081b4:	6023      	str	r3, [r4, #0]
 80081b6:	89a3      	ldrh	r3, [r4, #12]
 80081b8:	f043 0308 	orr.w	r3, r3, #8
 80081bc:	81a3      	strh	r3, [r4, #12]
 80081be:	6923      	ldr	r3, [r4, #16]
 80081c0:	b94b      	cbnz	r3, 80081d6 <__swsetup_r+0x9a>
 80081c2:	89a3      	ldrh	r3, [r4, #12]
 80081c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80081c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80081cc:	d003      	beq.n	80081d6 <__swsetup_r+0x9a>
 80081ce:	4621      	mov	r1, r4
 80081d0:	4630      	mov	r0, r6
 80081d2:	f000 f9bf 	bl	8008554 <__smakebuf_r>
 80081d6:	89a2      	ldrh	r2, [r4, #12]
 80081d8:	f012 0301 	ands.w	r3, r2, #1
 80081dc:	d00c      	beq.n	80081f8 <__swsetup_r+0xbc>
 80081de:	2300      	movs	r3, #0
 80081e0:	60a3      	str	r3, [r4, #8]
 80081e2:	6963      	ldr	r3, [r4, #20]
 80081e4:	425b      	negs	r3, r3
 80081e6:	61a3      	str	r3, [r4, #24]
 80081e8:	6923      	ldr	r3, [r4, #16]
 80081ea:	b953      	cbnz	r3, 8008202 <__swsetup_r+0xc6>
 80081ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081f0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80081f4:	d1ba      	bne.n	800816c <__swsetup_r+0x30>
 80081f6:	bd70      	pop	{r4, r5, r6, pc}
 80081f8:	0792      	lsls	r2, r2, #30
 80081fa:	bf58      	it	pl
 80081fc:	6963      	ldrpl	r3, [r4, #20]
 80081fe:	60a3      	str	r3, [r4, #8]
 8008200:	e7f2      	b.n	80081e8 <__swsetup_r+0xac>
 8008202:	2000      	movs	r0, #0
 8008204:	e7f7      	b.n	80081f6 <__swsetup_r+0xba>
 8008206:	bf00      	nop
 8008208:	200001a0 	.word	0x200001a0
 800820c:	08008f6c 	.word	0x08008f6c
 8008210:	08008f8c 	.word	0x08008f8c
 8008214:	08008f4c 	.word	0x08008f4c

08008218 <__sflush_r>:
 8008218:	898a      	ldrh	r2, [r1, #12]
 800821a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800821e:	4605      	mov	r5, r0
 8008220:	0710      	lsls	r0, r2, #28
 8008222:	460c      	mov	r4, r1
 8008224:	d458      	bmi.n	80082d8 <__sflush_r+0xc0>
 8008226:	684b      	ldr	r3, [r1, #4]
 8008228:	2b00      	cmp	r3, #0
 800822a:	dc05      	bgt.n	8008238 <__sflush_r+0x20>
 800822c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800822e:	2b00      	cmp	r3, #0
 8008230:	dc02      	bgt.n	8008238 <__sflush_r+0x20>
 8008232:	2000      	movs	r0, #0
 8008234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008238:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800823a:	2e00      	cmp	r6, #0
 800823c:	d0f9      	beq.n	8008232 <__sflush_r+0x1a>
 800823e:	2300      	movs	r3, #0
 8008240:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008244:	682f      	ldr	r7, [r5, #0]
 8008246:	6a21      	ldr	r1, [r4, #32]
 8008248:	602b      	str	r3, [r5, #0]
 800824a:	d032      	beq.n	80082b2 <__sflush_r+0x9a>
 800824c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800824e:	89a3      	ldrh	r3, [r4, #12]
 8008250:	075a      	lsls	r2, r3, #29
 8008252:	d505      	bpl.n	8008260 <__sflush_r+0x48>
 8008254:	6863      	ldr	r3, [r4, #4]
 8008256:	1ac0      	subs	r0, r0, r3
 8008258:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800825a:	b10b      	cbz	r3, 8008260 <__sflush_r+0x48>
 800825c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800825e:	1ac0      	subs	r0, r0, r3
 8008260:	2300      	movs	r3, #0
 8008262:	4602      	mov	r2, r0
 8008264:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008266:	6a21      	ldr	r1, [r4, #32]
 8008268:	4628      	mov	r0, r5
 800826a:	47b0      	blx	r6
 800826c:	1c43      	adds	r3, r0, #1
 800826e:	89a3      	ldrh	r3, [r4, #12]
 8008270:	d106      	bne.n	8008280 <__sflush_r+0x68>
 8008272:	6829      	ldr	r1, [r5, #0]
 8008274:	291d      	cmp	r1, #29
 8008276:	d848      	bhi.n	800830a <__sflush_r+0xf2>
 8008278:	4a29      	ldr	r2, [pc, #164]	; (8008320 <__sflush_r+0x108>)
 800827a:	40ca      	lsrs	r2, r1
 800827c:	07d6      	lsls	r6, r2, #31
 800827e:	d544      	bpl.n	800830a <__sflush_r+0xf2>
 8008280:	2200      	movs	r2, #0
 8008282:	6062      	str	r2, [r4, #4]
 8008284:	6922      	ldr	r2, [r4, #16]
 8008286:	04d9      	lsls	r1, r3, #19
 8008288:	6022      	str	r2, [r4, #0]
 800828a:	d504      	bpl.n	8008296 <__sflush_r+0x7e>
 800828c:	1c42      	adds	r2, r0, #1
 800828e:	d101      	bne.n	8008294 <__sflush_r+0x7c>
 8008290:	682b      	ldr	r3, [r5, #0]
 8008292:	b903      	cbnz	r3, 8008296 <__sflush_r+0x7e>
 8008294:	6560      	str	r0, [r4, #84]	; 0x54
 8008296:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008298:	602f      	str	r7, [r5, #0]
 800829a:	2900      	cmp	r1, #0
 800829c:	d0c9      	beq.n	8008232 <__sflush_r+0x1a>
 800829e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80082a2:	4299      	cmp	r1, r3
 80082a4:	d002      	beq.n	80082ac <__sflush_r+0x94>
 80082a6:	4628      	mov	r0, r5
 80082a8:	f000 f994 	bl	80085d4 <_free_r>
 80082ac:	2000      	movs	r0, #0
 80082ae:	6360      	str	r0, [r4, #52]	; 0x34
 80082b0:	e7c0      	b.n	8008234 <__sflush_r+0x1c>
 80082b2:	2301      	movs	r3, #1
 80082b4:	4628      	mov	r0, r5
 80082b6:	47b0      	blx	r6
 80082b8:	1c41      	adds	r1, r0, #1
 80082ba:	d1c8      	bne.n	800824e <__sflush_r+0x36>
 80082bc:	682b      	ldr	r3, [r5, #0]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d0c5      	beq.n	800824e <__sflush_r+0x36>
 80082c2:	2b1d      	cmp	r3, #29
 80082c4:	d001      	beq.n	80082ca <__sflush_r+0xb2>
 80082c6:	2b16      	cmp	r3, #22
 80082c8:	d101      	bne.n	80082ce <__sflush_r+0xb6>
 80082ca:	602f      	str	r7, [r5, #0]
 80082cc:	e7b1      	b.n	8008232 <__sflush_r+0x1a>
 80082ce:	89a3      	ldrh	r3, [r4, #12]
 80082d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082d4:	81a3      	strh	r3, [r4, #12]
 80082d6:	e7ad      	b.n	8008234 <__sflush_r+0x1c>
 80082d8:	690f      	ldr	r7, [r1, #16]
 80082da:	2f00      	cmp	r7, #0
 80082dc:	d0a9      	beq.n	8008232 <__sflush_r+0x1a>
 80082de:	0793      	lsls	r3, r2, #30
 80082e0:	bf18      	it	ne
 80082e2:	2300      	movne	r3, #0
 80082e4:	680e      	ldr	r6, [r1, #0]
 80082e6:	bf08      	it	eq
 80082e8:	694b      	ldreq	r3, [r1, #20]
 80082ea:	eba6 0807 	sub.w	r8, r6, r7
 80082ee:	600f      	str	r7, [r1, #0]
 80082f0:	608b      	str	r3, [r1, #8]
 80082f2:	f1b8 0f00 	cmp.w	r8, #0
 80082f6:	dd9c      	ble.n	8008232 <__sflush_r+0x1a>
 80082f8:	4643      	mov	r3, r8
 80082fa:	463a      	mov	r2, r7
 80082fc:	6a21      	ldr	r1, [r4, #32]
 80082fe:	4628      	mov	r0, r5
 8008300:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008302:	47b0      	blx	r6
 8008304:	2800      	cmp	r0, #0
 8008306:	dc06      	bgt.n	8008316 <__sflush_r+0xfe>
 8008308:	89a3      	ldrh	r3, [r4, #12]
 800830a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800830e:	81a3      	strh	r3, [r4, #12]
 8008310:	f04f 30ff 	mov.w	r0, #4294967295
 8008314:	e78e      	b.n	8008234 <__sflush_r+0x1c>
 8008316:	4407      	add	r7, r0
 8008318:	eba8 0800 	sub.w	r8, r8, r0
 800831c:	e7e9      	b.n	80082f2 <__sflush_r+0xda>
 800831e:	bf00      	nop
 8008320:	20400001 	.word	0x20400001

08008324 <_fflush_r>:
 8008324:	b538      	push	{r3, r4, r5, lr}
 8008326:	690b      	ldr	r3, [r1, #16]
 8008328:	4605      	mov	r5, r0
 800832a:	460c      	mov	r4, r1
 800832c:	b1db      	cbz	r3, 8008366 <_fflush_r+0x42>
 800832e:	b118      	cbz	r0, 8008338 <_fflush_r+0x14>
 8008330:	6983      	ldr	r3, [r0, #24]
 8008332:	b90b      	cbnz	r3, 8008338 <_fflush_r+0x14>
 8008334:	f000 f860 	bl	80083f8 <__sinit>
 8008338:	4b0c      	ldr	r3, [pc, #48]	; (800836c <_fflush_r+0x48>)
 800833a:	429c      	cmp	r4, r3
 800833c:	d109      	bne.n	8008352 <_fflush_r+0x2e>
 800833e:	686c      	ldr	r4, [r5, #4]
 8008340:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008344:	b17b      	cbz	r3, 8008366 <_fflush_r+0x42>
 8008346:	4621      	mov	r1, r4
 8008348:	4628      	mov	r0, r5
 800834a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800834e:	f7ff bf63 	b.w	8008218 <__sflush_r>
 8008352:	4b07      	ldr	r3, [pc, #28]	; (8008370 <_fflush_r+0x4c>)
 8008354:	429c      	cmp	r4, r3
 8008356:	d101      	bne.n	800835c <_fflush_r+0x38>
 8008358:	68ac      	ldr	r4, [r5, #8]
 800835a:	e7f1      	b.n	8008340 <_fflush_r+0x1c>
 800835c:	4b05      	ldr	r3, [pc, #20]	; (8008374 <_fflush_r+0x50>)
 800835e:	429c      	cmp	r4, r3
 8008360:	bf08      	it	eq
 8008362:	68ec      	ldreq	r4, [r5, #12]
 8008364:	e7ec      	b.n	8008340 <_fflush_r+0x1c>
 8008366:	2000      	movs	r0, #0
 8008368:	bd38      	pop	{r3, r4, r5, pc}
 800836a:	bf00      	nop
 800836c:	08008f6c 	.word	0x08008f6c
 8008370:	08008f8c 	.word	0x08008f8c
 8008374:	08008f4c 	.word	0x08008f4c

08008378 <std>:
 8008378:	2300      	movs	r3, #0
 800837a:	b510      	push	{r4, lr}
 800837c:	4604      	mov	r4, r0
 800837e:	e9c0 3300 	strd	r3, r3, [r0]
 8008382:	6083      	str	r3, [r0, #8]
 8008384:	8181      	strh	r1, [r0, #12]
 8008386:	6643      	str	r3, [r0, #100]	; 0x64
 8008388:	81c2      	strh	r2, [r0, #14]
 800838a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800838e:	6183      	str	r3, [r0, #24]
 8008390:	4619      	mov	r1, r3
 8008392:	2208      	movs	r2, #8
 8008394:	305c      	adds	r0, #92	; 0x5c
 8008396:	f7ff fdfb 	bl	8007f90 <memset>
 800839a:	4b05      	ldr	r3, [pc, #20]	; (80083b0 <std+0x38>)
 800839c:	6224      	str	r4, [r4, #32]
 800839e:	6263      	str	r3, [r4, #36]	; 0x24
 80083a0:	4b04      	ldr	r3, [pc, #16]	; (80083b4 <std+0x3c>)
 80083a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80083a4:	4b04      	ldr	r3, [pc, #16]	; (80083b8 <std+0x40>)
 80083a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80083a8:	4b04      	ldr	r3, [pc, #16]	; (80083bc <std+0x44>)
 80083aa:	6323      	str	r3, [r4, #48]	; 0x30
 80083ac:	bd10      	pop	{r4, pc}
 80083ae:	bf00      	nop
 80083b0:	08008ccd 	.word	0x08008ccd
 80083b4:	08008cef 	.word	0x08008cef
 80083b8:	08008d27 	.word	0x08008d27
 80083bc:	08008d4b 	.word	0x08008d4b

080083c0 <_cleanup_r>:
 80083c0:	4901      	ldr	r1, [pc, #4]	; (80083c8 <_cleanup_r+0x8>)
 80083c2:	f000 b885 	b.w	80084d0 <_fwalk_reent>
 80083c6:	bf00      	nop
 80083c8:	08008325 	.word	0x08008325

080083cc <__sfmoreglue>:
 80083cc:	b570      	push	{r4, r5, r6, lr}
 80083ce:	2568      	movs	r5, #104	; 0x68
 80083d0:	1e4a      	subs	r2, r1, #1
 80083d2:	4355      	muls	r5, r2
 80083d4:	460e      	mov	r6, r1
 80083d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80083da:	f000 f947 	bl	800866c <_malloc_r>
 80083de:	4604      	mov	r4, r0
 80083e0:	b140      	cbz	r0, 80083f4 <__sfmoreglue+0x28>
 80083e2:	2100      	movs	r1, #0
 80083e4:	e9c0 1600 	strd	r1, r6, [r0]
 80083e8:	300c      	adds	r0, #12
 80083ea:	60a0      	str	r0, [r4, #8]
 80083ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80083f0:	f7ff fdce 	bl	8007f90 <memset>
 80083f4:	4620      	mov	r0, r4
 80083f6:	bd70      	pop	{r4, r5, r6, pc}

080083f8 <__sinit>:
 80083f8:	6983      	ldr	r3, [r0, #24]
 80083fa:	b510      	push	{r4, lr}
 80083fc:	4604      	mov	r4, r0
 80083fe:	bb33      	cbnz	r3, 800844e <__sinit+0x56>
 8008400:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008404:	6503      	str	r3, [r0, #80]	; 0x50
 8008406:	4b12      	ldr	r3, [pc, #72]	; (8008450 <__sinit+0x58>)
 8008408:	4a12      	ldr	r2, [pc, #72]	; (8008454 <__sinit+0x5c>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	6282      	str	r2, [r0, #40]	; 0x28
 800840e:	4298      	cmp	r0, r3
 8008410:	bf04      	itt	eq
 8008412:	2301      	moveq	r3, #1
 8008414:	6183      	streq	r3, [r0, #24]
 8008416:	f000 f81f 	bl	8008458 <__sfp>
 800841a:	6060      	str	r0, [r4, #4]
 800841c:	4620      	mov	r0, r4
 800841e:	f000 f81b 	bl	8008458 <__sfp>
 8008422:	60a0      	str	r0, [r4, #8]
 8008424:	4620      	mov	r0, r4
 8008426:	f000 f817 	bl	8008458 <__sfp>
 800842a:	2200      	movs	r2, #0
 800842c:	60e0      	str	r0, [r4, #12]
 800842e:	2104      	movs	r1, #4
 8008430:	6860      	ldr	r0, [r4, #4]
 8008432:	f7ff ffa1 	bl	8008378 <std>
 8008436:	2201      	movs	r2, #1
 8008438:	2109      	movs	r1, #9
 800843a:	68a0      	ldr	r0, [r4, #8]
 800843c:	f7ff ff9c 	bl	8008378 <std>
 8008440:	2202      	movs	r2, #2
 8008442:	2112      	movs	r1, #18
 8008444:	68e0      	ldr	r0, [r4, #12]
 8008446:	f7ff ff97 	bl	8008378 <std>
 800844a:	2301      	movs	r3, #1
 800844c:	61a3      	str	r3, [r4, #24]
 800844e:	bd10      	pop	{r4, pc}
 8008450:	08008f48 	.word	0x08008f48
 8008454:	080083c1 	.word	0x080083c1

08008458 <__sfp>:
 8008458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800845a:	4b1b      	ldr	r3, [pc, #108]	; (80084c8 <__sfp+0x70>)
 800845c:	4607      	mov	r7, r0
 800845e:	681e      	ldr	r6, [r3, #0]
 8008460:	69b3      	ldr	r3, [r6, #24]
 8008462:	b913      	cbnz	r3, 800846a <__sfp+0x12>
 8008464:	4630      	mov	r0, r6
 8008466:	f7ff ffc7 	bl	80083f8 <__sinit>
 800846a:	3648      	adds	r6, #72	; 0x48
 800846c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008470:	3b01      	subs	r3, #1
 8008472:	d503      	bpl.n	800847c <__sfp+0x24>
 8008474:	6833      	ldr	r3, [r6, #0]
 8008476:	b133      	cbz	r3, 8008486 <__sfp+0x2e>
 8008478:	6836      	ldr	r6, [r6, #0]
 800847a:	e7f7      	b.n	800846c <__sfp+0x14>
 800847c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008480:	b16d      	cbz	r5, 800849e <__sfp+0x46>
 8008482:	3468      	adds	r4, #104	; 0x68
 8008484:	e7f4      	b.n	8008470 <__sfp+0x18>
 8008486:	2104      	movs	r1, #4
 8008488:	4638      	mov	r0, r7
 800848a:	f7ff ff9f 	bl	80083cc <__sfmoreglue>
 800848e:	6030      	str	r0, [r6, #0]
 8008490:	2800      	cmp	r0, #0
 8008492:	d1f1      	bne.n	8008478 <__sfp+0x20>
 8008494:	230c      	movs	r3, #12
 8008496:	4604      	mov	r4, r0
 8008498:	603b      	str	r3, [r7, #0]
 800849a:	4620      	mov	r0, r4
 800849c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800849e:	4b0b      	ldr	r3, [pc, #44]	; (80084cc <__sfp+0x74>)
 80084a0:	6665      	str	r5, [r4, #100]	; 0x64
 80084a2:	e9c4 5500 	strd	r5, r5, [r4]
 80084a6:	60a5      	str	r5, [r4, #8]
 80084a8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80084ac:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80084b0:	2208      	movs	r2, #8
 80084b2:	4629      	mov	r1, r5
 80084b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80084b8:	f7ff fd6a 	bl	8007f90 <memset>
 80084bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80084c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80084c4:	e7e9      	b.n	800849a <__sfp+0x42>
 80084c6:	bf00      	nop
 80084c8:	08008f48 	.word	0x08008f48
 80084cc:	ffff0001 	.word	0xffff0001

080084d0 <_fwalk_reent>:
 80084d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084d4:	4680      	mov	r8, r0
 80084d6:	4689      	mov	r9, r1
 80084d8:	2600      	movs	r6, #0
 80084da:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80084de:	b914      	cbnz	r4, 80084e6 <_fwalk_reent+0x16>
 80084e0:	4630      	mov	r0, r6
 80084e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084e6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80084ea:	3f01      	subs	r7, #1
 80084ec:	d501      	bpl.n	80084f2 <_fwalk_reent+0x22>
 80084ee:	6824      	ldr	r4, [r4, #0]
 80084f0:	e7f5      	b.n	80084de <_fwalk_reent+0xe>
 80084f2:	89ab      	ldrh	r3, [r5, #12]
 80084f4:	2b01      	cmp	r3, #1
 80084f6:	d907      	bls.n	8008508 <_fwalk_reent+0x38>
 80084f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80084fc:	3301      	adds	r3, #1
 80084fe:	d003      	beq.n	8008508 <_fwalk_reent+0x38>
 8008500:	4629      	mov	r1, r5
 8008502:	4640      	mov	r0, r8
 8008504:	47c8      	blx	r9
 8008506:	4306      	orrs	r6, r0
 8008508:	3568      	adds	r5, #104	; 0x68
 800850a:	e7ee      	b.n	80084ea <_fwalk_reent+0x1a>

0800850c <__swhatbuf_r>:
 800850c:	b570      	push	{r4, r5, r6, lr}
 800850e:	460e      	mov	r6, r1
 8008510:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008514:	b096      	sub	sp, #88	; 0x58
 8008516:	2900      	cmp	r1, #0
 8008518:	4614      	mov	r4, r2
 800851a:	461d      	mov	r5, r3
 800851c:	da07      	bge.n	800852e <__swhatbuf_r+0x22>
 800851e:	2300      	movs	r3, #0
 8008520:	602b      	str	r3, [r5, #0]
 8008522:	89b3      	ldrh	r3, [r6, #12]
 8008524:	061a      	lsls	r2, r3, #24
 8008526:	d410      	bmi.n	800854a <__swhatbuf_r+0x3e>
 8008528:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800852c:	e00e      	b.n	800854c <__swhatbuf_r+0x40>
 800852e:	466a      	mov	r2, sp
 8008530:	f000 fc32 	bl	8008d98 <_fstat_r>
 8008534:	2800      	cmp	r0, #0
 8008536:	dbf2      	blt.n	800851e <__swhatbuf_r+0x12>
 8008538:	9a01      	ldr	r2, [sp, #4]
 800853a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800853e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008542:	425a      	negs	r2, r3
 8008544:	415a      	adcs	r2, r3
 8008546:	602a      	str	r2, [r5, #0]
 8008548:	e7ee      	b.n	8008528 <__swhatbuf_r+0x1c>
 800854a:	2340      	movs	r3, #64	; 0x40
 800854c:	2000      	movs	r0, #0
 800854e:	6023      	str	r3, [r4, #0]
 8008550:	b016      	add	sp, #88	; 0x58
 8008552:	bd70      	pop	{r4, r5, r6, pc}

08008554 <__smakebuf_r>:
 8008554:	898b      	ldrh	r3, [r1, #12]
 8008556:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008558:	079d      	lsls	r5, r3, #30
 800855a:	4606      	mov	r6, r0
 800855c:	460c      	mov	r4, r1
 800855e:	d507      	bpl.n	8008570 <__smakebuf_r+0x1c>
 8008560:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008564:	6023      	str	r3, [r4, #0]
 8008566:	6123      	str	r3, [r4, #16]
 8008568:	2301      	movs	r3, #1
 800856a:	6163      	str	r3, [r4, #20]
 800856c:	b002      	add	sp, #8
 800856e:	bd70      	pop	{r4, r5, r6, pc}
 8008570:	ab01      	add	r3, sp, #4
 8008572:	466a      	mov	r2, sp
 8008574:	f7ff ffca 	bl	800850c <__swhatbuf_r>
 8008578:	9900      	ldr	r1, [sp, #0]
 800857a:	4605      	mov	r5, r0
 800857c:	4630      	mov	r0, r6
 800857e:	f000 f875 	bl	800866c <_malloc_r>
 8008582:	b948      	cbnz	r0, 8008598 <__smakebuf_r+0x44>
 8008584:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008588:	059a      	lsls	r2, r3, #22
 800858a:	d4ef      	bmi.n	800856c <__smakebuf_r+0x18>
 800858c:	f023 0303 	bic.w	r3, r3, #3
 8008590:	f043 0302 	orr.w	r3, r3, #2
 8008594:	81a3      	strh	r3, [r4, #12]
 8008596:	e7e3      	b.n	8008560 <__smakebuf_r+0xc>
 8008598:	4b0d      	ldr	r3, [pc, #52]	; (80085d0 <__smakebuf_r+0x7c>)
 800859a:	62b3      	str	r3, [r6, #40]	; 0x28
 800859c:	89a3      	ldrh	r3, [r4, #12]
 800859e:	6020      	str	r0, [r4, #0]
 80085a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085a4:	81a3      	strh	r3, [r4, #12]
 80085a6:	9b00      	ldr	r3, [sp, #0]
 80085a8:	6120      	str	r0, [r4, #16]
 80085aa:	6163      	str	r3, [r4, #20]
 80085ac:	9b01      	ldr	r3, [sp, #4]
 80085ae:	b15b      	cbz	r3, 80085c8 <__smakebuf_r+0x74>
 80085b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085b4:	4630      	mov	r0, r6
 80085b6:	f000 fc01 	bl	8008dbc <_isatty_r>
 80085ba:	b128      	cbz	r0, 80085c8 <__smakebuf_r+0x74>
 80085bc:	89a3      	ldrh	r3, [r4, #12]
 80085be:	f023 0303 	bic.w	r3, r3, #3
 80085c2:	f043 0301 	orr.w	r3, r3, #1
 80085c6:	81a3      	strh	r3, [r4, #12]
 80085c8:	89a3      	ldrh	r3, [r4, #12]
 80085ca:	431d      	orrs	r5, r3
 80085cc:	81a5      	strh	r5, [r4, #12]
 80085ce:	e7cd      	b.n	800856c <__smakebuf_r+0x18>
 80085d0:	080083c1 	.word	0x080083c1

080085d4 <_free_r>:
 80085d4:	b538      	push	{r3, r4, r5, lr}
 80085d6:	4605      	mov	r5, r0
 80085d8:	2900      	cmp	r1, #0
 80085da:	d043      	beq.n	8008664 <_free_r+0x90>
 80085dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085e0:	1f0c      	subs	r4, r1, #4
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	bfb8      	it	lt
 80085e6:	18e4      	addlt	r4, r4, r3
 80085e8:	f000 fc18 	bl	8008e1c <__malloc_lock>
 80085ec:	4a1e      	ldr	r2, [pc, #120]	; (8008668 <_free_r+0x94>)
 80085ee:	6813      	ldr	r3, [r2, #0]
 80085f0:	4610      	mov	r0, r2
 80085f2:	b933      	cbnz	r3, 8008602 <_free_r+0x2e>
 80085f4:	6063      	str	r3, [r4, #4]
 80085f6:	6014      	str	r4, [r2, #0]
 80085f8:	4628      	mov	r0, r5
 80085fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085fe:	f000 bc0e 	b.w	8008e1e <__malloc_unlock>
 8008602:	42a3      	cmp	r3, r4
 8008604:	d90b      	bls.n	800861e <_free_r+0x4a>
 8008606:	6821      	ldr	r1, [r4, #0]
 8008608:	1862      	adds	r2, r4, r1
 800860a:	4293      	cmp	r3, r2
 800860c:	bf01      	itttt	eq
 800860e:	681a      	ldreq	r2, [r3, #0]
 8008610:	685b      	ldreq	r3, [r3, #4]
 8008612:	1852      	addeq	r2, r2, r1
 8008614:	6022      	streq	r2, [r4, #0]
 8008616:	6063      	str	r3, [r4, #4]
 8008618:	6004      	str	r4, [r0, #0]
 800861a:	e7ed      	b.n	80085f8 <_free_r+0x24>
 800861c:	4613      	mov	r3, r2
 800861e:	685a      	ldr	r2, [r3, #4]
 8008620:	b10a      	cbz	r2, 8008626 <_free_r+0x52>
 8008622:	42a2      	cmp	r2, r4
 8008624:	d9fa      	bls.n	800861c <_free_r+0x48>
 8008626:	6819      	ldr	r1, [r3, #0]
 8008628:	1858      	adds	r0, r3, r1
 800862a:	42a0      	cmp	r0, r4
 800862c:	d10b      	bne.n	8008646 <_free_r+0x72>
 800862e:	6820      	ldr	r0, [r4, #0]
 8008630:	4401      	add	r1, r0
 8008632:	1858      	adds	r0, r3, r1
 8008634:	4282      	cmp	r2, r0
 8008636:	6019      	str	r1, [r3, #0]
 8008638:	d1de      	bne.n	80085f8 <_free_r+0x24>
 800863a:	6810      	ldr	r0, [r2, #0]
 800863c:	6852      	ldr	r2, [r2, #4]
 800863e:	4401      	add	r1, r0
 8008640:	6019      	str	r1, [r3, #0]
 8008642:	605a      	str	r2, [r3, #4]
 8008644:	e7d8      	b.n	80085f8 <_free_r+0x24>
 8008646:	d902      	bls.n	800864e <_free_r+0x7a>
 8008648:	230c      	movs	r3, #12
 800864a:	602b      	str	r3, [r5, #0]
 800864c:	e7d4      	b.n	80085f8 <_free_r+0x24>
 800864e:	6820      	ldr	r0, [r4, #0]
 8008650:	1821      	adds	r1, r4, r0
 8008652:	428a      	cmp	r2, r1
 8008654:	bf01      	itttt	eq
 8008656:	6811      	ldreq	r1, [r2, #0]
 8008658:	6852      	ldreq	r2, [r2, #4]
 800865a:	1809      	addeq	r1, r1, r0
 800865c:	6021      	streq	r1, [r4, #0]
 800865e:	6062      	str	r2, [r4, #4]
 8008660:	605c      	str	r4, [r3, #4]
 8008662:	e7c9      	b.n	80085f8 <_free_r+0x24>
 8008664:	bd38      	pop	{r3, r4, r5, pc}
 8008666:	bf00      	nop
 8008668:	20000d80 	.word	0x20000d80

0800866c <_malloc_r>:
 800866c:	b570      	push	{r4, r5, r6, lr}
 800866e:	1ccd      	adds	r5, r1, #3
 8008670:	f025 0503 	bic.w	r5, r5, #3
 8008674:	3508      	adds	r5, #8
 8008676:	2d0c      	cmp	r5, #12
 8008678:	bf38      	it	cc
 800867a:	250c      	movcc	r5, #12
 800867c:	2d00      	cmp	r5, #0
 800867e:	4606      	mov	r6, r0
 8008680:	db01      	blt.n	8008686 <_malloc_r+0x1a>
 8008682:	42a9      	cmp	r1, r5
 8008684:	d903      	bls.n	800868e <_malloc_r+0x22>
 8008686:	230c      	movs	r3, #12
 8008688:	6033      	str	r3, [r6, #0]
 800868a:	2000      	movs	r0, #0
 800868c:	bd70      	pop	{r4, r5, r6, pc}
 800868e:	f000 fbc5 	bl	8008e1c <__malloc_lock>
 8008692:	4a21      	ldr	r2, [pc, #132]	; (8008718 <_malloc_r+0xac>)
 8008694:	6814      	ldr	r4, [r2, #0]
 8008696:	4621      	mov	r1, r4
 8008698:	b991      	cbnz	r1, 80086c0 <_malloc_r+0x54>
 800869a:	4c20      	ldr	r4, [pc, #128]	; (800871c <_malloc_r+0xb0>)
 800869c:	6823      	ldr	r3, [r4, #0]
 800869e:	b91b      	cbnz	r3, 80086a8 <_malloc_r+0x3c>
 80086a0:	4630      	mov	r0, r6
 80086a2:	f000 fb03 	bl	8008cac <_sbrk_r>
 80086a6:	6020      	str	r0, [r4, #0]
 80086a8:	4629      	mov	r1, r5
 80086aa:	4630      	mov	r0, r6
 80086ac:	f000 fafe 	bl	8008cac <_sbrk_r>
 80086b0:	1c43      	adds	r3, r0, #1
 80086b2:	d124      	bne.n	80086fe <_malloc_r+0x92>
 80086b4:	230c      	movs	r3, #12
 80086b6:	4630      	mov	r0, r6
 80086b8:	6033      	str	r3, [r6, #0]
 80086ba:	f000 fbb0 	bl	8008e1e <__malloc_unlock>
 80086be:	e7e4      	b.n	800868a <_malloc_r+0x1e>
 80086c0:	680b      	ldr	r3, [r1, #0]
 80086c2:	1b5b      	subs	r3, r3, r5
 80086c4:	d418      	bmi.n	80086f8 <_malloc_r+0x8c>
 80086c6:	2b0b      	cmp	r3, #11
 80086c8:	d90f      	bls.n	80086ea <_malloc_r+0x7e>
 80086ca:	600b      	str	r3, [r1, #0]
 80086cc:	18cc      	adds	r4, r1, r3
 80086ce:	50cd      	str	r5, [r1, r3]
 80086d0:	4630      	mov	r0, r6
 80086d2:	f000 fba4 	bl	8008e1e <__malloc_unlock>
 80086d6:	f104 000b 	add.w	r0, r4, #11
 80086da:	1d23      	adds	r3, r4, #4
 80086dc:	f020 0007 	bic.w	r0, r0, #7
 80086e0:	1ac3      	subs	r3, r0, r3
 80086e2:	d0d3      	beq.n	800868c <_malloc_r+0x20>
 80086e4:	425a      	negs	r2, r3
 80086e6:	50e2      	str	r2, [r4, r3]
 80086e8:	e7d0      	b.n	800868c <_malloc_r+0x20>
 80086ea:	684b      	ldr	r3, [r1, #4]
 80086ec:	428c      	cmp	r4, r1
 80086ee:	bf16      	itet	ne
 80086f0:	6063      	strne	r3, [r4, #4]
 80086f2:	6013      	streq	r3, [r2, #0]
 80086f4:	460c      	movne	r4, r1
 80086f6:	e7eb      	b.n	80086d0 <_malloc_r+0x64>
 80086f8:	460c      	mov	r4, r1
 80086fa:	6849      	ldr	r1, [r1, #4]
 80086fc:	e7cc      	b.n	8008698 <_malloc_r+0x2c>
 80086fe:	1cc4      	adds	r4, r0, #3
 8008700:	f024 0403 	bic.w	r4, r4, #3
 8008704:	42a0      	cmp	r0, r4
 8008706:	d005      	beq.n	8008714 <_malloc_r+0xa8>
 8008708:	1a21      	subs	r1, r4, r0
 800870a:	4630      	mov	r0, r6
 800870c:	f000 face 	bl	8008cac <_sbrk_r>
 8008710:	3001      	adds	r0, #1
 8008712:	d0cf      	beq.n	80086b4 <_malloc_r+0x48>
 8008714:	6025      	str	r5, [r4, #0]
 8008716:	e7db      	b.n	80086d0 <_malloc_r+0x64>
 8008718:	20000d80 	.word	0x20000d80
 800871c:	20000d84 	.word	0x20000d84

08008720 <__sfputc_r>:
 8008720:	6893      	ldr	r3, [r2, #8]
 8008722:	b410      	push	{r4}
 8008724:	3b01      	subs	r3, #1
 8008726:	2b00      	cmp	r3, #0
 8008728:	6093      	str	r3, [r2, #8]
 800872a:	da07      	bge.n	800873c <__sfputc_r+0x1c>
 800872c:	6994      	ldr	r4, [r2, #24]
 800872e:	42a3      	cmp	r3, r4
 8008730:	db01      	blt.n	8008736 <__sfputc_r+0x16>
 8008732:	290a      	cmp	r1, #10
 8008734:	d102      	bne.n	800873c <__sfputc_r+0x1c>
 8008736:	bc10      	pop	{r4}
 8008738:	f7ff bcae 	b.w	8008098 <__swbuf_r>
 800873c:	6813      	ldr	r3, [r2, #0]
 800873e:	1c58      	adds	r0, r3, #1
 8008740:	6010      	str	r0, [r2, #0]
 8008742:	7019      	strb	r1, [r3, #0]
 8008744:	4608      	mov	r0, r1
 8008746:	bc10      	pop	{r4}
 8008748:	4770      	bx	lr

0800874a <__sfputs_r>:
 800874a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800874c:	4606      	mov	r6, r0
 800874e:	460f      	mov	r7, r1
 8008750:	4614      	mov	r4, r2
 8008752:	18d5      	adds	r5, r2, r3
 8008754:	42ac      	cmp	r4, r5
 8008756:	d101      	bne.n	800875c <__sfputs_r+0x12>
 8008758:	2000      	movs	r0, #0
 800875a:	e007      	b.n	800876c <__sfputs_r+0x22>
 800875c:	463a      	mov	r2, r7
 800875e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008762:	4630      	mov	r0, r6
 8008764:	f7ff ffdc 	bl	8008720 <__sfputc_r>
 8008768:	1c43      	adds	r3, r0, #1
 800876a:	d1f3      	bne.n	8008754 <__sfputs_r+0xa>
 800876c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008770 <_vfiprintf_r>:
 8008770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008774:	460c      	mov	r4, r1
 8008776:	b09d      	sub	sp, #116	; 0x74
 8008778:	4617      	mov	r7, r2
 800877a:	461d      	mov	r5, r3
 800877c:	4606      	mov	r6, r0
 800877e:	b118      	cbz	r0, 8008788 <_vfiprintf_r+0x18>
 8008780:	6983      	ldr	r3, [r0, #24]
 8008782:	b90b      	cbnz	r3, 8008788 <_vfiprintf_r+0x18>
 8008784:	f7ff fe38 	bl	80083f8 <__sinit>
 8008788:	4b7c      	ldr	r3, [pc, #496]	; (800897c <_vfiprintf_r+0x20c>)
 800878a:	429c      	cmp	r4, r3
 800878c:	d158      	bne.n	8008840 <_vfiprintf_r+0xd0>
 800878e:	6874      	ldr	r4, [r6, #4]
 8008790:	89a3      	ldrh	r3, [r4, #12]
 8008792:	0718      	lsls	r0, r3, #28
 8008794:	d55e      	bpl.n	8008854 <_vfiprintf_r+0xe4>
 8008796:	6923      	ldr	r3, [r4, #16]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d05b      	beq.n	8008854 <_vfiprintf_r+0xe4>
 800879c:	2300      	movs	r3, #0
 800879e:	9309      	str	r3, [sp, #36]	; 0x24
 80087a0:	2320      	movs	r3, #32
 80087a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087a6:	2330      	movs	r3, #48	; 0x30
 80087a8:	f04f 0b01 	mov.w	fp, #1
 80087ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087b0:	9503      	str	r5, [sp, #12]
 80087b2:	46b8      	mov	r8, r7
 80087b4:	4645      	mov	r5, r8
 80087b6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80087ba:	b10b      	cbz	r3, 80087c0 <_vfiprintf_r+0x50>
 80087bc:	2b25      	cmp	r3, #37	; 0x25
 80087be:	d154      	bne.n	800886a <_vfiprintf_r+0xfa>
 80087c0:	ebb8 0a07 	subs.w	sl, r8, r7
 80087c4:	d00b      	beq.n	80087de <_vfiprintf_r+0x6e>
 80087c6:	4653      	mov	r3, sl
 80087c8:	463a      	mov	r2, r7
 80087ca:	4621      	mov	r1, r4
 80087cc:	4630      	mov	r0, r6
 80087ce:	f7ff ffbc 	bl	800874a <__sfputs_r>
 80087d2:	3001      	adds	r0, #1
 80087d4:	f000 80c2 	beq.w	800895c <_vfiprintf_r+0x1ec>
 80087d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087da:	4453      	add	r3, sl
 80087dc:	9309      	str	r3, [sp, #36]	; 0x24
 80087de:	f898 3000 	ldrb.w	r3, [r8]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	f000 80ba 	beq.w	800895c <_vfiprintf_r+0x1ec>
 80087e8:	2300      	movs	r3, #0
 80087ea:	f04f 32ff 	mov.w	r2, #4294967295
 80087ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087f2:	9304      	str	r3, [sp, #16]
 80087f4:	9307      	str	r3, [sp, #28]
 80087f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80087fa:	931a      	str	r3, [sp, #104]	; 0x68
 80087fc:	46a8      	mov	r8, r5
 80087fe:	2205      	movs	r2, #5
 8008800:	f818 1b01 	ldrb.w	r1, [r8], #1
 8008804:	485e      	ldr	r0, [pc, #376]	; (8008980 <_vfiprintf_r+0x210>)
 8008806:	f000 fafb 	bl	8008e00 <memchr>
 800880a:	9b04      	ldr	r3, [sp, #16]
 800880c:	bb78      	cbnz	r0, 800886e <_vfiprintf_r+0xfe>
 800880e:	06d9      	lsls	r1, r3, #27
 8008810:	bf44      	itt	mi
 8008812:	2220      	movmi	r2, #32
 8008814:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008818:	071a      	lsls	r2, r3, #28
 800881a:	bf44      	itt	mi
 800881c:	222b      	movmi	r2, #43	; 0x2b
 800881e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008822:	782a      	ldrb	r2, [r5, #0]
 8008824:	2a2a      	cmp	r2, #42	; 0x2a
 8008826:	d02a      	beq.n	800887e <_vfiprintf_r+0x10e>
 8008828:	46a8      	mov	r8, r5
 800882a:	2000      	movs	r0, #0
 800882c:	250a      	movs	r5, #10
 800882e:	9a07      	ldr	r2, [sp, #28]
 8008830:	4641      	mov	r1, r8
 8008832:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008836:	3b30      	subs	r3, #48	; 0x30
 8008838:	2b09      	cmp	r3, #9
 800883a:	d969      	bls.n	8008910 <_vfiprintf_r+0x1a0>
 800883c:	b360      	cbz	r0, 8008898 <_vfiprintf_r+0x128>
 800883e:	e024      	b.n	800888a <_vfiprintf_r+0x11a>
 8008840:	4b50      	ldr	r3, [pc, #320]	; (8008984 <_vfiprintf_r+0x214>)
 8008842:	429c      	cmp	r4, r3
 8008844:	d101      	bne.n	800884a <_vfiprintf_r+0xda>
 8008846:	68b4      	ldr	r4, [r6, #8]
 8008848:	e7a2      	b.n	8008790 <_vfiprintf_r+0x20>
 800884a:	4b4f      	ldr	r3, [pc, #316]	; (8008988 <_vfiprintf_r+0x218>)
 800884c:	429c      	cmp	r4, r3
 800884e:	bf08      	it	eq
 8008850:	68f4      	ldreq	r4, [r6, #12]
 8008852:	e79d      	b.n	8008790 <_vfiprintf_r+0x20>
 8008854:	4621      	mov	r1, r4
 8008856:	4630      	mov	r0, r6
 8008858:	f7ff fc70 	bl	800813c <__swsetup_r>
 800885c:	2800      	cmp	r0, #0
 800885e:	d09d      	beq.n	800879c <_vfiprintf_r+0x2c>
 8008860:	f04f 30ff 	mov.w	r0, #4294967295
 8008864:	b01d      	add	sp, #116	; 0x74
 8008866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800886a:	46a8      	mov	r8, r5
 800886c:	e7a2      	b.n	80087b4 <_vfiprintf_r+0x44>
 800886e:	4a44      	ldr	r2, [pc, #272]	; (8008980 <_vfiprintf_r+0x210>)
 8008870:	4645      	mov	r5, r8
 8008872:	1a80      	subs	r0, r0, r2
 8008874:	fa0b f000 	lsl.w	r0, fp, r0
 8008878:	4318      	orrs	r0, r3
 800887a:	9004      	str	r0, [sp, #16]
 800887c:	e7be      	b.n	80087fc <_vfiprintf_r+0x8c>
 800887e:	9a03      	ldr	r2, [sp, #12]
 8008880:	1d11      	adds	r1, r2, #4
 8008882:	6812      	ldr	r2, [r2, #0]
 8008884:	9103      	str	r1, [sp, #12]
 8008886:	2a00      	cmp	r2, #0
 8008888:	db01      	blt.n	800888e <_vfiprintf_r+0x11e>
 800888a:	9207      	str	r2, [sp, #28]
 800888c:	e004      	b.n	8008898 <_vfiprintf_r+0x128>
 800888e:	4252      	negs	r2, r2
 8008890:	f043 0302 	orr.w	r3, r3, #2
 8008894:	9207      	str	r2, [sp, #28]
 8008896:	9304      	str	r3, [sp, #16]
 8008898:	f898 3000 	ldrb.w	r3, [r8]
 800889c:	2b2e      	cmp	r3, #46	; 0x2e
 800889e:	d10e      	bne.n	80088be <_vfiprintf_r+0x14e>
 80088a0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80088a4:	2b2a      	cmp	r3, #42	; 0x2a
 80088a6:	d138      	bne.n	800891a <_vfiprintf_r+0x1aa>
 80088a8:	9b03      	ldr	r3, [sp, #12]
 80088aa:	f108 0802 	add.w	r8, r8, #2
 80088ae:	1d1a      	adds	r2, r3, #4
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	9203      	str	r2, [sp, #12]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	bfb8      	it	lt
 80088b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80088bc:	9305      	str	r3, [sp, #20]
 80088be:	4d33      	ldr	r5, [pc, #204]	; (800898c <_vfiprintf_r+0x21c>)
 80088c0:	2203      	movs	r2, #3
 80088c2:	f898 1000 	ldrb.w	r1, [r8]
 80088c6:	4628      	mov	r0, r5
 80088c8:	f000 fa9a 	bl	8008e00 <memchr>
 80088cc:	b140      	cbz	r0, 80088e0 <_vfiprintf_r+0x170>
 80088ce:	2340      	movs	r3, #64	; 0x40
 80088d0:	1b40      	subs	r0, r0, r5
 80088d2:	fa03 f000 	lsl.w	r0, r3, r0
 80088d6:	9b04      	ldr	r3, [sp, #16]
 80088d8:	f108 0801 	add.w	r8, r8, #1
 80088dc:	4303      	orrs	r3, r0
 80088de:	9304      	str	r3, [sp, #16]
 80088e0:	f898 1000 	ldrb.w	r1, [r8]
 80088e4:	2206      	movs	r2, #6
 80088e6:	482a      	ldr	r0, [pc, #168]	; (8008990 <_vfiprintf_r+0x220>)
 80088e8:	f108 0701 	add.w	r7, r8, #1
 80088ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088f0:	f000 fa86 	bl	8008e00 <memchr>
 80088f4:	2800      	cmp	r0, #0
 80088f6:	d037      	beq.n	8008968 <_vfiprintf_r+0x1f8>
 80088f8:	4b26      	ldr	r3, [pc, #152]	; (8008994 <_vfiprintf_r+0x224>)
 80088fa:	bb1b      	cbnz	r3, 8008944 <_vfiprintf_r+0x1d4>
 80088fc:	9b03      	ldr	r3, [sp, #12]
 80088fe:	3307      	adds	r3, #7
 8008900:	f023 0307 	bic.w	r3, r3, #7
 8008904:	3308      	adds	r3, #8
 8008906:	9303      	str	r3, [sp, #12]
 8008908:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800890a:	444b      	add	r3, r9
 800890c:	9309      	str	r3, [sp, #36]	; 0x24
 800890e:	e750      	b.n	80087b2 <_vfiprintf_r+0x42>
 8008910:	fb05 3202 	mla	r2, r5, r2, r3
 8008914:	2001      	movs	r0, #1
 8008916:	4688      	mov	r8, r1
 8008918:	e78a      	b.n	8008830 <_vfiprintf_r+0xc0>
 800891a:	2300      	movs	r3, #0
 800891c:	250a      	movs	r5, #10
 800891e:	4619      	mov	r1, r3
 8008920:	f108 0801 	add.w	r8, r8, #1
 8008924:	9305      	str	r3, [sp, #20]
 8008926:	4640      	mov	r0, r8
 8008928:	f810 2b01 	ldrb.w	r2, [r0], #1
 800892c:	3a30      	subs	r2, #48	; 0x30
 800892e:	2a09      	cmp	r2, #9
 8008930:	d903      	bls.n	800893a <_vfiprintf_r+0x1ca>
 8008932:	2b00      	cmp	r3, #0
 8008934:	d0c3      	beq.n	80088be <_vfiprintf_r+0x14e>
 8008936:	9105      	str	r1, [sp, #20]
 8008938:	e7c1      	b.n	80088be <_vfiprintf_r+0x14e>
 800893a:	fb05 2101 	mla	r1, r5, r1, r2
 800893e:	2301      	movs	r3, #1
 8008940:	4680      	mov	r8, r0
 8008942:	e7f0      	b.n	8008926 <_vfiprintf_r+0x1b6>
 8008944:	ab03      	add	r3, sp, #12
 8008946:	9300      	str	r3, [sp, #0]
 8008948:	4622      	mov	r2, r4
 800894a:	4b13      	ldr	r3, [pc, #76]	; (8008998 <_vfiprintf_r+0x228>)
 800894c:	a904      	add	r1, sp, #16
 800894e:	4630      	mov	r0, r6
 8008950:	f3af 8000 	nop.w
 8008954:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008958:	4681      	mov	r9, r0
 800895a:	d1d5      	bne.n	8008908 <_vfiprintf_r+0x198>
 800895c:	89a3      	ldrh	r3, [r4, #12]
 800895e:	065b      	lsls	r3, r3, #25
 8008960:	f53f af7e 	bmi.w	8008860 <_vfiprintf_r+0xf0>
 8008964:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008966:	e77d      	b.n	8008864 <_vfiprintf_r+0xf4>
 8008968:	ab03      	add	r3, sp, #12
 800896a:	9300      	str	r3, [sp, #0]
 800896c:	4622      	mov	r2, r4
 800896e:	4b0a      	ldr	r3, [pc, #40]	; (8008998 <_vfiprintf_r+0x228>)
 8008970:	a904      	add	r1, sp, #16
 8008972:	4630      	mov	r0, r6
 8008974:	f000 f888 	bl	8008a88 <_printf_i>
 8008978:	e7ec      	b.n	8008954 <_vfiprintf_r+0x1e4>
 800897a:	bf00      	nop
 800897c:	08008f6c 	.word	0x08008f6c
 8008980:	08008fac 	.word	0x08008fac
 8008984:	08008f8c 	.word	0x08008f8c
 8008988:	08008f4c 	.word	0x08008f4c
 800898c:	08008fb2 	.word	0x08008fb2
 8008990:	08008fb6 	.word	0x08008fb6
 8008994:	00000000 	.word	0x00000000
 8008998:	0800874b 	.word	0x0800874b

0800899c <_printf_common>:
 800899c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089a0:	4691      	mov	r9, r2
 80089a2:	461f      	mov	r7, r3
 80089a4:	688a      	ldr	r2, [r1, #8]
 80089a6:	690b      	ldr	r3, [r1, #16]
 80089a8:	4606      	mov	r6, r0
 80089aa:	4293      	cmp	r3, r2
 80089ac:	bfb8      	it	lt
 80089ae:	4613      	movlt	r3, r2
 80089b0:	f8c9 3000 	str.w	r3, [r9]
 80089b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80089b8:	460c      	mov	r4, r1
 80089ba:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80089be:	b112      	cbz	r2, 80089c6 <_printf_common+0x2a>
 80089c0:	3301      	adds	r3, #1
 80089c2:	f8c9 3000 	str.w	r3, [r9]
 80089c6:	6823      	ldr	r3, [r4, #0]
 80089c8:	0699      	lsls	r1, r3, #26
 80089ca:	bf42      	ittt	mi
 80089cc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80089d0:	3302      	addmi	r3, #2
 80089d2:	f8c9 3000 	strmi.w	r3, [r9]
 80089d6:	6825      	ldr	r5, [r4, #0]
 80089d8:	f015 0506 	ands.w	r5, r5, #6
 80089dc:	d107      	bne.n	80089ee <_printf_common+0x52>
 80089de:	f104 0a19 	add.w	sl, r4, #25
 80089e2:	68e3      	ldr	r3, [r4, #12]
 80089e4:	f8d9 2000 	ldr.w	r2, [r9]
 80089e8:	1a9b      	subs	r3, r3, r2
 80089ea:	42ab      	cmp	r3, r5
 80089ec:	dc29      	bgt.n	8008a42 <_printf_common+0xa6>
 80089ee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80089f2:	6822      	ldr	r2, [r4, #0]
 80089f4:	3300      	adds	r3, #0
 80089f6:	bf18      	it	ne
 80089f8:	2301      	movne	r3, #1
 80089fa:	0692      	lsls	r2, r2, #26
 80089fc:	d42e      	bmi.n	8008a5c <_printf_common+0xc0>
 80089fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a02:	4639      	mov	r1, r7
 8008a04:	4630      	mov	r0, r6
 8008a06:	47c0      	blx	r8
 8008a08:	3001      	adds	r0, #1
 8008a0a:	d021      	beq.n	8008a50 <_printf_common+0xb4>
 8008a0c:	6823      	ldr	r3, [r4, #0]
 8008a0e:	68e5      	ldr	r5, [r4, #12]
 8008a10:	f003 0306 	and.w	r3, r3, #6
 8008a14:	2b04      	cmp	r3, #4
 8008a16:	bf18      	it	ne
 8008a18:	2500      	movne	r5, #0
 8008a1a:	f8d9 2000 	ldr.w	r2, [r9]
 8008a1e:	f04f 0900 	mov.w	r9, #0
 8008a22:	bf08      	it	eq
 8008a24:	1aad      	subeq	r5, r5, r2
 8008a26:	68a3      	ldr	r3, [r4, #8]
 8008a28:	6922      	ldr	r2, [r4, #16]
 8008a2a:	bf08      	it	eq
 8008a2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a30:	4293      	cmp	r3, r2
 8008a32:	bfc4      	itt	gt
 8008a34:	1a9b      	subgt	r3, r3, r2
 8008a36:	18ed      	addgt	r5, r5, r3
 8008a38:	341a      	adds	r4, #26
 8008a3a:	454d      	cmp	r5, r9
 8008a3c:	d11a      	bne.n	8008a74 <_printf_common+0xd8>
 8008a3e:	2000      	movs	r0, #0
 8008a40:	e008      	b.n	8008a54 <_printf_common+0xb8>
 8008a42:	2301      	movs	r3, #1
 8008a44:	4652      	mov	r2, sl
 8008a46:	4639      	mov	r1, r7
 8008a48:	4630      	mov	r0, r6
 8008a4a:	47c0      	blx	r8
 8008a4c:	3001      	adds	r0, #1
 8008a4e:	d103      	bne.n	8008a58 <_printf_common+0xbc>
 8008a50:	f04f 30ff 	mov.w	r0, #4294967295
 8008a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a58:	3501      	adds	r5, #1
 8008a5a:	e7c2      	b.n	80089e2 <_printf_common+0x46>
 8008a5c:	2030      	movs	r0, #48	; 0x30
 8008a5e:	18e1      	adds	r1, r4, r3
 8008a60:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a64:	1c5a      	adds	r2, r3, #1
 8008a66:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a6a:	4422      	add	r2, r4
 8008a6c:	3302      	adds	r3, #2
 8008a6e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a72:	e7c4      	b.n	80089fe <_printf_common+0x62>
 8008a74:	2301      	movs	r3, #1
 8008a76:	4622      	mov	r2, r4
 8008a78:	4639      	mov	r1, r7
 8008a7a:	4630      	mov	r0, r6
 8008a7c:	47c0      	blx	r8
 8008a7e:	3001      	adds	r0, #1
 8008a80:	d0e6      	beq.n	8008a50 <_printf_common+0xb4>
 8008a82:	f109 0901 	add.w	r9, r9, #1
 8008a86:	e7d8      	b.n	8008a3a <_printf_common+0x9e>

08008a88 <_printf_i>:
 8008a88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008a8c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008a90:	460c      	mov	r4, r1
 8008a92:	7e09      	ldrb	r1, [r1, #24]
 8008a94:	b085      	sub	sp, #20
 8008a96:	296e      	cmp	r1, #110	; 0x6e
 8008a98:	4617      	mov	r7, r2
 8008a9a:	4606      	mov	r6, r0
 8008a9c:	4698      	mov	r8, r3
 8008a9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008aa0:	f000 80b3 	beq.w	8008c0a <_printf_i+0x182>
 8008aa4:	d822      	bhi.n	8008aec <_printf_i+0x64>
 8008aa6:	2963      	cmp	r1, #99	; 0x63
 8008aa8:	d036      	beq.n	8008b18 <_printf_i+0x90>
 8008aaa:	d80a      	bhi.n	8008ac2 <_printf_i+0x3a>
 8008aac:	2900      	cmp	r1, #0
 8008aae:	f000 80b9 	beq.w	8008c24 <_printf_i+0x19c>
 8008ab2:	2958      	cmp	r1, #88	; 0x58
 8008ab4:	f000 8083 	beq.w	8008bbe <_printf_i+0x136>
 8008ab8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008abc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008ac0:	e032      	b.n	8008b28 <_printf_i+0xa0>
 8008ac2:	2964      	cmp	r1, #100	; 0x64
 8008ac4:	d001      	beq.n	8008aca <_printf_i+0x42>
 8008ac6:	2969      	cmp	r1, #105	; 0x69
 8008ac8:	d1f6      	bne.n	8008ab8 <_printf_i+0x30>
 8008aca:	6820      	ldr	r0, [r4, #0]
 8008acc:	6813      	ldr	r3, [r2, #0]
 8008ace:	0605      	lsls	r5, r0, #24
 8008ad0:	f103 0104 	add.w	r1, r3, #4
 8008ad4:	d52a      	bpl.n	8008b2c <_printf_i+0xa4>
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	6011      	str	r1, [r2, #0]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	da03      	bge.n	8008ae6 <_printf_i+0x5e>
 8008ade:	222d      	movs	r2, #45	; 0x2d
 8008ae0:	425b      	negs	r3, r3
 8008ae2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008ae6:	486f      	ldr	r0, [pc, #444]	; (8008ca4 <_printf_i+0x21c>)
 8008ae8:	220a      	movs	r2, #10
 8008aea:	e039      	b.n	8008b60 <_printf_i+0xd8>
 8008aec:	2973      	cmp	r1, #115	; 0x73
 8008aee:	f000 809d 	beq.w	8008c2c <_printf_i+0x1a4>
 8008af2:	d808      	bhi.n	8008b06 <_printf_i+0x7e>
 8008af4:	296f      	cmp	r1, #111	; 0x6f
 8008af6:	d020      	beq.n	8008b3a <_printf_i+0xb2>
 8008af8:	2970      	cmp	r1, #112	; 0x70
 8008afa:	d1dd      	bne.n	8008ab8 <_printf_i+0x30>
 8008afc:	6823      	ldr	r3, [r4, #0]
 8008afe:	f043 0320 	orr.w	r3, r3, #32
 8008b02:	6023      	str	r3, [r4, #0]
 8008b04:	e003      	b.n	8008b0e <_printf_i+0x86>
 8008b06:	2975      	cmp	r1, #117	; 0x75
 8008b08:	d017      	beq.n	8008b3a <_printf_i+0xb2>
 8008b0a:	2978      	cmp	r1, #120	; 0x78
 8008b0c:	d1d4      	bne.n	8008ab8 <_printf_i+0x30>
 8008b0e:	2378      	movs	r3, #120	; 0x78
 8008b10:	4865      	ldr	r0, [pc, #404]	; (8008ca8 <_printf_i+0x220>)
 8008b12:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008b16:	e055      	b.n	8008bc4 <_printf_i+0x13c>
 8008b18:	6813      	ldr	r3, [r2, #0]
 8008b1a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b1e:	1d19      	adds	r1, r3, #4
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	6011      	str	r1, [r2, #0]
 8008b24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b28:	2301      	movs	r3, #1
 8008b2a:	e08c      	b.n	8008c46 <_printf_i+0x1be>
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008b32:	6011      	str	r1, [r2, #0]
 8008b34:	bf18      	it	ne
 8008b36:	b21b      	sxthne	r3, r3
 8008b38:	e7cf      	b.n	8008ada <_printf_i+0x52>
 8008b3a:	6813      	ldr	r3, [r2, #0]
 8008b3c:	6825      	ldr	r5, [r4, #0]
 8008b3e:	1d18      	adds	r0, r3, #4
 8008b40:	6010      	str	r0, [r2, #0]
 8008b42:	0628      	lsls	r0, r5, #24
 8008b44:	d501      	bpl.n	8008b4a <_printf_i+0xc2>
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	e002      	b.n	8008b50 <_printf_i+0xc8>
 8008b4a:	0668      	lsls	r0, r5, #25
 8008b4c:	d5fb      	bpl.n	8008b46 <_printf_i+0xbe>
 8008b4e:	881b      	ldrh	r3, [r3, #0]
 8008b50:	296f      	cmp	r1, #111	; 0x6f
 8008b52:	bf14      	ite	ne
 8008b54:	220a      	movne	r2, #10
 8008b56:	2208      	moveq	r2, #8
 8008b58:	4852      	ldr	r0, [pc, #328]	; (8008ca4 <_printf_i+0x21c>)
 8008b5a:	2100      	movs	r1, #0
 8008b5c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b60:	6865      	ldr	r5, [r4, #4]
 8008b62:	2d00      	cmp	r5, #0
 8008b64:	60a5      	str	r5, [r4, #8]
 8008b66:	f2c0 8095 	blt.w	8008c94 <_printf_i+0x20c>
 8008b6a:	6821      	ldr	r1, [r4, #0]
 8008b6c:	f021 0104 	bic.w	r1, r1, #4
 8008b70:	6021      	str	r1, [r4, #0]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d13d      	bne.n	8008bf2 <_printf_i+0x16a>
 8008b76:	2d00      	cmp	r5, #0
 8008b78:	f040 808e 	bne.w	8008c98 <_printf_i+0x210>
 8008b7c:	4665      	mov	r5, ip
 8008b7e:	2a08      	cmp	r2, #8
 8008b80:	d10b      	bne.n	8008b9a <_printf_i+0x112>
 8008b82:	6823      	ldr	r3, [r4, #0]
 8008b84:	07db      	lsls	r3, r3, #31
 8008b86:	d508      	bpl.n	8008b9a <_printf_i+0x112>
 8008b88:	6923      	ldr	r3, [r4, #16]
 8008b8a:	6862      	ldr	r2, [r4, #4]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	bfde      	ittt	le
 8008b90:	2330      	movle	r3, #48	; 0x30
 8008b92:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008b96:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008b9a:	ebac 0305 	sub.w	r3, ip, r5
 8008b9e:	6123      	str	r3, [r4, #16]
 8008ba0:	f8cd 8000 	str.w	r8, [sp]
 8008ba4:	463b      	mov	r3, r7
 8008ba6:	aa03      	add	r2, sp, #12
 8008ba8:	4621      	mov	r1, r4
 8008baa:	4630      	mov	r0, r6
 8008bac:	f7ff fef6 	bl	800899c <_printf_common>
 8008bb0:	3001      	adds	r0, #1
 8008bb2:	d14d      	bne.n	8008c50 <_printf_i+0x1c8>
 8008bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb8:	b005      	add	sp, #20
 8008bba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008bbe:	4839      	ldr	r0, [pc, #228]	; (8008ca4 <_printf_i+0x21c>)
 8008bc0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008bc4:	6813      	ldr	r3, [r2, #0]
 8008bc6:	6821      	ldr	r1, [r4, #0]
 8008bc8:	1d1d      	adds	r5, r3, #4
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	6015      	str	r5, [r2, #0]
 8008bce:	060a      	lsls	r2, r1, #24
 8008bd0:	d50b      	bpl.n	8008bea <_printf_i+0x162>
 8008bd2:	07ca      	lsls	r2, r1, #31
 8008bd4:	bf44      	itt	mi
 8008bd6:	f041 0120 	orrmi.w	r1, r1, #32
 8008bda:	6021      	strmi	r1, [r4, #0]
 8008bdc:	b91b      	cbnz	r3, 8008be6 <_printf_i+0x15e>
 8008bde:	6822      	ldr	r2, [r4, #0]
 8008be0:	f022 0220 	bic.w	r2, r2, #32
 8008be4:	6022      	str	r2, [r4, #0]
 8008be6:	2210      	movs	r2, #16
 8008be8:	e7b7      	b.n	8008b5a <_printf_i+0xd2>
 8008bea:	064d      	lsls	r5, r1, #25
 8008bec:	bf48      	it	mi
 8008bee:	b29b      	uxthmi	r3, r3
 8008bf0:	e7ef      	b.n	8008bd2 <_printf_i+0x14a>
 8008bf2:	4665      	mov	r5, ip
 8008bf4:	fbb3 f1f2 	udiv	r1, r3, r2
 8008bf8:	fb02 3311 	mls	r3, r2, r1, r3
 8008bfc:	5cc3      	ldrb	r3, [r0, r3]
 8008bfe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008c02:	460b      	mov	r3, r1
 8008c04:	2900      	cmp	r1, #0
 8008c06:	d1f5      	bne.n	8008bf4 <_printf_i+0x16c>
 8008c08:	e7b9      	b.n	8008b7e <_printf_i+0xf6>
 8008c0a:	6813      	ldr	r3, [r2, #0]
 8008c0c:	6825      	ldr	r5, [r4, #0]
 8008c0e:	1d18      	adds	r0, r3, #4
 8008c10:	6961      	ldr	r1, [r4, #20]
 8008c12:	6010      	str	r0, [r2, #0]
 8008c14:	0628      	lsls	r0, r5, #24
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	d501      	bpl.n	8008c1e <_printf_i+0x196>
 8008c1a:	6019      	str	r1, [r3, #0]
 8008c1c:	e002      	b.n	8008c24 <_printf_i+0x19c>
 8008c1e:	066a      	lsls	r2, r5, #25
 8008c20:	d5fb      	bpl.n	8008c1a <_printf_i+0x192>
 8008c22:	8019      	strh	r1, [r3, #0]
 8008c24:	2300      	movs	r3, #0
 8008c26:	4665      	mov	r5, ip
 8008c28:	6123      	str	r3, [r4, #16]
 8008c2a:	e7b9      	b.n	8008ba0 <_printf_i+0x118>
 8008c2c:	6813      	ldr	r3, [r2, #0]
 8008c2e:	1d19      	adds	r1, r3, #4
 8008c30:	6011      	str	r1, [r2, #0]
 8008c32:	681d      	ldr	r5, [r3, #0]
 8008c34:	6862      	ldr	r2, [r4, #4]
 8008c36:	2100      	movs	r1, #0
 8008c38:	4628      	mov	r0, r5
 8008c3a:	f000 f8e1 	bl	8008e00 <memchr>
 8008c3e:	b108      	cbz	r0, 8008c44 <_printf_i+0x1bc>
 8008c40:	1b40      	subs	r0, r0, r5
 8008c42:	6060      	str	r0, [r4, #4]
 8008c44:	6863      	ldr	r3, [r4, #4]
 8008c46:	6123      	str	r3, [r4, #16]
 8008c48:	2300      	movs	r3, #0
 8008c4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c4e:	e7a7      	b.n	8008ba0 <_printf_i+0x118>
 8008c50:	6923      	ldr	r3, [r4, #16]
 8008c52:	462a      	mov	r2, r5
 8008c54:	4639      	mov	r1, r7
 8008c56:	4630      	mov	r0, r6
 8008c58:	47c0      	blx	r8
 8008c5a:	3001      	adds	r0, #1
 8008c5c:	d0aa      	beq.n	8008bb4 <_printf_i+0x12c>
 8008c5e:	6823      	ldr	r3, [r4, #0]
 8008c60:	079b      	lsls	r3, r3, #30
 8008c62:	d413      	bmi.n	8008c8c <_printf_i+0x204>
 8008c64:	68e0      	ldr	r0, [r4, #12]
 8008c66:	9b03      	ldr	r3, [sp, #12]
 8008c68:	4298      	cmp	r0, r3
 8008c6a:	bfb8      	it	lt
 8008c6c:	4618      	movlt	r0, r3
 8008c6e:	e7a3      	b.n	8008bb8 <_printf_i+0x130>
 8008c70:	2301      	movs	r3, #1
 8008c72:	464a      	mov	r2, r9
 8008c74:	4639      	mov	r1, r7
 8008c76:	4630      	mov	r0, r6
 8008c78:	47c0      	blx	r8
 8008c7a:	3001      	adds	r0, #1
 8008c7c:	d09a      	beq.n	8008bb4 <_printf_i+0x12c>
 8008c7e:	3501      	adds	r5, #1
 8008c80:	68e3      	ldr	r3, [r4, #12]
 8008c82:	9a03      	ldr	r2, [sp, #12]
 8008c84:	1a9b      	subs	r3, r3, r2
 8008c86:	42ab      	cmp	r3, r5
 8008c88:	dcf2      	bgt.n	8008c70 <_printf_i+0x1e8>
 8008c8a:	e7eb      	b.n	8008c64 <_printf_i+0x1dc>
 8008c8c:	2500      	movs	r5, #0
 8008c8e:	f104 0919 	add.w	r9, r4, #25
 8008c92:	e7f5      	b.n	8008c80 <_printf_i+0x1f8>
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d1ac      	bne.n	8008bf2 <_printf_i+0x16a>
 8008c98:	7803      	ldrb	r3, [r0, #0]
 8008c9a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c9e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ca2:	e76c      	b.n	8008b7e <_printf_i+0xf6>
 8008ca4:	08008fbd 	.word	0x08008fbd
 8008ca8:	08008fce 	.word	0x08008fce

08008cac <_sbrk_r>:
 8008cac:	b538      	push	{r3, r4, r5, lr}
 8008cae:	2300      	movs	r3, #0
 8008cb0:	4c05      	ldr	r4, [pc, #20]	; (8008cc8 <_sbrk_r+0x1c>)
 8008cb2:	4605      	mov	r5, r0
 8008cb4:	4608      	mov	r0, r1
 8008cb6:	6023      	str	r3, [r4, #0]
 8008cb8:	f7f7 fd0a 	bl	80006d0 <_sbrk>
 8008cbc:	1c43      	adds	r3, r0, #1
 8008cbe:	d102      	bne.n	8008cc6 <_sbrk_r+0x1a>
 8008cc0:	6823      	ldr	r3, [r4, #0]
 8008cc2:	b103      	cbz	r3, 8008cc6 <_sbrk_r+0x1a>
 8008cc4:	602b      	str	r3, [r5, #0]
 8008cc6:	bd38      	pop	{r3, r4, r5, pc}
 8008cc8:	2000209c 	.word	0x2000209c

08008ccc <__sread>:
 8008ccc:	b510      	push	{r4, lr}
 8008cce:	460c      	mov	r4, r1
 8008cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cd4:	f000 f8a4 	bl	8008e20 <_read_r>
 8008cd8:	2800      	cmp	r0, #0
 8008cda:	bfab      	itete	ge
 8008cdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008cde:	89a3      	ldrhlt	r3, [r4, #12]
 8008ce0:	181b      	addge	r3, r3, r0
 8008ce2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008ce6:	bfac      	ite	ge
 8008ce8:	6563      	strge	r3, [r4, #84]	; 0x54
 8008cea:	81a3      	strhlt	r3, [r4, #12]
 8008cec:	bd10      	pop	{r4, pc}

08008cee <__swrite>:
 8008cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cf2:	461f      	mov	r7, r3
 8008cf4:	898b      	ldrh	r3, [r1, #12]
 8008cf6:	4605      	mov	r5, r0
 8008cf8:	05db      	lsls	r3, r3, #23
 8008cfa:	460c      	mov	r4, r1
 8008cfc:	4616      	mov	r6, r2
 8008cfe:	d505      	bpl.n	8008d0c <__swrite+0x1e>
 8008d00:	2302      	movs	r3, #2
 8008d02:	2200      	movs	r2, #0
 8008d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d08:	f000 f868 	bl	8008ddc <_lseek_r>
 8008d0c:	89a3      	ldrh	r3, [r4, #12]
 8008d0e:	4632      	mov	r2, r6
 8008d10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d14:	81a3      	strh	r3, [r4, #12]
 8008d16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d1a:	463b      	mov	r3, r7
 8008d1c:	4628      	mov	r0, r5
 8008d1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d22:	f000 b817 	b.w	8008d54 <_write_r>

08008d26 <__sseek>:
 8008d26:	b510      	push	{r4, lr}
 8008d28:	460c      	mov	r4, r1
 8008d2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d2e:	f000 f855 	bl	8008ddc <_lseek_r>
 8008d32:	1c43      	adds	r3, r0, #1
 8008d34:	89a3      	ldrh	r3, [r4, #12]
 8008d36:	bf15      	itete	ne
 8008d38:	6560      	strne	r0, [r4, #84]	; 0x54
 8008d3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008d3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008d42:	81a3      	strheq	r3, [r4, #12]
 8008d44:	bf18      	it	ne
 8008d46:	81a3      	strhne	r3, [r4, #12]
 8008d48:	bd10      	pop	{r4, pc}

08008d4a <__sclose>:
 8008d4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d4e:	f000 b813 	b.w	8008d78 <_close_r>
	...

08008d54 <_write_r>:
 8008d54:	b538      	push	{r3, r4, r5, lr}
 8008d56:	4605      	mov	r5, r0
 8008d58:	4608      	mov	r0, r1
 8008d5a:	4611      	mov	r1, r2
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	4c05      	ldr	r4, [pc, #20]	; (8008d74 <_write_r+0x20>)
 8008d60:	6022      	str	r2, [r4, #0]
 8008d62:	461a      	mov	r2, r3
 8008d64:	f7f7 fc67 	bl	8000636 <_write>
 8008d68:	1c43      	adds	r3, r0, #1
 8008d6a:	d102      	bne.n	8008d72 <_write_r+0x1e>
 8008d6c:	6823      	ldr	r3, [r4, #0]
 8008d6e:	b103      	cbz	r3, 8008d72 <_write_r+0x1e>
 8008d70:	602b      	str	r3, [r5, #0]
 8008d72:	bd38      	pop	{r3, r4, r5, pc}
 8008d74:	2000209c 	.word	0x2000209c

08008d78 <_close_r>:
 8008d78:	b538      	push	{r3, r4, r5, lr}
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	4c05      	ldr	r4, [pc, #20]	; (8008d94 <_close_r+0x1c>)
 8008d7e:	4605      	mov	r5, r0
 8008d80:	4608      	mov	r0, r1
 8008d82:	6023      	str	r3, [r4, #0]
 8008d84:	f7f7 fc73 	bl	800066e <_close>
 8008d88:	1c43      	adds	r3, r0, #1
 8008d8a:	d102      	bne.n	8008d92 <_close_r+0x1a>
 8008d8c:	6823      	ldr	r3, [r4, #0]
 8008d8e:	b103      	cbz	r3, 8008d92 <_close_r+0x1a>
 8008d90:	602b      	str	r3, [r5, #0]
 8008d92:	bd38      	pop	{r3, r4, r5, pc}
 8008d94:	2000209c 	.word	0x2000209c

08008d98 <_fstat_r>:
 8008d98:	b538      	push	{r3, r4, r5, lr}
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	4c06      	ldr	r4, [pc, #24]	; (8008db8 <_fstat_r+0x20>)
 8008d9e:	4605      	mov	r5, r0
 8008da0:	4608      	mov	r0, r1
 8008da2:	4611      	mov	r1, r2
 8008da4:	6023      	str	r3, [r4, #0]
 8008da6:	f7f7 fc6d 	bl	8000684 <_fstat>
 8008daa:	1c43      	adds	r3, r0, #1
 8008dac:	d102      	bne.n	8008db4 <_fstat_r+0x1c>
 8008dae:	6823      	ldr	r3, [r4, #0]
 8008db0:	b103      	cbz	r3, 8008db4 <_fstat_r+0x1c>
 8008db2:	602b      	str	r3, [r5, #0]
 8008db4:	bd38      	pop	{r3, r4, r5, pc}
 8008db6:	bf00      	nop
 8008db8:	2000209c 	.word	0x2000209c

08008dbc <_isatty_r>:
 8008dbc:	b538      	push	{r3, r4, r5, lr}
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	4c05      	ldr	r4, [pc, #20]	; (8008dd8 <_isatty_r+0x1c>)
 8008dc2:	4605      	mov	r5, r0
 8008dc4:	4608      	mov	r0, r1
 8008dc6:	6023      	str	r3, [r4, #0]
 8008dc8:	f7f7 fc6b 	bl	80006a2 <_isatty>
 8008dcc:	1c43      	adds	r3, r0, #1
 8008dce:	d102      	bne.n	8008dd6 <_isatty_r+0x1a>
 8008dd0:	6823      	ldr	r3, [r4, #0]
 8008dd2:	b103      	cbz	r3, 8008dd6 <_isatty_r+0x1a>
 8008dd4:	602b      	str	r3, [r5, #0]
 8008dd6:	bd38      	pop	{r3, r4, r5, pc}
 8008dd8:	2000209c 	.word	0x2000209c

08008ddc <_lseek_r>:
 8008ddc:	b538      	push	{r3, r4, r5, lr}
 8008dde:	4605      	mov	r5, r0
 8008de0:	4608      	mov	r0, r1
 8008de2:	4611      	mov	r1, r2
 8008de4:	2200      	movs	r2, #0
 8008de6:	4c05      	ldr	r4, [pc, #20]	; (8008dfc <_lseek_r+0x20>)
 8008de8:	6022      	str	r2, [r4, #0]
 8008dea:	461a      	mov	r2, r3
 8008dec:	f7f7 fc63 	bl	80006b6 <_lseek>
 8008df0:	1c43      	adds	r3, r0, #1
 8008df2:	d102      	bne.n	8008dfa <_lseek_r+0x1e>
 8008df4:	6823      	ldr	r3, [r4, #0]
 8008df6:	b103      	cbz	r3, 8008dfa <_lseek_r+0x1e>
 8008df8:	602b      	str	r3, [r5, #0]
 8008dfa:	bd38      	pop	{r3, r4, r5, pc}
 8008dfc:	2000209c 	.word	0x2000209c

08008e00 <memchr>:
 8008e00:	b510      	push	{r4, lr}
 8008e02:	b2c9      	uxtb	r1, r1
 8008e04:	4402      	add	r2, r0
 8008e06:	4290      	cmp	r0, r2
 8008e08:	4603      	mov	r3, r0
 8008e0a:	d101      	bne.n	8008e10 <memchr+0x10>
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	e003      	b.n	8008e18 <memchr+0x18>
 8008e10:	781c      	ldrb	r4, [r3, #0]
 8008e12:	3001      	adds	r0, #1
 8008e14:	428c      	cmp	r4, r1
 8008e16:	d1f6      	bne.n	8008e06 <memchr+0x6>
 8008e18:	4618      	mov	r0, r3
 8008e1a:	bd10      	pop	{r4, pc}

08008e1c <__malloc_lock>:
 8008e1c:	4770      	bx	lr

08008e1e <__malloc_unlock>:
 8008e1e:	4770      	bx	lr

08008e20 <_read_r>:
 8008e20:	b538      	push	{r3, r4, r5, lr}
 8008e22:	4605      	mov	r5, r0
 8008e24:	4608      	mov	r0, r1
 8008e26:	4611      	mov	r1, r2
 8008e28:	2200      	movs	r2, #0
 8008e2a:	4c05      	ldr	r4, [pc, #20]	; (8008e40 <_read_r+0x20>)
 8008e2c:	6022      	str	r2, [r4, #0]
 8008e2e:	461a      	mov	r2, r3
 8008e30:	f7f7 fbe4 	bl	80005fc <_read>
 8008e34:	1c43      	adds	r3, r0, #1
 8008e36:	d102      	bne.n	8008e3e <_read_r+0x1e>
 8008e38:	6823      	ldr	r3, [r4, #0]
 8008e3a:	b103      	cbz	r3, 8008e3e <_read_r+0x1e>
 8008e3c:	602b      	str	r3, [r5, #0]
 8008e3e:	bd38      	pop	{r3, r4, r5, pc}
 8008e40:	2000209c 	.word	0x2000209c

08008e44 <_init>:
 8008e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e46:	bf00      	nop
 8008e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e4a:	bc08      	pop	{r3}
 8008e4c:	469e      	mov	lr, r3
 8008e4e:	4770      	bx	lr

08008e50 <_fini>:
 8008e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e52:	bf00      	nop
 8008e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e56:	bc08      	pop	{r3}
 8008e58:	469e      	mov	lr, r3
 8008e5a:	4770      	bx	lr
