INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/4-bit_Carry_Look_Ahead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_4_Carry_Look_Ahead
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_4_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_64_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_64_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/SUM_64-bIt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUM_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/_16Bit_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit16_CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/generation_Logic_64Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generation_Logic_64Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sim_1/new/tb_CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CLA
