/*
 * Driver for the Renesas RZ/V2H DRP-AI unit
 *
 * Copyright (C) 2023 Renesas Electronics Corporation
 *
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

//==================================================================================================================
// DRP-AI
//==================================================================================================================

#ifndef DRP_REG__H
#define DRP_REG__H

#define DRP0_BADDR                  (0x17000000uLL)
#define DRP1_BADDR                  (0x18000000uLL)
#define AIMAC0_BADDR                (0x16800000uLL)

//==================================================================================================================
// BaseAddress
//==================================================================================================================
// drp core
#define DRPCORE_BADDR               (0x00000000uLL)
#define DRPINIF_BADDR               (0x003FE000uLL)
#define DRPOUTIF_BADDR              (0x003FE800uLL)
#define CFGLIF_BADDR                (0x003FF000uLL)
#define DRP_CDCC_BADDR              (0x003FF800uLL)

// spa4dma
#define STP_DRPIN_BADDR             (0x00F00000uLL)
#define STP_DRPOUT_BADDR            (0x00F08000uLL)
#define STP_CFGL_BADDR              (0x00F10000uLL)
#define STP_DSCC_BADDR              (0x00F18000uLL)
#define STP_IDIF_BADDR              (0x00F19000uLL)
#define STP_ODIF_BADDR              (0x00F1A000uLL)
#define STP_IDMAC_BADDR             (0x00F1B000uLL)
#define STP_ODMAC_BADDR             (0x00F1C000uLL)
#define STP_RAC_BADDR               (0x00F1D000uLL)
#define STP_STPC_BADDR              (0x00F1D800uLL)
#define STP_SYNCTBL_BADDR           (0x00F1E000uLL)
#define STP_ADRCONV_BADDR           (0x00F0C000uLL)

// aimac
#define EXD0_DRPIN_M_BADDR          (0x00000000uLL)
#define EXD0_DRPOUT_M_BADDR         (0x00008000uLL)
#define EXD0_ADRCONV_BADDR          (0x0000C000uLL)
#define EXD0_DSCC_BADDR             (0x00018000uLL)
#define EXD0_IDIF_BADDR             (0x00019000uLL)
#define EXD0_ODIF_BADDR             (0x0001A000uLL)
#define EXD0_IDMAC_BADDR            (0x0001B000uLL)
#define EXD0_ODMAC_BADDR            (0x0001C000uLL)
#define EXD0_RAC_BADDR              (0x0001D000uLL)
#define EXD0_STPC_BADDR             (0x0001D800uLL)
#define EXD0_DRPIN_A_BADDR          (0x00020000uLL)
#define EXD0_DRPOUT_A_BADDR         (0x00030000uLL)

#define EXD1_DRPIN_M_BADDR          (0x00040000uLL)
#define EXD1_DRPOUT_M_BADDR         (0x00048000uLL)
#define EXD1_IDIF_BADDR             (0x00059000uLL)
#define EXD1_ODIF_BADDR             (0x0005A000uLL)
#define EXD1_IDMAC_BADDR            (0x0005B000uLL)
#define EXD1_ODMAC_BADDR            (0x0005C000uLL)
#define EXD1_RAC_BADDR              (0x0005D000uLL)
#define EXD1_STPC_BADDR             (0x0005D800uLL)
#define EXD1_DRPIN_A_BADDR          (0x00060000uLL)
#define EXD1_DRPOUT_A_BADDR         (0x00070000uLL)

#define AID0_DRPIN_BADDR            (0x00100000uLL)
#define AID0_DSCC_BADDR             (0x00118000uLL)
#define AID0_IDIF_BADDR             (0x00119000uLL)
#define AID0_IDIF2_BADDR            (0x0011A000uLL)
#define AID0_IDMAC_BADDR            (0x0011B000uLL)
#define AID1_DRPIN_BADDR            (0x000C0000uLL)
#define AID1_DSCC_BADDR             (0x000D8000uLL)
#define AID1_IDIF_BADDR             (0x000D9000uLL)
#define AID1_IDIF2_BADDR            (0x000DA000uLL)
#define AID1_IDMAC_BADDR            (0x000DB000uLL)

#define AID_AREG_BADDR              (0x0011D800uLL)
#define CMDSEL_BADDR                (0x00140000uLL)
#define SYNCTBL_BADDR               (0x00140800uLL)
#define INTMON_BADR                 (0x00141000uLL)
#define CLKRSTCON_BADDR             (0x00141800uLL)
#define MAC4K_BASE_ADDRESS          (0x00180000uLL)
#define MACCTL_BADDR                (0x001C0000uLL)
#define MACCTL_DCLK_BADDR           (0x001D0000uLL)
#define FMBUF_BADDR                 (0x001E0000uLL)
#define PRAM_BADDR                  (0x00200000uLL)

#define EXD0_ODIF_BASE_ADDRESS      (EXD0_ODIF_BADDR)
#define EXD1_ODIF_BASE_ADDRESS      (EXD1_ODIF_BADDR)
#define AID0_IDIF_BASE_ADDRESS      (AID0_IDIF_BADDR)
#define AID0_IDIF2_BASE_ADDRESS     (AID0_IDIF2_BADDR)
#define AID1_IDIF_BASE_ADDRESS      (AID1_IDIF_BADDR)
#define AID1_IDIF2_BASE_ADDRESS     (AID1_IDIF2_BADDR)

//==================================================================================================================
// AreaSize
//==================================================================================================================
// drp core
#define DRPCORE_AREASIZE            (0x3FE000uLL)
#define DRPINIF_AREASIZE            (0x000800uLL)
#define DRPOUTIF_AREASIZE           (0x000800uLL)
#define CFGLIF_AREASIZE             (0x001000uLL)
// dmac
#define DRPIN_M_AREASIZE            (0x002000uLL)
#define DRPOUT_M_AREASIZE           (0x002000uLL)
#define CFGL_AREASIZE               (0x008000uLL)
#define DSCC_AREASIZE               (0x001000uLL)
#define IDIF_AREASIZE               (0x001000uLL)
#define ODIF_AREASIZE               (0x001000uLL)
#define IDMAC_AREASIZE              (0x001000uLL)
#define ODMAC_AREASIZE              (0x001000uLL)
#define RAC_AREASIZE                (0x000800uLL)
#define STPC_AREASIZE               (0x000800uLL)
#define SYNCTBL_AREASIZE            (0x020000uLL)
#define DRPIN_A_AREASIZE            (0x010000uLL)
#define DRPOUT_A_AREASIZE           (0x010000uLL)

// aimac
#define AID_AREG_AREASIZE           (0x000080uLL)
#define CMDSEL_AREASIZE             (0x000600uLL)
#define INTMON_AREASIZE             (0x000010uLL)
#define CLKRSTCON_AREASIZE          (0x000010uLL)
//#define PRAM_AREASIZE               (0x201000uLL)
//#define PRAM_AREASIZE               (0x400000uLL)
#define PRAM_AREASIZE               (0x1000uLL)
#define MACCTL_AREASIZE             (0x007200uLL)

//==================================================================================================================
// Address
//==================================================================================================================

//------------------------------------------------------------------------------------------------------------------
// DRP
//------------------------------------------------------------------------------------------------------------------
#define DRP_MINDIV                  (0x398000uLL)
#define DRP_ECC                     (0x398038uLL)
#define DRP_ERRINT_ENABLE           (0x3B0038uLL)
#define DRP_CDCC_DBGCTL             (0x3FF830uLL)
#define DRP_CDCC_CCCTL              (0x3FF804uLL)

#define CDCC_CCE                    ((DRP_CDCC_BADDR) + 0x000uLL)
#define CDCC_CCCTL                  ((DRP_CDCC_BADDR) + 0x004uLL)
#define CDCC_CFGFWCTL               ((DRP_CDCC_BADDR) + 0x010uLL)
#define CDCC_DBGCTL                 ((DRP_CDCC_BADDR) + 0x030uLL)
#define CDCC_DBGCTL2                ((DRP_CDCC_BADDR) + 0x034uLL)
#define CDCC_PFCNTCTL               ((DRP_CDCC_BADDR) + 0x040uLL)
#define CDCC_PFCNTCLR               ((DRP_CDCC_BADDR) + 0x044uLL)
#define CDCC_PFCNTSEL               ((DRP_CDCC_BADDR) + 0x048uLL)
#define CDCC_PFCNT0                 ((DRP_CDCC_BADDR) + 0x060uLL)
#define CDCC_PFCNT1                 ((DRP_CDCC_BADDR) + 0x064uLL)
#define CDCC_PFCNT2                 ((DRP_CDCC_BADDR) + 0x068uLL)
#define CDCC_PFCNT3                 ((DRP_CDCC_BADDR) + 0x06cuLL)
#define CDCC_DBGMON                 ((DRP_CDCC_BADDR) + 0x0c0uLL)
#define CDCC_ECC_MODE               ((DRP_CDCC_BADDR) + 0x0d0uLL)
#define CDCC_INT_STATUS             ((DRP_CDCC_BADDR) + 0x0e0uLL)
#define CDCC_ERR_INT_STATUS         ((DRP_CDCC_BADDR) + 0x0e8uLL)
#define CDCC_INT_MASK               ((DRP_CDCC_BADDR) + 0x0f0uLL)
#define CDCC_ERR_INT_MASK           ((DRP_CDCC_BADDR) + 0x0f4uLL)
#define CDCC_CCINFO0                ((DRP_CDCC_BADDR) + 0x100uLL)

#define DRPCORE_REGCLKSEL           (0x3b0018uLL)
#define DRPCORE_REGPARITYEN         (0x398038uLL)
#define DRPCORE_REGCFGMREADEN       (0x398040uLL)
#define DRPCORE_REGCONFIGEN         (0x398048uLL)
#define DRPCORE_REGRESET            (0x398010uLL)
#define DRPCORE_REGPRESET           (0x398050uLL)
#define DRPCORE_REGRUN              (0x398008uLL)
#define DRPCORE_REGSTATE            (0x398020uLL)
#define DRPCORE_REGCLEARCOUNT       (0x398060uLL)
#define DRPCORE_REGCTRLMASK         (0x3b0000uLL)
#define DRPCORE_REGCODEAWE          (0x3b0010uLL)
#define DRPCORE_REGINTMODE          (0x3b0028uLL)
#define DRPCORE_REGINTMASK          (0x3b0030uLL)
#define DRPCORE_REGERRINTMASK       (0x3b0038uLL)
#define DRPCORE_INTSTATUS           (0x3b0040uLL)
#define DRPCORE_ERRINTSTATUS        (0x3b0048uLL)
#define DRPCORE_REGCHIPMODE         (0x398030uLL)
#define DRPCORE_VMEMREG             (0x110000uLL)
#define DRPCORE_REGMINDIV           (0x398000uLL)
#define DRPCORE_REGFPRND            (0x398058uLL)
#define DRPCORE_REGCALCERREN        (0x398078uLL)

#define DRPCORE_STCSTATUS           (0x0f8010uLL)  // StcStatus
#define DRPCORE_STCSTATUS_10        ((DRPCORE_STCSTATUS) + (10uLL << 6)) // StcStatus(Sel=10)
#define DRPCORE_STCSTATUS_11        ((DRPCORE_STCSTATUS) + (11uLL << 6)) // StcStatus(Sel=11)
#define DRPCORE_STCSTATUS_12        ((DRPCORE_STCSTATUS) + (12uLL << 6)) // StcStatus(Sel=12)
#define DRPCORE_STCSTATUS_26        ((DRPCORE_STCSTATUS) + (26uLL << 6)) // StcStatus(Sel=26)
#define DRPCORE_STCSTATUS_28        ((DRPCORE_STCSTATUS) + (28uLL << 6)) // StcStatus(Sel=28)
#define DRPCORE_STCSTATUS_34        ((DRPCORE_STCSTATUS) + (34uLL << 6)) // StcStatus(Sel=34)

#define DRPCORE_STCSTBL             (0x280000uLL)  // StcSTbl
#define DRPCORE_VMEMIU              (0x000000uLL)  // PeIu+VmemIu
#define DRPCORE_STCIU               (0x0C0000uLL)  // StcIu
#define DRPCORE_VMEMRFU             (0x100000uLL)  // PeRfu+VmemRfu
#define DRPCORE_VMEMVMU             (0x120000uLL)  // VmemVmu
#define DRPCORE_HMEMHMU             (0x180000uLL)  // Hmu

#define DRPCORE_INSEL_RCSIZE        (0x31C500uLL)  // Dout0W0-3_out
#define DRPCORE_INSEL_RCADDR        (0x31C504uLL)  // Dout0W4-7_out
#define DRPCORE_INSEL_RCSTRD        (0x31C508uLL)  // Dout1W2-3_out
#define DRPCORE_INSEL_RCCMD         (0x31C50CuLL)  // Dout1W4-5_out

#define DRPCORE_OUTSEL_DATA0_L      (0x31C700uLL)  // Dout0E0-3_out
#define DRPCORE_OUTSEL_DATA0_H      (0x31C704uLL)  // Dout0E4-7_out
#define DRPCORE_OUTSEL_DATA1_L      (0x31C708uLL)  // Dout1E0-3_out
#define DRPCORE_OUTSEL_DATA1_H      (0x31C70CuLL)  // Dout1E4-7_out
#define DRPCORE_OUTSEL_STRB         (0x31C714uLL)  // Dout2E4-5_out

//------------------------------------------------------------------------------------------------------------------
// DSCC
//------------------------------------------------------------------------------------------------------------------
#define DSCC_INT_REG                (0x000uLL)
#define DSCC_DCTLI0_REG             (0x100uLL)
#define DSCC_DPFC                   (0x104uLL)
#define DSCC_DPA_REG                (0x108uLL)
#define DSCC_DPA2_REG               (0x10CuLL)
#define DSCC_PAMON_REG              (0x118uLL)

//------------------------------------------------------------------------------------------------------------------
// IDMACIF
//------------------------------------------------------------------------------------------------------------------
#define IDIF_INT_REG                (0x000uLL)
#define IDIF_INTMSK_REG             (0x004uLL)
#define IDIF_EINT_REG               (0x008uLL)
#define IDIF_EINTMSK_REG            (0x00CuLL)
#define IDIF_EINT_DSC_REG           (0x010uLL)
#define IDIF_EINTMSK_DSC_REG        (0x014uLL)
#define IDIF_DMACTLI0_REG           (0x100uLL)
#define IDIF_BADRI0_REG             (0x108uLL)
#define IDIF_BADR2I0_REG            (0x10CuLL)
#define IDIF_DMACTLI1_REG           (0x200uLL)
#define IDIF_BADRI1_REG             (0x208uLL)
#define IDIF_BADR2I1_REG            (0x20CuLL)
#define IDIF_DMACTLI2_REG           (0x300uLL)
#define IDIF_BADRI2_REG             (0x308uLL)
#define IDIF_BADR2I2_REG            (0x30CuLL)
#define IDIF_DMACTLI3_REG           (0x400uLL)
#define IDIF_BADRI3_REG             (0x408uLL)
#define IDIF_BADR2I3_REG            (0x40CuLL)
#define IDIF_DMACTLI4_REG           (0x500uLL)
#define IDIF_DMACTLI5_REG           (0x600uLL)
#define IDIF_DMACTLI6_REG           (0x700uLL)
#define IDIF_DMACTLI7_REG           (0x800uLL)
#define IDIF_DMACTLCW_REG           (0x900uLL)
#define IDIF_BADRCW_REG             (0x908uLL)
#define IDIF_BADR2CW_REG            (0x90CuLL)
#define IDIF_DMACTLMCMD_REG         (0x300uLL)
#define IDIF_DMACTPCMD_REG          (0x100uLL)

#define STP_IDIF_INT_REG            ((STP_IDIF_BADDR) + (IDIF_INT_REG))
#define STP_IDIF_INTMSK_REG         ((STP_IDIF_BADDR) + (IDIF_INTMSK_REG))
#define STP_IDIF_EINT_REG           ((STP_IDIF_BADDR) + (IDIF_EINT_REG))
#define STP_IDIF_EINTMSK_REG        ((STP_IDIF_BADDR) + (IDIF_EINTMSK_REG))
#define STP_IDIF_EINT_DSC_REG       ((STP_IDIF_BADDR) + (IDIF_EINT_DSC_REG))
#define STP_IDIF_EINTMSK_DSC_REG    ((STP_IDIF_BADDR) + (IDIF_EINTMSK_DSC_REG))
#define STP_IDIF_DMACTLI0_REG       ((STP_IDIF_BADDR) + (IDIF_DMACTLI0_REG))
#define STP_IDIF_DMACTLI1_REG       ((STP_IDIF_BADDR) + (IDIF_DMACTLI1_REG))
#define STP_IDIF_DMACTLI2_REG       ((STP_IDIF_BADDR) + (IDIF_DMACTLI2_REG))
#define STP_IDIF_DMACTLI3_REG       ((STP_IDIF_BADDR) + (IDIF_DMACTLI3_REG))
#define STP_IDIF_DMACTLI4_REG       ((STP_IDIF_BADDR) + (IDIF_DMACTLI4_REG))
#define STP_IDIF_DMACTLI5_REG       ((STP_IDIF_BADDR) + (IDIF_DMACTLI5_REG))
#define STP_IDIF_DMACTLI6_REG       ((STP_IDIF_BADDR) + (IDIF_DMACTLI6_REG))
#define STP_IDIF_DMACTLI7_REG       ((STP_IDIF_BADDR) + (IDIF_DMACTLI7_REG))
#define STP_IDIF_DMACTLCW_REG       ((STP_IDIF_BADDR) + (IDIF_DMACTLCW_REG))
#define STP_IDIF_DMACTLMCMD_REG     ((STP_IDIF_BADDR) + (IDIF_DMACTLMCMD_REG))
#define STP_IDIF_DMACTPCMD_REG      ((STP_IDIF_BADDR) + (IDIF_DMACTPCMD_REG))

//------------------------------------------------------------------------------------------------------------------
// ODMACIF
//------------------------------------------------------------------------------------------------------------------
#define ODIF_INT_REG                (0x000uLL)
#define ODIF_INTMSK_REG             (0x004uLL)
#define ODIF_EINT_REG               (0x008uLL)
#define ODIF_EINTMSK_REG            (0x00CuLL)
#define ODIF_DMACTLO0_REG           (0x100uLL)
#define ODIF_BADRO0_REG             (0x108uLL)
#define ODIF_BADR2O0_REG            (0x10CuLL)
#define ODIF_DMACTLO1_REG           (0x200uLL)
#define ODIF_BADRO1_REG             (0x208uLL)
#define ODIF_BADR2O1_REG            (0x20CuLL)
#define ODIF_DMACTLO2_REG           (0x300uLL)
#define ODIF_BADRO2_REG             (0x308uLL)
#define ODIF_BADR2O2_REG            (0x30CuLL)
#define ODIF_DMACTLO3_REG           (0x400uLL)
#define ODIF_BADRO3_REG             (0x408uLL)
#define ODIF_BADR2O3_REG            (0x40CuLL)
#define ODIF_INTCNTO0_REG           (0x118uLL)
#define ODIF_INTCNTO1_REG           (0x218uLL)
#define ODIF_INTCNTO2_REG           (0x318uLL)
#define ODIF_INTCNTO3_REG           (0x418uLL)
#define ODIF_INTCNTO4_REG           (0x518uLL)
#define ODIF_INTCNTO5_REG           (0x618uLL)
#define ODIF_INTCNTO6_REG           (0x718uLL)
#define ODIF_INTCNTO7_REG           (0x818uLL)
#define ODIF_INTCNTCR_REG           (0x918uLL)
#define ODIF_ELCCTL_REG             (0x060uLL)
#define ODIF_ELCPLS_REG             (0x064uLL)
#define ODIF_ELCDBG_REG             (0x070uLL)
#define ODIF_ELCCNT_REG             (0x074uLL)
#define ODIF_ELCOUT_REG             (0x078uLL)

#define STP_ODIF_INT_REG            ((STP_ODIF_BADDR) + (ODIF_INT_REG))
#define STP_ODIF_INTMSK_REG         ((STP_ODIF_BADDR) + (ODIF_INTMSK_REG))
#define STP_ODIF_EINT_REG           ((STP_ODIF_BADDR) + (ODIF_EINT_REG))
#define STP_ODIF_EINTMSK_REG        ((STP_ODIF_BADDR) + (ODIF_EINTMSK_REG))
#define STP_ODIF_DMACTLO0_REG       ((STP_ODIF_BADDR) + (ODIF_DMACTLO0_REG))
#define STP_ODIF_DMACTLO1_REG       ((STP_ODIF_BADDR) + (ODIF_DMACTLO1_REG))
#define STP_ODIF_DMACTLO2_REG       ((STP_ODIF_BADDR) + (ODIF_DMACTLO2_REG))
#define STP_ODIF_DMACTLO3_REG       ((STP_ODIF_BADDR) + (ODIF_DMACTLO3_REG))
#define STP_ODIF_INTCNTO0_REG       ((STP_ODIF_BADDR) + (ODIF_INTCNTO0_REG))
#define STP_ODIF_INTCNTO1_REG       ((STP_ODIF_BADDR) + (ODIF_INTCNTO1_REG))
#define STP_ODIF_INTCNTO2_REG       ((STP_ODIF_BADDR) + (ODIF_INTCNTO2_REG))
#define STP_ODIF_INTCNTO3_REG       ((STP_ODIF_BADDR) + (ODIF_INTCNTO3_REG))
#define STP_ODIF_INTCNTO4_REG       ((STP_ODIF_BADDR) + (ODIF_INTCNTO4_REG))
#define STP_ODIF_INTCNTO5_REG       ((STP_ODIF_BADDR) + (ODIF_INTCNTO5_REG))
#define STP_ODIF_INTCNTO6_REG       ((STP_ODIF_BADDR) + (ODIF_INTCNTO6_REG))
#define STP_ODIF_INTCNTO7_REG       ((STP_ODIF_BADDR) + (ODIF_INTCNTO7_REG))
#define STP_ODIF_INTCNTCR_REG       ((STP_ODIF_BADDR) + (ODIF_INTCNTCR_REG))
#define STP_ODIF_ELCCTL_REG         ((STP_ODIF_BADDR) + (ODIF_ELCCTL_REG))
#define STP_ODIF_ELCPLS_REG         ((STP_ODIF_BADDR) + (ODIF_ELCPLS_REG))
#define STP_ODIF_ELCDBG_REG         ((STP_ODIF_BADDR) + (ODIF_ELCDBG_REG))
#define STP_ODIF_ELCCNT_REG         ((STP_ODIF_BADDR) + (ODIF_ELCCNT_REG))
#define STP_ODIF_ELCOUT_REG         ((STP_ODIF_BADDR) + (ODIF_ELCOUT_REG))

#define EXD1_ODIF_INT_REG           ((EXD1_ODIF_BASE_ADDRESS) + (ODIF_INT_REG))
#define EXD1_ODIF_INTCNTO1_REG      ((EXD1_ODIF_BASE_ADDRESS) + (ODIF_INTCNTO1_REG))
#define EXD1_ODIF_INTCNTO2_REG      ((EXD1_ODIF_BASE_ADDRESS) + (ODIF_INTCNTO2_REG))
#define EXD1_ODIF_INTCNTO3_REG      ((EXD1_ODIF_BASE_ADDRESS) + (ODIF_INTCNTO3_REG))
#define EXD1_ODIF_INTCNTO4_REG      ((EXD1_ODIF_BASE_ADDRESS) + (ODIF_INTCNTO4_REG))
#define EXD1_ODIF_INTCNTO5_REG      ((EXD1_ODIF_BASE_ADDRESS) + (ODIF_INTCNTO5_REG))
#define EXD1_ODIF_INTCNTO6_REG      ((EXD1_ODIF_BASE_ADDRESS) + (ODIF_INTCNTO6_REG))
#define EXD1_ODIF_INTCNTO7_REG      ((EXD1_ODIF_BASE_ADDRESS) + (ODIF_INTCNTO7_REG))

//------------------------------------------------------------------------------------------------------------------
// IDMAC
//------------------------------------------------------------------------------------------------------------------
#define IDMAC_INTME_REG             (0x024uLL)

//------------------------------------------------------------------------------------------------------------------
// ODMAC
//------------------------------------------------------------------------------------------------------------------
#define ODMAC_INTME_REG             (0x024uLL)

//------------------------------------------------------------------------------------------------------------------
// DRPIN
//------------------------------------------------------------------------------------------------------------------
#define DRPIN_DUMMY                 (0x000uLL)

//------------------------------------------------------------------------------------------------------------------
// STPC
//------------------------------------------------------------------------------------------------------------------
#define STPC_SFTRST                 (0x000uLL)
#define STPC_RSTCON_RST             (0x000uLL) // alias for old version
#define STPC_INT_STS                (0x004uLL)
#define STPC_ERRINT_STS             (0x008uLL)
#define STPC_CLKE                   (0x010uLL)
#define STPC_CLKGEN_RST             (0x040uLL)
#define STPC_CLKGEN_STBY            (0x044uLL)
#define STPC_CLKGEN_DIV             (0x048uLL)
#define STPC_CLKGEN_STS             (0x04CuLL)
#define STPC_CLKGEN_BYPASS          (0x050uLL)
#define STPC_CLKGEN_HDIV            (0x054uLL)
#define STPC_CLKGEN_DIVLAT          (0x058uLL)
#define STPC_CLKGEN_STBYWAIT        (0x060uLL)
#define STPC_CLKSW_CONFIG           (0x064uLL)
#define STPC_CLKSW_CONFIG2          (0x068uLL)
#define STPC_CLKSW_ACK              (0x06CuLL)
#define STPC_PFCNTCTL               (0x080uLL)
#define STPC_PFCNTCLR               (0x084uLL)
#define STPC_CNT0                   (0x088uLL)
#define STPC_CNT1                   (0x08CuLL)
#define STPC_DRPCMD_MSK             (0x0C0uLL)
#define STPC_MONI0                  (0x100uLL)
#define STPC_MONI1                  (0x104uLL)
#define STPC_MONI2                  (0x108uLL)
#define STPC_MONI3                  (0x10CuLL)
#define STPC_CTRLPLS0               (0x110uLL)
#define STPC_CTRLPLS1               (0x114uLL)
#define STPC_CTRLPLS2               (0x118uLL)
#define STPC_CTRLPLS3               (0x11CuLL)
#define STPC_CTRL0                  (0x120uLL)
#define STPC_CTRL1                  (0x124uLL)
#define STPC_CTRL2                  (0x128uLL)
#define STPC_CTRL3                  (0x12CuLL)
#define STPC_CLKGEN_CTRL            (0x130uLL)

#define STP_STPC_SFTRST             ((STP_STPC_BADDR) + (STPC_SFTRST))
#define STP_STPC_RSTCON_RST         ((STP_STPC_BADDR) + (STPC_RSTCON_RST))
#define STP_STPC_INT_STS            ((STP_STPC_BADDR) + (STPC_INT_STS))
#define STP_STPC_ERRINT_STS         ((STP_STPC_BADDR) + (STPC_ERRINT_STS))
#define STP_STPC_CLKE               ((STP_STPC_BADDR) + (STPC_CLKE))
#define STP_STPC_CLKGEN_RST         ((STP_STPC_BADDR) + (STPC_CLKGEN_RST))
#define STP_STPC_CLKGEN_STBY        ((STP_STPC_BADDR) + (STPC_CLKGEN_STBY))
#define STP_STPC_CLKGEN_DIV         ((STP_STPC_BADDR) + (STPC_CLKGEN_DIV))
#define STP_STPC_CLKGEN_STS         ((STP_STPC_BADDR) + (STPC_CLKGEN_STS))
#define STP_STPC_CLKGEN_BYPASS      ((STP_STPC_BADDR) + (STPC_CLKGEN_BYPASS))
#define STP_STPC_CLKGEN_HDIV        ((STP_STPC_BADDR) + (STPC_CLKGEN_HDIV))
#define STP_STPC_CLKGEN_DIVLAT      ((STP_STPC_BADDR) + (STPC_CLKGEN_DIVLAT))
#define STP_STPC_CLKGEN_STBYWAIT    ((STP_STPC_BADDR) + (STPC_CLKGEN_STBYWAIT))
#define STP_STPC_CLKSW_CONFIG       ((STP_STPC_BADDR) + (STPC_CLKSW_CONFIG))
#define STP_STPC_CLKSW_CONFIG2      ((STP_STPC_BADDR) + (STPC_CLKSW_CONFIG2))
#define STP_STPC_CLKSW_ACK          ((STP_STPC_BADDR) + (STPC_CLKSW_ACK))
#define STP_STPC_PFCNTCTL           ((STP_STPC_BADDR) + (STPC_PFCNTCTL))
#define STP_STPC_PFCNTCLR           ((STP_STPC_BADDR) + (STPC_PFCNTCLR))
#define STP_STPC_CNT0               ((STP_STPC_BADDR) + (STPC_CNT0))
#define STP_STPC_CNT1               ((STP_STPC_BADDR) + (STPC_CNT1))
#define STP_STPC_DRPCMD_MSK         ((STP_STPC_BADDR) + (STPC_DRPCMD_MSK))
#define STP_STPC_MONI0              ((STP_STPC_BADDR) + (STPC_MONI0))
#define STP_STPC_MONI1              ((STP_STPC_BADDR) + (STPC_MONI1))
#define STP_STPC_MONI2              ((STP_STPC_BADDR) + (STPC_MONI2))
#define STP_STPC_MONI3              ((STP_STPC_BADDR) + (STPC_MONI3))
#define STP_STPC_CTRLPLS0           ((STP_STPC_BADDR) + (STPC_CTRLPLS0))
#define STP_STPC_CTRLPLS1           ((STP_STPC_BADDR) + (STPC_CTRLPLS1))
#define STP_STPC_CTRLPLS2           ((STP_STPC_BADDR) + (STPC_CTRLPLS2))
#define STP_STPC_CTRLPLS3           ((STP_STPC_BADDR) + (STPC_CTRLPLS3))
#define STP_STPC_CTRL0              ((STP_STPC_BADDR) + (STPC_CTRL0))
#define STP_STPC_CTRL1              ((STP_STPC_BADDR) + (STPC_CTRL1))
#define STP_STPC_CTRL2              ((STP_STPC_BADDR) + (STPC_CTRL2))
#define STP_STPC_CTRL3              ((STP_STPC_BADDR) + (STPC_CTRL3))
#define STP_STPC_CLKGEN_CTRL        ((STP_STPC_BADDR) + (STPC_CLKGEN_CTRL))

#define EXD0_STPC_CLKSW_CONFIG      ((EXD0_STPC_BADDR) + (STPC_CLKSW_CONFIG))

//------------------------------------------------------------------------------------------------------------------
// ADRCONV
//------------------------------------------------------------------------------------------------------------------
#define ADRCONV_TBL_EN              (0x1FFCuLL)
#define ADRCONV_TBL                 (0x2000uLL)
#define ADRCONV_CTL_REG             (0x1FFCuLL)
#define ADRCONV_TBLn_REG            (0xE000uLL)

#define STP_ADRCONV_TBL_EN          ((STP_ADRCONV_BADDR) + (ADRCONV_TBL_EN))
#define STP_ADRCONV_TBL             ((STP_ADRCONV_BADDR) + (ADRCONV_TBL))

#define EXD0_ADRCONV_TBL_EN         ((EXD0_ADRCONV_BADDR) + (ADRCONV_TBL_EN))
#define EXD0_ADRCONV_TBL            ((EXD0_ADRCONV_BADDR) + (ADRCONV_TBL))

//------------------------------------------------------------------------------------------------------------------
// SYNC TBL
//------------------------------------------------------------------------------------------------------------------
#define STP_STBL_TBL0               ((STP_SYNCTBL_BADDR) + 0x000uLL)
#define STP_STBL_TBL1               ((STP_SYNCTBL_BADDR) + 0x004uLL)
#define STP_STBL_TBL2               ((STP_SYNCTBL_BADDR) + 0x008uLL)
#define STP_STBL_TBL3               ((STP_SYNCTBL_BADDR) + 0x00CuLL)
#define STP_STBL_TBL4               ((STP_SYNCTBL_BADDR) + 0x010uLL)
#define STP_STBL_TBL5               ((STP_SYNCTBL_BADDR) + 0x014uLL)
#define STP_STBL_TBL6               ((STP_SYNCTBL_BADDR) + 0x018uLL)
#define STP_STBL_TBL7               ((STP_SYNCTBL_BADDR) + 0x01CuLL)
#define STP_STBL_TBL8               ((STP_SYNCTBL_BADDR) + 0x020uLL)
#define STP_STBL_TBL9               ((STP_SYNCTBL_BADDR) + 0x024uLL)
#define STP_STBL_TBL10              ((STP_SYNCTBL_BADDR) + 0x028uLL)
#define STP_STBL_TBL11              ((STP_SYNCTBL_BADDR) + 0x02CuLL)
#define STP_STBL_TBL12              ((STP_SYNCTBL_BADDR) + 0x030uLL)
#define STP_STBL_TBL13              ((STP_SYNCTBL_BADDR) + 0x034uLL)
#define STP_STBL_TBL14              ((STP_SYNCTBL_BADDR) + 0x038uLL)
#define STP_STBL_TBL15              ((STP_SYNCTBL_BADDR) + 0x03CuLL)
#define STP_STBL_TBL16              ((STP_SYNCTBL_BADDR) + 0x040uLL)
#define STP_STBL_TBL17              ((STP_SYNCTBL_BADDR) + 0x044uLL)
#define STP_STBL_TBL18              ((STP_SYNCTBL_BADDR) + 0x048uLL)
#define STP_STBL_TBL19              ((STP_SYNCTBL_BADDR) + 0x04CuLL)
#define STP_STBL_TBL20              ((STP_SYNCTBL_BADDR) + 0x050uLL)
#define STP_STBL_TBL21              ((STP_SYNCTBL_BADDR) + 0x054uLL)
#define STP_STBL_TBL22              ((STP_SYNCTBL_BADDR) + 0x058uLL)
#define STP_STBL_TBL23              ((STP_SYNCTBL_BADDR) + 0x05CuLL)
#define STP_STBL_TBL24              ((STP_SYNCTBL_BADDR) + 0x060uLL)
#define STP_STBL_TBL25              ((STP_SYNCTBL_BADDR) + 0x064uLL)
#define STP_STBL_TBL26              ((STP_SYNCTBL_BADDR) + 0x068uLL)
#define STP_STBL_TBL27              ((STP_SYNCTBL_BADDR) + 0x06CuLL)
#define STP_STBL_TBL28              ((STP_SYNCTBL_BADDR) + 0x070uLL)
#define STP_STBL_TBL29              ((STP_SYNCTBL_BADDR) + 0x074uLL)
#define STP_STBL_TBL30              ((STP_SYNCTBL_BADDR) + 0x078uLL)
#define STP_STBL_TBL31              ((STP_SYNCTBL_BADDR) + 0x07CuLL)

//------------------------------------------------------------------------------------------------------------------
// CLKRSTCON
//------------------------------------------------------------------------------------------------------------------
#define CLKRSTCON_SFTRST_REG        (0x000uLL)
#define CLKRSTCON_CLKE_REG          (0x008uLL)

//------------------------------------------------------------------------------------------------------------------
// PRAM
//------------------------------------------------------------------------------------------------------------------
#define PRAM_INT                    ((PRAM_BADDR) + 0x00000000uLL)
#define PRAM_INTMSK                 ((PRAM_BADDR) + 0x00000008uLL)
#define PRAM_CTRL                   ((PRAM_BADDR) + 0x00000100uLL)
#define PRAM_STATE0                 ((PRAM_BADDR) + 0x00000110uLL)
#define PRAM_STATE1                 ((PRAM_BADDR) + 0x00000114uLL)
#define PRAM_CNT0                   ((PRAM_BADDR) + 0x00000200uLL)
#define PRAM_CNT1                   ((PRAM_BADDR) + 0x00000204uLL)
#define PRAM_CNT2                   ((PRAM_BADDR) + 0x00000208uLL)
#define PRAM_CNT3                   ((PRAM_BADDR) + 0x0000020CuLL)
#define PRAM_CNT4                   ((PRAM_BADDR) + 0x00000210uLL)
#define PRAM_CNT5                   ((PRAM_BADDR) + 0x00000214uLL)
#define PRAM_CNT6                   ((PRAM_BADDR) + 0x00000218uLL)
#define PRAM_CNT7                   ((PRAM_BADDR) + 0x0000021CuLL)
#define PRAM_CNTSEL0                ((PRAM_BADDR) + 0x00000220uLL)
#define PRAM_CNTSEL1                ((PRAM_BADDR) + 0x00000224uLL)
#define PRAM_CNTSEL2                ((PRAM_BADDR) + 0x00000228uLL)
#define PRAM_CNTSEL3                ((PRAM_BADDR) + 0x0000022CuLL)
#define PRAM_CNTSEL4                ((PRAM_BADDR) + 0x00000230uLL)
#define PRAM_CNTSEL5                ((PRAM_BADDR) + 0x00000234uLL)
#define PRAM_CNTSEL6                ((PRAM_BADDR) + 0x00000238uLL)
#define PRAM_CNTSEL7                ((PRAM_BADDR) + 0x0000023CuLL)
#define PRAM_CNT_EN                 ((PRAM_BADDR) + 0x00000240uLL)
#define PRAM_CHICKEN                ((PRAM_BADDR) + 0x00000840uLL)
#define PRAM_DBGCTRL                ((PRAM_BADDR) + 0x00000F00uLL)
#define PRAM_INFO                   ((PRAM_BADDR) + 0x00000F04uLL)
#define PRAM_WDINFO                 ((PRAM_BADDR) + 0x00000F10uLL)
#define PRAM_RDINFO                 ((PRAM_BADDR) + 0x00000F14uLL)
#define PRAM_FSM                    ((PRAM_BADDR) + 0x00000F30uLL)

//------------------------------------------------------------------------------------------------------------------
// MACTOP
//------------------------------------------------------------------------------------------------------------------
#define MACTOP_MACCTL_INT_STS       ((MACCTL_BADDR) + 0x00000000uLL)
#define MACTOP_MACCTL_INT_MSK       ((MACCTL_BADDR) + 0x00000004uLL)
#define MACTOP_MACCTL_ERR_STS       ((MACCTL_BADDR) + 0x00000008uLL)
#define MACTOP_MACCTL_ERR_MSK       ((MACCTL_BADDR) + 0x0000000CuLL)
#define MACTOP_MACCTL_SETTING       ((MACCTL_BADDR) + 0x00000400uLL)
#define MACTOP_MACCTL_ADD_NOP       ((MACCTL_BADDR) + 0x00000410uLL)
#define MACTOP_MACCTL_FERR_STS      ((MACCTL_BADDR) + 0x00000800uLL)
#define MACTOP_MACCTL_FERR_LOG1     ((MACCTL_BADDR) + 0x00000900uLL)
#define MACTOP_MACCTL_FERR_LOG2     ((MACCTL_BADDR) + 0x00000904uLL)
#define MACTOP_MACCTL_FERR_LOG3     ((MACCTL_BADDR) + 0x00000908uLL)
#define MACTOP_MACCTL_STS0_0        ((MACCTL_BADDR) + 0x00001000uLL)
#define MACTOP_MACCTL_STS0_1        ((MACCTL_BADDR) + 0x00001004uLL)
#define MACTOP_MACCTL_STS0_2        ((MACCTL_BADDR) + 0x00001008uLL)
#define MACTOP_MACCTL_STS1_0        ((MACCTL_BADDR) + 0x00001100uLL)
#define MACTOP_MACCTL_STS1_1        ((MACCTL_BADDR) + 0x00001104uLL)
#define MACTOP_MACCTL_STS1_2        ((MACCTL_BADDR) + 0x00001108uLL)
#define MACTOP_MACCTL_STS1_3        ((MACCTL_BADDR) + 0x0000110CuLL)
#define MACTOP_MACCTL_STS2_0        ((MACCTL_BADDR) + 0x00001180uLL)
#define MACTOP_MACCTL_STS2_1        ((MACCTL_BADDR) + 0x00001184uLL)
#define MACTOP_MACCTL_STS2_2        ((MACCTL_BADDR) + 0x00001188uLL)
#define MACTOP_MACCTL_STS2_3        ((MACCTL_BADDR) + 0x0000118CuLL)
#define MACTOP_MACCTL_STS2_4        ((MACCTL_BADDR) + 0x00001190uLL)
#define MACTOP_MACCTL_STS3_0        ((MACCTL_BADDR) + 0x00001200uLL)
#define MACTOP_MACCTL_STS3_1        ((MACCTL_BADDR) + 0x00001204uLL)
#define MACTOP_MACCTL_STS3_2        ((MACCTL_BADDR) + 0x00001208uLL)
#define MACTOP_MACCTL_STS3_3        ((MACCTL_BADDR) + 0x0000120CuLL)
#define MACTOP_MACCTL_STS3_4        ((MACCTL_BADDR) + 0x00001210uLL)
#define MACTOP_MACCTL_STS3_5        ((MACCTL_BADDR) + 0x00001214uLL)
#define MACTOP_MACCTL_STS3_6        ((MACCTL_BADDR) + 0x00001218uLL)
#define MACTOP_MACCTL_STS3_7        ((MACCTL_BADDR) + 0x0000121CuLL)
#define MACTOP_MACCTL_STS3_8        ((MACCTL_BADDR) + 0x00001220uLL)
#define MACTOP_MACCTL_STS3_9        ((MACCTL_BADDR) + 0x00001224uLL)
#define MACTOP_MACCTL_STS3_10       ((MACCTL_BADDR) + 0x00001228uLL)
#define MACTOP_MACCTL_STS4_0        ((MACCTL_BADDR) + 0x00001280uLL)
#define MACTOP_MACCTL_STS4_1        ((MACCTL_BADDR) + 0x00001284uLL)
#define MACTOP_MACCTL_STS4_2        ((MACCTL_BADDR) + 0x00001288uLL)
#define MACTOP_MACCTL_STS4_3        ((MACCTL_BADDR) + 0x0000128CuLL)
#define MACTOP_MACCTL_STS4_4        ((MACCTL_BADDR) + 0x00001290uLL)
#define MACTOP_MACCTL_STS4_5        ((MACCTL_BADDR) + 0x00001294uLL)
#define MACTOP_MACCTL_STS4_6        ((MACCTL_BADDR) + 0x00001298uLL)
#define MACTOP_MACCTL_STS4_7        ((MACCTL_BADDR) + 0x0000129CuLL)
#define MACTOP_MACCTL_STS4_8        ((MACCTL_BADDR) + 0x000012A0uLL)
#define MACTOP_MACCTL_STS4_9        ((MACCTL_BADDR) + 0x000012A4uLL)
#define MACTOP_MACCTL_STS4_10       ((MACCTL_BADDR) + 0x000012A8uLL)
#define MACTOP_MACCTL_STS5_0        ((MACCTL_BADDR) + 0x00001300uLL)
#define MACTOP_MACCTL_STS5_1        ((MACCTL_BADDR) + 0x00001304uLL)
#define MACTOP_MACCTL_STS5_2        ((MACCTL_BADDR) + 0x00001308uLL)
#define MACTOP_MACCTL_STS5_3        ((MACCTL_BADDR) + 0x0000130CuLL)
#define MACTOP_MACCTL_STS5_4        ((MACCTL_BADDR) + 0x00001310uLL)
#define MACTOP_MACCTL_STS5_5        ((MACCTL_BADDR) + 0x00001314uLL)
#define MACTOP_MACCTL_STS5_6        ((MACCTL_BADDR) + 0x00001318uLL)
#define MACTOP_MACCTL_STS5_7        ((MACCTL_BADDR) + 0x0000131CuLL)
#define MACTOP_MACCTL_STS5_8        ((MACCTL_BADDR) + 0x00001320uLL)
#define MACTOP_MACCTL_STS5_9        ((MACCTL_BADDR) + 0x00001324uLL)
#define MACTOP_MACCTL_STS5_10       ((MACCTL_BADDR) + 0x00001328uLL)
#define MACTOP_MACCTL_STS5_11       ((MACCTL_BADDR) + 0x0000132CuLL)
#define MACTOP_MACCTL_STS5_12       ((MACCTL_BADDR) + 0x00001330uLL)
#define MACTOP_MACCTL_STS5_13       ((MACCTL_BADDR) + 0x00001334uLL)
#define MACTOP_MACCTL_STS5_14       ((MACCTL_BADDR) + 0x00001338uLL)
#define MACTOP_MACCTL_STS5_15       ((MACCTL_BADDR) + 0x0000133CuLL)
#define MACTOP_MACCTL_STS5_16       ((MACCTL_BADDR) + 0x00001340uLL)
#define MACTOP_MACCTL_STS5_17       ((MACCTL_BADDR) + 0x00001344uLL)
#define MACTOP_MACCTL_STS6_0        ((MACCTL_BADDR) + 0x00001380uLL)
#define MACTOP_MACCTL_STS6_1        ((MACCTL_BADDR) + 0x00001384uLL)
#define MACTOP_MACCTL_STS6_2        ((MACCTL_BADDR) + 0x00001388uLL)
#define MACTOP_MACCTL_STS6_3        ((MACCTL_BADDR) + 0x0000138CuLL)
#define MACTOP_MACCTL_STS6_4        ((MACCTL_BADDR) + 0x00001390uLL)
#define MACTOP_MACCTL_STS6_5        ((MACCTL_BADDR) + 0x00001394uLL)
#define MACTOP_MACCTL_STS6_6        ((MACCTL_BADDR) + 0x00001398uLL)
#define MACTOP_MACCTL_STS6_7        ((MACCTL_BADDR) + 0x0000139CuLL)
#define MACTOP_MACCTL_STS6_8        ((MACCTL_BADDR) + 0x000013A0uLL)
#define MACTOP_MACCTL_STS6_9        ((MACCTL_BADDR) + 0x000013A4uLL)
#define MACTOP_MACCTL_STS6_10       ((MACCTL_BADDR) + 0x000013A8uLL)
#define MACTOP_MACCTL_STS6_11       ((MACCTL_BADDR) + 0x000013ACuLL)
#define MACTOP_MACCTL_STS6_12       ((MACCTL_BADDR) + 0x000013B0uLL)
#define MACTOP_MACCTL_MONITOR1_CTL  ((MACCTL_BADDR) + 0x00001400uLL)
#define MACTOP_MACCTL_MONITOR2_CTL  ((MACCTL_BADDR) + 0x00001404uLL)
#define MACTOP_MACCTL_MONITOR1L     ((MACCTL_BADDR) + 0x00001500uLL)
#define MACTOP_MACCTL_MONITOR1H     ((MACCTL_BADDR) + 0x00001504uLL)
#define MACTOP_MACCTL_MONITOR2L     ((MACCTL_BADDR) + 0x00001508uLL)
#define MACTOP_MACCTL_MONITOR2H     ((MACCTL_BADDR) + 0x0000150CuLL)
#define MACTOP_MACCTL_DBG_LOG_CTL   ((MACCTL_BADDR) + 0x00001700uLL)
#define MACTOP_MACCTL_DBG_LOG_NUM   ((MACCTL_BADDR) + 0x00001704uLL)
#define MACTOP_MACCTL_DBG_LOG_RDAT  ((MACCTL_BADDR) + 0x00001708uLL)
#define MACTOP_MACCTL_DBG_LOG_RSIZE ((MACCTL_BADDR) + 0x0000170CuLL)
#define MACTOP_MACCTL_DBG_LOG_LID   ((MACCTL_BADDR) + 0x00001710uLL)
#define MACTOP_MACCTL_DBG_LOG_CID0  ((MACCTL_BADDR) + 0x00001714uLL)
#define MACTOP_MACCTL_DBG_LOG_CID1  ((MACCTL_BADDR) + 0x00001718uLL)

#define MACTOP_MACCTL_SCNT          ((MACCTL_BADDR) + 0x00001800uLL)
#define MACTOP_MACCTL_CCNT          ((MACCTL_BADDR) + 0x00001804uLL)
#define MACTOP_MACCTL_INST_EN       ((MACCTL_BADDR) + 0x00002000uLL)
#define MACTOP_MACCTL_INST_NUM_M1   ((MACCTL_BADDR) + 0x00002004uLL)
#define MACTOP_MACCTL_INST_DATA     ((MACCTL_BADDR) + 0x00002100uLL)
#define MACTOP_MACCTL_BP_MODE       ((MACCTL_BADDR) + 0x00003000uLL)
#define MACTOP_MACCTL_BP_CTL        ((MACCTL_BADDR) + 0x00003004uLL)
#define MACTOP_MACCTL_BP_DONE       ((MACCTL_BADDR) + 0x00003008uLL)
#define MACTOP_MACCTL_BP_CSTART     ((MACCTL_BADDR) + 0x0000300CuLL)
#define MACTOP_MACCTL_BP_ITR        ((MACCTL_BADDR) + 0x00003010uLL)
#define MACTOP_MACCTL_BP_INST       ((MACCTL_BADDR) + 0x00003014uLL)
#define MAC64_0_STATUS_REG_BASE     ((MACCTL_BADDR) + 0x00010000uLL)
#define MAC64_1_STATUS_REG_BASE     ((MACCTL_BADDR) + 0x00011000uLL)
#define MAC64_2_STATUS_REG_BASE     ((MACCTL_BADDR) + 0x00012000uLL)
#define MAC64_3_STATUS_REG_BASE     ((MACCTL_BADDR) + 0x00013000uLL)
#define MAC64_4_STATUS_REG_BASE     ((MACCTL_BADDR) + 0x00014000uLL)
#define MAC64_5_STATUS_REG_BASE     ((MACCTL_BADDR) + 0x00015000uLL)
#define MAC64_6_STATUS_REG_BASE     ((MACCTL_BADDR) + 0x00016000uLL)
#define MAC64_7_STATUS_REG_BASE     ((MACCTL_BADDR) + 0x00017000uLL)
#define MAC64_8_STATUS_REG_BASE     ((MACCTL_BADDR) + 0x00018000uLL)
                                     
// MACTOP DCLK
#define DOFIFO0_STS                 ((MACCTL_DCLK_BADDR) + 0x0000F800uLL)
#define DOFIFO0_RD0_L               ((MACCTL_DCLK_BADDR) + 0x0000F900uLL)
#define DOFIFO0_RD0_U               ((MACCTL_DCLK_BADDR) + 0x0000F904uLL)
#define DOFIFO0_RD15_L              ((MACCTL_DCLK_BADDR) + 0x0000F9F0uLL)
#define DOFIFO0_RD15_U              ((MACCTL_DCLK_BADDR) + 0x0000F9F4uLL)
#define DOFIFO1_STS                 ((MACCTL_DCLK_BADDR) + 0x0000FA00uLL)
#define DOFIFO1_RD0_L               ((MACCTL_DCLK_BADDR) + 0x0000FB00uLL)
#define DOFIFO1_RD0_U               ((MACCTL_DCLK_BADDR) + 0x0000FB04uLL)
#define DOFIFO1_RD15_L              ((MACCTL_DCLK_BADDR) + 0x0000FBF0uLL)
#define DOFIFO1_RD15_U              ((MACCTL_DCLK_BADDR) + 0x0000FBF4uLL)
#define DOFIFO2_STS                 ((MACCTL_DCLK_BADDR) + 0x0000FC00uLL)
#define DOFIFO2_RD0_L               ((MACCTL_DCLK_BADDR) + 0x0000FD00uLL)
#define DOFIFO2_RD0_U               ((MACCTL_DCLK_BADDR) + 0x0000FD04uLL)
#define DOFIFO2_RD15_L              ((MACCTL_DCLK_BADDR) + 0x0000FDF0uLL)
#define DOFIFO2_RD15_U              ((MACCTL_DCLK_BADDR) + 0x0000FDF4uLL)
#define DOFIFO3_STS                 ((MACCTL_DCLK_BADDR) + 0x0000FE00uLL)
#define DOFIFO3_RD0_L               ((MACCTL_DCLK_BADDR) + 0x0000FF00uLL)
#define DOFIFO3_RD0_U               ((MACCTL_DCLK_BADDR) + 0x0000FF04uLL)
#define DOFIFO3_RD15_L              ((MACCTL_DCLK_BADDR) + 0x0000FFF0uLL)
#define DOFIFO3_RD15_U              ((MACCTL_DCLK_BADDR) + 0x0000FFF4uLL)

//MACTOP MCLK
#define DIFIFO0_STS                 ((MACCTL_BADDR) + 0x00008000uLL)
#define DIFIFO0_RD0_L               ((MACCTL_BADDR) + 0x00008100uLL)
#define DIFIFO0_RD0_U               ((MACCTL_BADDR) + 0x00008104uLL)
#define DIFIFO0_RD15_L              ((MACCTL_BADDR) + 0x000081F0uLL)
#define DIFIFO0_RD15_U              ((MACCTL_BADDR) + 0x000081F4uLL)
#define DIFIFO1_STS                 ((MACCTL_BADDR) + 0x00008200uLL)
#define DIFIFO1_RD0_L               ((MACCTL_BADDR) + 0x00008300uLL)
#define DIFIFO1_RD0_U               ((MACCTL_BADDR) + 0x00008304uLL)
#define DIFIFO1_RD15_L              ((MACCTL_BADDR) + 0x000083F0uLL)
#define DIFIFO1_RD15_U              ((MACCTL_BADDR) + 0x000083F4uLL)
#define DIFIFO2_STS                 ((MACCTL_BADDR) + 0x00008400uLL)
#define DIFIFO2_RD0_L               ((MACCTL_BADDR) + 0x00008500uLL)
#define DIFIFO2_RD0_U               ((MACCTL_BADDR) + 0x00008504uLL)
#define DIFIFO2_RD15_L              ((MACCTL_BADDR) + 0x000085F0uLL)
#define DIFIFO2_RD15_U              ((MACCTL_BADDR) + 0x000085F4uLL)
#define DIFIFO3_STS                 ((MACCTL_BADDR) + 0x00008600uLL)
#define DIFIFO3_RD0_L               ((MACCTL_BADDR) + 0x00008700uLL)
#define DIFIFO3_RD0_U               ((MACCTL_BADDR) + 0x00008704uLL)
#define DIFIFO3_RD15_L              ((MACCTL_BADDR) + 0x000087F0uLL)
#define DIFIFO3_RD15_U              ((MACCTL_BADDR) + 0x000087F4uLL)
#define MACCTL_INT_STS              ((MACCTL_BADDR) + 0x00000000uLL)
#define MACCTL_INT_MSK              ((MACCTL_BADDR) + 0x00000004uLL)
#define MACCTL_ERR_STS              ((MACCTL_BADDR) + 0x00000008uLL)
#define MACCTL_ERR_MSK              ((MACCTL_BADDR) + 0x0000000CuLL)
#define MACCTL_INT_CNT              ((MACCTL_BADDR) + 0x00000100uLL)
#define MACCTL_ERR_CNT              ((MACCTL_BADDR) + 0x00000104uLL)
#define MACCTL_SETTING              ((MACCTL_BADDR) + 0x00000400uLL)
#define MACCTL_ADD_NOP              ((MACCTL_BADDR) + 0x00000410uLL)
#define MACCTL_EXT_HOLD_PERIOD      ((MACCTL_BADDR) + 0x00000420uLL)
#define MACCTL_EXT_HOLD_TH          ((MACCTL_BADDR) + 0x00000424uLL)
#define MACCTL_NZNUM_CLR            ((MACCTL_BADDR) + 0x00000430uLL)
#define MACCTL_NZNUM_TH             ((MACCTL_BADDR) + 0x00000434uLL)
#define MACCTL_NZNUM_SET            ((MACCTL_BADDR) + 0x00000438uLL)
#define MACCTL_PPU_NOP              ((MACCTL_BADDR) + 0x00000440uLL)
#define MACCTL_WAIT_IM_NUM          ((MACCTL_BADDR) + 0x00000444uLL)
#define MACCTL_INST_EBL             ((MACCTL_BADDR) + 0x00000450uLL)
#define MACCTL_MAC_DATA_EBL         ((MACCTL_BADDR) + 0x00000460uLL)
#define MACCTL_SET_PRAM_TH          ((MACCTL_BADDR) + 0x00000470uLL)
#define MACCTL_GUARD                ((MACCTL_BADDR) + 0x00000480uLL)
#define MACCTL_WAIT_IM_READY        ((MACCTL_BADDR) + 0x00000490uLL)
#define MACCTL_FMA_OP_LIMIT2        ((MACCTL_BADDR) + 0x000004A0uLL)
#define MACCTL_FERR_STS             ((MACCTL_BADDR) + 0x00000800uLL)
#define MACCTL_FERR_LOG1            ((MACCTL_BADDR) + 0x00000900uLL)
#define MACCTL_FERR_LOG2            ((MACCTL_BADDR) + 0x00000904uLL)
#define MACCTL_FERR_LOG3            ((MACCTL_BADDR) + 0x00000908uLL)
#define MACCTL_STS0_0               ((MACCTL_BADDR) + 0x00001000uLL)
#define MACCTL_STS0_1               ((MACCTL_BADDR) + 0x00001004uLL)
#define MACCTL_STS0_2               ((MACCTL_BADDR) + 0x00001008uLL)
#define MACCTL_STS1_0               ((MACCTL_BADDR) + 0x00001100uLL)
#define MACCTL_STS1_1               ((MACCTL_BADDR) + 0x00001104uLL)
#define MACCTL_STS1_2               ((MACCTL_BADDR) + 0x00001108uLL)
#define MACCTL_STS1_3               ((MACCTL_BADDR) + 0x0000110CuLL)
#define MACCTL_STS2_0               ((MACCTL_BADDR) + 0x00001180uLL)
#define MACCTL_STS2_1               ((MACCTL_BADDR) + 0x00001184uLL)
#define MACCTL_STS2_2               ((MACCTL_BADDR) + 0x00001188uLL)
#define MACCTL_STS2_3               ((MACCTL_BADDR) + 0x0000118CuLL)
#define MACCTL_STS2_4               ((MACCTL_BADDR) + 0x00001190uLL)
#define MACCTL_STS3_0               ((MACCTL_BADDR) + 0x00001200uLL)
#define MACCTL_STS3_1               ((MACCTL_BADDR) + 0x00001204uLL)
#define MACCTL_STS3_2               ((MACCTL_BADDR) + 0x00001208uLL)
#define MACCTL_STS3_3               ((MACCTL_BADDR) + 0x0000120CuLL)
#define MACCTL_STS3_4               ((MACCTL_BADDR) + 0x00001210uLL)
#define MACCTL_STS3_5               ((MACCTL_BADDR) + 0x00001214uLL)
#define MACCTL_STS3_6               ((MACCTL_BADDR) + 0x00001218uLL)
#define MACCTL_STS3_7               ((MACCTL_BADDR) + 0x0000121CuLL)
#define MACCTL_STS3_8               ((MACCTL_BADDR) + 0x00001220uLL)
#define MACCTL_STS3_9               ((MACCTL_BADDR) + 0x00001224uLL)
#define MACCTL_STS3_10              ((MACCTL_BADDR) + 0x00001228uLL)
#define MACCTL_STS4_0               ((MACCTL_BADDR) + 0x00001280uLL)
#define MACCTL_STS4_1               ((MACCTL_BADDR) + 0x00001284uLL)
#define MACCTL_STS4_2               ((MACCTL_BADDR) + 0x00001288uLL)
#define MACCTL_STS4_3               ((MACCTL_BADDR) + 0x0000128CuLL)
#define MACCTL_STS4_4               ((MACCTL_BADDR) + 0x00001290uLL)
#define MACCTL_STS4_5               ((MACCTL_BADDR) + 0x00001294uLL)
#define MACCTL_STS4_6               ((MACCTL_BADDR) + 0x00001298uLL)
#define MACCTL_STS4_7               ((MACCTL_BADDR) + 0x0000129CuLL)
#define MACCTL_STS4_8               ((MACCTL_BADDR) + 0x000012A0uLL)
#define MACCTL_STS4_9               ((MACCTL_BADDR) + 0x000012A4uLL)
#define MACCTL_STS4_10              ((MACCTL_BADDR) + 0x000012A8uLL)
#define MACCTL_STS5_0               ((MACCTL_BADDR) + 0x00001300uLL)
#define MACCTL_STS5_1               ((MACCTL_BADDR) + 0x00001304uLL)
#define MACCTL_STS5_2               ((MACCTL_BADDR) + 0x00001308uLL)
#define MACCTL_STS5_3               ((MACCTL_BADDR) + 0x0000130CuLL)
#define MACCTL_STS5_4               ((MACCTL_BADDR) + 0x00001310uLL)
#define MACCTL_STS5_5               ((MACCTL_BADDR) + 0x00001314uLL)
#define MACCTL_STS5_6               ((MACCTL_BADDR) + 0x00001318uLL)
#define MACCTL_STS5_7               ((MACCTL_BADDR) + 0x0000131CuLL)
#define MACCTL_STS5_8               ((MACCTL_BADDR) + 0x00001320uLL)
#define MACCTL_STS5_9               ((MACCTL_BADDR) + 0x00001324uLL)
#define MACCTL_STS5_10              ((MACCTL_BADDR) + 0x00001328uLL)
#define MACCTL_STS5_11              ((MACCTL_BADDR) + 0x0000132CuLL)
#define MACCTL_STS5_12              ((MACCTL_BADDR) + 0x00001330uLL)
#define MACCTL_STS5_13              ((MACCTL_BADDR) + 0x00001334uLL)
#define MACCTL_STS5_14              ((MACCTL_BADDR) + 0x00001338uLL)
#define MACCTL_STS5_15              ((MACCTL_BADDR) + 0x0000133CuLL)
#define MACCTL_STS5_16              ((MACCTL_BADDR) + 0x00001340uLL)
#define MACCTL_STS5_17              ((MACCTL_BADDR) + 0x00001344uLL)
#define MACCTL_STS6_0               ((MACCTL_BADDR) + 0x00001380uLL)
#define MACCTL_STS6_1               ((MACCTL_BADDR) + 0x00001384uLL)
#define MACCTL_STS6_2               ((MACCTL_BADDR) + 0x00001388uLL)
#define MACCTL_STS6_3               ((MACCTL_BADDR) + 0x0000138CuLL)
#define MACCTL_STS6_4               ((MACCTL_BADDR) + 0x00001390uLL)
#define MACCTL_STS6_5               ((MACCTL_BADDR) + 0x00001394uLL)
#define MACCTL_STS6_6               ((MACCTL_BADDR) + 0x00001398uLL)
#define MACCTL_STS6_7               ((MACCTL_BADDR) + 0x0000139CuLL)
#define MACCTL_STS6_8               ((MACCTL_BADDR) + 0x000013A0uLL)
#define MACCTL_STS6_9               ((MACCTL_BADDR) + 0x000013A4uLL)
#define MACCTL_STS6_10              ((MACCTL_BADDR) + 0x000013A8uLL)
#define MACCTL_STS6_11              ((MACCTL_BADDR) + 0x000013ACuLL)
#define MACCTL_STS6_12              ((MACCTL_BADDR) + 0x000013B0uLL)
#define MACCTL_MONITOR1_CTL         ((MACCTL_BADDR) + 0x00001400uLL)
#define MACCTL_MONITOR2_CTL         ((MACCTL_BADDR) + 0x00001404uLL)
#define MACCTL_MONITOR1L            ((MACCTL_BADDR) + 0x00001500uLL)
#define MACCTL_MONITOR1H            ((MACCTL_BADDR) + 0x00001504uLL)
#define MACCTL_MONITOR2L            ((MACCTL_BADDR) + 0x00001508uLL)
#define MACCTL_MONITOR2H            ((MACCTL_BADDR) + 0x0000150CuLL)
#define MACCTL_DBG_LOG_CTL          ((MACCTL_BADDR) + 0x00001700uLL)
#define MACCTL_DBG_LOG_NUM          ((MACCTL_BADDR) + 0x00001704uLL)
#define MACCTL_DBG_LOG_RDAT         ((MACCTL_BADDR) + 0x00001708uLL)
#define MACCTL_SCNT                 ((MACCTL_BADDR) + 0x00001800uLL)
#define MACCTL_CCNT                 ((MACCTL_BADDR) + 0x00001804uLL)
#define MACCTL_INST_EN              ((MACCTL_BADDR) + 0x00002000uLL)
#define MACCTL_INST_NUM_M1          ((MACCTL_BADDR) + 0x00002004uLL)
#define MACCTL_INST                 ((MACCTL_BADDR) + 0x00002100uLL)
#define MACCTL_BP_MODE              ((MACCTL_BADDR) + 0x00003000uLL)
#define MACCTL_BP_CTL               ((MACCTL_BADDR) + 0x00003004uLL)
#define MACCTL_BP_DONE              ((MACCTL_BADDR) + 0x00003008uLL)
#define MACCTL_BP_CSTART            ((MACCTL_BADDR) + 0x0000300CuLL)
#define MACCTL_BP_ITR               ((MACCTL_BADDR) + 0x00003010uLL)
#define MACCTL_BP_INST              ((MACCTL_BADDR) + 0x00003014uLL)
#define CFIFO_STS                   ((MACCTL_BADDR) + 0x00007000uLL)
#define CFIFO_RD0_L                 ((MACCTL_BADDR) + 0x00007100uLL)
#define CFIFO_RD0_LM                ((MACCTL_BADDR) + 0x00007104uLL)
#define CFIFO_RD0_UM                ((MACCTL_BADDR) + 0x00007108uLL)
#define CFIFO_RD0_U                 ((MACCTL_BADDR) + 0x0000710CuLL)
#define CFIFO_RD1_L                 ((MACCTL_BADDR) + 0x00007110uLL)
#define CFIFO_RD1_LM                ((MACCTL_BADDR) + 0x00007114uLL)
#define CFIFO_RD1_UM                ((MACCTL_BADDR) + 0x00007118uLL)
#define CFIFO_RD1_U                 ((MACCTL_BADDR) + 0x0000711CuLL)
#define CFIFO_RD2_L                 ((MACCTL_BADDR) + 0x00007120uLL)
#define CFIFO_RD2_LM                ((MACCTL_BADDR) + 0x00007124uLL)
#define CFIFO_RD2_UM                ((MACCTL_BADDR) + 0x00007128uLL)
#define CFIFO_RD2_U                 ((MACCTL_BADDR) + 0x0000712CuLL)
#define CFIFO_RD3_L                 ((MACCTL_BADDR) + 0x00007130uLL)
#define CFIFO_RD3_LM                ((MACCTL_BADDR) + 0x00007134uLL)
#define CFIFO_RD3_UM                ((MACCTL_BADDR) + 0x00007138uLL)
#define CFIFO_RD3_U                 ((MACCTL_BADDR) + 0x0000713CuLL)
#define CFIFO_RD4_L                 ((MACCTL_BADDR) + 0x00007140uLL)
#define CFIFO_RD4_LM                ((MACCTL_BADDR) + 0x00007144uLL)
#define CFIFO_RD4_UM                ((MACCTL_BADDR) + 0x00007148uLL)
#define CFIFO_RD4_U                 ((MACCTL_BADDR) + 0x0000714CuLL)
#define CFIFO_RD5_L                 ((MACCTL_BADDR) + 0x00007150uLL)
#define CFIFO_RD5_LM                ((MACCTL_BADDR) + 0x00007154uLL)
#define CFIFO_RD5_UM                ((MACCTL_BADDR) + 0x00007158uLL)
#define CFIFO_RD5_U                 ((MACCTL_BADDR) + 0x0000715CuLL)
#define CFIFO_RD6_L                 ((MACCTL_BADDR) + 0x00007160uLL)
#define CFIFO_RD6_LM                ((MACCTL_BADDR) + 0x00007164uLL)
#define CFIFO_RD6_UM                ((MACCTL_BADDR) + 0x00007168uLL)
#define CFIFO_RD6_U                 ((MACCTL_BADDR) + 0x0000716CuLL)
#define CFIFO_RD7_L                 ((MACCTL_BADDR) + 0x00007170uLL)
#define CFIFO_RD7_LM                ((MACCTL_BADDR) + 0x00007174uLL)
#define CFIFO_RD7_UM                ((MACCTL_BADDR) + 0x00007178uLL)
#define CFIFO_RD7_U                 ((MACCTL_BADDR) + 0x0000717CuLL)
#define CFIFO_RD8_L                 ((MACCTL_BADDR) + 0x00007180uLL)
#define CFIFO_RD8_LM                ((MACCTL_BADDR) + 0x00007184uLL)
#define CFIFO_RD8_UM                ((MACCTL_BADDR) + 0x00007188uLL)
#define CFIFO_RD8_U                 ((MACCTL_BADDR) + 0x0000718CuLL)
#define CFIFO_RD9_L                 ((MACCTL_BADDR) + 0x00007190uLL)
#define CFIFO_RD9_LM                ((MACCTL_BADDR) + 0x00007194uLL)
#define CFIFO_RD9_UM                ((MACCTL_BADDR) + 0x00007198uLL)
#define CFIFO_RD9_U                 ((MACCTL_BADDR) + 0x0000719CuLL)
#define CFIFO_RD10_L                ((MACCTL_BADDR) + 0x000071A0uLL)
#define CFIFO_RD10_LM               ((MACCTL_BADDR) + 0x000071A4uLL)
#define CFIFO_RD10_UM               ((MACCTL_BADDR) + 0x000071A8uLL)
#define CFIFO_RD10_U                ((MACCTL_BADDR) + 0x000071ACuLL)
#define CFIFO_RD11_L                ((MACCTL_BADDR) + 0x000071B0uLL)
#define CFIFO_RD11_LM               ((MACCTL_BADDR) + 0x000071B4uLL)
#define CFIFO_RD11_UM               ((MACCTL_BADDR) + 0x000071B8uLL)
#define CFIFO_RD11_U                ((MACCTL_BADDR) + 0x000071BCuLL)
#define CFIFO_RD12_L                ((MACCTL_BADDR) + 0x000071C0uLL)
#define CFIFO_RD12_LM               ((MACCTL_BADDR) + 0x000071C4uLL)
#define CFIFO_RD12_UM               ((MACCTL_BADDR) + 0x000071C8uLL)
#define CFIFO_RD12_U                ((MACCTL_BADDR) + 0x000071CCuLL)
#define CFIFO_RD13_L                ((MACCTL_BADDR) + 0x000071D0uLL)
#define CFIFO_RD13_LM               ((MACCTL_BADDR) + 0x000071D4uLL)
#define CFIFO_RD13_UM               ((MACCTL_BADDR) + 0x000071D8uLL)
#define CFIFO_RD13_U                ((MACCTL_BADDR) + 0x000071DCuLL)
#define CFIFO_RD14_L                ((MACCTL_BADDR) + 0x000071E0uLL)
#define CFIFO_RD14_LM               ((MACCTL_BADDR) + 0x000071E4uLL)
#define CFIFO_RD14_UM               ((MACCTL_BADDR) + 0x000071E8uLL)
#define CFIFO_RD14_U                ((MACCTL_BADDR) + 0x000071ECuLL)
#define CFIFO_RD15_L                ((MACCTL_BADDR) + 0x000071F0uLL)
#define CFIFO_RD15_LM               ((MACCTL_BADDR) + 0x000071F4uLL)
#define CFIFO_RD15_UM               ((MACCTL_BADDR) + 0x000071F8uLL)
#define CFIFO_RD15_U                ((MACCTL_BADDR) + 0x000071FCuLL)

//------------------------------------------------------------------------------------------------------------------
// MAC64 (stp/b1top/env/bench/v/reg_address_mac4k.v)
//------------------------------------------------------------------------------------------------------------------
#define MAC64_0_BASE_ADDRESS        ((MAC4K_BASE_ADDRESS) + 0x000000uLL)
#define MAC64_1_BASE_ADDRESS        ((MAC4K_BASE_ADDRESS) + 0x001000uLL)
#define MAC64_2_BASE_ADDRESS        ((MAC4K_BASE_ADDRESS) + 0x002000uLL)
#define MAC64_3_BASE_ADDRESS        ((MAC4K_BASE_ADDRESS) + 0x003000uLL)
#define MAC64_4_BASE_ADDRESS        ((MAC4K_BASE_ADDRESS) + 0x004000uLL)
#define MAC64_5_BASE_ADDRESS        ((MAC4K_BASE_ADDRESS) + 0x005000uLL)
#define MAC64_6_BASE_ADDRESS        ((MAC4K_BASE_ADDRESS) + 0x006000uLL)
#define MAC64_7_BASE_ADDRESS        ((MAC4K_BASE_ADDRESS) + 0x007000uLL)
#define MAC64_8_BASE_ADDRESS        ((MAC4K_BASE_ADDRESS) + 0x008000uLL)
#define MAC64_9_BASE_ADDRESS        ((MAC4K_BASE_ADDRESS) + 0x009000uLL)
#define MAC64_10_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x00A000uLL)
#define MAC64_11_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x00B000uLL)
#define MAC64_12_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x00C000uLL)
#define MAC64_13_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x00D000uLL)
#define MAC64_14_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x00E000uLL)
#define MAC64_15_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x00F000uLL)

#define MAC64_16_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x010000uLL)
#define MAC64_17_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x011000uLL)
#define MAC64_18_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x012000uLL)
#define MAC64_19_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x013000uLL)
#define MAC64_20_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x014000uLL)
#define MAC64_21_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x015000uLL)
#define MAC64_22_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x016000uLL)
#define MAC64_23_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x017000uLL)
#define MAC64_24_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x018000uLL)
#define MAC64_25_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x019000uLL)
#define MAC64_26_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x01A000uLL)
#define MAC64_27_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x01B000uLL)
#define MAC64_28_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x01C000uLL)
#define MAC64_29_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x01D000uLL)
#define MAC64_30_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x01E000uLL)
#define MAC64_31_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x01F000uLL)

#define MAC64_32_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x020000uLL)
#define MAC64_33_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x021000uLL)
#define MAC64_34_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x022000uLL)
#define MAC64_35_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x023000uLL)
#define MAC64_36_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x024000uLL)
#define MAC64_37_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x025000uLL)
#define MAC64_38_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x026000uLL)
#define MAC64_39_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x027000uLL)
#define MAC64_40_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x028000uLL)
#define MAC64_41_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x029000uLL)
#define MAC64_42_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x02A000uLL)
#define MAC64_43_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x02B000uLL)
#define MAC64_44_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x02C000uLL)
#define MAC64_45_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x02D000uLL)
#define MAC64_46_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x02E000uLL)
#define MAC64_47_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x02F000uLL)

#define MAC64_48_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x030000uLL)
#define MAC64_49_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x031000uLL)
#define MAC64_50_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x032000uLL)
#define MAC64_51_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x033000uLL)
#define MAC64_52_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x034000uLL)
#define MAC64_53_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x035000uLL)
#define MAC64_54_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x036000uLL)
#define MAC64_55_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x037000uLL)
#define MAC64_56_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x038000uLL)
#define MAC64_57_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x039000uLL)
#define MAC64_58_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x03A000uLL)
#define MAC64_59_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x03B000uLL)
#define MAC64_60_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x03C000uLL)
#define MAC64_61_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x03D000uLL)
#define MAC64_62_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x03E000uLL)
#define MAC64_63_BASE_ADDRESS       ((MAC4K_BASE_ADDRESS) + 0x03F000uLL)

//------------------------------------------------------------------------------------------------------------------
// FMBUF
//------------------------------------------------------------------------------------------------------------------
#define FMBUF_ERR_STS               ((FMBUF_BADDR) + 0x00000000uLL)
#define FMBUF_ERR_MSK               ((FMBUF_BADDR) + 0x00000004uLL)
#define FMBUF_FMAP_CTRL             ((FMBUF_BADDR) + 0x00000100uLL)
#define FMBUF_FMAP_IM_ARB           ((FMBUF_BADDR) + 0x00000104uLL)
#define FMBUF_EXTIN_CTRL            ((FMBUF_BADDR) + 0x00000118uLL)
#define FMBUF_EXTOUT_CTRL           ((FMBUF_BADDR) + 0x00000120uLL)
#define FMBUF_FB_W_INTERVAL0        ((FMBUF_BADDR) + 0x00000130uLL)
#define FMBUF_FB_W_INTERVAL1        ((FMBUF_BADDR) + 0x00000134uLL)
#define FMBUF_FB_W_INTERVAL2        ((FMBUF_BADDR) + 0x00000138uLL)
#define FMBUF_FB_W_INTERVAL3        ((FMBUF_BADDR) + 0x0000013CuLL)
#define FMBUF_FB_W_INTERVAL4        ((FMBUF_BADDR) + 0x00000140uLL)
#define FMBUF_FB_W_INTERVAL5        ((FMBUF_BADDR) + 0x00000144uLL)
#define FMBUF_STS0                  ((FMBUF_BADDR) + 0x00000200uLL)
#define FMBUF_STS1                  ((FMBUF_BADDR) + 0x00000204uLL)
#define FMBUF_STS2                  ((FMBUF_BADDR) + 0x00000208uLL)
#define FMBUF_STS3                  ((FMBUF_BADDR) + 0x0000020CuLL)
#define FMBUF_STS4                  ((FMBUF_BADDR) + 0x00000210uLL)
#define FMBUF_STS5                  ((FMBUF_BADDR) + 0x00000214uLL)
#define FMBUF_STS6                  ((FMBUF_BADDR) + 0x00000218uLL)
#define FMBUF_DEBUG                 ((FMBUF_BADDR) + 0x00000E00uLL)
#define FMBUF_CNTER_CLR             ((FMBUF_BADDR) + 0x00000E04uLL)
#define FMBUF_CNTER_SEL0            ((FMBUF_BADDR) + 0x00000E10uLL)
#define FMBUF_CNTER_SEL1            ((FMBUF_BADDR) + 0x00000E14uLL)
#define FMBUF_CNTER_SEL2            ((FMBUF_BADDR) + 0x00000E18uLL)
#define FMBUF_CNTER_SEL3            ((FMBUF_BADDR) + 0x00000E1CuLL)
#define FMBUF_CALC_START_CNT        ((FMBUF_BADDR) + 0x00000E20uLL)
#define FMBUF_TARGET                ((FMBUF_BADDR) + 0x00000E24uLL)
#define FMBUF_CNT0                  ((FMBUF_BADDR) + 0x00000E30uLL)
#define FMBUF_CNT1                  ((FMBUF_BADDR) + 0x00000E34uLL)
#define FMBUF_CNT2                  ((FMBUF_BADDR) + 0x00000E38uLL)
#define FMBUF_CNT3                  ((FMBUF_BADDR) + 0x00000E3CuLL)
#define FMBUF_CNT4                  ((FMBUF_BADDR) + 0x00000E40uLL)
#define FMBUF_CNT5                  ((FMBUF_BADDR) + 0x00000E44uLL)
#define FMBUF_CNT6                  ((FMBUF_BADDR) + 0x00000E48uLL)
#define FMBUF_CNT7                  ((FMBUF_BADDR) + 0x00000E4CuLL)
#define FMBUF_CNT8                  ((FMBUF_BADDR) + 0x00000E50uLL)
#define FMBUF_CNT9                  ((FMBUF_BADDR) + 0x00000E54uLL)
#define FMBUF_CNT10                 ((FMBUF_BADDR) + 0x00000E58uLL)
#define FMBUF_CNT11                 ((FMBUF_BADDR) + 0x00000E5CuLL)
#define FMBUF_CNT12                 ((FMBUF_BADDR) + 0x00000E60uLL)
#define FMBUF_CNT13                 ((FMBUF_BADDR) + 0x00000E64uLL)
#define FMBUF_CNT14                 ((FMBUF_BADDR) + 0x00000E68uLL)
#define FMBUF_CNT15                 ((FMBUF_BADDR) + 0x00000E6CuLL)
#define FMBUF_MMON_CTRL             ((FMBUF_BADDR) + 0x00000E80uLL)
#define FMBUF_MEMLOG                ((FMBUF_BADDR) + 0x00000E84uLL)
#define FMBUF_CHICKEN0              ((FMBUF_BADDR) + 0x00000F00uLL)
#define FMBUF_CHICKEN1              ((FMBUF_BADDR) + 0x00000F04uLL)
#define FMBUF_CLK_CTRL              ((FMBUF_BADDR) + 0x00000F08uLL)
                                                 
//------------------------------------------------------------------------------------------------------------------
// AIDMAC
//------------------------------------------------------------------------------------------------------------------
#define AID0_IDIF2_INT_REG              ((AID0_IDIF2_BADDR) + 0x000uLL)
#define AID0_IDIF2_INTMSK_REG           ((AID0_IDIF2_BADDR) + 0x004uLL)
#define AID0_IDIF2_EINT_REG             ((AID0_IDIF2_BADDR) + 0x008uLL)
#define AID0_IDIF2_EINTMSK_REG          ((AID0_IDIF2_BADDR) + 0x00CuLL)
#define AID0_IDIF2_EINT_DSC_REG         ((AID0_IDIF2_BADDR) + 0x010uLL)
#define AID0_IDIF2_EINTMSK_DSC_REG      ((AID0_IDIF2_BADDR) + 0x014uLL)
#define AID0_IDIF2_INTMSKSET_REG        ((AID0_IDIF2_BADDR) + 0x020uLL)
#define AID0_IDIF2_INTMSKCLR_REG        ((AID0_IDIF2_BADDR) + 0x024uLL)
#define AID0_IDIF2_EINTMSKSET_REG       ((AID0_IDIF2_BADDR) + 0x030uLL)
#define AID0_IDIF2_EINTMSKCLR_REG       ((AID0_IDIF2_BADDR) + 0x034uLL)
#define AID0_IDIF2_EINTMSKDSCSET_REG    ((AID0_IDIF2_BADDR) + 0x038uLL)
#define AID0_IDIF2_EINTMSKDSCCLR_REG    ((AID0_IDIF2_BADDR) + 0x03CuLL)

//------------------------------------------------------------------------------------------------------------------
// INTMON
//------------------------------------------------------------------------------------------------------------------
#define INTM_INT_REG                ((INTMON_BADR) + 0x000uLL)
#define INTM_ERRINT_REG             ((INTMON_BADR) + 0x008uLL)
                                                 
//------------------------------------------------------------------------------------------------------------------
// CPG
//------------------------------------------------------------------------------------------------------------------
#define CPG_BADDR                   (0x10420000uLL)

// PLLETH
#define CPG_PLLETH_STBY_REG         (0x0A0uLL)
#define CPG_PLLETH_MON_REG          (0x0B0uLL)

// MSTOP
#define CPG_BUS_8_MSTOP_REG         (0xD1CuLL)     // 0=module operating(initial),1=stopF[8]=AIMAC, [9]=STP, [10]=DRP
#define CPG_BUS_9_MSTOP_REG         (0xD20uLL)

// BUS
#define CPG_BUS_12_MSTOP_REG        (0xD2CuLL)

// ACLK dividing ratio setting
#define CPG_CDDIV2_REG              (0x408uLL)      // PLLCM33_CST400_GEAR dividing ratio setting
#define CPG_CLKON_1_REG             (0x604uLL)
#define CPG_CLKON_17_REG            (0x644uLL)      // CLK_ON(0=OFF(initial),1=ON) : [0]=DRP.DCLKIN, [1]=DRP.ACLK, [2]=DRP.INITCLK, [3]=DRPAI.DCLKIN, [4]=DRPAI.ACLK, [5]=DRPAI.INITCLK, [6]=DRPAI.MCLK
#define CPG_CLKSTATUS0_REG          (0x700uLL)      // PLLCM33_CST400_GEAR status check
#define CPG_CLKMON_0_REG            (0x800uLL)      // Clock monitor
#define CPG_CLKMON_8_REG            (0x820uLL)      // Clock monitor

// RESETn
#define CPG_RST_3_REG               (0x90CuLL)
#define CPG_RST_4_REG               (0x910uLL)
#define CPG_RST_15_REG              (0x93CuLL)      // reset control (0=ResetON(initial), 1=OFF):[12]=DRP.ARESETn, [13]=DRPAI.ARESETn)
#define CPG_RSTMON_1_REG            (0xA04uLL)      // reset monitor
#define CPG_RSTMON_7_REG            (0xA1CuLL)      // reset monitor


//------------------------------------------------------------------------------------------------------------------
// Error Status Register
//------------------------------------------------------------------------------------------------------------------
//[drp error status]
#define STPC_ERRINT_STS_ADDR        (0x00F1D808uLL)
#define DRP_ERRINT_STATUS_ADDR      (0x003B0048uLL)
#define IDIF_EINT_ADDR              (0x00F19008uLL)
#define IDIF_EINT_DSC_ADDR          (0x00F19010uLL)
#define ODIF_EINT_ADDR              (0x00F1A008uLL)
#define IDMAC_INTSE_ADDR            (0x00F1B020uLL)
#define IDMAC_AERS_ADDR             (0x00F1B030uLL)
#define ODMAC_INTSE_ADDR            (0x00F1C020uLL)
#define ODMAC_AERS_ADDR             (0x00F1C030uLL)
//[aimac error status]
#define INTMON_ERRINT_ADDR          (0x00141008uLL)
#define AID0_IDIF_EINT_ADDR         (0x00119008uLL)
#define AID0_IDIF2_EINT_DSC_ADDR    (0x0011A010uLL)
#define AID0_IDMAC_INTSE_ADDR       (0x0011B020uLL)
#define AID0_IDMAC_AERS_ADDR        (0x0011B030uLL)
#define AID1_IDIF_EINT_ADDR         (0x000D9008uLL)
#define AID1_IDMAC_INTSE_ADDR       (0x000DB020uLL)
#define AID1_IDMAC_AERS_ADDR        (0x000DB030uLL)
#define EXD0_IDIF_EINT_ADDR         (0x00019008uLL)
#define EXD0_IDIF_DSC_ADDR          (0x00019010uLL)
#define EXD0_ODIF_EINT_ADDR         (0x0001A008uLL)
#define EXD0_IDMAC_INTSE_ADDR       (0x0001B020uLL)
#define EXD0_IDMAC_AERS_ADDR        (0x0001B030uLL)
#define EXD0_ODMAC_INTSE_ADDR       (0x0001C020uLL)
#define EXD0_ODMAC_AERS_ADDR        (0x0001C030uLL)
#define EXD1_IDIF_EINT_ADDR         (0x00059008uLL)
#define EXD1_ODIF_EINT_ADDR         (0x0005A008uLL)
#define EXD1_IDMAC_INTSE_ADDR       (0x0005B020uLL)
#define EXD1_IDMAC_AERS_ADDR        (0x0005B030uLL)
#define EXD1_ODMAC_INTSE_ADDR       (0x0005C020uLL)
#define EXD1_ODMAC_AERS_ADDR        (0x0005C030uLL)
#define PRAM_INT_ADDR               (0x00200000uLL)
#define FMBUF_ERR_STS_ADDR          (0x001E0000uLL)
#define MACCTL_ERR_STS_ADDR         (0x001C0008uLL)

#endif /* DRP_REG__H */
