{
    "MlibObjs": {},
    "CurCompileModules": [
        "...MASTER...",
        "_vcs_unit__2343566412",
        "std",
        "intf_sdram",
        "intf_wishBone",
        "inft_sdrcntrl",
        "testcase",
        "intf_whitebox",
        "top",
        "top",
        "mt48lc2m32b2",
        "mt48lc8m8a2",
        "IS42VM16400K",
        "sdrc_top",
        "sdrc_bank_fsm"
    ],
    "LVLData": [
        "SIM"
    ],
    "PrevCompiledModules": {
        "mt48lc8m8a2": {
            "Pj51K_d": {
                "bytes": 187820,
                "mod": "mt48lc8m8a2",
                "out": "Pj51K_d.o",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "intf_wishBone": {
            "ypVrV_d": {
                "bytes": 14399,
                "mod": "intf_wishBone",
                "out": "ypVrV_d.o",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "IS42VM16400K": {
            "TzJKa_d": {
                "bytes": 282780,
                "mod": "IS42VM16400K",
                "out": "TzJKa_d.o",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "intf_whitebox": {
            "qtWga_d": {
                "bytes": 7244,
                "mod": "intf_whitebox",
                "out": "qtWga_d.o",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "sdrc_top": {
            "NTNU2_d": {
                "bytes": 410980,
                "mod": "sdrc_top",
                "out": "NTNU2_d.o",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "intf_sdram": {
            "RuFh3_d": {
                "bytes": 14575,
                "mod": "intf_sdram",
                "out": "RuFh3_d.o",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "inft_sdrcntrl": {
            "xqeUE_d": {
                "bytes": 13508,
                "mod": "inft_sdrcntrl",
                "out": "xqeUE_d.o",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 68405,
                "mod": "std",
                "out": "reYIK_d.o",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "_vcs_unit__2343566412": {
            "Zg4SW_d": {
                "bytes": 95537,
                "mod": "_vcs_unit__2343566412",
                "out": "Zg4SW_d.o",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "sdrc_bank_fsm": {
            "ChjVu_d": {
                "bytes": 48789,
                "mod": "sdrc_bank_fsm",
                "out": "ChjVu_d.o",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "top": {
            "Emx8S_d": {
                "bytes": 552217,
                "mod": "top",
                "mode": 4,
                "out": "Emx8S_d.o",
                "archive": "archive.54/_31703_archive_1.a",
                "checksum": 0
            }
        },
        "testcase": {
            "PATxq_d": {
                "bytes": 106131,
                "mod": "testcase",
                "out": "PATxq_d.o",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "mt48lc2m32b2": {
            "a3mSN_d": {
                "bytes": 196407,
                "mod": "mt48lc2m32b2",
                "out": "a3mSN_d.o",
                "mode": 4,
                "archive": "archive.54/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 8926,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "NameTable": {
        "sdrc_bank_fsm": [
            "sdrc_bank_fsm",
            "ChjVu",
            "module",
            8
        ],
        "_vcs_unit__2343566412": [
            "_vcs_unit__2343566412",
            "Zg4SW",
            "module",
            10
        ],
        "top": [
            "top",
            "Emx8S",
            "module",
            6
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            2
        ],
        "intf_sdram": [
            "intf_sdram",
            "RuFh3",
            "module",
            3
        ],
        "inft_sdrcntrl": [
            "inft_sdrcntrl",
            "xqeUE",
            "module",
            5
        ],
        "intf_wishBone": [
            "intf_wishBone",
            "ypVrV",
            "module",
            4
        ],
        "mt48lc2m32b2": [
            "mt48lc2m32b2",
            "a3mSN",
            "module",
            13
        ],
        "testcase": [
            "testcase",
            "PATxq",
            "module",
            11
        ],
        "sdrc_top": [
            "sdrc_top",
            "NTNU2",
            "module",
            7
        ],
        "intf_whitebox": [
            "intf_whitebox",
            "qtWga",
            "module",
            15
        ],
        "mt48lc8m8a2": [
            "mt48lc8m8a2",
            "Pj51K",
            "module",
            1
        ],
        "IS42VM16400K": [
            "IS42VM16400K",
            "TzJKa",
            "module",
            14
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            9
        ]
    },
    "CompileStrategy": "fullobj",
    "stat": {
        "outputSizePerQuad": 12.778281718753691,
        "quadSpeed": 98007.802099852997,
        "ru_self_cgstart": {
            "ru_maxrss_kb": 90820,
            "ru_utime_sec": 0.94185600000000003,
            "ru_majflt": 0,
            "ru_stime_sec": 0.077988000000000002,
            "ru_minflt": 30046,
            "ru_nvcsw": 815,
            "ru_nivcsw": 336
        },
        "mopSpeed": 279724.95861645852,
        "peak_mem_kb": 254400,
        "Frontend(%)": 68.558900152934484,
        "nMops": 120823,
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 33040,
            "ru_utime_sec": 0.0029989999999999999,
            "ru_majflt": 0,
            "ru_stime_sec": 0.005999,
            "ru_minflt": 3611,
            "ru_nvcsw": 23,
            "ru_nivcsw": 16
        },
        "mop/quad": 2.8541090874731299,
        "nQuads": 42333,
        "ru_self_end": {
            "ru_maxrss_kb": 99384,
            "ru_utime_sec": 1.373791,
            "ru_majflt": 0,
            "ru_stime_sec": 0.095985000000000001,
            "ru_minflt": 36229,
            "ru_nvcsw": 931,
            "ru_nivcsw": 411
        },
        "CodeGen(%)": 31.441099847065523,
        "totalObjSize": 540943,
        "ru_childs_end": {
            "ru_maxrss_kb": 39004,
            "ru_utime_sec": 0.004999,
            "ru_majflt": 0,
            "ru_stime_sec": 0.005999,
            "ru_minflt": 4123,
            "ru_nvcsw": 29,
            "ru_nivcsw": 18
        }
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 161418,
        "archive": "archive.54/_31703_archive_1.a"
    },
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.31703.json"
    ],
    "Misc": {
        "cwd": "/mnt/vol_NFS_Zener/WD_ESPEC/fparis/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "archive_dir": "archive.54",
        "csrc_abs": "/mnt/vol_NFS_Zener/WD_ESPEC/fparis/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb/csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/mnt/vol_NFS_Zener/WD_ESPEC/fparis/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb/simv.daidir"
    },
    "CompileStatus": "Successful"
}