|VHDL_reklama
SW[0] => mux3bit_8to1:MUX0.U3[0]
SW[0] => mux3bit_8to1:MUX1.U2[0]
SW[0] => mux3bit_8to1:MUX2.U1[0]
SW[0] => mux3bit_8to1:MUX3.U0[0]
SW[0] => mux3bit_8to1:MUX4.U7[0]
SW[0] => mux3bit_8to1:MUX5.U6[0]
SW[0] => mux3bit_8to1:MUX6.U5[0]
SW[0] => mux3bit_8to1:MUX7.U4[0]
SW[1] => mux3bit_8to1:MUX0.U3[1]
SW[1] => mux3bit_8to1:MUX1.U2[1]
SW[1] => mux3bit_8to1:MUX2.U1[1]
SW[1] => mux3bit_8to1:MUX3.U0[1]
SW[1] => mux3bit_8to1:MUX4.U7[1]
SW[1] => mux3bit_8to1:MUX5.U6[1]
SW[1] => mux3bit_8to1:MUX6.U5[1]
SW[1] => mux3bit_8to1:MUX7.U4[1]
SW[2] => mux3bit_8to1:MUX0.U3[2]
SW[2] => mux3bit_8to1:MUX1.U2[2]
SW[2] => mux3bit_8to1:MUX2.U1[2]
SW[2] => mux3bit_8to1:MUX3.U0[2]
SW[2] => mux3bit_8to1:MUX4.U7[2]
SW[2] => mux3bit_8to1:MUX5.U6[2]
SW[2] => mux3bit_8to1:MUX6.U5[2]
SW[2] => mux3bit_8to1:MUX7.U4[2]
SW[3] => mux3bit_8to1:MUX0.U4[0]
SW[3] => mux3bit_8to1:MUX1.U3[0]
SW[3] => mux3bit_8to1:MUX2.U2[0]
SW[3] => mux3bit_8to1:MUX3.U1[0]
SW[3] => mux3bit_8to1:MUX4.U0[0]
SW[3] => mux3bit_8to1:MUX5.U7[0]
SW[3] => mux3bit_8to1:MUX6.U6[0]
SW[3] => mux3bit_8to1:MUX7.U5[0]
SW[4] => mux3bit_8to1:MUX0.U4[1]
SW[4] => mux3bit_8to1:MUX1.U3[1]
SW[4] => mux3bit_8to1:MUX2.U2[1]
SW[4] => mux3bit_8to1:MUX3.U1[1]
SW[4] => mux3bit_8to1:MUX4.U0[1]
SW[4] => mux3bit_8to1:MUX5.U7[1]
SW[4] => mux3bit_8to1:MUX6.U6[1]
SW[4] => mux3bit_8to1:MUX7.U5[1]
SW[5] => mux3bit_8to1:MUX0.U4[2]
SW[5] => mux3bit_8to1:MUX1.U3[2]
SW[5] => mux3bit_8to1:MUX2.U2[2]
SW[5] => mux3bit_8to1:MUX3.U1[2]
SW[5] => mux3bit_8to1:MUX4.U0[2]
SW[5] => mux3bit_8to1:MUX5.U7[2]
SW[5] => mux3bit_8to1:MUX6.U6[2]
SW[5] => mux3bit_8to1:MUX7.U5[2]
SW[6] => mux3bit_8to1:MUX0.U5[0]
SW[6] => mux3bit_8to1:MUX1.U4[0]
SW[6] => mux3bit_8to1:MUX2.U3[0]
SW[6] => mux3bit_8to1:MUX3.U2[0]
SW[6] => mux3bit_8to1:MUX4.U1[0]
SW[6] => mux3bit_8to1:MUX5.U0[0]
SW[6] => mux3bit_8to1:MUX6.U7[0]
SW[6] => mux3bit_8to1:MUX7.U6[0]
SW[7] => mux3bit_8to1:MUX0.U5[1]
SW[7] => mux3bit_8to1:MUX1.U4[1]
SW[7] => mux3bit_8to1:MUX2.U3[1]
SW[7] => mux3bit_8to1:MUX3.U2[1]
SW[7] => mux3bit_8to1:MUX4.U1[1]
SW[7] => mux3bit_8to1:MUX5.U0[1]
SW[7] => mux3bit_8to1:MUX6.U7[1]
SW[7] => mux3bit_8to1:MUX7.U6[1]
SW[8] => mux3bit_8to1:MUX0.U5[2]
SW[8] => mux3bit_8to1:MUX1.U4[2]
SW[8] => mux3bit_8to1:MUX2.U3[2]
SW[8] => mux3bit_8to1:MUX3.U2[2]
SW[8] => mux3bit_8to1:MUX4.U1[2]
SW[8] => mux3bit_8to1:MUX5.U0[2]
SW[8] => mux3bit_8to1:MUX6.U7[2]
SW[8] => mux3bit_8to1:MUX7.U6[2]
SW[9] => mux3bit_8to1:MUX0.U6[0]
SW[9] => mux3bit_8to1:MUX1.U5[0]
SW[9] => mux3bit_8to1:MUX2.U4[0]
SW[9] => mux3bit_8to1:MUX3.U3[0]
SW[9] => mux3bit_8to1:MUX4.U2[0]
SW[9] => mux3bit_8to1:MUX5.U1[0]
SW[9] => mux3bit_8to1:MUX6.U0[0]
SW[9] => mux3bit_8to1:MUX7.U7[0]
SW[10] => mux3bit_8to1:MUX0.U6[1]
SW[10] => mux3bit_8to1:MUX1.U5[1]
SW[10] => mux3bit_8to1:MUX2.U4[1]
SW[10] => mux3bit_8to1:MUX3.U3[1]
SW[10] => mux3bit_8to1:MUX4.U2[1]
SW[10] => mux3bit_8to1:MUX5.U1[1]
SW[10] => mux3bit_8to1:MUX6.U0[1]
SW[10] => mux3bit_8to1:MUX7.U7[1]
SW[11] => mux3bit_8to1:MUX0.U6[2]
SW[11] => mux3bit_8to1:MUX1.U5[2]
SW[11] => mux3bit_8to1:MUX2.U4[2]
SW[11] => mux3bit_8to1:MUX3.U3[2]
SW[11] => mux3bit_8to1:MUX4.U2[2]
SW[11] => mux3bit_8to1:MUX5.U1[2]
SW[11] => mux3bit_8to1:MUX6.U0[2]
SW[11] => mux3bit_8to1:MUX7.U7[2]
SW[12] => mux3bit_8to1:MUX0.U7[0]
SW[12] => mux3bit_8to1:MUX1.U6[0]
SW[12] => mux3bit_8to1:MUX2.U5[0]
SW[12] => mux3bit_8to1:MUX3.U4[0]
SW[12] => mux3bit_8to1:MUX4.U3[0]
SW[12] => mux3bit_8to1:MUX5.U2[0]
SW[12] => mux3bit_8to1:MUX6.U1[0]
SW[12] => mux3bit_8to1:MUX7.U0[0]
SW[13] => mux3bit_8to1:MUX0.U7[1]
SW[13] => mux3bit_8to1:MUX1.U6[1]
SW[13] => mux3bit_8to1:MUX2.U5[1]
SW[13] => mux3bit_8to1:MUX3.U4[1]
SW[13] => mux3bit_8to1:MUX4.U3[1]
SW[13] => mux3bit_8to1:MUX5.U2[1]
SW[13] => mux3bit_8to1:MUX6.U1[1]
SW[13] => mux3bit_8to1:MUX7.U0[1]
SW[14] => mux3bit_8to1:MUX0.U7[2]
SW[14] => mux3bit_8to1:MUX1.U6[2]
SW[14] => mux3bit_8to1:MUX2.U5[2]
SW[14] => mux3bit_8to1:MUX3.U4[2]
SW[14] => mux3bit_8to1:MUX4.U3[2]
SW[14] => mux3bit_8to1:MUX5.U2[2]
SW[14] => mux3bit_8to1:MUX6.U1[2]
SW[14] => mux3bit_8to1:MUX7.U0[2]
SW[15] => mux3bit_8to1:MUX0.S[0]
SW[15] => mux3bit_8to1:MUX1.S[0]
SW[15] => mux3bit_8to1:MUX2.S[0]
SW[15] => mux3bit_8to1:MUX3.S[0]
SW[15] => mux3bit_8to1:MUX4.S[0]
SW[15] => mux3bit_8to1:MUX5.S[0]
SW[15] => mux3bit_8to1:MUX6.S[0]
SW[15] => mux3bit_8to1:MUX7.S[0]
SW[16] => mux3bit_8to1:MUX0.S[1]
SW[16] => mux3bit_8to1:MUX1.S[1]
SW[16] => mux3bit_8to1:MUX2.S[1]
SW[16] => mux3bit_8to1:MUX3.S[1]
SW[16] => mux3bit_8to1:MUX4.S[1]
SW[16] => mux3bit_8to1:MUX5.S[1]
SW[16] => mux3bit_8to1:MUX6.S[1]
SW[16] => mux3bit_8to1:MUX7.S[1]
SW[17] => mux3bit_8to1:MUX0.S[2]
SW[17] => mux3bit_8to1:MUX1.S[2]
SW[17] => mux3bit_8to1:MUX2.S[2]
SW[17] => mux3bit_8to1:MUX3.S[2]
SW[17] => mux3bit_8to1:MUX4.S[2]
SW[17] => mux3bit_8to1:MUX5.S[2]
SW[17] => mux3bit_8to1:MUX6.S[2]
SW[17] => mux3bit_8to1:MUX7.S[2]
HEX0[6] <= char7seg:H0.Display[6]
HEX0[5] <= char7seg:H0.Display[5]
HEX0[4] <= char7seg:H0.Display[4]
HEX0[3] <= char7seg:H0.Display[3]
HEX0[2] <= char7seg:H0.Display[2]
HEX0[1] <= char7seg:H0.Display[1]
HEX0[0] <= char7seg:H0.Display[0]
HEX1[6] <= char7seg:H1.Display[6]
HEX1[5] <= char7seg:H1.Display[5]
HEX1[4] <= char7seg:H1.Display[4]
HEX1[3] <= char7seg:H1.Display[3]
HEX1[2] <= char7seg:H1.Display[2]
HEX1[1] <= char7seg:H1.Display[1]
HEX1[0] <= char7seg:H1.Display[0]
HEX2[6] <= char7seg:H2.Display[6]
HEX2[5] <= char7seg:H2.Display[5]
HEX2[4] <= char7seg:H2.Display[4]
HEX2[3] <= char7seg:H2.Display[3]
HEX2[2] <= char7seg:H2.Display[2]
HEX2[1] <= char7seg:H2.Display[1]
HEX2[0] <= char7seg:H2.Display[0]
HEX3[6] <= char7seg:H3.Display[6]
HEX3[5] <= char7seg:H3.Display[5]
HEX3[4] <= char7seg:H3.Display[4]
HEX3[3] <= char7seg:H3.Display[3]
HEX3[2] <= char7seg:H3.Display[2]
HEX3[1] <= char7seg:H3.Display[1]
HEX3[0] <= char7seg:H3.Display[0]
HEX4[6] <= char7seg:H4.Display[6]
HEX4[5] <= char7seg:H4.Display[5]
HEX4[4] <= char7seg:H4.Display[4]
HEX4[3] <= char7seg:H4.Display[3]
HEX4[2] <= char7seg:H4.Display[2]
HEX4[1] <= char7seg:H4.Display[1]
HEX4[0] <= char7seg:H4.Display[0]
HEX5[6] <= char7seg:H5.Display[6]
HEX5[5] <= char7seg:H5.Display[5]
HEX5[4] <= char7seg:H5.Display[4]
HEX5[3] <= char7seg:H5.Display[3]
HEX5[2] <= char7seg:H5.Display[2]
HEX5[1] <= char7seg:H5.Display[1]
HEX5[0] <= char7seg:H5.Display[0]
HEX6[6] <= char7seg:H6.Display[6]
HEX6[5] <= char7seg:H6.Display[5]
HEX6[4] <= char7seg:H6.Display[4]
HEX6[3] <= char7seg:H6.Display[3]
HEX6[2] <= char7seg:H6.Display[2]
HEX6[1] <= char7seg:H6.Display[1]
HEX6[0] <= char7seg:H6.Display[0]
HEX7[6] <= char7seg:H7.Display[6]
HEX7[5] <= char7seg:H7.Display[5]
HEX7[4] <= char7seg:H7.Display[4]
HEX7[3] <= char7seg:H7.Display[3]
HEX7[2] <= char7seg:H7.Display[2]
HEX7[1] <= char7seg:H7.Display[1]
HEX7[0] <= char7seg:H7.Display[0]


|VHDL_reklama|mux3bit_8to1:MUX0
S[0] => Mux0.IN2
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[1] => Mux0.IN1
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[2] => Mux0.IN0
S[2] => Mux1.IN0
S[2] => Mux2.IN0
U0[0] => Mux2.IN3
U0[1] => Mux1.IN3
U0[2] => Mux0.IN3
U1[0] => Mux2.IN4
U1[1] => Mux1.IN4
U1[2] => Mux0.IN4
U2[0] => Mux2.IN5
U2[1] => Mux1.IN5
U2[2] => Mux0.IN5
U3[0] => Mux2.IN6
U3[1] => Mux1.IN6
U3[2] => Mux0.IN6
U4[0] => Mux2.IN7
U4[1] => Mux1.IN7
U4[2] => Mux0.IN7
U5[0] => Mux2.IN8
U5[1] => Mux1.IN8
U5[2] => Mux0.IN8
U6[0] => Mux2.IN9
U6[1] => Mux1.IN9
U6[2] => Mux0.IN9
U7[0] => Mux2.IN10
U7[1] => Mux1.IN10
U7[2] => Mux0.IN10
M0[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
M0[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
M0[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|mux3bit_8to1:MUX1
S[0] => Mux0.IN2
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[1] => Mux0.IN1
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[2] => Mux0.IN0
S[2] => Mux1.IN0
S[2] => Mux2.IN0
U0[0] => Mux2.IN3
U0[1] => Mux1.IN3
U0[2] => Mux0.IN3
U1[0] => Mux2.IN4
U1[1] => Mux1.IN4
U1[2] => Mux0.IN4
U2[0] => Mux2.IN5
U2[1] => Mux1.IN5
U2[2] => Mux0.IN5
U3[0] => Mux2.IN6
U3[1] => Mux1.IN6
U3[2] => Mux0.IN6
U4[0] => Mux2.IN7
U4[1] => Mux1.IN7
U4[2] => Mux0.IN7
U5[0] => Mux2.IN8
U5[1] => Mux1.IN8
U5[2] => Mux0.IN8
U6[0] => Mux2.IN9
U6[1] => Mux1.IN9
U6[2] => Mux0.IN9
U7[0] => Mux2.IN10
U7[1] => Mux1.IN10
U7[2] => Mux0.IN10
M0[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
M0[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
M0[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|mux3bit_8to1:MUX2
S[0] => Mux0.IN2
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[1] => Mux0.IN1
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[2] => Mux0.IN0
S[2] => Mux1.IN0
S[2] => Mux2.IN0
U0[0] => Mux2.IN3
U0[1] => Mux1.IN3
U0[2] => Mux0.IN3
U1[0] => Mux2.IN4
U1[1] => Mux1.IN4
U1[2] => Mux0.IN4
U2[0] => Mux2.IN5
U2[1] => Mux1.IN5
U2[2] => Mux0.IN5
U3[0] => Mux2.IN6
U3[1] => Mux1.IN6
U3[2] => Mux0.IN6
U4[0] => Mux2.IN7
U4[1] => Mux1.IN7
U4[2] => Mux0.IN7
U5[0] => Mux2.IN8
U5[1] => Mux1.IN8
U5[2] => Mux0.IN8
U6[0] => Mux2.IN9
U6[1] => Mux1.IN9
U6[2] => Mux0.IN9
U7[0] => Mux2.IN10
U7[1] => Mux1.IN10
U7[2] => Mux0.IN10
M0[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
M0[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
M0[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|mux3bit_8to1:MUX3
S[0] => Mux0.IN2
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[1] => Mux0.IN1
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[2] => Mux0.IN0
S[2] => Mux1.IN0
S[2] => Mux2.IN0
U0[0] => Mux2.IN3
U0[1] => Mux1.IN3
U0[2] => Mux0.IN3
U1[0] => Mux2.IN4
U1[1] => Mux1.IN4
U1[2] => Mux0.IN4
U2[0] => Mux2.IN5
U2[1] => Mux1.IN5
U2[2] => Mux0.IN5
U3[0] => Mux2.IN6
U3[1] => Mux1.IN6
U3[2] => Mux0.IN6
U4[0] => Mux2.IN7
U4[1] => Mux1.IN7
U4[2] => Mux0.IN7
U5[0] => Mux2.IN8
U5[1] => Mux1.IN8
U5[2] => Mux0.IN8
U6[0] => Mux2.IN9
U6[1] => Mux1.IN9
U6[2] => Mux0.IN9
U7[0] => Mux2.IN10
U7[1] => Mux1.IN10
U7[2] => Mux0.IN10
M0[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
M0[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
M0[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|mux3bit_8to1:MUX4
S[0] => Mux0.IN2
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[1] => Mux0.IN1
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[2] => Mux0.IN0
S[2] => Mux1.IN0
S[2] => Mux2.IN0
U0[0] => Mux2.IN3
U0[1] => Mux1.IN3
U0[2] => Mux0.IN3
U1[0] => Mux2.IN4
U1[1] => Mux1.IN4
U1[2] => Mux0.IN4
U2[0] => Mux2.IN5
U2[1] => Mux1.IN5
U2[2] => Mux0.IN5
U3[0] => Mux2.IN6
U3[1] => Mux1.IN6
U3[2] => Mux0.IN6
U4[0] => Mux2.IN7
U4[1] => Mux1.IN7
U4[2] => Mux0.IN7
U5[0] => Mux2.IN8
U5[1] => Mux1.IN8
U5[2] => Mux0.IN8
U6[0] => Mux2.IN9
U6[1] => Mux1.IN9
U6[2] => Mux0.IN9
U7[0] => Mux2.IN10
U7[1] => Mux1.IN10
U7[2] => Mux0.IN10
M0[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
M0[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
M0[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|mux3bit_8to1:MUX5
S[0] => Mux0.IN2
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[1] => Mux0.IN1
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[2] => Mux0.IN0
S[2] => Mux1.IN0
S[2] => Mux2.IN0
U0[0] => Mux2.IN3
U0[1] => Mux1.IN3
U0[2] => Mux0.IN3
U1[0] => Mux2.IN4
U1[1] => Mux1.IN4
U1[2] => Mux0.IN4
U2[0] => Mux2.IN5
U2[1] => Mux1.IN5
U2[2] => Mux0.IN5
U3[0] => Mux2.IN6
U3[1] => Mux1.IN6
U3[2] => Mux0.IN6
U4[0] => Mux2.IN7
U4[1] => Mux1.IN7
U4[2] => Mux0.IN7
U5[0] => Mux2.IN8
U5[1] => Mux1.IN8
U5[2] => Mux0.IN8
U6[0] => Mux2.IN9
U6[1] => Mux1.IN9
U6[2] => Mux0.IN9
U7[0] => Mux2.IN10
U7[1] => Mux1.IN10
U7[2] => Mux0.IN10
M0[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
M0[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
M0[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|mux3bit_8to1:MUX6
S[0] => Mux0.IN2
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[1] => Mux0.IN1
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[2] => Mux0.IN0
S[2] => Mux1.IN0
S[2] => Mux2.IN0
U0[0] => Mux2.IN3
U0[1] => Mux1.IN3
U0[2] => Mux0.IN3
U1[0] => Mux2.IN4
U1[1] => Mux1.IN4
U1[2] => Mux0.IN4
U2[0] => Mux2.IN5
U2[1] => Mux1.IN5
U2[2] => Mux0.IN5
U3[0] => Mux2.IN6
U3[1] => Mux1.IN6
U3[2] => Mux0.IN6
U4[0] => Mux2.IN7
U4[1] => Mux1.IN7
U4[2] => Mux0.IN7
U5[0] => Mux2.IN8
U5[1] => Mux1.IN8
U5[2] => Mux0.IN8
U6[0] => Mux2.IN9
U6[1] => Mux1.IN9
U6[2] => Mux0.IN9
U7[0] => Mux2.IN10
U7[1] => Mux1.IN10
U7[2] => Mux0.IN10
M0[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
M0[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
M0[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|mux3bit_8to1:MUX7
S[0] => Mux0.IN2
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[1] => Mux0.IN1
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[2] => Mux0.IN0
S[2] => Mux1.IN0
S[2] => Mux2.IN0
U0[0] => Mux2.IN3
U0[1] => Mux1.IN3
U0[2] => Mux0.IN3
U1[0] => Mux2.IN4
U1[1] => Mux1.IN4
U1[2] => Mux0.IN4
U2[0] => Mux2.IN5
U2[1] => Mux1.IN5
U2[2] => Mux0.IN5
U3[0] => Mux2.IN6
U3[1] => Mux1.IN6
U3[2] => Mux0.IN6
U4[0] => Mux2.IN7
U4[1] => Mux1.IN7
U4[2] => Mux0.IN7
U5[0] => Mux2.IN8
U5[1] => Mux1.IN8
U5[2] => Mux0.IN8
U6[0] => Mux2.IN9
U6[1] => Mux1.IN9
U6[2] => Mux0.IN9
U7[0] => Mux2.IN10
U7[1] => Mux1.IN10
U7[2] => Mux0.IN10
M0[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
M0[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
M0[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|char7seg:H0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display[3].DATAIN
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN0
C[2] => Display.IN1
C[2] => Display.IN1
C[2] => Display.IN1
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|char7seg:H1
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display[3].DATAIN
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN0
C[2] => Display.IN1
C[2] => Display.IN1
C[2] => Display.IN1
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|char7seg:H2
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display[3].DATAIN
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN0
C[2] => Display.IN1
C[2] => Display.IN1
C[2] => Display.IN1
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|char7seg:H3
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display[3].DATAIN
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN0
C[2] => Display.IN1
C[2] => Display.IN1
C[2] => Display.IN1
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|char7seg:H4
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display[3].DATAIN
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN0
C[2] => Display.IN1
C[2] => Display.IN1
C[2] => Display.IN1
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|char7seg:H5
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display[3].DATAIN
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN0
C[2] => Display.IN1
C[2] => Display.IN1
C[2] => Display.IN1
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|char7seg:H6
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display[3].DATAIN
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN0
C[2] => Display.IN1
C[2] => Display.IN1
C[2] => Display.IN1
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|VHDL_reklama|char7seg:H7
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display.IN0
C[0] => Display[3].DATAIN
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN1
C[1] => Display.IN0
C[2] => Display.IN1
C[2] => Display.IN1
C[2] => Display.IN1
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE


