-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Wed May 13 12:48:15 2020
-- Host        : ubuntu-svg-xilinx.acs-lab.eonerc.rwth-aachen.de running 64-bit Ubuntu 16.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/svg-hka/VILLASfpga-hardware/vc707/vc707_villas/bd/top/ip/top_aurora_0_0/top_aurora_0_0_sim_netlist.vhdl
-- Design      : top_aurora_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx485tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_AXI_TO_LL is
  port (
    new_pkt_r_reg_0 : out STD_LOGIC;
    new_pkt_r : in STD_LOGIC;
    new_pkt_r_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_AXI_TO_LL : entity is "aurora_8b10b_0_AXI_TO_LL";
end top_aurora_0_0_aurora_8b10b_0_AXI_TO_LL;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_AXI_TO_LL is
begin
new_pkt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => new_pkt_r_reg_1,
      CE => '1',
      D => new_pkt_r,
      Q => new_pkt_r_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_CHANNEL_ERR_DETECT is
  port (
    soft_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    reset_channel_i : out STD_LOGIC;
    wait_for_lane_up_r0 : out STD_LOGIC;
    RESET_CHANNEL_reg_0 : in STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    lane_up : in STD_LOGIC;
    verify_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    power_down : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_CHANNEL_ERR_DETECT : entity is "aurora_8b10b_0_CHANNEL_ERR_DETECT";
end top_aurora_0_0_aurora_8b10b_0_CHANNEL_ERR_DETECT;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_CHANNEL_ERR_DETECT is
  signal RESET_CHANNEL0 : STD_LOGIC;
  signal channel_soft_err_c : STD_LOGIC;
  signal hard_err_r : STD_LOGIC;
  signal lane_up_r : STD_LOGIC;
  signal \^reset_channel_i\ : STD_LOGIC;
  signal soft_err_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  reset_channel_i <= \^reset_channel_i\;
CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => RESET_CHANNEL_reg_0,
      CE => '1',
      D => hard_err_r,
      Q => hard_err,
      R => '0'
    );
CHANNEL_SOFT_ERR_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => soft_err_r(1),
      I1 => soft_err_r(0),
      O => channel_soft_err_c
    );
CHANNEL_SOFT_ERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => RESET_CHANNEL_reg_0,
      CE => '1',
      D => channel_soft_err_c,
      Q => soft_err,
      R => '0'
    );
RESET_CHANNEL_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => power_down,
      I1 => lane_up_r,
      O => RESET_CHANNEL0
    );
RESET_CHANNEL_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => RESET_CHANNEL_reg_0,
      CE => '1',
      D => RESET_CHANNEL0,
      Q => \^reset_channel_i\,
      R => '0'
    );
hard_err_r_reg: unisim.vcomponents.FDRE
     port map (
      C => RESET_CHANNEL_reg_0,
      CE => '1',
      D => hard_err_i,
      Q => hard_err_r,
      R => '0'
    );
lane_up_r_reg: unisim.vcomponents.FDRE
     port map (
      C => RESET_CHANNEL_reg_0,
      CE => '1',
      D => lane_up,
      Q => lane_up_r,
      R => '0'
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => RESET_CHANNEL_reg_0,
      CE => '1',
      D => D(1),
      Q => soft_err_r(1),
      R => '0'
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => RESET_CHANNEL_reg_0,
      CE => '1',
      D => D(0),
      Q => soft_err_r(0),
      R => '0'
    );
verify_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_channel_i\,
      I1 => verify_r_reg(0),
      O => wait_for_lane_up_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_CHANNEL_INIT_SM is
  port (
    gen_ver_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    channel_up : out STD_LOGIC;
    start_rx_i : out STD_LOGIC;
    gtrxreset_i : out STD_LOGIC;
    START_RX_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    \free_count_r_reg[13]_0\ : in STD_LOGIC;
    txver_count_r0 : in STD_LOGIC;
    got_v_i : in STD_LOGIC;
    wait_for_lane_up_r0 : in STD_LOGIC;
    \gtrxreset_extend_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_channel_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_CHANNEL_INIT_SM : entity is "aurora_8b10b_0_CHANNEL_INIT_SM";
end top_aurora_0_0_aurora_8b10b_0_CHANNEL_INIT_SM;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_CHANNEL_INIT_SM is
  signal GTRXRESET_OUT_i_1_n_0 : STD_LOGIC;
  signal GTRXRESET_OUT_i_2_n_0 : STD_LOGIC;
  signal START_RX0 : STD_LOGIC;
  signal all_lanes_v_r : STD_LOGIC;
  signal bad_v_r : STD_LOGIC;
  signal bad_v_r0 : STD_LOGIC;
  signal \^channel_up\ : STD_LOGIC;
  signal \free_count_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \free_count_r[13]_i_3_n_0\ : STD_LOGIC;
  signal \free_count_r[13]_i_4_n_0\ : STD_LOGIC;
  signal \free_count_r[13]_i_5_n_0\ : STD_LOGIC;
  signal \free_count_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \free_count_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \free_count_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \free_count_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \free_count_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \free_count_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \free_count_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \free_count_r[9]_i_3_n_0\ : STD_LOGIC;
  signal \free_count_r[9]_i_4_n_0\ : STD_LOGIC;
  signal \free_count_r[9]_i_5_n_0\ : STD_LOGIC;
  signal free_count_r_reg : STD_LOGIC_VECTOR ( 0 to 13 );
  signal \free_count_r_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \free_count_r_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \free_count_r_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \free_count_r_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \^gen_ver_i\ : STD_LOGIC;
  signal got_first_v_r : STD_LOGIC;
  signal got_first_v_r_i_1_n_0 : STD_LOGIC;
  signal gtreset_c : STD_LOGIC;
  signal gtrxreset_extend_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gtrxreset_nxt : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_verify_c : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 15 to 15 );
  signal ready_r : STD_LOGIC;
  signal ready_r2 : STD_LOGIC;
  signal reset_lanes_c : STD_LOGIC;
  signal \rxver_count_r_reg[1]_srl2_i_1_n_0\ : STD_LOGIC;
  signal \rxver_count_r_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \rxver_count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \^start_rx_i\ : STD_LOGIC;
  signal \txver_count_r_reg[6]_srl7_n_0\ : STD_LOGIC;
  signal \txver_count_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \v_count_r_reg[14]_srl15_n_0\ : STD_LOGIC;
  signal \v_count_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \verify_watchdog_r_reg[14]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \verify_watchdog_r_reg[14]_srl15_i_2_n_0\ : STD_LOGIC;
  signal \verify_watchdog_r_reg[14]_srl15_i_3_n_0\ : STD_LOGIC;
  signal \verify_watchdog_r_reg[14]_srl15_i_4_n_0\ : STD_LOGIC;
  signal \verify_watchdog_r_reg[14]_srl15_n_0\ : STD_LOGIC;
  signal \verify_watchdog_r_reg_n_0_[15]\ : STD_LOGIC;
  signal wait_for_lane_up_r : STD_LOGIC;
  signal \NLW_free_count_r_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_free_count_r_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of got_first_v_r_i_1 : label is "soft_lutpair62";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtreset_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gtreset_flop_0_i : label is "FD";
  attribute SOFT_HLUTNM of \ready_r_i_1__0\ : label is "soft_lutpair63";
  attribute BOX_TYPE of reset_lanes_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_i : label is "FD";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rxver_count_r_reg[1]_srl2\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \rxver_count_r_reg[1]_srl2\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2 ";
  attribute srl_bus_name of \txver_count_r_reg[6]_srl7\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg ";
  attribute srl_name of \txver_count_r_reg[6]_srl7\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7 ";
  attribute srl_bus_name of \v_count_r_reg[14]_srl15\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg ";
  attribute srl_name of \v_count_r_reg[14]_srl15\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of \v_count_r_reg[14]_srl15_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of verify_r_i_2 : label is "soft_lutpair63";
  attribute srl_bus_name of \verify_watchdog_r_reg[14]_srl15\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg ";
  attribute srl_name of \verify_watchdog_r_reg[14]_srl15\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15 ";
begin
  channel_up <= \^channel_up\;
  gen_ver_i <= \^gen_ver_i\;
  start_rx_i <= \^start_rx_i\;
CHANNEL_UP_reg: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => ready_r2,
      Q => \^channel_up\,
      R => '0'
    );
FRAME_ERR_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_rx_i\,
      O => START_RX_reg_0(0)
    );
GTRXRESET_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => gtrxreset_extend_r(2),
      I1 => gtrxreset_extend_r(3),
      I2 => gtrxreset_extend_r(0),
      I3 => gtrxreset_extend_r(1),
      I4 => GTRXRESET_OUT_i_2_n_0,
      O => GTRXRESET_OUT_i_1_n_0
    );
GTRXRESET_OUT_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gtrxreset_extend_r(5),
      I1 => gtrxreset_extend_r(4),
      I2 => gtrxreset_extend_r(7),
      I3 => gtrxreset_extend_r(6),
      O => GTRXRESET_OUT_i_2_n_0
    );
GTRXRESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => GTRXRESET_OUT_i_1_n_0,
      Q => gtrxreset_i,
      R => '0'
    );
START_RX_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_lane_up_r,
      O => START_RX0
    );
START_RX_reg: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => START_RX0,
      Q => \^start_rx_i\,
      R => \gtrxreset_extend_r_reg[0]_0\(0)
    );
all_lanes_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => got_v_i,
      Q => all_lanes_v_r,
      R => '0'
    );
bad_v_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => got_first_v_r,
      I1 => all_lanes_v_r,
      I2 => \v_count_r_reg_n_0_[15]\,
      O => bad_v_r0
    );
bad_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => bad_v_r0,
      Q => bad_v_r,
      R => '0'
    );
\free_count_r[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(10),
      O => \free_count_r[13]_i_2_n_0\
    );
\free_count_r[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(11),
      O => \free_count_r[13]_i_3_n_0\
    );
\free_count_r[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(12),
      O => \free_count_r[13]_i_4_n_0\
    );
\free_count_r[13]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(13),
      O => \free_count_r[13]_i_5_n_0\
    );
\free_count_r[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(0),
      O => \free_count_r[1]_i_2_n_0\
    );
\free_count_r[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(1),
      O => \free_count_r[1]_i_3_n_0\
    );
\free_count_r[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(2),
      O => \free_count_r[5]_i_2_n_0\
    );
\free_count_r[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(3),
      O => \free_count_r[5]_i_3_n_0\
    );
\free_count_r[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(4),
      O => \free_count_r[5]_i_4_n_0\
    );
\free_count_r[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(5),
      O => \free_count_r[5]_i_5_n_0\
    );
\free_count_r[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(6),
      O => \free_count_r[9]_i_2_n_0\
    );
\free_count_r[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(7),
      O => \free_count_r[9]_i_3_n_0\
    );
\free_count_r[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(8),
      O => \free_count_r[9]_i_4_n_0\
    );
\free_count_r[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(9),
      O => \free_count_r[9]_i_5_n_0\
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[1]_i_1_n_6\,
      Q => free_count_r_reg(0),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[13]_i_1_n_4\,
      Q => free_count_r_reg(10),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[13]_i_1_n_5\,
      Q => free_count_r_reg(11),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[13]_i_1_n_6\,
      Q => free_count_r_reg(12),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[13]_i_1_n_7\,
      Q => free_count_r_reg(13),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \free_count_r_reg[13]_i_1_n_0\,
      CO(2) => \free_count_r_reg[13]_i_1_n_1\,
      CO(1) => \free_count_r_reg[13]_i_1_n_2\,
      CO(0) => \free_count_r_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \free_count_r_reg[13]_i_1_n_4\,
      O(2) => \free_count_r_reg[13]_i_1_n_5\,
      O(1) => \free_count_r_reg[13]_i_1_n_6\,
      O(0) => \free_count_r_reg[13]_i_1_n_7\,
      S(3) => \free_count_r[13]_i_2_n_0\,
      S(2) => \free_count_r[13]_i_3_n_0\,
      S(1) => \free_count_r[13]_i_4_n_0\,
      S(0) => \free_count_r[13]_i_5_n_0\
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[1]_i_1_n_7\,
      Q => free_count_r_reg(1),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \free_count_r_reg[5]_i_1_n_0\,
      CO(3 downto 1) => \NLW_free_count_r_reg[1]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \free_count_r_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => \NLW_free_count_r_reg[1]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \free_count_r_reg[1]_i_1_n_6\,
      O(0) => \free_count_r_reg[1]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \free_count_r[1]_i_2_n_0\,
      S(0) => \free_count_r[1]_i_3_n_0\
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[5]_i_1_n_4\,
      Q => free_count_r_reg(2),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[5]_i_1_n_5\,
      Q => free_count_r_reg(3),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[5]_i_1_n_6\,
      Q => free_count_r_reg(4),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[5]_i_1_n_7\,
      Q => free_count_r_reg(5),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \free_count_r_reg[9]_i_1_n_0\,
      CO(3) => \free_count_r_reg[5]_i_1_n_0\,
      CO(2) => \free_count_r_reg[5]_i_1_n_1\,
      CO(1) => \free_count_r_reg[5]_i_1_n_2\,
      CO(0) => \free_count_r_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \free_count_r_reg[5]_i_1_n_4\,
      O(2) => \free_count_r_reg[5]_i_1_n_5\,
      O(1) => \free_count_r_reg[5]_i_1_n_6\,
      O(0) => \free_count_r_reg[5]_i_1_n_7\,
      S(3) => \free_count_r[5]_i_2_n_0\,
      S(2) => \free_count_r[5]_i_3_n_0\,
      S(1) => \free_count_r[5]_i_4_n_0\,
      S(0) => \free_count_r[5]_i_5_n_0\
    );
\free_count_r_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[9]_i_1_n_4\,
      Q => free_count_r_reg(6),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[9]_i_1_n_5\,
      Q => free_count_r_reg(7),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[9]_i_1_n_6\,
      Q => free_count_r_reg(8),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \free_count_r_reg[9]_i_1_n_7\,
      Q => free_count_r_reg(9),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \free_count_r_reg[13]_i_1_n_0\,
      CO(3) => \free_count_r_reg[9]_i_1_n_0\,
      CO(2) => \free_count_r_reg[9]_i_1_n_1\,
      CO(1) => \free_count_r_reg[9]_i_1_n_2\,
      CO(0) => \free_count_r_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \free_count_r_reg[9]_i_1_n_4\,
      O(2) => \free_count_r_reg[9]_i_1_n_5\,
      O(1) => \free_count_r_reg[9]_i_1_n_6\,
      O(0) => \free_count_r_reg[9]_i_1_n_7\,
      S(3) => \free_count_r[9]_i_2_n_0\,
      S(2) => \free_count_r[9]_i_3_n_0\,
      S(1) => \free_count_r[9]_i_4_n_0\,
      S(0) => \free_count_r[9]_i_5_n_0\
    );
got_first_v_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^gen_ver_i\,
      I1 => got_first_v_r,
      I2 => all_lanes_v_r,
      O => got_first_v_r_i_1_n_0
    );
got_first_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => got_first_v_r_i_1_n_0,
      Q => got_first_v_r,
      R => '0'
    );
gtreset_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => gtreset_c,
      Q => gtrxreset_nxt,
      R => '0'
    );
gtreset_flop_0_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \^gen_ver_i\,
      I1 => \verify_watchdog_r_reg_n_0_[15]\,
      I2 => \rxver_count_r_reg_n_0_[2]\,
      I3 => bad_v_r,
      O => gtreset_c
    );
\gtrxreset_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => gtrxreset_extend_r(1),
      Q => gtrxreset_extend_r(0),
      R => \gtrxreset_extend_r_reg[0]_0\(0)
    );
\gtrxreset_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => gtrxreset_extend_r(2),
      Q => gtrxreset_extend_r(1),
      R => \gtrxreset_extend_r_reg[0]_0\(0)
    );
\gtrxreset_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => gtrxreset_extend_r(3),
      Q => gtrxreset_extend_r(2),
      R => \gtrxreset_extend_r_reg[0]_0\(0)
    );
\gtrxreset_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => gtrxreset_extend_r(4),
      Q => gtrxreset_extend_r(3),
      R => \gtrxreset_extend_r_reg[0]_0\(0)
    );
\gtrxreset_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => gtrxreset_extend_r(5),
      Q => gtrxreset_extend_r(4),
      R => \gtrxreset_extend_r_reg[0]_0\(0)
    );
\gtrxreset_extend_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => gtrxreset_extend_r(6),
      Q => gtrxreset_extend_r(5),
      R => \gtrxreset_extend_r_reg[0]_0\(0)
    );
\gtrxreset_extend_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => gtrxreset_extend_r(7),
      Q => gtrxreset_extend_r(6),
      R => \gtrxreset_extend_r_reg[0]_0\(0)
    );
\gtrxreset_extend_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => gtrxreset_nxt,
      Q => gtrxreset_extend_r(7),
      R => \gtrxreset_extend_r_reg[0]_0\(0)
    );
ready_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => ready_r,
      Q => ready_r2,
      R => '0'
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => ready_r,
      I1 => \rxver_count_r_reg_n_0_[2]\,
      I2 => \txver_count_r_reg_n_0_[7]\,
      I3 => \^gen_ver_i\,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => wait_for_lane_up_r0
    );
reset_lanes_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => reset_lanes_c,
      Q => SR(0),
      R => '0'
    );
reset_lanes_flop_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => gtreset_c,
      I1 => reset_channel_i,
      I2 => wait_for_lane_up_r,
      I3 => \gtrxreset_extend_r_reg[0]_0\(0),
      O => reset_lanes_c
    );
\rxver_count_r_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \rxver_count_r_reg[1]_srl2_i_1_n_0\,
      CLK => \free_count_r_reg[13]_0\,
      D => \^gen_ver_i\,
      Q => \rxver_count_r_reg[1]_srl2_n_0\
    );
\rxver_count_r_reg[1]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => all_lanes_v_r,
      I1 => \v_count_r_reg_n_0_[15]\,
      I2 => \^gen_ver_i\,
      O => \rxver_count_r_reg[1]_srl2_i_1_n_0\
    );
\rxver_count_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => \rxver_count_r_reg[1]_srl2_i_1_n_0\,
      D => \rxver_count_r_reg[1]_srl2_n_0\,
      Q => \rxver_count_r_reg_n_0_[2]\,
      R => '0'
    );
sof_to_eof_1_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up\,
      O => p_0_in
    );
\txver_count_r_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => txver_count_r0,
      CLK => \free_count_r_reg[13]_0\,
      D => \^gen_ver_i\,
      Q => \txver_count_r_reg[6]_srl7_n_0\
    );
\txver_count_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => txver_count_r0,
      D => \txver_count_r_reg[6]_srl7_n_0\,
      Q => \txver_count_r_reg_n_0_[7]\,
      R => '0'
    );
\v_count_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => \free_count_r_reg[13]_0\,
      D => p_2_out(15),
      Q => \v_count_r_reg[14]_srl15_n_0\
    );
\v_count_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \v_count_r_reg_n_0_[15]\,
      I1 => \^gen_ver_i\,
      I2 => got_first_v_r,
      I3 => all_lanes_v_r,
      O => p_2_out(15)
    );
\v_count_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => \v_count_r_reg[14]_srl15_n_0\,
      Q => \v_count_r_reg_n_0_[15]\,
      R => '0'
    );
verify_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => wait_for_lane_up_r,
      I1 => \^gen_ver_i\,
      I2 => \rxver_count_r_reg_n_0_[2]\,
      I3 => \txver_count_r_reg_n_0_[7]\,
      O => next_verify_c
    );
verify_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => next_verify_c,
      Q => \^gen_ver_i\,
      R => wait_for_lane_up_r0
    );
\verify_watchdog_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => \verify_watchdog_r_reg[14]_srl15_i_1_n_0\,
      CLK => \free_count_r_reg[13]_0\,
      D => \^gen_ver_i\,
      Q => \verify_watchdog_r_reg[14]_srl15_n_0\
    );
\verify_watchdog_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \verify_watchdog_r_reg[14]_srl15_i_2_n_0\,
      I1 => \verify_watchdog_r_reg[14]_srl15_i_3_n_0\,
      I2 => \verify_watchdog_r_reg[14]_srl15_i_4_n_0\,
      I3 => \^gen_ver_i\,
      O => \verify_watchdog_r_reg[14]_srl15_i_1_n_0\
    );
\verify_watchdog_r_reg[14]_srl15_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => free_count_r_reg(13),
      I1 => free_count_r_reg(5),
      I2 => free_count_r_reg(8),
      I3 => free_count_r_reg(12),
      O => \verify_watchdog_r_reg[14]_srl15_i_2_n_0\
    );
\verify_watchdog_r_reg[14]_srl15_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => free_count_r_reg(6),
      I1 => free_count_r_reg(11),
      I2 => free_count_r_reg(0),
      I3 => free_count_r_reg(7),
      O => \verify_watchdog_r_reg[14]_srl15_i_3_n_0\
    );
\verify_watchdog_r_reg[14]_srl15_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => free_count_r_reg(2),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(9),
      I3 => free_count_r_reg(3),
      I4 => free_count_r_reg(10),
      I5 => free_count_r_reg(1),
      O => \verify_watchdog_r_reg[14]_srl15_i_4_n_0\
    );
\verify_watchdog_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => \verify_watchdog_r_reg[14]_srl15_i_1_n_0\,
      D => \verify_watchdog_r_reg[14]_srl15_n_0\,
      Q => \verify_watchdog_r_reg_n_0_[15]\,
      R => '0'
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \free_count_r_reg[13]_0\,
      CE => '1',
      D => wait_for_lane_up_r0,
      Q => wait_for_lane_up_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_CLOCK_MODULE is
  port (
    free_clk_in : out STD_LOGIC;
    tx_out_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_CLOCK_MODULE : entity is "aurora_8b10b_0_CLOCK_MODULE";
end top_aurora_0_0_aurora_8b10b_0_CLOCK_MODULE;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_CLOCK_MODULE is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of user_clk_buf_i : label is "PRIMITIVE";
begin
user_clk_buf_i: unisim.vcomponents.BUFG
     port map (
      I => tx_out_clk,
      O => free_clk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_ERR_DETECT_4BYTE is
  port (
    ready_r_reg0 : out STD_LOGIC;
    hard_err_i : out STD_LOGIC;
    \SOFT_ERR_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hard_err_frm_soft_err_reg_0 : in STD_LOGIC;
    \good_cnt_r_reg[0]_0\ : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_err_detect_i : in STD_LOGIC;
    \soft_err_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_ERR_DETECT_4BYTE : entity is "aurora_8b10b_0_ERR_DETECT_4BYTE";
end top_aurora_0_0_aurora_8b10b_0_ERR_DETECT_4BYTE;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_ERR_DETECT_4BYTE is
  signal SOFT_ERR0 : STD_LOGIC;
  signal \SOFT_ERR[1]_i_1_n_0\ : STD_LOGIC;
  signal cnt_good_code_r : STD_LOGIC;
  signal cnt_good_code_r_i_3_n_0 : STD_LOGIC;
  signal cnt_good_code_r_i_4_n_0 : STD_LOGIC;
  signal cnt_soft_err_r : STD_LOGIC;
  signal err_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \err_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \err_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \err_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \err_cnt_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \good_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \good_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hard_err_frm_soft_err : STD_LOGIC;
  signal hard_err_gt : STD_LOGIC;
  signal next_good_code_c : STD_LOGIC;
  signal next_soft_err_c : STD_LOGIC;
  signal next_start_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \soft_err_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \soft_err_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \soft_err_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \soft_err_r_reg_n_0_[3]\ : STD_LOGIC;
  signal start_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SOFT_ERR[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of align_r_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of cnt_good_code_r_i_3 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of cnt_good_code_r_i_4 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \err_cnt_r[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \good_cnt_r[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \good_cnt_r[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \good_cnt_r[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \good_cnt_r[3]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of hard_err_r_i_1 : label is "soft_lutpair27";
begin
\SOFT_ERR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \soft_err_r_reg_n_0_[0]\,
      I1 => \soft_err_r_reg_n_0_[1]\,
      O => SOFT_ERR0
    );
\SOFT_ERR[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \soft_err_r_reg_n_0_[2]\,
      I1 => \soft_err_r_reg_n_0_[3]\,
      O => \SOFT_ERR[1]_i_1_n_0\
    );
\SOFT_ERR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => SOFT_ERR0,
      Q => \SOFT_ERR_reg[0]_0\(1),
      R => '0'
    );
\SOFT_ERR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => \SOFT_ERR[1]_i_1_n_0\,
      Q => \SOFT_ERR_reg[0]_0\(0),
      R => '0'
    );
align_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => SR(0),
      I1 => p_0_in,
      I2 => hard_err_frm_soft_err,
      I3 => hard_err_gt,
      O => ready_r_reg0
    );
cnt_good_code_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A00"
    )
        port map (
      I0 => cnt_good_code_r_i_3_n_0,
      I1 => cnt_good_code_r_i_4_n_0,
      I2 => \good_cnt_r_reg__0\(3),
      I3 => cnt_good_code_r,
      I4 => cnt_soft_err_r,
      O => next_good_code_c
    );
cnt_good_code_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \soft_err_r_reg_n_0_[1]\,
      I1 => \soft_err_r_reg_n_0_[0]\,
      I2 => \soft_err_r_reg_n_0_[3]\,
      I3 => \soft_err_r_reg_n_0_[2]\,
      O => cnt_good_code_r_i_3_n_0
    );
cnt_good_code_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \good_cnt_r_reg__0\(2),
      I1 => \good_cnt_r_reg__0\(1),
      I2 => \good_cnt_r_reg__0\(0),
      O => cnt_good_code_r_i_4_n_0
    );
cnt_good_code_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => next_good_code_c,
      Q => cnt_good_code_r,
      R => hard_err_frm_soft_err_reg_0
    );
cnt_soft_err_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => cnt_soft_err_r,
      I1 => start_r,
      I2 => cnt_good_code_r,
      I3 => cnt_good_code_r_i_3_n_0,
      O => next_soft_err_c
    );
cnt_soft_err_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => next_soft_err_c,
      Q => cnt_soft_err_r,
      R => hard_err_frm_soft_err_reg_0
    );
\err_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBE4140"
    )
        port map (
      I0 => p_0_in,
      I1 => \err_cnt_r[2]_i_2_n_0\,
      I2 => cnt_soft_err_r,
      I3 => err_cnt_r(1),
      I4 => err_cnt_r(0),
      O => \err_cnt_r[0]_i_1_n_0\
    );
\err_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC6CC8"
    )
        port map (
      I0 => err_cnt_r(0),
      I1 => err_cnt_r(1),
      I2 => cnt_soft_err_r,
      I3 => \err_cnt_r[2]_i_2_n_0\,
      I4 => p_0_in,
      O => \err_cnt_r[1]_i_1_n_0\
    );
\err_cnt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => err_cnt_r(0),
      I1 => err_cnt_r(1),
      I2 => cnt_soft_err_r,
      I3 => \err_cnt_r[2]_i_2_n_0\,
      I4 => p_0_in,
      O => \err_cnt_r[2]_i_1_n_0\
    );
\err_cnt_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \good_cnt_r_reg__0\(3),
      I1 => \good_cnt_r_reg__0\(2),
      I2 => \good_cnt_r_reg__0\(1),
      I3 => \good_cnt_r_reg__0\(0),
      O => \err_cnt_r[2]_i_2_n_0\
    );
\err_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => \err_cnt_r[0]_i_1_n_0\,
      Q => err_cnt_r(0),
      R => hard_err_frm_soft_err_reg_0
    );
\err_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => \err_cnt_r[1]_i_1_n_0\,
      Q => err_cnt_r(1),
      R => hard_err_frm_soft_err_reg_0
    );
\err_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => \err_cnt_r[2]_i_1_n_0\,
      Q => p_0_in,
      R => hard_err_frm_soft_err_reg_0
    );
\good_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \good_cnt_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\good_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \good_cnt_r_reg__0\(0),
      I1 => \good_cnt_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\good_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \good_cnt_r_reg__0\(0),
      I1 => \good_cnt_r_reg__0\(1),
      I2 => \good_cnt_r_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\good_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => start_r,
      I1 => cnt_soft_err_r,
      I2 => enable_err_detect_i,
      I3 => cnt_good_code_r,
      O => \good_cnt_r[3]_i_1_n_0\
    );
\good_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \good_cnt_r_reg__0\(3),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(1),
      I3 => \good_cnt_r_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\good_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \good_cnt_r_reg__0\(0),
      R => \good_cnt_r[3]_i_1_n_0\
    );
\good_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \good_cnt_r_reg__0\(1),
      R => \good_cnt_r[3]_i_1_n_0\
    );
\good_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \good_cnt_r_reg__0\(2),
      R => \good_cnt_r[3]_i_1_n_0\
    );
\good_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \good_cnt_r_reg__0\(3),
      R => \good_cnt_r[3]_i_1_n_0\
    );
hard_err_frm_soft_err_reg: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => p_0_in,
      Q => hard_err_frm_soft_err,
      R => hard_err_frm_soft_err_reg_0
    );
hard_err_gt_reg: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => hard_err_gt0,
      Q => hard_err_gt,
      R => hard_err_frm_soft_err_reg_0
    );
hard_err_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => hard_err_gt,
      I1 => hard_err_frm_soft_err,
      I2 => p_0_in,
      O => hard_err_i
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => \soft_err_r_reg[0]_0\(3),
      Q => \soft_err_r_reg_n_0_[0]\,
      R => '0'
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => \soft_err_r_reg[0]_0\(2),
      Q => \soft_err_r_reg_n_0_[1]\,
      R => '0'
    );
\soft_err_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => \soft_err_r_reg[0]_0\(1),
      Q => \soft_err_r_reg_n_0_[2]\,
      R => '0'
    );
\soft_err_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => \soft_err_r_reg[0]_0\(0),
      Q => \soft_err_r_reg_n_0_[3]\,
      R => '0'
    );
start_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => cnt_good_code_r_i_3_n_0,
      I1 => start_r,
      I2 => cnt_good_code_r_i_4_n_0,
      I3 => \good_cnt_r_reg__0\(3),
      I4 => cnt_good_code_r,
      O => next_start_c
    );
start_r_reg: unisim.vcomponents.FDSE
     port map (
      C => \good_cnt_r_reg[0]_0\,
      CE => '1',
      D => next_start_c,
      Q => start_r,
      S => hard_err_frm_soft_err_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_IDLE_AND_VER_GEN is
  port (
    gen_v_flop_1_i_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gen_a_i : out STD_LOGIC;
    gen_k_flop_0_i_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gen_r_flop_0_i_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txver_count_r0 : out STD_LOGIC;
    \down_count_r_reg[0]_0\ : in STD_LOGIC;
    gen_ver_i : in STD_LOGIC;
    \downcounter_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_IDLE_AND_VER_GEN : entity is "aurora_8b10b_0_IDLE_AND_VER_GEN";
end top_aurora_0_0_aurora_8b10b_0_IDLE_AND_VER_GEN;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_IDLE_AND_VER_GEN is
  signal did_ver_i : STD_LOGIC;
  signal down_count_r : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \down_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \down_count_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \downcounter_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \downcounter_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \downcounter_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \downcounter_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \downcounter_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \downcounter_r_reg_n_0_[2]\ : STD_LOGIC;
  signal gen_a_flop_c : STD_LOGIC;
  signal gen_k_flop_c_0 : STD_LOGIC;
  signal gen_k_flop_c_1 : STD_LOGIC;
  signal gen_k_flop_c_2 : STD_LOGIC;
  signal gen_k_flop_c_3 : STD_LOGIC;
  signal gen_r_flop_c_0 : STD_LOGIC;
  signal gen_r_flop_c_2 : STD_LOGIC;
  signal gen_r_flop_c_3 : STD_LOGIC;
  signal insert_ver_c : STD_LOGIC;
  signal \lfsr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal prev_cycle_gen_ver_r : STD_LOGIC;
  signal recycle_gen_ver_c : STD_LOGIC;
  signal ver_counter_c : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \down_count_r[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \down_count_r[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \downcounter_r[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \downcounter_r[2]_i_1\ : label is "soft_lutpair66";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_a_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_a_flop_0_i : label is "FD";
  attribute SOFT_HLUTNM of gen_a_flop_0_i_i_1 : label is "soft_lutpair64";
  attribute BOX_TYPE of gen_k_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_0_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_1_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_3_i : label is "FD";
  attribute SOFT_HLUTNM of gen_k_flop_3_i_i_1 : label is "soft_lutpair68";
  attribute BOX_TYPE of gen_r_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_0_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_1_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_3_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_1_i : label is "FD";
  attribute SOFT_HLUTNM of gen_v_flop_1_i_i_1 : label is "soft_lutpair67";
  attribute BOX_TYPE of gen_v_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_3_i : label is "FD";
  attribute SOFT_HLUTNM of \lfsr_reg[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \txver_count_r_reg[6]_srl7_i_1\ : label is "soft_lutpair64";
  attribute BOX_TYPE of ver_counter_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of ver_counter_i : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of ver_counter_i : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/ver_counter_i ";
  attribute SOFT_HLUTNM of ver_counter_i_i_1 : label is "soft_lutpair67";
begin
DID_VER_reg: unisim.vcomponents.FDRE
     port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => ver_counter_c,
      Q => did_ver_i,
      R => '0'
    );
\down_count_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gen_r_flop_c_0,
      I1 => p_2_in,
      O => \down_count_r[0]_i_1_n_0\
    );
\down_count_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gen_r_flop_c_0,
      I1 => p_2_in,
      O => \down_count_r[1]_i_1_n_0\
    );
\down_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => \down_count_r[0]_i_1_n_0\,
      Q => down_count_r(0),
      R => '0'
    );
\down_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => \down_count_r[1]_i_1_n_0\,
      Q => down_count_r(1),
      R => '0'
    );
\down_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => gen_k_flop_c_0,
      Q => down_count_r(2),
      R => '0'
    );
\downcounter_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC02"
    )
        port map (
      I0 => down_count_r(0),
      I1 => \downcounter_r_reg_n_0_[1]\,
      I2 => \downcounter_r_reg_n_0_[2]\,
      I3 => \downcounter_r_reg_n_0_[0]\,
      O => \downcounter_r[0]_i_1_n_0\
    );
\downcounter_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3C2"
    )
        port map (
      I0 => down_count_r(1),
      I1 => \downcounter_r_reg_n_0_[1]\,
      I2 => \downcounter_r_reg_n_0_[2]\,
      I3 => \downcounter_r_reg_n_0_[0]\,
      O => \downcounter_r[1]_i_1_n_0\
    );
\downcounter_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => down_count_r(2),
      I1 => \downcounter_r_reg_n_0_[1]\,
      I2 => \downcounter_r_reg_n_0_[2]\,
      I3 => \downcounter_r_reg_n_0_[0]\,
      O => \downcounter_r[2]_i_1_n_0\
    );
\downcounter_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => \downcounter_r[0]_i_1_n_0\,
      Q => \downcounter_r_reg_n_0_[0]\,
      R => \downcounter_r_reg[0]_0\(0)
    );
\downcounter_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => \downcounter_r[1]_i_1_n_0\,
      Q => \downcounter_r_reg_n_0_[1]\,
      R => \downcounter_r_reg[0]_0\(0)
    );
\downcounter_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => \downcounter_r[2]_i_1_n_0\,
      Q => \downcounter_r_reg_n_0_[2]\,
      R => \downcounter_r_reg[0]_0\(0)
    );
gen_a_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => gen_a_flop_c,
      Q => gen_a_i,
      R => '0'
    );
gen_a_flop_0_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => \downcounter_r_reg_n_0_[0]\,
      I1 => \downcounter_r_reg_n_0_[2]\,
      I2 => \downcounter_r_reg_n_0_[1]\,
      I3 => gen_ver_i,
      I4 => did_ver_i,
      O => gen_a_flop_c
    );
gen_k_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => gen_k_flop_c_3,
      Q => gen_k_flop_0_i_0(3),
      R => '0'
    );
gen_k_flop_0_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5D5D5D5D5C0"
    )
        port map (
      I0 => p_1_in,
      I1 => did_ver_i,
      I2 => gen_ver_i,
      I3 => \downcounter_r_reg_n_0_[1]\,
      I4 => \downcounter_r_reg_n_0_[2]\,
      I5 => \downcounter_r_reg_n_0_[0]\,
      O => gen_k_flop_c_3
    );
gen_k_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => gen_k_flop_c_2,
      Q => gen_k_flop_0_i_0(2),
      R => '0'
    );
gen_k_flop_1_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gen_r_flop_c_2,
      O => gen_k_flop_c_2
    );
gen_k_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => gen_k_flop_c_1,
      Q => gen_k_flop_0_i_0(1),
      R => '0'
    );
gen_k_flop_2_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      O => gen_k_flop_c_1
    );
gen_k_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => gen_k_flop_c_0,
      Q => gen_k_flop_0_i_0(0),
      R => '0'
    );
gen_k_flop_3_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gen_r_flop_c_0,
      O => gen_k_flop_c_0
    );
gen_r_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => gen_r_flop_c_3,
      Q => gen_r_flop_0_i_0(3),
      R => '0'
    );
gen_r_flop_0_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE00FE00FE00"
    )
        port map (
      I0 => \downcounter_r_reg_n_0_[0]\,
      I1 => \downcounter_r_reg_n_0_[2]\,
      I2 => \downcounter_r_reg_n_0_[1]\,
      I3 => p_1_in,
      I4 => did_ver_i,
      I5 => gen_ver_i,
      O => gen_r_flop_c_3
    );
gen_r_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => gen_r_flop_c_2,
      Q => gen_r_flop_0_i_0(2),
      R => '0'
    );
gen_r_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => p_2_in,
      Q => gen_r_flop_0_i_0(1),
      R => '0'
    );
gen_r_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => gen_r_flop_c_0,
      Q => gen_r_flop_0_i_0(0),
      R => '0'
    );
gen_v_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_flop_1_i_0(2),
      R => '0'
    );
gen_v_flop_1_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => did_ver_i,
      I1 => gen_ver_i,
      O => recycle_gen_ver_c
    );
gen_v_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_flop_1_i_0(1),
      R => '0'
    );
gen_v_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => gen_v_flop_1_i_0(0),
      R => '0'
    );
\lfsr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A9"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in,
      I2 => gen_r_flop_c_2,
      I3 => gen_r_flop_c_0,
      O => \lfsr_reg[3]_i_1_n_0\
    );
\lfsr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => gen_r_flop_c_2,
      Q => p_1_in,
      R => '0'
    );
\lfsr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => p_2_in,
      Q => gen_r_flop_c_2,
      R => '0'
    );
\lfsr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => gen_r_flop_c_0,
      Q => p_2_in,
      R => '0'
    );
\lfsr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => \lfsr_reg[3]_i_1_n_0\,
      Q => gen_r_flop_c_0,
      R => '0'
    );
prev_cycle_gen_ver_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \down_count_r_reg[0]_0\,
      CE => '1',
      D => gen_ver_i,
      Q => prev_cycle_gen_ver_r,
      R => '0'
    );
\txver_count_r_reg[6]_srl7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => did_ver_i,
      I1 => gen_ver_i,
      O => txver_count_r0
    );
ver_counter_i: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => \down_count_r_reg[0]_0\,
      D => insert_ver_c,
      Q => ver_counter_c
    );
ver_counter_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => gen_ver_i,
      I1 => did_ver_i,
      I2 => prev_cycle_gen_ver_r,
      O => insert_ver_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_LANE_INIT_SM_4BYTE is
  port (
    ready_r : out STD_LOGIC;
    gen_spa_i : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    align_r_reg_0 : out STD_LOGIC;
    consecutive_commas_r : out STD_LOGIC;
    begin_r : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rx_polarity_i : out STD_LOGIC;
    GEN_SP : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg_0 : out STD_LOGIC;
    ready_r_reg_0 : out STD_LOGIC;
    counter4_r0 : in STD_LOGIC;
    \counter1_r_reg[0]_0\ : in STD_LOGIC;
    counter3_r0 : in STD_LOGIC;
    gen_spa_r : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ready_r_reg0 : in STD_LOGIC;
    rx_realign_i : in STD_LOGIC;
    RX_NEG : in STD_LOGIC;
    reset_count_r_reg_0 : in STD_LOGIC;
    reset_count_r_reg_1 : in STD_LOGIC;
    RXCHARISK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    first_v_received_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_LANE_INIT_SM_4BYTE : entity is "aurora_8b10b_0_LANE_INIT_SM_4BYTE";
end top_aurora_0_0_aurora_8b10b_0_LANE_INIT_SM_4BYTE;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_LANE_INIT_SM_4BYTE is
  signal ENABLE_ERR_DETECT0 : STD_LOGIC;
  signal \RX_CHAR_IS_COMMA_R_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CHAR_IS_COMMA_R_reg_n_0_[3]\ : STD_LOGIC;
  signal \^align_r_reg_0\ : STD_LOGIC;
  signal \^begin_r\ : STD_LOGIC;
  signal begin_r_i_2_n_0 : STD_LOGIC;
  signal consecutive_commas_r0 : STD_LOGIC;
  signal count_128d_done_r : STD_LOGIC;
  signal count_32d_done_r : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal counter1_r0 : STD_LOGIC;
  signal \counter1_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter2_r_reg[14]_srl14_n_0\ : STD_LOGIC;
  signal \counter2_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter3_r_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \counter3_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter4_r_reg[14]_srl15_n_0\ : STD_LOGIC;
  signal \counter4_r_reg_n_0_[15]\ : STD_LOGIC;
  signal counter5_r0 : STD_LOGIC;
  signal \counter5_r_reg[14]_srl15_n_0\ : STD_LOGIC;
  signal \counter5_r_reg_n_0_[15]\ : STD_LOGIC;
  signal do_watchdog_count_r : STD_LOGIC;
  signal do_watchdog_count_r0 : STD_LOGIC;
  signal \^enable_err_detect_i\ : STD_LOGIC;
  signal \^gen_spa_i\ : STD_LOGIC;
  signal next_ack_c : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_realign_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal polarity_r : STD_LOGIC;
  signal prev_count_128d_done_r : STD_LOGIC;
  signal \^ready_r\ : STD_LOGIC;
  signal realign_r : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal reset_count_r0 : STD_LOGIC;
  signal \^rx_polarity_i\ : STD_LOGIC;
  signal rx_polarity_r_i_1_n_0 : STD_LOGIC;
  signal tx_reset_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ENABLE_ERR_DETECT_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of align_r_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of begin_r_i_2 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \counter1_r[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \counter1_r[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \counter1_r[5]_i_1\ : label is "soft_lutpair34";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \counter2_r_reg[14]_srl14\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter2_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \counter2_r_reg[14]_srl14\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14 ";
  attribute srl_bus_name of \counter3_r_reg[2]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg ";
  attribute srl_name of \counter3_r_reg[2]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 ";
  attribute srl_bus_name of \counter4_r_reg[14]_srl15\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg ";
  attribute srl_name of \counter4_r_reg[14]_srl15\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 ";
  attribute srl_bus_name of \counter5_r_reg[14]_srl15\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r_reg ";
  attribute srl_name of \counter5_r_reg[14]_srl15\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 ";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of polarity_r_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of realign_r_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of rst_r_i_1 : label is "soft_lutpair33";
begin
  align_r_reg_0 <= \^align_r_reg_0\;
  begin_r <= \^begin_r\;
  enable_err_detect_i <= \^enable_err_detect_i\;
  gen_spa_i <= \^gen_spa_i\;
  ready_r <= \^ready_r\;
  rx_polarity_i <= \^rx_polarity_i\;
ENABLE_ERR_DETECT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_spa_i\,
      I1 => \^ready_r\,
      O => ENABLE_ERR_DETECT0
    );
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => ENABLE_ERR_DETECT0,
      Q => \^enable_err_detect_i\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => D(0),
      Q => \RX_CHAR_IS_COMMA_R_reg_n_0_[0]\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => D(1),
      Q => p_1_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => D(2),
      Q => p_0_in2_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => D(3),
      Q => \RX_CHAR_IS_COMMA_R_reg_n_0_[3]\,
      R => '0'
    );
ack_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440444"
    )
        port map (
      I0 => \counter5_r_reg_n_0_[15]\,
      I1 => \^gen_spa_i\,
      I2 => \counter2_r_reg_n_0_[15]\,
      I3 => \counter3_r_reg_n_0_[3]\,
      I4 => RX_NEG,
      I5 => polarity_r,
      O => next_ack_c
    );
ack_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => next_ack_c,
      Q => \^gen_spa_i\,
      R => ready_r_reg0
    );
align_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \^align_r_reg_0\,
      I1 => count_128d_done_r,
      I2 => tx_reset_i,
      I3 => count_8d_done_r,
      O => next_align_c
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => next_align_c,
      Q => \^align_r_reg_0\,
      R => ready_r_reg0
    );
begin_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => rx_realign_i,
      I1 => realign_r,
      I2 => polarity_r,
      I3 => RX_NEG,
      I4 => begin_r_i_2_n_0,
      O => next_begin_c
    );
begin_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_spa_i\,
      I1 => \counter5_r_reg_n_0_[15]\,
      I2 => \counter4_r_reg_n_0_[15]\,
      I3 => \^ready_r\,
      O => begin_r_i_2_n_0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => next_begin_c,
      Q => \^begin_r\,
      S => ready_r_reg0
    );
cnt_good_code_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^enable_err_detect_i\,
      O => ENABLE_ERR_DETECT_reg_0
    );
consecutive_commas_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^align_r_reg_0\,
      I1 => p_0_in2_in,
      I2 => \RX_CHAR_IS_COMMA_R_reg_n_0_[0]\,
      I3 => \RX_CHAR_IS_COMMA_R_reg_n_0_[3]\,
      I4 => p_1_in,
      O => consecutive_commas_r0
    );
consecutive_commas_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => consecutive_commas_r0,
      Q => consecutive_commas_r,
      R => '0'
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ready_r\,
      I1 => reset_count_r,
      O => counter1_r0
    );
\counter1_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => count_128d_done_r,
      I1 => count_32d_done_r,
      I2 => count_8d_done_r,
      I3 => \counter1_r[0]_i_3_n_0\,
      I4 => \counter1_r_reg_n_0_[3]\,
      I5 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(7)
    );
\counter1_r[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[5]\,
      I1 => \counter1_r_reg_n_0_[6]\,
      I2 => \counter1_r_reg_n_0_[7]\,
      O => \counter1_r[0]_i_3_n_0\
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[1]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r[0]_i_3_n_0\,
      I3 => count_8d_done_r,
      I4 => count_32d_done_r,
      O => p_0_in(6)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => count_32d_done_r,
      I1 => count_8d_done_r,
      I2 => \counter1_r_reg_n_0_[7]\,
      I3 => \counter1_r_reg_n_0_[6]\,
      I4 => \counter1_r_reg_n_0_[5]\,
      I5 => \counter1_r_reg_n_0_[3]\,
      O => \counter1_r[2]_i_1_n_0\
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[5]\,
      I2 => \counter1_r_reg_n_0_[6]\,
      I3 => \counter1_r_reg_n_0_[7]\,
      I4 => count_8d_done_r,
      O => p_0_in(4)
    );
\counter1_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => count_8d_done_r,
      I1 => \counter1_r_reg_n_0_[7]\,
      I2 => \counter1_r_reg_n_0_[6]\,
      I3 => \counter1_r_reg_n_0_[5]\,
      O => p_0_in(3)
    );
\counter1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[7]\,
      I1 => \counter1_r_reg_n_0_[6]\,
      I2 => \counter1_r_reg_n_0_[5]\,
      O => p_0_in(2)
    );
\counter1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[7]\,
      I1 => \counter1_r_reg_n_0_[6]\,
      O => p_0_in(1)
    );
\counter1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[7]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \counter1_r_reg[0]_0\,
      CE => consecutive_commas_r0,
      D => p_0_in(7),
      Q => count_128d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \counter1_r_reg[0]_0\,
      CE => consecutive_commas_r0,
      D => p_0_in(6),
      Q => \counter1_r_reg_n_0_[1]\,
      R => counter1_r0
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \counter1_r_reg[0]_0\,
      CE => consecutive_commas_r0,
      D => \counter1_r[2]_i_1_n_0\,
      Q => count_32d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \counter1_r_reg[0]_0\,
      CE => consecutive_commas_r0,
      D => p_0_in(4),
      Q => \counter1_r_reg_n_0_[3]\,
      R => counter1_r0
    );
\counter1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \counter1_r_reg[0]_0\,
      CE => consecutive_commas_r0,
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \counter1_r_reg[0]_0\,
      CE => consecutive_commas_r0,
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[5]\,
      R => counter1_r0
    );
\counter1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \counter1_r_reg[0]_0\,
      CE => consecutive_commas_r0,
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[6]\,
      R => counter1_r0
    );
\counter1_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \counter1_r_reg[0]_0\,
      CE => consecutive_commas_r0,
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[7]\,
      S => counter1_r0
    );
\counter2_r_reg[14]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => \counter1_r_reg[0]_0\,
      D => gen_spa_r,
      Q => \counter2_r_reg[14]_srl14_n_0\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => \counter2_r_reg[14]_srl14_n_0\,
      Q => \counter2_r_reg_n_0_[15]\,
      R => '0'
    );
\counter3_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => counter3_r0,
      CLK => \counter1_r_reg[0]_0\,
      D => \^gen_spa_i\,
      Q => \counter3_r_reg[2]_srl3_n_0\
    );
\counter3_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => counter3_r0,
      D => \counter3_r_reg[2]_srl3_n_0\,
      Q => \counter3_r_reg_n_0_[3]\,
      R => '0'
    );
\counter4_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter4_r0,
      CLK => \counter1_r_reg[0]_0\,
      D => \^ready_r\,
      Q => \counter4_r_reg[14]_srl15_n_0\
    );
\counter4_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => counter4_r0,
      D => \counter4_r_reg[14]_srl15_n_0\,
      Q => \counter4_r_reg_n_0_[15]\,
      R => '0'
    );
\counter5_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter5_r0,
      CLK => \counter1_r_reg[0]_0\,
      D => \^gen_spa_i\,
      Q => \counter5_r_reg[14]_srl15_n_0\
    );
\counter5_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => do_watchdog_count_r,
      I1 => \^gen_spa_i\,
      O => counter5_r0
    );
\counter5_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => counter5_r0,
      D => \counter5_r_reg[14]_srl15_n_0\,
      Q => \counter5_r_reg_n_0_[15]\,
      R => '0'
    );
do_watchdog_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_128d_done_r,
      I1 => prev_count_128d_done_r,
      O => do_watchdog_count_r0
    );
do_watchdog_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => do_watchdog_count_r0,
      Q => do_watchdog_count_r,
      R => '0'
    );
gen_sp_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ready_r\,
      I1 => \^gen_spa_i\,
      O => GEN_SP
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => \^ready_r\,
      Q => lane_up,
      R => SR(0)
    );
\left_align_select_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF888F"
    )
        port map (
      I0 => RXCHARISK(1),
      I1 => RXCHARISK(0),
      I2 => \^ready_r\,
      I3 => \^align_r_reg_0\,
      I4 => first_v_received_r,
      O => ready_r_reg_0
    );
polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => count_32d_done_r,
      I1 => realign_r,
      I2 => rx_realign_i,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r_reg0
    );
prev_count_128d_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => count_128d_done_r,
      Q => prev_count_128d_done_r,
      R => '0'
    );
ready_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \counter4_r_reg_n_0_[15]\,
      I1 => \^ready_r\,
      I2 => \counter5_r_reg_n_0_[15]\,
      I3 => \^gen_spa_i\,
      I4 => \counter2_r_reg_n_0_[15]\,
      I5 => \counter3_r_reg_n_0_[3]\,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => next_ready_c,
      Q => \^ready_r\,
      R => ready_r_reg0
    );
realign_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => rx_realign_i,
      I1 => realign_r,
      I2 => count_32d_done_r,
      I3 => \^align_r_reg_0\,
      I4 => count_128d_done_r,
      O => next_realign_c
    );
realign_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => next_realign_c,
      Q => realign_r,
      R => ready_r_reg0
    );
reset_count_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0FBB00BB"
    )
        port map (
      I0 => reset_count_r_reg_0,
      I1 => reset_count_r_reg_1,
      I2 => \^begin_r\,
      I3 => tx_reset_i,
      I4 => count_8d_done_r,
      I5 => SR(0),
      O => reset_count_r0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
rst_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^begin_r\,
      I1 => count_8d_done_r,
      I2 => tx_reset_i,
      O => next_rst_c
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => next_rst_c,
      Q => tx_reset_i,
      R => ready_r_reg0
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => RX_NEG,
      I1 => polarity_r,
      I2 => \^rx_polarity_i\,
      O => rx_polarity_r_i_1_n_0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \counter1_r_reg[0]_0\,
      CE => '1',
      D => rx_polarity_r_i_1_n_0,
      Q => \^rx_polarity_i\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_LEFT_ALIGN_CONTROL is
  port (
    MUX_SELECT : out STD_LOGIC_VECTOR ( 0 to 0 );
    mux_select_c : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MUX_SELECT_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_LEFT_ALIGN_CONTROL : entity is "aurora_8b10b_0_LEFT_ALIGN_CONTROL";
end top_aurora_0_0_aurora_8b10b_0_LEFT_ALIGN_CONTROL;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_LEFT_ALIGN_CONTROL is
begin
\MUX_SELECT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \MUX_SELECT_reg[2]_0\,
      CE => '1',
      D => mux_select_c(0),
      Q => MUX_SELECT(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_LEFT_ALIGN_MUX is
  port (
    \MUXED_DATA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    stage_2_data_r : in STD_LOGIC_VECTOR ( 0 to 31 );
    MUX_SELECT : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MUXED_DATA_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_LEFT_ALIGN_MUX : entity is "aurora_8b10b_0_LEFT_ALIGN_MUX";
end top_aurora_0_0_aurora_8b10b_0_LEFT_ALIGN_MUX;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_LEFT_ALIGN_MUX is
  signal muxed_data_c : STD_LOGIC_VECTOR ( 0 to 15 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MUXED_DATA[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \MUXED_DATA[10]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \MUXED_DATA[11]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \MUXED_DATA[12]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \MUXED_DATA[13]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \MUXED_DATA[14]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \MUXED_DATA[15]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \MUXED_DATA[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \MUXED_DATA[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \MUXED_DATA[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \MUXED_DATA[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \MUXED_DATA[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \MUXED_DATA[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \MUXED_DATA[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \MUXED_DATA[8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \MUXED_DATA[9]_i_1\ : label is "soft_lutpair85";
begin
\MUXED_DATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(16),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(0),
      O => muxed_data_c(0)
    );
\MUXED_DATA[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(26),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(10),
      O => muxed_data_c(10)
    );
\MUXED_DATA[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(27),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(11),
      O => muxed_data_c(11)
    );
\MUXED_DATA[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(28),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(12),
      O => muxed_data_c(12)
    );
\MUXED_DATA[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(29),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(13),
      O => muxed_data_c(13)
    );
\MUXED_DATA[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(30),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(14),
      O => muxed_data_c(14)
    );
\MUXED_DATA[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(31),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(15),
      O => muxed_data_c(15)
    );
\MUXED_DATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(17),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(1),
      O => muxed_data_c(1)
    );
\MUXED_DATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(18),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(2),
      O => muxed_data_c(2)
    );
\MUXED_DATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(19),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(3),
      O => muxed_data_c(3)
    );
\MUXED_DATA[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(20),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(4),
      O => muxed_data_c(4)
    );
\MUXED_DATA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(21),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(5),
      O => muxed_data_c(5)
    );
\MUXED_DATA[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(22),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(6),
      O => muxed_data_c(6)
    );
\MUXED_DATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(23),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(7),
      O => muxed_data_c(7)
    );
\MUXED_DATA[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(24),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(8),
      O => muxed_data_c(8)
    );
\MUXED_DATA[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stage_2_data_r(25),
      I1 => MUX_SELECT(0),
      I2 => stage_2_data_r(9),
      O => muxed_data_c(9)
    );
\MUXED_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(0),
      Q => \MUXED_DATA_reg[0]_0\(31),
      R => '0'
    );
\MUXED_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(10),
      Q => \MUXED_DATA_reg[0]_0\(21),
      R => '0'
    );
\MUXED_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(11),
      Q => \MUXED_DATA_reg[0]_0\(20),
      R => '0'
    );
\MUXED_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(12),
      Q => \MUXED_DATA_reg[0]_0\(19),
      R => '0'
    );
\MUXED_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(13),
      Q => \MUXED_DATA_reg[0]_0\(18),
      R => '0'
    );
\MUXED_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(14),
      Q => \MUXED_DATA_reg[0]_0\(17),
      R => '0'
    );
\MUXED_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(15),
      Q => \MUXED_DATA_reg[0]_0\(16),
      R => '0'
    );
\MUXED_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(16),
      Q => \MUXED_DATA_reg[0]_0\(15),
      R => '0'
    );
\MUXED_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(17),
      Q => \MUXED_DATA_reg[0]_0\(14),
      R => '0'
    );
\MUXED_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(18),
      Q => \MUXED_DATA_reg[0]_0\(13),
      R => '0'
    );
\MUXED_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(19),
      Q => \MUXED_DATA_reg[0]_0\(12),
      R => '0'
    );
\MUXED_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(1),
      Q => \MUXED_DATA_reg[0]_0\(30),
      R => '0'
    );
\MUXED_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(20),
      Q => \MUXED_DATA_reg[0]_0\(11),
      R => '0'
    );
\MUXED_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(21),
      Q => \MUXED_DATA_reg[0]_0\(10),
      R => '0'
    );
\MUXED_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(22),
      Q => \MUXED_DATA_reg[0]_0\(9),
      R => '0'
    );
\MUXED_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(23),
      Q => \MUXED_DATA_reg[0]_0\(8),
      R => '0'
    );
\MUXED_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(24),
      Q => \MUXED_DATA_reg[0]_0\(7),
      R => '0'
    );
\MUXED_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(25),
      Q => \MUXED_DATA_reg[0]_0\(6),
      R => '0'
    );
\MUXED_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(26),
      Q => \MUXED_DATA_reg[0]_0\(5),
      R => '0'
    );
\MUXED_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(27),
      Q => \MUXED_DATA_reg[0]_0\(4),
      R => '0'
    );
\MUXED_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(28),
      Q => \MUXED_DATA_reg[0]_0\(3),
      R => '0'
    );
\MUXED_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(29),
      Q => \MUXED_DATA_reg[0]_0\(2),
      R => '0'
    );
\MUXED_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(2),
      Q => \MUXED_DATA_reg[0]_0\(29),
      R => '0'
    );
\MUXED_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(30),
      Q => \MUXED_DATA_reg[0]_0\(1),
      R => '0'
    );
\MUXED_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => stage_2_data_r(31),
      Q => \MUXED_DATA_reg[0]_0\(0),
      R => '0'
    );
\MUXED_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(3),
      Q => \MUXED_DATA_reg[0]_0\(28),
      R => '0'
    );
\MUXED_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(4),
      Q => \MUXED_DATA_reg[0]_0\(27),
      R => '0'
    );
\MUXED_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(5),
      Q => \MUXED_DATA_reg[0]_0\(26),
      R => '0'
    );
\MUXED_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(6),
      Q => \MUXED_DATA_reg[0]_0\(25),
      R => '0'
    );
\MUXED_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(7),
      Q => \MUXED_DATA_reg[0]_0\(24),
      R => '0'
    );
\MUXED_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(8),
      Q => \MUXED_DATA_reg[0]_0\(23),
      R => '0'
    );
\MUXED_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \MUXED_DATA_reg[0]_1\,
      CE => '1',
      D => muxed_data_c(9),
      Q => \MUXED_DATA_reg[0]_0\(22),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_LL_TO_AXI is
  port (
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_eof : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_LL_TO_AXI : entity is "aurora_8b10b_0_LL_TO_AXI";
end top_aurora_0_0_aurora_8b10b_0_LL_TO_AXI;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_LL_TO_AXI is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[1]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[3]_INST_0\ : label is "soft_lutpair137";
begin
\m_axi_rx_tkeep[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_eof,
      I1 => Q(0),
      I2 => Q(1),
      O => m_axi_rx_tkeep(2)
    );
\m_axi_rx_tkeep[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_eof,
      I1 => Q(1),
      O => m_axi_rx_tkeep(1)
    );
\m_axi_rx_tkeep[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => rx_eof,
      I1 => Q(1),
      I2 => Q(0),
      O => m_axi_rx_tkeep(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_OUTPUT_MUX is
  port (
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 31 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \OUTPUT_DATA_reg[0]_0\ : in STD_LOGIC;
    \OUTPUT_DATA_reg[16]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    OUTPUT_SELECT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_OUTPUT_MUX : entity is "aurora_8b10b_0_OUTPUT_MUX";
end top_aurora_0_0_aurora_8b10b_0_OUTPUT_MUX;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_OUTPUT_MUX is
  signal output_data_c : STD_LOGIC_VECTOR ( 16 to 31 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OUTPUT_DATA[16]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[17]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[18]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[19]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[20]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[21]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[22]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[23]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[24]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[25]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[26]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[27]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[28]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[29]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[30]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[31]_i_1\ : label is "soft_lutpair69";
begin
\OUTPUT_DATA[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(15),
      I1 => OUTPUT_SELECT,
      I2 => Q(15),
      O => output_data_c(16)
    );
\OUTPUT_DATA[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(14),
      I1 => OUTPUT_SELECT,
      I2 => Q(14),
      O => output_data_c(17)
    );
\OUTPUT_DATA[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(13),
      I1 => OUTPUT_SELECT,
      I2 => Q(13),
      O => output_data_c(18)
    );
\OUTPUT_DATA[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(12),
      I1 => OUTPUT_SELECT,
      I2 => Q(12),
      O => output_data_c(19)
    );
\OUTPUT_DATA[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(11),
      I1 => OUTPUT_SELECT,
      I2 => Q(11),
      O => output_data_c(20)
    );
\OUTPUT_DATA[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(10),
      I1 => OUTPUT_SELECT,
      I2 => Q(10),
      O => output_data_c(21)
    );
\OUTPUT_DATA[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(9),
      I1 => OUTPUT_SELECT,
      I2 => Q(9),
      O => output_data_c(22)
    );
\OUTPUT_DATA[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(8),
      I1 => OUTPUT_SELECT,
      I2 => Q(8),
      O => output_data_c(23)
    );
\OUTPUT_DATA[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(7),
      I1 => OUTPUT_SELECT,
      I2 => Q(7),
      O => output_data_c(24)
    );
\OUTPUT_DATA[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(6),
      I1 => OUTPUT_SELECT,
      I2 => Q(6),
      O => output_data_c(25)
    );
\OUTPUT_DATA[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(5),
      I1 => OUTPUT_SELECT,
      I2 => Q(5),
      O => output_data_c(26)
    );
\OUTPUT_DATA[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(4),
      I1 => OUTPUT_SELECT,
      I2 => Q(4),
      O => output_data_c(27)
    );
\OUTPUT_DATA[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(3),
      I1 => OUTPUT_SELECT,
      I2 => Q(3),
      O => output_data_c(28)
    );
\OUTPUT_DATA[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(2),
      I1 => OUTPUT_SELECT,
      I2 => Q(2),
      O => output_data_c(29)
    );
\OUTPUT_DATA[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(1),
      I1 => OUTPUT_SELECT,
      I2 => Q(1),
      O => output_data_c(30)
    );
\OUTPUT_DATA[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUTPUT_DATA_reg[16]_0\(0),
      I1 => OUTPUT_SELECT,
      I2 => Q(0),
      O => output_data_c(31)
    );
\OUTPUT_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(31),
      Q => m_axi_rx_tdata(0),
      R => '0'
    );
\OUTPUT_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(21),
      Q => m_axi_rx_tdata(10),
      R => '0'
    );
\OUTPUT_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(20),
      Q => m_axi_rx_tdata(11),
      R => '0'
    );
\OUTPUT_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(19),
      Q => m_axi_rx_tdata(12),
      R => '0'
    );
\OUTPUT_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(18),
      Q => m_axi_rx_tdata(13),
      R => '0'
    );
\OUTPUT_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(17),
      Q => m_axi_rx_tdata(14),
      R => '0'
    );
\OUTPUT_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(16),
      Q => m_axi_rx_tdata(15),
      R => '0'
    );
\OUTPUT_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(16),
      Q => m_axi_rx_tdata(16),
      R => '0'
    );
\OUTPUT_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(17),
      Q => m_axi_rx_tdata(17),
      R => '0'
    );
\OUTPUT_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(18),
      Q => m_axi_rx_tdata(18),
      R => '0'
    );
\OUTPUT_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(19),
      Q => m_axi_rx_tdata(19),
      R => '0'
    );
\OUTPUT_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(30),
      Q => m_axi_rx_tdata(1),
      R => '0'
    );
\OUTPUT_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(20),
      Q => m_axi_rx_tdata(20),
      R => '0'
    );
\OUTPUT_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(21),
      Q => m_axi_rx_tdata(21),
      R => '0'
    );
\OUTPUT_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(22),
      Q => m_axi_rx_tdata(22),
      R => '0'
    );
\OUTPUT_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(23),
      Q => m_axi_rx_tdata(23),
      R => '0'
    );
\OUTPUT_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(24),
      Q => m_axi_rx_tdata(24),
      R => '0'
    );
\OUTPUT_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(25),
      Q => m_axi_rx_tdata(25),
      R => '0'
    );
\OUTPUT_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(26),
      Q => m_axi_rx_tdata(26),
      R => '0'
    );
\OUTPUT_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(27),
      Q => m_axi_rx_tdata(27),
      R => '0'
    );
\OUTPUT_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(28),
      Q => m_axi_rx_tdata(28),
      R => '0'
    );
\OUTPUT_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(29),
      Q => m_axi_rx_tdata(29),
      R => '0'
    );
\OUTPUT_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(29),
      Q => m_axi_rx_tdata(2),
      R => '0'
    );
\OUTPUT_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(30),
      Q => m_axi_rx_tdata(30),
      R => '0'
    );
\OUTPUT_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => output_data_c(31),
      Q => m_axi_rx_tdata(31),
      R => '0'
    );
\OUTPUT_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(28),
      Q => m_axi_rx_tdata(3),
      R => '0'
    );
\OUTPUT_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(27),
      Q => m_axi_rx_tdata(4),
      R => '0'
    );
\OUTPUT_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(26),
      Q => m_axi_rx_tdata(5),
      R => '0'
    );
\OUTPUT_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(25),
      Q => m_axi_rx_tdata(6),
      R => '0'
    );
\OUTPUT_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(24),
      Q => m_axi_rx_tdata(7),
      R => '0'
    );
\OUTPUT_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(23),
      Q => m_axi_rx_tdata(8),
      R => '0'
    );
\OUTPUT_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_DATA_reg[0]_0\,
      CE => '1',
      D => Q(22),
      Q => m_axi_rx_tdata(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_OUTPUT_SWITCH_CONTROL is
  port (
    OUTPUT_SELECT : out STD_LOGIC;
    output_select_c : in STD_LOGIC_VECTOR ( 0 to 0 );
    \OUTPUT_SELECT_reg[9]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_OUTPUT_SWITCH_CONTROL : entity is "aurora_8b10b_0_OUTPUT_SWITCH_CONTROL";
end top_aurora_0_0_aurora_8b10b_0_OUTPUT_SWITCH_CONTROL;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_OUTPUT_SWITCH_CONTROL is
begin
\OUTPUT_SELECT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \OUTPUT_SELECT_reg[9]_0\,
      CE => '1',
      D => output_select_c(0),
      Q => OUTPUT_SELECT,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_RX_LL_DEFRAMER is
  port (
    \stage_1_ecp_r_reg[0]\ : out STD_LOGIC;
    mux_select_c : out STD_LOGIC_VECTOR ( 0 to 0 );
    \AFTER_SCP_reg[1]_0\ : out STD_LOGIC;
    \AFTER_SCP_reg[1]_1\ : out STD_LOGIC;
    \AFTER_SCP_reg[1]_2\ : out STD_LOGIC;
    \DEFRAMED_DATA_V_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \IN_FRAME_reg[1]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_frame_r_reg_0 : in STD_LOGIC;
    after_scp_select_c_1 : in STD_LOGIC;
    after_scp_select_c_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IN_FRAME_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stage_2_frame_err_r_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEFRAMED_DATA_V_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_RX_LL_DEFRAMER : entity is "aurora_8b10b_0_RX_LL_DEFRAMER";
end top_aurora_0_0_aurora_8b10b_0_RX_LL_DEFRAMER;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_RX_LL_DEFRAMER is
  signal \DEFRAMED_DATA_V[0]_i_1_n_0\ : STD_LOGIC;
  signal \DEFRAMED_DATA_V[1]_i_1_n_0\ : STD_LOGIC;
  signal after_scp_c_1 : STD_LOGIC;
  signal data_after_start_muxcy_1_n_0 : STD_LOGIC;
  signal in_frame_c_0 : STD_LOGIC;
  signal in_frame_c_1 : STD_LOGIC;
  signal in_frame_r : STD_LOGIC;
  signal stage_1_after_scp_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_1_data_v_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_1_in_frame_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal NLW_data_after_start_muxcy_0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_data_after_start_muxcy_0_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_data_after_start_muxcy_0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_after_start_muxcy_0_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_in_frame_muxcy_0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_in_frame_muxcy_0_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_in_frame_muxcy_0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_in_frame_muxcy_0_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \COUNT[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \MUX_SELECT[2]_i_1\ : label is "soft_lutpair78";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_after_start_muxcy_0_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of data_after_start_muxcy_0_CARRY4 : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_after_start_muxcy_0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of in_frame_muxcy_0_CARRY4 : label is "PRIMITIVE";
  attribute OPT_MODIFIED of in_frame_muxcy_0_CARRY4 : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of in_frame_muxcy_0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute SOFT_HLUTNM of stage_2_end_after_start_r_i_1 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of stage_2_end_before_start_r_i_1 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of stage_2_start_with_data_r_i_1 : label is "soft_lutpair78";
begin
\AFTER_SCP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \IN_FRAME_reg[0]_0\,
      CE => '1',
      D => after_scp_c_1,
      Q => stage_1_after_scp_r(0),
      R => SR(0)
    );
\AFTER_SCP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \IN_FRAME_reg[0]_0\,
      CE => '1',
      D => data_after_start_muxcy_1_n_0,
      Q => stage_1_after_scp_r(1),
      R => SR(0)
    );
\COUNT[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => stage_1_data_v_r(1),
      I1 => stage_1_data_v_r(0),
      O => \DEFRAMED_DATA_V_reg[1]_0\(1)
    );
\COUNT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => stage_1_data_v_r(0),
      I1 => stage_1_data_v_r(1),
      O => \DEFRAMED_DATA_V_reg[1]_0\(0)
    );
\DEFRAMED_DATA_V[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_frame_c_1,
      I1 => \DEFRAMED_DATA_V_reg[0]_0\(1),
      O => \DEFRAMED_DATA_V[0]_i_1_n_0\
    );
\DEFRAMED_DATA_V[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_frame_c_0,
      I1 => \DEFRAMED_DATA_V_reg[0]_0\(0),
      O => \DEFRAMED_DATA_V[1]_i_1_n_0\
    );
\DEFRAMED_DATA_V_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \IN_FRAME_reg[0]_0\,
      CE => '1',
      D => \DEFRAMED_DATA_V[0]_i_1_n_0\,
      Q => stage_1_data_v_r(0),
      R => SR(0)
    );
\DEFRAMED_DATA_V_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \IN_FRAME_reg[0]_0\,
      CE => '1',
      D => \DEFRAMED_DATA_V[1]_i_1_n_0\,
      Q => stage_1_data_v_r(1),
      R => SR(0)
    );
\IN_FRAME_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \IN_FRAME_reg[0]_0\,
      CE => '1',
      D => in_frame_r,
      Q => stage_1_in_frame_r(0),
      R => SR(0)
    );
\IN_FRAME_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \IN_FRAME_reg[0]_0\,
      CE => '1',
      D => in_frame_c_1,
      Q => stage_1_in_frame_r(1),
      R => SR(0)
    );
\MUX_SELECT[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stage_1_data_v_r(1),
      I1 => stage_1_data_v_r(0),
      O => mux_select_c(0)
    );
data_after_start_muxcy_0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_data_after_start_muxcy_0_CARRY4_CO_UNCONNECTED(3 downto 2),
      CO(1) => data_after_start_muxcy_1_n_0,
      CO(0) => after_scp_c_1,
      CYINIT => '0',
      DI(3 downto 2) => NLW_data_after_start_muxcy_0_CARRY4_DI_UNCONNECTED(3 downto 2),
      DI(1 downto 0) => B"11",
      O(3 downto 0) => NLW_data_after_start_muxcy_0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => NLW_data_after_start_muxcy_0_CARRY4_S_UNCONNECTED(3 downto 2),
      S(1) => after_scp_select_c_0,
      S(0) => after_scp_select_c_1
    );
in_frame_muxcy_0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_in_frame_muxcy_0_CARRY4_CO_UNCONNECTED(3 downto 2),
      CO(1) => in_frame_c_0,
      CO(0) => in_frame_c_1,
      CYINIT => in_frame_r,
      DI(3 downto 2) => NLW_in_frame_muxcy_0_CARRY4_DI_UNCONNECTED(3 downto 2),
      DI(1) => D(0),
      DI(0) => D(1),
      O(3 downto 0) => NLW_in_frame_muxcy_0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => NLW_in_frame_muxcy_0_CARRY4_S_UNCONNECTED(3 downto 2),
      S(1) => in_frame_r_reg_0,
      S(0) => \IN_FRAME_reg[1]_0\
    );
in_frame_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \IN_FRAME_reg[0]_0\,
      CE => '1',
      D => in_frame_c_0,
      Q => in_frame_r,
      R => SR(0)
    );
stage_2_end_after_start_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => stage_1_after_scp_r(1),
      I1 => Q(0),
      I2 => stage_1_after_scp_r(0),
      I3 => Q(1),
      O => \AFTER_SCP_reg[1]_2\
    );
stage_2_end_before_start_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stage_1_after_scp_r(1),
      I1 => Q(0),
      I2 => stage_1_after_scp_r(0),
      I3 => Q(1),
      O => \AFTER_SCP_reg[1]_1\
    );
stage_2_frame_err_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0AAFCEEFCEE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => stage_2_frame_err_r_reg(1),
      I3 => stage_1_in_frame_r(0),
      I4 => stage_2_frame_err_r_reg(0),
      I5 => stage_1_in_frame_r(1),
      O => \stage_1_ecp_r_reg[0]\
    );
stage_2_start_with_data_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => stage_1_after_scp_r(1),
      I1 => stage_1_data_v_r(1),
      I2 => stage_1_after_scp_r(0),
      I3 => stage_1_data_v_r(0),
      O => \AFTER_SCP_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_SIDEBAND_OUTPUT is
  port (
    stage_3_end_storage_r : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    SRC_RDY_N : out STD_LOGIC;
    EOF_N : out STD_LOGIC;
    FRAME_ERR_RESULT : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_REM_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    end_storage_r0 : in STD_LOGIC;
    SRC_RDY_N_reg_0 : in STD_LOGIC;
    EOF_N_reg_0 : in STD_LOGIC;
    FRAME_ERR_RESULT0 : in STD_LOGIC;
    stage_2_frame_err_r : in STD_LOGIC;
    start_rx_i : in STD_LOGIC;
    stage_2_start_with_data_r : in STD_LOGIC;
    stage_2_pad_r : in STD_LOGIC;
    excess_c : in STD_LOGIC;
    stage_2_end_before_start_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_REM_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_SIDEBAND_OUTPUT : entity is "aurora_8b10b_0_SIDEBAND_OUTPUT";
end top_aurora_0_0_aurora_8b10b_0_SIDEBAND_OUTPUT;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_SIDEBAND_OUTPUT is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SRC_RDY_N_i_1_n_0 : STD_LOGIC;
  signal pad_storage_r : STD_LOGIC;
  signal pad_storage_r_i_1_n_0 : STD_LOGIC;
  signal rx_rem_c : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^stage_3_end_storage_r\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_REM[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \storage_count_r[1]_i_1\ : label is "soft_lutpair77";
begin
  SR(0) <= \^sr\(0);
  stage_3_end_storage_r <= \^stage_3_end_storage_r\;
EOF_N_reg: unisim.vcomponents.FDRE
     port map (
      C => SRC_RDY_N_reg_0,
      CE => '1',
      D => EOF_N_reg_0,
      Q => EOF_N,
      R => '0'
    );
FRAME_ERR_RESULT_reg: unisim.vcomponents.FDRE
     port map (
      C => SRC_RDY_N_reg_0,
      CE => '1',
      D => FRAME_ERR_RESULT0,
      Q => FRAME_ERR_RESULT,
      R => '0'
    );
\RX_REM[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => \^stage_3_end_storage_r\,
      I1 => stage_2_start_with_data_r,
      I2 => Q(0),
      I3 => \RX_REM_reg[0]_1\(0),
      O => rx_rem_c(1)
    );
\RX_REM[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E0F"
    )
        port map (
      I0 => \^stage_3_end_storage_r\,
      I1 => stage_2_start_with_data_r,
      I2 => pad_storage_r,
      I3 => stage_2_pad_r,
      O => rx_rem_c(0)
    );
\RX_REM_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => SRC_RDY_N_reg_0,
      CE => '1',
      D => rx_rem_c(1),
      Q => \RX_REM_reg[0]_0\(1),
      R => '0'
    );
\RX_REM_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => SRC_RDY_N_reg_0,
      CE => '1',
      D => rx_rem_c(0),
      Q => \RX_REM_reg[0]_0\(0),
      R => '0'
    );
SRC_RDY_N_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0145"
    )
        port map (
      I0 => \^stage_3_end_storage_r\,
      I1 => stage_2_start_with_data_r,
      I2 => excess_c,
      I3 => stage_2_end_before_start_r,
      O => SRC_RDY_N_i_1_n_0
    );
SRC_RDY_N_reg: unisim.vcomponents.FDSE
     port map (
      C => SRC_RDY_N_reg_0,
      CE => '1',
      D => SRC_RDY_N_i_1_n_0,
      Q => SRC_RDY_N,
      S => \^sr\(0)
    );
end_storage_r_reg: unisim.vcomponents.FDRE
     port map (
      C => SRC_RDY_N_reg_0,
      CE => '1',
      D => end_storage_r0,
      Q => \^stage_3_end_storage_r\,
      R => \^sr\(0)
    );
pad_storage_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBABBAAAAAAAA"
    )
        port map (
      I0 => stage_2_pad_r,
      I1 => \^stage_3_end_storage_r\,
      I2 => stage_2_start_with_data_r,
      I3 => excess_c,
      I4 => stage_2_end_before_start_r,
      I5 => pad_storage_r,
      O => pad_storage_r_i_1_n_0
    );
pad_storage_r_reg: unisim.vcomponents.FDRE
     port map (
      C => SRC_RDY_N_reg_0,
      CE => '1',
      D => pad_storage_r_i_1_n_0,
      Q => pad_storage_r,
      R => \^sr\(0)
    );
\storage_count_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => stage_2_frame_err_r,
      I1 => start_rx_i,
      O => \^sr\(0)
    );
\storage_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1F0"
    )
        port map (
      I0 => \^stage_3_end_storage_r\,
      I1 => stage_2_start_with_data_r,
      I2 => Q(0),
      I3 => \RX_REM_reg[0]_1\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_STANDARD_CC_MODULE is
  port (
    Q : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \prepare_count_r_reg[9]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_STANDARD_CC_MODULE : entity is "aurora_8b10b_0_STANDARD_CC_MODULE";
end top_aurora_0_0_aurora_8b10b_0_STANDARD_CC_MODULE;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_STANDARD_CC_MODULE is
  signal DO_CC_i_1_n_0 : STD_LOGIC;
  signal \cc_count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal cc_idle_count_done_c : STD_LOGIC;
  signal count_13d_flop_r_reg_r_n_0 : STD_LOGIC;
  signal \count_13d_srl_r_reg[10]_aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_9_n_0\ : STD_LOGIC;
  signal \count_13d_srl_r_reg[9]_srl11___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8_i_1_n_0\ : STD_LOGIC;
  signal \count_13d_srl_r_reg[9]_srl11___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8_n_0\ : STD_LOGIC;
  signal count_13d_srl_r_reg_gate_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_0_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_1_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_2_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_3_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_4_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_5_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_6_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_7_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_8_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_9_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_n_0 : STD_LOGIC;
  signal count_16d_flop_r : STD_LOGIC;
  signal count_16d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_16d_srl_r0 : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_24d_flop_r : STD_LOGIC;
  signal count_24d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_24d_srl_r0 : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \prepare_count_r_reg[7]_srl4___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_1_n_0\ : STD_LOGIC;
  signal \prepare_count_r_reg[8]_aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_2_n_0\ : STD_LOGIC;
  signal prepare_count_r_reg_gate_n_0 : STD_LOGIC;
  signal reset_r : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \count_13d_srl_r_reg[9]_srl11___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/standard_cc_module_i/count_13d_srl_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \count_13d_srl_r_reg[9]_srl11___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/standard_cc_module_i/count_13d_srl_r_reg[9]_srl11___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_13d_srl_r_reg[9]_srl11___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of count_16d_flop_r_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of count_24d_flop_r_i_1 : label is "soft_lutpair138";
  attribute srl_bus_name of \prepare_count_r_reg[7]_srl4___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_1\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/standard_cc_module_i/prepare_count_r_reg ";
  attribute srl_name of \prepare_count_r_reg[7]_srl4___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_1\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/standard_cc_module_i/prepare_count_r_reg[7]_srl4___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_1 ";
  attribute SOFT_HLUTNM of \prepare_count_r_reg[7]_srl4___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_1_i_1\ : label is "soft_lutpair138";
begin
DO_CC_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(1),
      I1 => \cc_count_r_reg_n_0_[5]\,
      I2 => p_2_in(0),
      I3 => reset_r,
      I4 => p_3_out(2),
      O => DO_CC_i_1_n_0
    );
DO_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => DO_CC_i_1_n_0,
      Q => Q,
      R => SR(0)
    );
\cc_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => p_3_out(2),
      Q => p_2_in(1),
      R => SR(0)
    );
\cc_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => p_2_in(1),
      Q => p_2_in(0),
      R => SR(0)
    );
\cc_count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => p_2_in(0),
      Q => \cc_count_r_reg_n_0_[5]\,
      R => SR(0)
    );
count_13d_flop_r_reg_r: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => '1',
      Q => count_13d_flop_r_reg_r_n_0,
      R => SR(0)
    );
\count_13d_srl_r_reg[10]_aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_9\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => \count_13d_srl_r_reg[9]_srl11___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8_n_0\,
      Q => \count_13d_srl_r_reg[10]_aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_9_n_0\,
      R => '0'
    );
\count_13d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_13d_srl_r_reg_gate_n_0,
      Q => count_16d_srl_r0,
      R => SR(0)
    );
\count_13d_srl_r_reg[9]_srl11___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => \prepare_count_r_reg[9]_0\,
      D => \count_13d_srl_r_reg[9]_srl11___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8_i_1_n_0\,
      Q => \count_13d_srl_r_reg[9]_srl11___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8_n_0\
    );
\count_13d_srl_r_reg[9]_srl11___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_16d_srl_r0,
      I1 => reset_r,
      O => \count_13d_srl_r_reg[9]_srl11___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8_i_1_n_0\
    );
count_13d_srl_r_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \count_13d_srl_r_reg[10]_aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_9_n_0\,
      I1 => count_13d_srl_r_reg_r_9_n_0,
      O => count_13d_srl_r_reg_gate_n_0
    );
count_13d_srl_r_reg_r: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_13d_flop_r_reg_r_n_0,
      Q => count_13d_srl_r_reg_r_n_0,
      R => SR(0)
    );
count_13d_srl_r_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_13d_srl_r_reg_r_n_0,
      Q => count_13d_srl_r_reg_r_0_n_0,
      R => SR(0)
    );
count_13d_srl_r_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_13d_srl_r_reg_r_0_n_0,
      Q => count_13d_srl_r_reg_r_1_n_0,
      R => SR(0)
    );
count_13d_srl_r_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_13d_srl_r_reg_r_1_n_0,
      Q => count_13d_srl_r_reg_r_2_n_0,
      R => SR(0)
    );
count_13d_srl_r_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_13d_srl_r_reg_r_2_n_0,
      Q => count_13d_srl_r_reg_r_3_n_0,
      R => SR(0)
    );
count_13d_srl_r_reg_r_4: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_13d_srl_r_reg_r_3_n_0,
      Q => count_13d_srl_r_reg_r_4_n_0,
      R => SR(0)
    );
count_13d_srl_r_reg_r_5: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_13d_srl_r_reg_r_4_n_0,
      Q => count_13d_srl_r_reg_r_5_n_0,
      R => SR(0)
    );
count_13d_srl_r_reg_r_6: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_13d_srl_r_reg_r_5_n_0,
      Q => count_13d_srl_r_reg_r_6_n_0,
      R => SR(0)
    );
count_13d_srl_r_reg_r_7: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_13d_srl_r_reg_r_6_n_0,
      Q => count_13d_srl_r_reg_r_7_n_0,
      R => SR(0)
    );
count_13d_srl_r_reg_r_8: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_13d_srl_r_reg_r_7_n_0,
      Q => count_13d_srl_r_reg_r_8_n_0,
      R => SR(0)
    );
count_13d_srl_r_reg_r_9: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_13d_srl_r_reg_r_8_n_0,
      Q => count_13d_srl_r_reg_r_9_n_0,
      R => SR(0)
    );
count_16d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => count_16d_srl_r0,
      I2 => reset_r,
      I3 => count_16d_flop_r,
      O => count_16d_flop_r_i_1_n_0
    );
count_16d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_16d_flop_r_i_1_n_0,
      Q => count_16d_flop_r,
      R => SR(0)
    );
\count_16d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => count_16d_flop_r,
      Q => \count_16d_srl_r_reg_n_0_[0]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[9]\,
      Q => \count_16d_srl_r_reg_n_0_[10]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[10]\,
      Q => \count_16d_srl_r_reg_n_0_[11]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[11]\,
      Q => \count_16d_srl_r_reg_n_0_[12]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[12]\,
      Q => \count_16d_srl_r_reg_n_0_[13]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[13]\,
      Q => \count_16d_srl_r_reg_n_0_[14]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[0]\,
      Q => \count_16d_srl_r_reg_n_0_[1]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[1]\,
      Q => \count_16d_srl_r_reg_n_0_[2]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[2]\,
      Q => \count_16d_srl_r_reg_n_0_[3]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[3]\,
      Q => \count_16d_srl_r_reg_n_0_[4]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[4]\,
      Q => \count_16d_srl_r_reg_n_0_[5]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[5]\,
      Q => \count_16d_srl_r_reg_n_0_[6]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[6]\,
      Q => \count_16d_srl_r_reg_n_0_[7]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[7]\,
      Q => \count_16d_srl_r_reg_n_0_[8]\,
      R => SR(0)
    );
\count_16d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_16d_srl_r0,
      D => \count_16d_srl_r_reg_n_0_[8]\,
      Q => \count_16d_srl_r_reg_n_0_[9]\,
      R => SR(0)
    );
count_24d_flop_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[10]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => count_16d_srl_r0,
      I3 => reset_r,
      I4 => count_24d_flop_r,
      O => count_24d_flop_r_i_1_n_0
    );
count_24d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => count_24d_flop_r_i_1_n_0,
      Q => count_24d_flop_r,
      R => SR(0)
    );
\count_24d_srl_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => count_16d_srl_r0,
      O => count_24d_srl_r0
    );
\count_24d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_24d_srl_r0,
      D => count_24d_flop_r,
      Q => \count_24d_srl_r_reg_n_0_[0]\,
      R => SR(0)
    );
\count_24d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[9]\,
      Q => \count_24d_srl_r_reg_n_0_[10]\,
      R => SR(0)
    );
\count_24d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[0]\,
      Q => \count_24d_srl_r_reg_n_0_[1]\,
      R => SR(0)
    );
\count_24d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[1]\,
      Q => \count_24d_srl_r_reg_n_0_[2]\,
      R => SR(0)
    );
\count_24d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[2]\,
      Q => \count_24d_srl_r_reg_n_0_[3]\,
      R => SR(0)
    );
\count_24d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[3]\,
      Q => \count_24d_srl_r_reg_n_0_[4]\,
      R => SR(0)
    );
\count_24d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[4]\,
      Q => \count_24d_srl_r_reg_n_0_[5]\,
      R => SR(0)
    );
\count_24d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[5]\,
      Q => \count_24d_srl_r_reg_n_0_[6]\,
      R => SR(0)
    );
\count_24d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[6]\,
      Q => \count_24d_srl_r_reg_n_0_[7]\,
      R => SR(0)
    );
\count_24d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[7]\,
      Q => \count_24d_srl_r_reg_n_0_[8]\,
      R => SR(0)
    );
\count_24d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[8]\,
      Q => \count_24d_srl_r_reg_n_0_[9]\,
      R => SR(0)
    );
\prepare_count_r_reg[7]_srl4___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \prepare_count_r_reg[9]_0\,
      D => cc_idle_count_done_c,
      Q => \prepare_count_r_reg[7]_srl4___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_1_n_0\
    );
\prepare_count_r_reg[7]_srl4___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[10]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => count_16d_srl_r0,
      O => cc_idle_count_done_c
    );
\prepare_count_r_reg[8]_aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => \prepare_count_r_reg[7]_srl4___aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_1_n_0\,
      Q => \prepare_count_r_reg[8]_aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_2_n_0\,
      R => '0'
    );
\prepare_count_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => prepare_count_r_reg_gate_n_0,
      Q => p_3_out(2),
      R => SR(0)
    );
prepare_count_r_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prepare_count_r_reg[8]_aurora_8b10b_0_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_2_n_0\,
      I1 => count_13d_srl_r_reg_r_2_n_0,
      O => prepare_count_r_reg_gate_n_0
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \prepare_count_r_reg[9]_0\,
      CE => '1',
      D => SR(0),
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_STORAGE_CE_CONTROL is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \STORAGE_CE_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_STORAGE_CE_CONTROL : entity is "aurora_8b10b_0_STORAGE_CE_CONTROL";
end top_aurora_0_0_aurora_8b10b_0_STORAGE_CE_CONTROL;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_STORAGE_CE_CONTROL is
begin
\STORAGE_CE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_CE_reg[1]_0\,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\STORAGE_CE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_CE_reg[1]_0\,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_STORAGE_COUNT_CONTROL is
  port (
    output_select_c : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    end_storage_r_reg : out STD_LOGIC;
    \storage_not_empty_c__0\ : out STD_LOGIC;
    stage_3_end_storage_r : in STD_LOGIC;
    stage_2_start_with_data_r : in STD_LOGIC;
    \OUTPUT_SELECT_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stage_2_end_before_start_r : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \storage_count_r_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_STORAGE_COUNT_CONTROL : entity is "aurora_8b10b_0_STORAGE_COUNT_CONTROL";
end top_aurora_0_0_aurora_8b10b_0_STORAGE_COUNT_CONTROL;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_STORAGE_COUNT_CONTROL is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of EOF_N_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of FRAME_ERR_RESULT_i_2 : label is "soft_lutpair90";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
EOF_N_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01555555"
    )
        port map (
      I0 => stage_3_end_storage_r,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => stage_2_end_before_start_r,
      I4 => stage_2_start_with_data_r,
      O => end_storage_r_reg
    );
FRAME_ERR_RESULT_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \storage_not_empty_c__0\
    );
\OUTPUT_SELECT[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001000100"
    )
        port map (
      I0 => stage_3_end_storage_r,
      I1 => stage_2_start_with_data_r,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \OUTPUT_SELECT_reg[9]\(0),
      I5 => \OUTPUT_SELECT_reg[9]\(1),
      O => output_select_c(0)
    );
\storage_count_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \storage_count_r_reg[1]_0\,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\storage_count_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \storage_count_r_reg[1]_0\,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_STORAGE_MUX is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \STORAGE_DATA_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \STORAGE_DATA_reg[31]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_STORAGE_MUX : entity is "aurora_8b10b_0_STORAGE_MUX";
end top_aurora_0_0_aurora_8b10b_0_STORAGE_MUX;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_STORAGE_MUX is
begin
\STORAGE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(31),
      Q => Q(31),
      R => '0'
    );
\STORAGE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(21),
      Q => Q(21),
      R => '0'
    );
\STORAGE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(20),
      Q => Q(20),
      R => '0'
    );
\STORAGE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(19),
      Q => Q(19),
      R => '0'
    );
\STORAGE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(18),
      Q => Q(18),
      R => '0'
    );
\STORAGE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(17),
      Q => Q(17),
      R => '0'
    );
\STORAGE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(16),
      Q => Q(16),
      R => '0'
    );
\STORAGE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(15),
      Q => Q(15),
      R => '0'
    );
\STORAGE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(14),
      Q => Q(14),
      R => '0'
    );
\STORAGE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(13),
      Q => Q(13),
      R => '0'
    );
\STORAGE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(12),
      Q => Q(12),
      R => '0'
    );
\STORAGE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(30),
      Q => Q(30),
      R => '0'
    );
\STORAGE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(11),
      Q => Q(11),
      R => '0'
    );
\STORAGE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(10),
      Q => Q(10),
      R => '0'
    );
\STORAGE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(9),
      Q => Q(9),
      R => '0'
    );
\STORAGE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(8),
      Q => Q(8),
      R => '0'
    );
\STORAGE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(7),
      Q => Q(7),
      R => '0'
    );
\STORAGE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(6),
      Q => Q(6),
      R => '0'
    );
\STORAGE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(5),
      Q => Q(5),
      R => '0'
    );
\STORAGE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(4),
      Q => Q(4),
      R => '0'
    );
\STORAGE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(3),
      Q => Q(3),
      R => '0'
    );
\STORAGE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(2),
      Q => Q(2),
      R => '0'
    );
\STORAGE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(29),
      Q => Q(29),
      R => '0'
    );
\STORAGE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(1),
      Q => Q(1),
      R => '0'
    );
\STORAGE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(0),
      D => \STORAGE_DATA_reg[0]_0\(0),
      Q => Q(0),
      R => '0'
    );
\STORAGE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(28),
      Q => Q(28),
      R => '0'
    );
\STORAGE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(27),
      Q => Q(27),
      R => '0'
    );
\STORAGE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(26),
      Q => Q(26),
      R => '0'
    );
\STORAGE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(25),
      Q => Q(25),
      R => '0'
    );
\STORAGE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(24),
      Q => Q(24),
      R => '0'
    );
\STORAGE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(23),
      Q => Q(23),
      R => '0'
    );
\STORAGE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]_0\,
      CE => E(1),
      D => \STORAGE_DATA_reg[0]_0\(22),
      Q => Q(22),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_STORAGE_SWITCH_CONTROL is
  port (
    STORAGE_SELECT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \STORAGE_SELECT_reg[9]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stage_2_start_with_data_r : in STD_LOGIC;
    stage_3_end_storage_r : in STD_LOGIC;
    \STORAGE_SELECT_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_STORAGE_SWITCH_CONTROL : entity is "aurora_8b10b_0_STORAGE_SWITCH_CONTROL";
end top_aurora_0_0_aurora_8b10b_0_STORAGE_SWITCH_CONTROL;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_STORAGE_SWITCH_CONTROL is
  signal \STORAGE_SELECT[4]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_SELECT[9]_i_1_n_0\ : STD_LOGIC;
begin
\STORAGE_SELECT[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(0),
      I1 => \STORAGE_SELECT_reg[9]_0\(1),
      I2 => Q(1),
      I3 => \STORAGE_SELECT_reg[9]_0\(0),
      I4 => stage_2_start_with_data_r,
      I5 => stage_3_end_storage_r,
      O => \STORAGE_SELECT[4]_i_1_n_0\
    );
\STORAGE_SELECT[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF14"
    )
        port map (
      I0 => Q(0),
      I1 => \STORAGE_SELECT_reg[9]_0\(0),
      I2 => \STORAGE_SELECT_reg[9]_0\(1),
      I3 => stage_2_start_with_data_r,
      I4 => stage_3_end_storage_r,
      O => \STORAGE_SELECT[9]_i_1_n_0\
    );
\STORAGE_SELECT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_SELECT_reg[4]_0\,
      CE => '1',
      D => \STORAGE_SELECT[4]_i_1_n_0\,
      Q => STORAGE_SELECT(1),
      R => '0'
    );
\STORAGE_SELECT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_SELECT_reg[4]_0\,
      CE => '1',
      D => \STORAGE_SELECT[9]_i_1_n_0\,
      Q => STORAGE_SELECT(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_SYM_DEC_4BYTE is
  port (
    RX_NEG : out STD_LOGIC;
    \left_align_select_r_reg[0]_0\ : out STD_LOGIC;
    \left_align_select_r_reg[1]_0\ : out STD_LOGIC;
    got_v_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    first_v_received_r : out STD_LOGIC;
    \RX_ECP_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_SCP_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_ECP_reg[0]_0\ : out STD_LOGIC;
    \RX_PAD_reg[1]_0\ : out STD_LOGIC;
    counter4_r0 : out STD_LOGIC;
    counter3_r0 : out STD_LOGIC;
    \previous_cycle_data_r_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \previous_cycle_control_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \word_aligned_data_r_reg[24]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[16]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \RX_PE_DATA_V_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    after_scp_select_c_0 : out STD_LOGIC;
    after_scp_select_c_1 : out STD_LOGIC;
    \rx_cc_r_reg[1]_0\ : in STD_LOGIC;
    \left_align_select_r_reg[0]_1\ : in STD_LOGIC;
    \left_align_select_r_reg[1]_1\ : in STD_LOGIC;
    \word_aligned_control_bits_r_reg[3]_0\ : in STD_LOGIC;
    \word_aligned_control_bits_r_reg[2]_0\ : in STD_LOGIC;
    lane_up : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    gen_spa_i : in STD_LOGIC;
    RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \word_aligned_data_r_reg[24]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[16]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_SYM_DEC_4BYTE : entity is "aurora_8b10b_0_SYM_DEC_4BYTE";
end top_aurora_0_0_aurora_8b10b_0_SYM_DEC_4BYTE;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_SYM_DEC_4BYTE is
  signal GOT_V_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_CC0 : STD_LOGIC;
  signal RX_CC_i_2_n_0 : STD_LOGIC;
  signal RX_CC_i_3_n_0 : STD_LOGIC;
  signal RX_ECP0 : STD_LOGIC;
  signal \RX_ECP[1]_i_1_n_0\ : STD_LOGIC;
  signal RX_NEG0 : STD_LOGIC;
  signal RX_SCP0 : STD_LOGIC;
  signal \RX_SCP[1]_i_1_n_0\ : STD_LOGIC;
  signal \^rx_scp_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_SP0 : STD_LOGIC;
  signal RX_SPA0 : STD_LOGIC;
  signal RX_SPA_i_2_n_0 : STD_LOGIC;
  signal RX_SP_i_2_n_0 : STD_LOGIC;
  signal RX_SP_i_3_n_0 : STD_LOGIC;
  signal \^first_v_received_r\ : STD_LOGIC;
  signal first_v_received_r_i_1_n_0 : STD_LOGIC;
  signal got_v_c : STD_LOGIC;
  signal \^left_align_select_r_reg[0]_0\ : STD_LOGIC;
  signal \^left_align_select_r_reg[1]_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal previous_cycle_control_r : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^previous_cycle_control_r_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^previous_cycle_data_r_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \previous_cycle_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal rx_cc_r : STD_LOGIC_VECTOR ( 1 to 7 );
  signal \rx_cc_r0__0\ : STD_LOGIC;
  signal \rx_cc_r0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \rx_cc_r0_inferred__1/i__n_0\ : STD_LOGIC;
  signal rx_cc_r0_n_0 : STD_LOGIC;
  signal rx_ecp_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \rx_ecp_d_r0__0\ : STD_LOGIC;
  signal \rx_ecp_d_r0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \rx_ecp_d_r0_inferred__1/i__n_0\ : STD_LOGIC;
  signal \rx_ecp_d_r0_inferred__2/i__n_0\ : STD_LOGIC;
  signal \rx_ecp_d_r0_inferred__3/i__n_0\ : STD_LOGIC;
  signal rx_ecp_d_r0_n_0 : STD_LOGIC;
  signal rx_pad_d_r : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \rx_pad_d_r0__0\ : STD_LOGIC;
  signal \rx_pad_d_r0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \rx_pad_d_r0_inferred__1/i__n_0\ : STD_LOGIC;
  signal rx_pad_d_r0_n_0 : STD_LOGIC;
  signal rx_pad_striped_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_pe_control_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal rx_scp_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \rx_scp_d_r0__0\ : STD_LOGIC;
  signal \rx_scp_d_r0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \rx_scp_d_r0_inferred__1/i__n_0\ : STD_LOGIC;
  signal \rx_scp_d_r0_inferred__2/i__n_0\ : STD_LOGIC;
  signal \rx_scp_d_r0_inferred__3/i__n_0\ : STD_LOGIC;
  signal \rx_scp_d_r0_inferred__4/i__n_0\ : STD_LOGIC;
  signal \rx_scp_d_r0_inferred__5/i__n_0\ : STD_LOGIC;
  signal rx_scp_d_r0_n_0 : STD_LOGIC;
  signal rx_sp_i : STD_LOGIC;
  signal rx_sp_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_sp_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal rx_sp_r0_n_0 : STD_LOGIC;
  signal rx_sp_r111_in : STD_LOGIC;
  signal rx_sp_r114_in : STD_LOGIC;
  signal rx_spa_i : STD_LOGIC;
  signal rx_spa_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \rx_spa_neg_d_r0__0\ : STD_LOGIC;
  signal rx_spa_neg_d_r0_n_0 : STD_LOGIC;
  signal rx_spa_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal \rx_spa_r0__0\ : STD_LOGIC;
  signal \rx_spa_r0_inferred__0/i__n_0\ : STD_LOGIC;
  signal rx_spa_r0_n_0 : STD_LOGIC;
  signal rx_v_d_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal \rx_v_d_r0__0\ : STD_LOGIC;
  signal \rx_v_d_r0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \rx_v_d_r0_inferred__1/i__n_0\ : STD_LOGIC;
  signal \rx_v_d_r0_inferred__2/i__n_0\ : STD_LOGIC;
  signal \rx_v_d_r0_inferred__3/i__n_0\ : STD_LOGIC;
  signal rx_v_d_r0_n_0 : STD_LOGIC;
  signal word_aligned_control_bits_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \word_aligned_control_bits_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_control_bits_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[18]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[19]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \^word_aligned_data_r_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^word_aligned_data_r_reg[16]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^word_aligned_data_r_reg[24]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^word_aligned_data_r_reg[8]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_PAD[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \RX_PE_DATA_V[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \RX_PE_DATA_V[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of RX_SP_i_2 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of rx_cc_r0 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rx_cc_r0_inferred__1/i_\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of rx_ecp_d_r0 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rx_ecp_d_r0_inferred__0/i_\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rx_ecp_d_r0_inferred__1/i_\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rx_ecp_d_r0_inferred__2/i_\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rx_ecp_d_r0_inferred__3/i_\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of rx_pad_d_r0 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rx_pad_d_r0_inferred__0/i_\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rx_pad_d_r0_inferred__1/i_\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rx_pad_d_r0_inferred__2/i_\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of rx_scp_d_r0 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__0/i_\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__1/i_\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__2/i_\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__3/i_\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__4/i_\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__5/i_\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__6/i_\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of rx_sp_r0 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of rx_sp_r1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rx_sp_r1_inferred__0/i_\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rx_sp_r[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rx_sp_r[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rx_sp_r[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rx_sp_r[5]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rx_sp_r[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rx_sp_r[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of rx_spa_neg_d_r0 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rx_spa_r0_inferred__1/i_\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of rx_v_d_r0 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rx_v_d_r0_inferred__0/i_\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rx_v_d_r0_inferred__1/i_\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rx_v_d_r0_inferred__2/i_\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rx_v_d_r0_inferred__3/i_\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rx_v_d_r0_inferred__4/i_\ : label is "soft_lutpair36";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \RX_SCP_reg[0]_0\(1 downto 0) <= \^rx_scp_reg[0]_0\(1 downto 0);
  first_v_received_r <= \^first_v_received_r\;
  \left_align_select_r_reg[0]_0\ <= \^left_align_select_r_reg[0]_0\;
  \left_align_select_r_reg[1]_0\ <= \^left_align_select_r_reg[1]_0\;
  \previous_cycle_control_r_reg[0]_0\(0) <= \^previous_cycle_control_r_reg[0]_0\(0);
  \previous_cycle_data_r_reg[7]_0\(5 downto 0) <= \^previous_cycle_data_r_reg[7]_0\(5 downto 0);
  \word_aligned_data_r_reg[0]_0\(7 downto 0) <= \^word_aligned_data_r_reg[0]_0\(7 downto 0);
  \word_aligned_data_r_reg[16]_0\(7 downto 0) <= \^word_aligned_data_r_reg[16]_0\(7 downto 0);
  \word_aligned_data_r_reg[24]_0\(7 downto 0) <= \^word_aligned_data_r_reg[24]_0\(7 downto 0);
  \word_aligned_data_r_reg[8]_0\(7 downto 0) <= \^word_aligned_data_r_reg[8]_0\(7 downto 0);
GOT_V_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => RX_SP_i_2_n_0,
      I1 => GOT_V_i_2_n_0,
      I2 => rx_sp_r(0),
      I3 => rx_sp_r(1),
      I4 => rx_v_d_r(3),
      I5 => rx_v_d_r(2),
      O => got_v_c
    );
GOT_V_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_v_d_r(5),
      I1 => rx_v_d_r(4),
      I2 => rx_v_d_r(7),
      I3 => rx_v_d_r(6),
      O => GOT_V_i_2_n_0
    );
GOT_V_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => got_v_c,
      Q => got_v_i,
      R => '0'
    );
RX_CC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => rx_pe_control_r(2),
      I1 => rx_pe_control_r(3),
      I2 => rx_pe_control_r(1),
      I3 => rx_pe_control_r(0),
      I4 => RX_CC_i_2_n_0,
      I5 => RX_CC_i_3_n_0,
      O => RX_CC0
    );
RX_CC_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_cc_r(5),
      I1 => rx_ecp_d_r(4),
      I2 => rx_cc_r(7),
      I3 => rx_ecp_d_r(6),
      O => RX_CC_i_2_n_0
    );
RX_CC_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_ecp_d_r(0),
      I1 => rx_cc_r(1),
      I2 => rx_cc_r(3),
      I3 => rx_ecp_d_r(2),
      O => RX_CC_i_3_n_0
    );
RX_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RX_CC0,
      Q => D(0),
      R => '0'
    );
\RX_ECP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rx_ecp_d_r(2),
      I1 => rx_ecp_d_r(3),
      I2 => rx_pe_control_r(1),
      I3 => rx_pe_control_r(0),
      I4 => rx_ecp_d_r(1),
      I5 => rx_ecp_d_r(0),
      O => RX_ECP0
    );
\RX_ECP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rx_ecp_d_r(6),
      I1 => rx_ecp_d_r(7),
      I2 => rx_pe_control_r(3),
      I3 => rx_pe_control_r(2),
      I4 => rx_ecp_d_r(5),
      I5 => rx_ecp_d_r(4),
      O => \RX_ECP[1]_i_1_n_0\
    );
\RX_ECP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RX_ECP0,
      Q => \^q\(1),
      R => '0'
    );
\RX_ECP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \RX_ECP[1]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
RX_NEG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => rx_spa_neg_d_r(1),
      I1 => rx_spa_neg_d_r(0),
      I2 => rx_sp_neg_d_r(1),
      I3 => rx_sp_neg_d_r(0),
      I4 => rx_pe_control_r(1),
      O => RX_NEG0
    );
RX_NEG_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RX_NEG0,
      Q => RX_NEG,
      R => '0'
    );
\RX_PAD[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => rx_pad_d_r(0),
      I1 => rx_spa_r(3),
      I2 => rx_pe_control_r(0),
      I3 => rx_pe_control_r(1),
      O => p_3_out(1)
    );
\RX_PAD[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => rx_pad_d_r(2),
      I1 => rx_spa_r(7),
      I2 => rx_pe_control_r(2),
      I3 => rx_pe_control_r(3),
      O => p_3_out(0)
    );
\RX_PAD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => p_3_out(1),
      Q => rx_pad_striped_i(0),
      R => '0'
    );
\RX_PAD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => p_3_out(0),
      Q => rx_pad_striped_i(1),
      R => '0'
    );
\RX_PE_DATA_V[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_pe_control_r(0),
      O => p_1_out(1)
    );
\RX_PE_DATA_V[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_pe_control_r(2),
      O => p_1_out(0)
    );
\RX_PE_DATA_V_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => p_1_out(1),
      Q => \RX_PE_DATA_V_reg[0]_0\(1),
      R => '0'
    );
\RX_PE_DATA_V_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => p_1_out(0),
      Q => \RX_PE_DATA_V_reg[0]_0\(0),
      R => '0'
    );
\RX_SCP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rx_ecp_d_r(2),
      I1 => rx_scp_d_r(3),
      I2 => rx_pe_control_r(1),
      I3 => rx_pe_control_r(0),
      I4 => rx_sp_r(1),
      I5 => rx_scp_d_r(0),
      O => RX_SCP0
    );
\RX_SCP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rx_ecp_d_r(6),
      I1 => rx_scp_d_r(7),
      I2 => rx_pe_control_r(3),
      I3 => rx_pe_control_r(2),
      I4 => rx_spa_r(5),
      I5 => rx_scp_d_r(4),
      O => \RX_SCP[1]_i_1_n_0\
    );
\RX_SCP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RX_SCP0,
      Q => \^rx_scp_reg[0]_0\(1),
      R => '0'
    );
\RX_SCP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \RX_SCP[1]_i_1_n_0\,
      Q => \^rx_scp_reg[0]_0\(0),
      R => '0'
    );
RX_SPA_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => RX_SP_i_2_n_0,
      I1 => RX_SPA_i_2_n_0,
      I2 => rx_sp_r(0),
      I3 => rx_sp_r(1),
      I4 => rx_spa_r(3),
      I5 => rx_spa_r(2),
      O => RX_SPA0
    );
RX_SPA_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_spa_r(5),
      I1 => rx_spa_r(4),
      I2 => rx_spa_r(7),
      I3 => rx_spa_r(6),
      O => RX_SPA_i_2_n_0
    );
RX_SPA_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RX_SPA0,
      Q => rx_spa_i,
      R => '0'
    );
RX_SP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => RX_SP_i_2_n_0,
      I1 => RX_SP_i_3_n_0,
      I2 => rx_sp_r(0),
      I3 => rx_sp_r(1),
      I4 => rx_sp_r(3),
      I5 => rx_sp_r(2),
      O => RX_SP0
    );
RX_SP_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => rx_pe_control_r(3),
      I1 => rx_pe_control_r(1),
      I2 => rx_pe_control_r(0),
      I3 => rx_pe_control_r(2),
      O => RX_SP_i_2_n_0
    );
RX_SP_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_sp_r(5),
      I1 => rx_sp_r(4),
      I2 => rx_sp_r(7),
      I3 => rx_sp_r(6),
      O => RX_SP_i_3_n_0
    );
RX_SP_reg: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RX_SP0,
      Q => rx_sp_i,
      R => '0'
    );
\counter3_r_reg[2]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rx_spa_i,
      I1 => gen_spa_i,
      O => counter3_r0
    );
\counter4_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rx_sp_i,
      I1 => ready_r,
      O => counter4_r0
    );
data_after_start_muxcy_0_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_scp_reg[0]_0\(1),
      O => after_scp_select_c_1
    );
data_after_start_muxcy_1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_scp_reg[0]_0\(0),
      O => after_scp_select_c_0
    );
first_v_received_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => lane_up,
      I1 => \^first_v_received_r\,
      I2 => got_v_c,
      O => first_v_received_r_i_1_n_0
    );
first_v_received_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => first_v_received_r_i_1_n_0,
      Q => \^first_v_received_r\,
      R => '0'
    );
in_frame_muxcy_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^rx_scp_reg[0]_0\(1),
      O => \RX_ECP_reg[0]_0\
    );
in_frame_muxcy_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^rx_scp_reg[0]_0\(0),
      O => \RX_ECP_reg[1]_0\
    );
\left_align_select_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \left_align_select_r_reg[0]_1\,
      Q => \^left_align_select_r_reg[0]_0\,
      R => '0'
    );
\left_align_select_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \left_align_select_r_reg[1]_1\,
      Q => \^left_align_select_r_reg[1]_0\,
      R => '0'
    );
\previous_cycle_control_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXCHARISK(3),
      Q => \^previous_cycle_control_r_reg[0]_0\(0),
      R => '0'
    );
\previous_cycle_control_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXCHARISK(2),
      Q => previous_cycle_control_r(1),
      R => '0'
    );
\previous_cycle_control_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXCHARISK(1),
      Q => previous_cycle_control_r(2),
      R => '0'
    );
\previous_cycle_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(24),
      Q => \^previous_cycle_data_r_reg[7]_0\(0),
      R => '0'
    );
\previous_cycle_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(18),
      Q => p_2_in(2),
      R => '0'
    );
\previous_cycle_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(19),
      Q => p_2_in(3),
      R => '0'
    );
\previous_cycle_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(20),
      Q => p_2_in(4),
      R => '0'
    );
\previous_cycle_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(21),
      Q => p_2_in(5),
      R => '0'
    );
\previous_cycle_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(22),
      Q => p_2_in(6),
      R => '0'
    );
\previous_cycle_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(23),
      Q => p_2_in(7),
      R => '0'
    );
\previous_cycle_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(8),
      Q => \previous_cycle_data_r_reg_n_0_[16]\,
      R => '0'
    );
\previous_cycle_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(9),
      Q => \previous_cycle_data_r_reg_n_0_[17]\,
      R => '0'
    );
\previous_cycle_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(10),
      Q => \previous_cycle_data_r_reg_n_0_[18]\,
      R => '0'
    );
\previous_cycle_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(11),
      Q => \previous_cycle_data_r_reg_n_0_[19]\,
      R => '0'
    );
\previous_cycle_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(25),
      Q => \^previous_cycle_data_r_reg[7]_0\(1),
      R => '0'
    );
\previous_cycle_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(12),
      Q => \previous_cycle_data_r_reg_n_0_[20]\,
      R => '0'
    );
\previous_cycle_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(13),
      Q => \previous_cycle_data_r_reg_n_0_[21]\,
      R => '0'
    );
\previous_cycle_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(14),
      Q => \previous_cycle_data_r_reg_n_0_[22]\,
      R => '0'
    );
\previous_cycle_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(15),
      Q => \previous_cycle_data_r_reg_n_0_[23]\,
      R => '0'
    );
\previous_cycle_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(26),
      Q => \^previous_cycle_data_r_reg[7]_0\(2),
      R => '0'
    );
\previous_cycle_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(27),
      Q => \^previous_cycle_data_r_reg[7]_0\(3),
      R => '0'
    );
\previous_cycle_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(28),
      Q => \previous_cycle_data_r_reg_n_0_[4]\,
      R => '0'
    );
\previous_cycle_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(29),
      Q => \previous_cycle_data_r_reg_n_0_[5]\,
      R => '0'
    );
\previous_cycle_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(30),
      Q => \^previous_cycle_data_r_reg[7]_0\(4),
      R => '0'
    );
\previous_cycle_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(31),
      Q => \^previous_cycle_data_r_reg[7]_0\(5),
      R => '0'
    );
\previous_cycle_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(16),
      Q => p_2_in(0),
      R => '0'
    );
\previous_cycle_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => RXDATA(17),
      Q => p_2_in(1),
      R => '0'
    );
rx_cc_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[24]_0\(3),
      I1 => \^word_aligned_data_r_reg[24]_0\(2),
      I2 => \^word_aligned_data_r_reg[24]_0\(1),
      I3 => \^word_aligned_data_r_reg[24]_0\(0),
      O => rx_cc_r0_n_0
    );
\rx_cc_r0_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[16]_0\(3),
      I1 => \^word_aligned_data_r_reg[16]_0\(2),
      I2 => \^word_aligned_data_r_reg[16]_0\(1),
      I3 => \^word_aligned_data_r_reg[16]_0\(0),
      O => \rx_cc_r0_inferred__0/i__n_0\
    );
\rx_cc_r0_inferred__1/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(3),
      I1 => \^word_aligned_data_r_reg[8]_0\(2),
      I2 => \^word_aligned_data_r_reg[8]_0\(1),
      I3 => \^word_aligned_data_r_reg[8]_0\(0),
      O => \rx_cc_r0_inferred__1/i__n_0\
    );
\rx_cc_r0_inferred__2/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[0]_0\(3),
      I1 => \^word_aligned_data_r_reg[0]_0\(2),
      I2 => \^word_aligned_data_r_reg[0]_0\(1),
      I3 => \^word_aligned_data_r_reg[0]_0\(0),
      O => \rx_cc_r0__0\
    );
\rx_cc_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_cc_r0__0\,
      Q => rx_cc_r(1),
      R => '0'
    );
\rx_cc_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_cc_r0_inferred__1/i__n_0\,
      Q => rx_cc_r(3),
      R => '0'
    );
\rx_cc_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_cc_r0_inferred__0/i__n_0\,
      Q => rx_cc_r(5),
      R => '0'
    );
\rx_cc_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => rx_cc_r0_n_0,
      Q => rx_cc_r(7),
      R => '0'
    );
rx_ecp_d_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[24]_0\(0),
      I1 => \^word_aligned_data_r_reg[24]_0\(2),
      I2 => \^word_aligned_data_r_reg[24]_0\(3),
      I3 => \^word_aligned_data_r_reg[24]_0\(1),
      O => rx_ecp_d_r0_n_0
    );
\rx_ecp_d_r0_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[16]_0\(1),
      I1 => \^word_aligned_data_r_reg[16]_0\(2),
      I2 => \^word_aligned_data_r_reg[16]_0\(3),
      I3 => \^word_aligned_data_r_reg[16]_0\(0),
      O => \rx_ecp_d_r0_inferred__0/i__n_0\
    );
\rx_ecp_d_r0_inferred__1/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[16]_0\(5),
      I1 => \^word_aligned_data_r_reg[16]_0\(4),
      I2 => \^word_aligned_data_r_reg[16]_0\(6),
      I3 => \^word_aligned_data_r_reg[16]_0\(7),
      O => \rx_ecp_d_r0_inferred__1/i__n_0\
    );
\rx_ecp_d_r0_inferred__2/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(0),
      I1 => \^word_aligned_data_r_reg[8]_0\(2),
      I2 => \^word_aligned_data_r_reg[8]_0\(3),
      I3 => \^word_aligned_data_r_reg[8]_0\(1),
      O => \rx_ecp_d_r0_inferred__2/i__n_0\
    );
\rx_ecp_d_r0_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[0]_0\(1),
      I1 => \^word_aligned_data_r_reg[0]_0\(2),
      I2 => \^word_aligned_data_r_reg[0]_0\(3),
      I3 => \^word_aligned_data_r_reg[0]_0\(0),
      O => \rx_ecp_d_r0_inferred__3/i__n_0\
    );
\rx_ecp_d_r0_inferred__4/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[0]_0\(5),
      I1 => \^word_aligned_data_r_reg[0]_0\(4),
      I2 => \^word_aligned_data_r_reg[0]_0\(6),
      I3 => \^word_aligned_data_r_reg[0]_0\(7),
      O => \rx_ecp_d_r0__0\
    );
\rx_ecp_d_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_ecp_d_r0__0\,
      Q => rx_ecp_d_r(0),
      R => '0'
    );
\rx_ecp_d_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_ecp_d_r0_inferred__3/i__n_0\,
      Q => rx_ecp_d_r(1),
      R => '0'
    );
\rx_ecp_d_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_scp_d_r0_inferred__5/i__n_0\,
      Q => rx_ecp_d_r(2),
      R => '0'
    );
\rx_ecp_d_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_ecp_d_r0_inferred__2/i__n_0\,
      Q => rx_ecp_d_r(3),
      R => '0'
    );
\rx_ecp_d_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_ecp_d_r0_inferred__1/i__n_0\,
      Q => rx_ecp_d_r(4),
      R => '0'
    );
\rx_ecp_d_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_ecp_d_r0_inferred__0/i__n_0\,
      Q => rx_ecp_d_r(5),
      R => '0'
    );
\rx_ecp_d_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_scp_d_r0_inferred__1/i__n_0\,
      Q => rx_ecp_d_r(6),
      R => '0'
    );
\rx_ecp_d_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => rx_ecp_d_r0_n_0,
      Q => rx_ecp_d_r(7),
      R => '0'
    );
rx_pad_d_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[24]_0\(1),
      I1 => \^word_aligned_data_r_reg[24]_0\(0),
      I2 => \^word_aligned_data_r_reg[24]_0\(2),
      I3 => \^word_aligned_data_r_reg[24]_0\(3),
      O => rx_pad_d_r0_n_0
    );
\rx_pad_d_r0_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[24]_0\(6),
      I1 => \^word_aligned_data_r_reg[24]_0\(5),
      I2 => \^word_aligned_data_r_reg[24]_0\(7),
      I3 => \^word_aligned_data_r_reg[24]_0\(4),
      O => \rx_pad_d_r0_inferred__0/i__n_0\
    );
\rx_pad_d_r0_inferred__1/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(1),
      I1 => \^word_aligned_data_r_reg[8]_0\(0),
      I2 => \^word_aligned_data_r_reg[8]_0\(2),
      I3 => \^word_aligned_data_r_reg[8]_0\(3),
      O => \rx_pad_d_r0_inferred__1/i__n_0\
    );
\rx_pad_d_r0_inferred__2/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(6),
      I1 => \^word_aligned_data_r_reg[8]_0\(5),
      I2 => \^word_aligned_data_r_reg[8]_0\(7),
      I3 => \^word_aligned_data_r_reg[8]_0\(4),
      O => \rx_pad_d_r0__0\
    );
\rx_pad_d_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_pad_d_r0__0\,
      Q => rx_pad_d_r(0),
      R => '0'
    );
\rx_pad_d_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_pad_d_r0_inferred__0/i__n_0\,
      Q => rx_pad_d_r(2),
      R => '0'
    );
\rx_pe_control_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => word_aligned_control_bits_r(0),
      Q => rx_pe_control_r(0),
      R => '0'
    );
\rx_pe_control_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => word_aligned_control_bits_r(1),
      Q => rx_pe_control_r(1),
      R => '0'
    );
\rx_pe_control_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => word_aligned_control_bits_r(2),
      Q => rx_pe_control_r(2),
      R => '0'
    );
\rx_pe_control_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => word_aligned_control_bits_r(3),
      Q => rx_pe_control_r(3),
      R => '0'
    );
rx_scp_d_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[0]_0\(1),
      I1 => \^word_aligned_data_r_reg[0]_0\(0),
      I2 => \^word_aligned_data_r_reg[0]_0\(2),
      I3 => \^word_aligned_data_r_reg[0]_0\(3),
      O => rx_scp_d_r0_n_0
    );
\rx_scp_d_r0_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[24]_0\(2),
      I1 => \^word_aligned_data_r_reg[24]_0\(3),
      I2 => \^word_aligned_data_r_reg[24]_0\(1),
      I3 => \^word_aligned_data_r_reg[24]_0\(0),
      O => \rx_scp_d_r0_inferred__0/i__n_0\
    );
\rx_scp_d_r0_inferred__1/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[24]_0\(5),
      I1 => \^word_aligned_data_r_reg[24]_0\(4),
      I2 => \^word_aligned_data_r_reg[24]_0\(6),
      I3 => \^word_aligned_data_r_reg[24]_0\(7),
      O => \rx_scp_d_r0_inferred__1/i__n_0\
    );
\rx_scp_d_r0_inferred__2/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[16]_0\(1),
      I1 => \^word_aligned_data_r_reg[16]_0\(0),
      I2 => \^word_aligned_data_r_reg[16]_0\(2),
      I3 => \^word_aligned_data_r_reg[16]_0\(3),
      O => \rx_scp_d_r0_inferred__2/i__n_0\
    );
\rx_scp_d_r0_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[16]_0\(7),
      I1 => \^word_aligned_data_r_reg[16]_0\(5),
      I2 => \^word_aligned_data_r_reg[16]_0\(6),
      I3 => \^word_aligned_data_r_reg[16]_0\(4),
      O => \rx_scp_d_r0_inferred__3/i__n_0\
    );
\rx_scp_d_r0_inferred__4/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(2),
      I1 => \^word_aligned_data_r_reg[8]_0\(3),
      I2 => \^word_aligned_data_r_reg[8]_0\(1),
      I3 => \^word_aligned_data_r_reg[8]_0\(0),
      O => \rx_scp_d_r0_inferred__4/i__n_0\
    );
\rx_scp_d_r0_inferred__5/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(5),
      I1 => \^word_aligned_data_r_reg[8]_0\(4),
      I2 => \^word_aligned_data_r_reg[8]_0\(6),
      I3 => \^word_aligned_data_r_reg[8]_0\(7),
      O => \rx_scp_d_r0_inferred__5/i__n_0\
    );
\rx_scp_d_r0_inferred__6/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[0]_0\(7),
      I1 => \^word_aligned_data_r_reg[0]_0\(5),
      I2 => \^word_aligned_data_r_reg[0]_0\(6),
      I3 => \^word_aligned_data_r_reg[0]_0\(4),
      O => \rx_scp_d_r0__0\
    );
\rx_scp_d_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_scp_d_r0__0\,
      Q => rx_scp_d_r(0),
      R => '0'
    );
\rx_scp_d_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_scp_d_r0_inferred__4/i__n_0\,
      Q => rx_scp_d_r(3),
      R => '0'
    );
\rx_scp_d_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_scp_d_r0_inferred__3/i__n_0\,
      Q => rx_scp_d_r(4),
      R => '0'
    );
\rx_scp_d_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_scp_d_r0_inferred__0/i__n_0\,
      Q => rx_scp_d_r(7),
      R => '0'
    );
\rx_sp_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => rx_sp_r114_in,
      Q => rx_sp_neg_d_r(0),
      R => '0'
    );
\rx_sp_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => rx_sp_r111_in,
      Q => rx_sp_neg_d_r(1),
      R => '0'
    );
rx_sp_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[0]_0\(6),
      I1 => \^word_aligned_data_r_reg[0]_0\(7),
      I2 => \^word_aligned_data_r_reg[0]_0\(5),
      I3 => \^word_aligned_data_r_reg[0]_0\(4),
      O => rx_sp_r0_n_0
    );
rx_sp_r1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(3),
      I1 => \^word_aligned_data_r_reg[8]_0\(1),
      I2 => \^word_aligned_data_r_reg[8]_0\(2),
      I3 => \^word_aligned_data_r_reg[8]_0\(0),
      O => rx_sp_r111_in
    );
\rx_sp_r1_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(6),
      I1 => \^word_aligned_data_r_reg[8]_0\(7),
      I2 => \^word_aligned_data_r_reg[8]_0\(5),
      I3 => \^word_aligned_data_r_reg[8]_0\(4),
      O => rx_sp_r114_in
    );
\rx_sp_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0180"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(4),
      I1 => \^word_aligned_data_r_reg[8]_0\(5),
      I2 => \^word_aligned_data_r_reg[8]_0\(7),
      I3 => \^word_aligned_data_r_reg[8]_0\(6),
      O => p_8_out(5)
    );
\rx_sp_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(0),
      I1 => \^word_aligned_data_r_reg[8]_0\(2),
      I2 => \^word_aligned_data_r_reg[8]_0\(1),
      I3 => \^word_aligned_data_r_reg[8]_0\(3),
      O => p_8_out(4)
    );
\rx_sp_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[16]_0\(5),
      I1 => \^word_aligned_data_r_reg[16]_0\(4),
      I2 => \^word_aligned_data_r_reg[16]_0\(6),
      I3 => \^word_aligned_data_r_reg[16]_0\(7),
      O => p_8_out(3)
    );
\rx_sp_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[16]_0\(2),
      I1 => \^word_aligned_data_r_reg[16]_0\(0),
      I2 => \^word_aligned_data_r_reg[16]_0\(1),
      I3 => \^word_aligned_data_r_reg[16]_0\(3),
      O => p_8_out(2)
    );
\rx_sp_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[24]_0\(5),
      I1 => \^word_aligned_data_r_reg[24]_0\(4),
      I2 => \^word_aligned_data_r_reg[24]_0\(6),
      I3 => \^word_aligned_data_r_reg[24]_0\(7),
      O => p_8_out(1)
    );
\rx_sp_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[24]_0\(2),
      I1 => \^word_aligned_data_r_reg[24]_0\(0),
      I2 => \^word_aligned_data_r_reg[24]_0\(1),
      I3 => \^word_aligned_data_r_reg[24]_0\(3),
      O => p_8_out(0)
    );
\rx_sp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => rx_sp_r0_n_0,
      Q => rx_sp_r(0),
      R => '0'
    );
\rx_sp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => rx_scp_d_r0_n_0,
      Q => rx_sp_r(1),
      R => '0'
    );
\rx_sp_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => p_8_out(5),
      Q => rx_sp_r(2),
      R => '0'
    );
\rx_sp_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => p_8_out(4),
      Q => rx_sp_r(3),
      R => '0'
    );
\rx_sp_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => p_8_out(3),
      Q => rx_sp_r(4),
      R => '0'
    );
\rx_sp_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => p_8_out(2),
      Q => rx_sp_r(5),
      R => '0'
    );
\rx_sp_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => p_8_out(1),
      Q => rx_sp_r(6),
      R => '0'
    );
\rx_sp_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => p_8_out(0),
      Q => rx_sp_r(7),
      R => '0'
    );
rx_spa_neg_d_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(2),
      I1 => \^word_aligned_data_r_reg[8]_0\(3),
      I2 => \^word_aligned_data_r_reg[8]_0\(1),
      I3 => \^word_aligned_data_r_reg[8]_0\(0),
      O => rx_spa_neg_d_r0_n_0
    );
\rx_spa_neg_d_r0_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(5),
      I1 => \^word_aligned_data_r_reg[8]_0\(6),
      I2 => \^word_aligned_data_r_reg[8]_0\(7),
      I3 => \^word_aligned_data_r_reg[8]_0\(4),
      O => \rx_spa_neg_d_r0__0\
    );
\rx_spa_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_spa_neg_d_r0__0\,
      Q => rx_spa_neg_d_r(0),
      R => '0'
    );
\rx_spa_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => rx_spa_neg_d_r0_n_0,
      Q => rx_spa_neg_d_r(1),
      R => '0'
    );
rx_spa_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[24]_0\(6),
      I1 => \^word_aligned_data_r_reg[24]_0\(7),
      I2 => \^word_aligned_data_r_reg[24]_0\(5),
      I3 => \^word_aligned_data_r_reg[24]_0\(4),
      O => rx_spa_r0_n_0
    );
\rx_spa_r0_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[16]_0\(6),
      I1 => \^word_aligned_data_r_reg[16]_0\(7),
      I2 => \^word_aligned_data_r_reg[16]_0\(5),
      I3 => \^word_aligned_data_r_reg[16]_0\(4),
      O => \rx_spa_r0_inferred__0/i__n_0\
    );
\rx_spa_r0_inferred__1/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(6),
      I1 => \^word_aligned_data_r_reg[8]_0\(7),
      I2 => \^word_aligned_data_r_reg[8]_0\(5),
      I3 => \^word_aligned_data_r_reg[8]_0\(4),
      O => \rx_spa_r0__0\
    );
\rx_spa_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_spa_r0__0\,
      Q => rx_spa_r(2),
      R => '0'
    );
\rx_spa_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_pad_d_r0_inferred__1/i__n_0\,
      Q => rx_spa_r(3),
      R => '0'
    );
\rx_spa_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_spa_r0_inferred__0/i__n_0\,
      Q => rx_spa_r(4),
      R => '0'
    );
\rx_spa_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_scp_d_r0_inferred__2/i__n_0\,
      Q => rx_spa_r(5),
      R => '0'
    );
\rx_spa_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => rx_spa_r0_n_0,
      Q => rx_spa_r(6),
      R => '0'
    );
\rx_spa_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => rx_pad_d_r0_n_0,
      Q => rx_spa_r(7),
      R => '0'
    );
rx_v_d_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[24]_0\(2),
      I1 => \^word_aligned_data_r_reg[24]_0\(1),
      I2 => \^word_aligned_data_r_reg[24]_0\(3),
      I3 => \^word_aligned_data_r_reg[24]_0\(0),
      O => rx_v_d_r0_n_0
    );
\rx_v_d_r0_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[24]_0\(4),
      I1 => \^word_aligned_data_r_reg[24]_0\(6),
      I2 => \^word_aligned_data_r_reg[24]_0\(7),
      I3 => \^word_aligned_data_r_reg[24]_0\(5),
      O => \rx_v_d_r0_inferred__0/i__n_0\
    );
\rx_v_d_r0_inferred__1/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[16]_0\(2),
      I1 => \^word_aligned_data_r_reg[16]_0\(1),
      I2 => \^word_aligned_data_r_reg[16]_0\(3),
      I3 => \^word_aligned_data_r_reg[16]_0\(0),
      O => \rx_v_d_r0_inferred__1/i__n_0\
    );
\rx_v_d_r0_inferred__2/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[16]_0\(4),
      I1 => \^word_aligned_data_r_reg[16]_0\(6),
      I2 => \^word_aligned_data_r_reg[16]_0\(7),
      I3 => \^word_aligned_data_r_reg[16]_0\(5),
      O => \rx_v_d_r0_inferred__2/i__n_0\
    );
\rx_v_d_r0_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(2),
      I1 => \^word_aligned_data_r_reg[8]_0\(1),
      I2 => \^word_aligned_data_r_reg[8]_0\(3),
      I3 => \^word_aligned_data_r_reg[8]_0\(0),
      O => \rx_v_d_r0_inferred__3/i__n_0\
    );
\rx_v_d_r0_inferred__4/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(4),
      I1 => \^word_aligned_data_r_reg[8]_0\(6),
      I2 => \^word_aligned_data_r_reg[8]_0\(7),
      I3 => \^word_aligned_data_r_reg[8]_0\(5),
      O => \rx_v_d_r0__0\
    );
\rx_v_d_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_v_d_r0__0\,
      Q => rx_v_d_r(2),
      R => '0'
    );
\rx_v_d_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_v_d_r0_inferred__3/i__n_0\,
      Q => rx_v_d_r(3),
      R => '0'
    );
\rx_v_d_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_v_d_r0_inferred__2/i__n_0\,
      Q => rx_v_d_r(4),
      R => '0'
    );
\rx_v_d_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_v_d_r0_inferred__1/i__n_0\,
      Q => rx_v_d_r(5),
      R => '0'
    );
\rx_v_d_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \rx_v_d_r0_inferred__0/i__n_0\,
      Q => rx_v_d_r(6),
      R => '0'
    );
\rx_v_d_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => rx_v_d_r0_n_0,
      Q => rx_v_d_r(7),
      R => '0'
    );
stage_1_pad_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_pad_striped_i(1),
      I1 => rx_pad_striped_i(0),
      O => \RX_PAD_reg[1]_0\
    );
\word_aligned_control_bits_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => previous_cycle_control_r(2),
      I1 => previous_cycle_control_r(1),
      I2 => RXCHARISK(0),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => \^previous_cycle_control_r_reg[0]_0\(0),
      O => \word_aligned_control_bits_r[0]_i_1_n_0\
    );
\word_aligned_control_bits_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => RXCHARISK(1),
      I1 => previous_cycle_control_r(1),
      I2 => RXCHARISK(0),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => \^previous_cycle_control_r_reg[0]_0\(0),
      O => \word_aligned_control_bits_r[1]_i_1_n_0\
    );
\word_aligned_control_bits_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_control_bits_r[0]_i_1_n_0\,
      Q => word_aligned_control_bits_r(0),
      R => '0'
    );
\word_aligned_control_bits_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_control_bits_r[1]_i_1_n_0\,
      Q => word_aligned_control_bits_r(1),
      R => '0'
    );
\word_aligned_control_bits_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_control_bits_r_reg[2]_0\,
      Q => word_aligned_control_bits_r(2),
      R => '0'
    );
\word_aligned_control_bits_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_control_bits_r_reg[3]_0\,
      Q => word_aligned_control_bits_r(3),
      R => '0'
    );
\word_aligned_data_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => RXDATA(7),
      I1 => \previous_cycle_data_r_reg_n_0_[23]\,
      I2 => \^previous_cycle_data_r_reg[7]_0\(5),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => p_2_in(7),
      O => \word_aligned_data_r[0]_i_1_n_0\
    );
\word_aligned_data_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => RXDATA(13),
      I1 => p_2_in(5),
      I2 => \previous_cycle_data_r_reg_n_0_[5]\,
      I3 => \^left_align_select_r_reg[0]_0\,
      I4 => \^left_align_select_r_reg[1]_0\,
      I5 => RXDATA(5),
      O => \word_aligned_data_r[10]_i_1_n_0\
    );
\word_aligned_data_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => p_2_in(4),
      I1 => RXDATA(4),
      I2 => RXDATA(12),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => \previous_cycle_data_r_reg_n_0_[4]\,
      O => \word_aligned_data_r[11]_i_1_n_0\
    );
\word_aligned_data_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => RXDATA(11),
      I1 => p_2_in(3),
      I2 => RXDATA(3),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => \^previous_cycle_data_r_reg[7]_0\(3),
      O => \word_aligned_data_r[12]_i_1_n_0\
    );
\word_aligned_data_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => RXDATA(10),
      I1 => p_2_in(2),
      I2 => RXDATA(2),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => \^previous_cycle_data_r_reg[7]_0\(2),
      O => \word_aligned_data_r[13]_i_1_n_0\
    );
\word_aligned_data_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => RXDATA(9),
      I1 => p_2_in(1),
      I2 => RXDATA(1),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => \^previous_cycle_data_r_reg[7]_0\(1),
      O => \word_aligned_data_r[14]_i_1_n_0\
    );
\word_aligned_data_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => RXDATA(8),
      I1 => p_2_in(0),
      I2 => \^previous_cycle_data_r_reg[7]_0\(0),
      I3 => \^left_align_select_r_reg[0]_0\,
      I4 => \^left_align_select_r_reg[1]_0\,
      I5 => RXDATA(0),
      O => \word_aligned_data_r[15]_i_1_n_0\
    );
\word_aligned_data_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \previous_cycle_data_r_reg_n_0_[5]\,
      I1 => RXDATA(5),
      I2 => RXDATA(21),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => RXDATA(13),
      O => \word_aligned_data_r[18]_i_1_n_0\
    );
\word_aligned_data_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \previous_cycle_data_r_reg_n_0_[4]\,
      I1 => RXDATA(12),
      I2 => RXDATA(20),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => RXDATA(4),
      O => \word_aligned_data_r[19]_i_1_n_0\
    );
\word_aligned_data_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => RXDATA(6),
      I1 => \previous_cycle_data_r_reg_n_0_[22]\,
      I2 => \^previous_cycle_data_r_reg[7]_0\(4),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => p_2_in(6),
      O => \word_aligned_data_r[1]_i_1_n_0\
    );
\word_aligned_data_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => RXDATA(5),
      I1 => \previous_cycle_data_r_reg_n_0_[21]\,
      I2 => \previous_cycle_data_r_reg_n_0_[5]\,
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => p_2_in(5),
      O => \word_aligned_data_r[2]_i_1_n_0\
    );
\word_aligned_data_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => RXDATA(4),
      I1 => \previous_cycle_data_r_reg_n_0_[20]\,
      I2 => p_2_in(4),
      I3 => \^left_align_select_r_reg[0]_0\,
      I4 => \^left_align_select_r_reg[1]_0\,
      I5 => \previous_cycle_data_r_reg_n_0_[4]\,
      O => \word_aligned_data_r[3]_i_1_n_0\
    );
\word_aligned_data_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => RXDATA(3),
      I1 => \previous_cycle_data_r_reg_n_0_[19]\,
      I2 => p_2_in(3),
      I3 => \^left_align_select_r_reg[0]_0\,
      I4 => \^left_align_select_r_reg[1]_0\,
      I5 => \^previous_cycle_data_r_reg[7]_0\(3),
      O => \word_aligned_data_r[4]_i_1_n_0\
    );
\word_aligned_data_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => RXDATA(2),
      I1 => \previous_cycle_data_r_reg_n_0_[18]\,
      I2 => \^previous_cycle_data_r_reg[7]_0\(2),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => p_2_in(2),
      O => \word_aligned_data_r[5]_i_1_n_0\
    );
\word_aligned_data_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \previous_cycle_data_r_reg_n_0_[17]\,
      I1 => p_2_in(1),
      I2 => RXDATA(1),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => \^previous_cycle_data_r_reg[7]_0\(1),
      O => \word_aligned_data_r[6]_i_1_n_0\
    );
\word_aligned_data_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => RXDATA(0),
      I1 => \previous_cycle_data_r_reg_n_0_[16]\,
      I2 => p_2_in(0),
      I3 => \^left_align_select_r_reg[0]_0\,
      I4 => \^left_align_select_r_reg[1]_0\,
      I5 => \^previous_cycle_data_r_reg[7]_0\(0),
      O => \word_aligned_data_r[7]_i_1_n_0\
    );
\word_aligned_data_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => RXDATA(15),
      I1 => p_2_in(7),
      I2 => RXDATA(7),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => \^previous_cycle_data_r_reg[7]_0\(5),
      O => \word_aligned_data_r[8]_i_1_n_0\
    );
\word_aligned_data_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => RXDATA(14),
      I1 => p_2_in(6),
      I2 => RXDATA(6),
      I3 => \^left_align_select_r_reg[1]_0\,
      I4 => \^left_align_select_r_reg[0]_0\,
      I5 => \^previous_cycle_data_r_reg[7]_0\(4),
      O => \word_aligned_data_r[9]_i_1_n_0\
    );
\word_aligned_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[0]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[0]_0\(7),
      R => '0'
    );
\word_aligned_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[10]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[8]_0\(5),
      R => '0'
    );
\word_aligned_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[11]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[8]_0\(4),
      R => '0'
    );
\word_aligned_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[12]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[8]_0\(3),
      R => '0'
    );
\word_aligned_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[13]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[8]_0\(2),
      R => '0'
    );
\word_aligned_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[14]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[8]_0\(1),
      R => '0'
    );
\word_aligned_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[15]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[8]_0\(0),
      R => '0'
    );
\word_aligned_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[16]_1\(5),
      Q => \^word_aligned_data_r_reg[16]_0\(7),
      R => '0'
    );
\word_aligned_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[16]_1\(4),
      Q => \^word_aligned_data_r_reg[16]_0\(6),
      R => '0'
    );
\word_aligned_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[18]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[16]_0\(5),
      R => '0'
    );
\word_aligned_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[19]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[16]_0\(4),
      R => '0'
    );
\word_aligned_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[1]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[0]_0\(6),
      R => '0'
    );
\word_aligned_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[16]_1\(3),
      Q => \^word_aligned_data_r_reg[16]_0\(3),
      R => '0'
    );
\word_aligned_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[16]_1\(2),
      Q => \^word_aligned_data_r_reg[16]_0\(2),
      R => '0'
    );
\word_aligned_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[16]_1\(1),
      Q => \^word_aligned_data_r_reg[16]_0\(1),
      R => '0'
    );
\word_aligned_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[16]_1\(0),
      Q => \^word_aligned_data_r_reg[16]_0\(0),
      R => '0'
    );
\word_aligned_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[24]_1\(7),
      Q => \^word_aligned_data_r_reg[24]_0\(7),
      R => '0'
    );
\word_aligned_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[24]_1\(6),
      Q => \^word_aligned_data_r_reg[24]_0\(6),
      R => '0'
    );
\word_aligned_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[24]_1\(5),
      Q => \^word_aligned_data_r_reg[24]_0\(5),
      R => '0'
    );
\word_aligned_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[24]_1\(4),
      Q => \^word_aligned_data_r_reg[24]_0\(4),
      R => '0'
    );
\word_aligned_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[24]_1\(3),
      Q => \^word_aligned_data_r_reg[24]_0\(3),
      R => '0'
    );
\word_aligned_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[24]_1\(2),
      Q => \^word_aligned_data_r_reg[24]_0\(2),
      R => '0'
    );
\word_aligned_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[2]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[0]_0\(5),
      R => '0'
    );
\word_aligned_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[24]_1\(1),
      Q => \^word_aligned_data_r_reg[24]_0\(1),
      R => '0'
    );
\word_aligned_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r_reg[24]_1\(0),
      Q => \^word_aligned_data_r_reg[24]_0\(0),
      R => '0'
    );
\word_aligned_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[3]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[0]_0\(4),
      R => '0'
    );
\word_aligned_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[4]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[0]_0\(3),
      R => '0'
    );
\word_aligned_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[5]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[0]_0\(2),
      R => '0'
    );
\word_aligned_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[6]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[0]_0\(1),
      R => '0'
    );
\word_aligned_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[7]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[0]_0\(0),
      R => '0'
    );
\word_aligned_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[8]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[8]_0\(7),
      R => '0'
    );
\word_aligned_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \rx_cc_r_reg[1]_0\,
      CE => '1',
      D => \word_aligned_data_r[9]_i_1_n_0\,
      Q => \^word_aligned_data_r_reg[8]_0\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_SYM_GEN_4BYTE is
  port (
    gen_spa_r : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gen_spa_i : in STD_LOGIC;
    \TX_DATA_reg[0]_0\ : in STD_LOGIC;
    GEN_SP : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    gen_ecp_i : in STD_LOGIC;
    gen_scp_striped_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_a_i : in STD_LOGIC;
    \tx_pe_data_v_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pad_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_v_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_r_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_k_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_pe_data_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_SYM_GEN_4BYTE : entity is "aurora_8b10b_0_SYM_GEN_4BYTE";
end top_aurora_0_0_aurora_8b10b_0_SYM_GEN_4BYTE;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_SYM_GEN_4BYTE is
  signal \^txdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \TX_CHAR_IS_K[3]_i_1_n_0\ : STD_LOGIC;
  signal TX_CHAR_IS_K_reg0 : STD_LOGIC;
  signal TX_CHAR_IS_K_reg03_out : STD_LOGIC;
  signal TX_CHAR_IS_K_reg08_out : STD_LOGIC;
  signal \TX_DATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[0]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[10]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[10]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[10]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[11]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[12]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[12]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[13]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[13]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[14]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[14]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[14]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[14]_i_4_n_0\ : STD_LOGIC;
  signal \TX_DATA[15]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[15]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[15]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[16]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[17]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[18]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[18]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[18]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[19]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[1]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[20]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[20]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[21]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[21]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[22]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[22]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[23]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[23]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[23]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[24]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[25]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[26]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[27]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[28]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[29]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[2]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[2]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[30]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[30]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[30]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[31]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[31]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[31]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[3]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[4]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[4]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[5]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[5]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[6]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[6]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[7]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[7]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[8]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[9]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[9]_i_2_n_0\ : STD_LOGIC;
  signal TX_DATA_reg0 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gen_a_r : STD_LOGIC;
  signal gen_cc_r : STD_LOGIC;
  signal \gen_ecp_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_k_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pad_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal gen_sp_r : STD_LOGIC;
  signal \^gen_spa_r\ : STD_LOGIC;
  signal \gen_v_r_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in11_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \tx_pe_data_v_r_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \TX_DATA[10]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \TX_DATA[10]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \TX_DATA[11]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \TX_DATA[12]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \TX_DATA[14]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \TX_DATA[14]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \TX_DATA[24]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \TX_DATA[25]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \TX_DATA[30]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \TX_DATA[30]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \TX_DATA[31]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \TX_DATA[8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \TX_DATA[9]_i_2\ : label is "soft_lutpair60";
begin
  TXDATA(31 downto 0) <= \^txdata\(31 downto 0);
  gen_spa_r <= \^gen_spa_r\;
\TX_CHAR_IS_K[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000000B"
    )
        port map (
      I0 => \gen_pad_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => \gen_v_r_reg_n_0_[3]\,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => TX_CHAR_IS_K_reg0
    );
\TX_CHAR_IS_K[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I1 => p_1_in,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => gen_cc_r,
      O => TX_CHAR_IS_K_reg03_out
    );
\TX_CHAR_IS_K[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000000B"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => p_1_in11_in,
      I2 => p_1_in5_in,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => TX_CHAR_IS_K_reg08_out
    );
\TX_CHAR_IS_K[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gen_cc_r,
      I1 => p_1_in11_in,
      O => \TX_CHAR_IS_K[3]_i_1_n_0\
    );
\TX_CHAR_IS_K_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => TX_CHAR_IS_K_reg0,
      Q => TXCHARISK(3),
      R => '0'
    );
\TX_CHAR_IS_K_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => TX_CHAR_IS_K_reg03_out,
      Q => TXCHARISK(2),
      R => '0'
    );
\TX_CHAR_IS_K_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => TX_CHAR_IS_K_reg08_out,
      Q => TXCHARISK(1),
      R => '0'
    );
\TX_CHAR_IS_K_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \TX_CHAR_IS_K[3]_i_1_n_0\,
      Q => TXCHARISK(0),
      R => '0'
    );
\TX_DATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \TX_DATA[0]_i_2_n_0\,
      I1 => TX_DATA_reg0,
      I2 => \^txdata\(24),
      O => \TX_DATA[0]_i_1_n_0\
    );
\TX_DATA[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000044E4"
    )
        port map (
      I0 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I1 => gen_cc_r,
      I2 => \tx_pe_data_r_reg_n_0_[31]\,
      I3 => \gen_pad_r_reg_n_0_[1]\,
      I4 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[0]_i_2_n_0\
    );
\TX_DATA[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => data0(2),
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => p_0_in4_in,
      I3 => \TX_DATA[10]_i_2_n_0\,
      I4 => p_0_in,
      I5 => \TX_DATA[10]_i_3_n_0\,
      O => \TX_DATA[10]_i_1_n_0\
    );
\TX_DATA[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FB"
    )
        port map (
      I0 => \^gen_spa_r\,
      I1 => p_1_in,
      I2 => gen_cc_r,
      I3 => gen_sp_r,
      O => \TX_DATA[10]_i_2_n_0\
    );
\TX_DATA[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      O => \TX_DATA[10]_i_3_n_0\
    );
\TX_DATA[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEF"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => data0(3),
      I2 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I3 => gen_cc_r,
      O => \TX_DATA[11]_i_1_n_0\
    );
\TX_DATA[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => data0(4),
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => p_0_in4_in,
      I3 => \TX_DATA[12]_i_2_n_0\,
      I4 => p_0_in,
      I5 => gen_cc_r,
      O => \TX_DATA[12]_i_1_n_0\
    );
\TX_DATA[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => p_1_in,
      I1 => \^gen_spa_r\,
      I2 => gen_sp_r,
      I3 => gen_cc_r,
      O => \TX_DATA[12]_i_2_n_0\
    );
\TX_DATA[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEA"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => data0(5),
      I2 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I3 => \TX_DATA[13]_i_2_n_0\,
      O => \TX_DATA[13]_i_1_n_0\
    );
\TX_DATA[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFEFF"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_1_in,
      I2 => \^gen_spa_r\,
      I3 => p_0_in,
      I4 => gen_cc_r,
      I5 => gen_sp_r,
      O => \TX_DATA[13]_i_2_n_0\
    );
\TX_DATA[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => \TX_DATA[15]_i_1_n_0\,
      O => \TX_DATA[14]_i_1_n_0\
    );
\TX_DATA[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => data0(6),
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => p_0_in4_in,
      I3 => \TX_DATA[14]_i_3_n_0\,
      I4 => p_0_in,
      I5 => \TX_DATA[14]_i_4_n_0\,
      O => \TX_DATA[14]_i_2_n_0\
    );
\TX_DATA[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^gen_spa_r\,
      I1 => p_1_in,
      I2 => gen_sp_r,
      I3 => gen_cc_r,
      O => \TX_DATA[14]_i_3_n_0\
    );
\TX_DATA[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^gen_spa_r\,
      I1 => gen_sp_r,
      I2 => gen_cc_r,
      O => \TX_DATA[14]_i_4_n_0\
    );
\TX_DATA[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I1 => p_0_in,
      I2 => \TX_DATA[31]_i_3_n_0\,
      I3 => p_1_in,
      I4 => p_0_in4_in,
      I5 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[15]_i_1_n_0\
    );
\TX_DATA[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEA"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => data0(7),
      I2 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I3 => \TX_DATA[15]_i_3_n_0\,
      O => \TX_DATA[15]_i_2_n_0\
    );
\TX_DATA[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000EF"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_1_in,
      I2 => p_0_in,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[15]_i_3_n_0\
    );
\TX_DATA[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFFAA"
    )
        port map (
      I0 => p_1_in16_in,
      I1 => p_0_in12_in,
      I2 => \tx_pe_data_r_reg_n_0_[15]\,
      I3 => gen_cc_r,
      I4 => p_1_in11_in,
      O => \TX_DATA[16]_i_1_n_0\
    );
\TX_DATA[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEFFAEFFAEAA"
    )
        port map (
      I0 => p_1_in16_in,
      I1 => \tx_pe_data_r_reg_n_0_[14]\,
      I2 => p_0_in12_in,
      I3 => p_1_in11_in,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[17]_i_1_n_0\
    );
\TX_DATA[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \TX_DATA[18]_i_2_n_0\,
      I1 => \TX_DATA[23]_i_1_n_0\,
      I2 => \^txdata\(10),
      O => \TX_DATA[18]_i_1_n_0\
    );
\TX_DATA[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => \TX_DATA[18]_i_3_n_0\,
      I1 => p_1_in11_in,
      I2 => p_0_in12_in,
      I3 => \tx_pe_data_r_reg_n_0_[13]\,
      I4 => p_1_in16_in,
      O => \TX_DATA[18]_i_2_n_0\
    );
\TX_DATA[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FF0032"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => p_1_in5_in,
      I2 => p_0_in6_in,
      I3 => gen_sp_r,
      I4 => \^gen_spa_r\,
      I5 => gen_cc_r,
      O => \TX_DATA[18]_i_3_n_0\
    );
\TX_DATA[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAFEFF"
    )
        port map (
      I0 => p_1_in16_in,
      I1 => \tx_pe_data_r_reg_n_0_[12]\,
      I2 => p_0_in12_in,
      I3 => p_1_in11_in,
      I4 => gen_cc_r,
      O => \TX_DATA[19]_i_1_n_0\
    );
\TX_DATA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEFFAEFFAEAA"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[30]\,
      I2 => \gen_pad_r_reg_n_0_[1]\,
      I3 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[1]_i_1_n_0\
    );
\TX_DATA[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEAA"
    )
        port map (
      I0 => p_1_in16_in,
      I1 => \tx_pe_data_r_reg_n_0_[11]\,
      I2 => p_0_in12_in,
      I3 => p_1_in11_in,
      I4 => \TX_DATA[20]_i_2_n_0\,
      O => \TX_DATA[20]_i_1_n_0\
    );
\TX_DATA[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00030002"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => p_1_in5_in,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => p_0_in6_in,
      I5 => gen_cc_r,
      O => \TX_DATA[20]_i_2_n_0\
    );
\TX_DATA[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAA"
    )
        port map (
      I0 => p_1_in16_in,
      I1 => \tx_pe_data_r_reg_n_0_[10]\,
      I2 => p_0_in12_in,
      I3 => p_1_in11_in,
      I4 => \TX_DATA[21]_i_2_n_0\,
      O => \TX_DATA[21]_i_1_n_0\
    );
\TX_DATA[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFEFF"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => p_1_in5_in,
      I2 => \^gen_spa_r\,
      I3 => p_0_in6_in,
      I4 => gen_cc_r,
      I5 => gen_sp_r,
      O => \TX_DATA[21]_i_2_n_0\
    );
\TX_DATA[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAA"
    )
        port map (
      I0 => p_1_in16_in,
      I1 => \tx_pe_data_r_reg_n_0_[9]\,
      I2 => p_0_in12_in,
      I3 => p_1_in11_in,
      I4 => \TX_DATA[22]_i_2_n_0\,
      O => \TX_DATA[22]_i_1_n_0\
    );
\TX_DATA[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00CD"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => p_1_in5_in,
      I2 => p_0_in6_in,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[22]_i_2_n_0\
    );
\TX_DATA[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in11_in,
      I1 => p_0_in6_in,
      I2 => \TX_DATA[31]_i_3_n_0\,
      I3 => p_1_in5_in,
      I4 => p_0_in8_in,
      I5 => p_1_in16_in,
      O => \TX_DATA[23]_i_1_n_0\
    );
\TX_DATA[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEAA"
    )
        port map (
      I0 => p_1_in16_in,
      I1 => \tx_pe_data_r_reg_n_0_[8]\,
      I2 => p_0_in12_in,
      I3 => p_1_in11_in,
      I4 => \TX_DATA[23]_i_3_n_0\,
      O => \TX_DATA[23]_i_2_n_0\
    );
\TX_DATA[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000EF"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => p_1_in5_in,
      I2 => p_0_in6_in,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[23]_i_3_n_0\
    );
\TX_DATA[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[7]\,
      I1 => p_1_in11_in,
      I2 => gen_cc_r,
      O => \TX_DATA[24]_i_1_n_0\
    );
\TX_DATA[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[6]\,
      I1 => p_1_in11_in,
      I2 => gen_cc_r,
      O => \TX_DATA[25]_i_1_n_0\
    );
\TX_DATA[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[5]\,
      I1 => p_1_in11_in,
      I2 => p_0_in16_in,
      I3 => \TX_DATA[31]_i_3_n_0\,
      I4 => gen_a_r,
      I5 => p_0_in14_in,
      O => \TX_DATA[26]_i_1_n_0\
    );
\TX_DATA[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[4]\,
      I1 => p_1_in11_in,
      I2 => gen_cc_r,
      O => \TX_DATA[27]_i_1_n_0\
    );
\TX_DATA[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[3]\,
      I1 => p_1_in11_in,
      I2 => p_0_in16_in,
      I3 => \TX_DATA[31]_i_3_n_0\,
      I4 => gen_a_r,
      I5 => p_0_in14_in,
      O => \TX_DATA[28]_i_1_n_0\
    );
\TX_DATA[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBBBBBBB"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[2]\,
      I1 => p_1_in11_in,
      I2 => p_0_in16_in,
      I3 => \TX_DATA[31]_i_3_n_0\,
      I4 => gen_a_r,
      I5 => p_0_in14_in,
      O => \TX_DATA[29]_i_1_n_0\
    );
\TX_DATA[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEAA"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[29]\,
      I2 => \gen_pad_r_reg_n_0_[1]\,
      I3 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I4 => \TX_DATA[2]_i_2_n_0\,
      O => \TX_DATA[2]_i_1_n_0\
    );
\TX_DATA[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FF0032"
    )
        port map (
      I0 => \gen_k_r_reg_n_0_[3]\,
      I1 => \gen_v_r_reg_n_0_[3]\,
      I2 => \gen_r_r_reg_n_0_[3]\,
      I3 => gen_sp_r,
      I4 => \^gen_spa_r\,
      I5 => gen_cc_r,
      O => \TX_DATA[2]_i_2_n_0\
    );
\TX_DATA[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[1]\,
      I1 => p_1_in11_in,
      I2 => p_0_in14_in,
      I3 => \TX_DATA[30]_i_2_n_0\,
      I4 => p_0_in16_in,
      I5 => \TX_DATA[30]_i_3_n_0\,
      O => \TX_DATA[30]_i_1_n_0\
    );
\TX_DATA[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \^gen_spa_r\,
      I1 => gen_sp_r,
      I2 => gen_a_r,
      I3 => gen_cc_r,
      O => \TX_DATA[30]_i_2_n_0\
    );
\TX_DATA[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^gen_spa_r\,
      I1 => gen_sp_r,
      I2 => gen_cc_r,
      O => \TX_DATA[30]_i_3_n_0\
    );
\TX_DATA[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in11_in,
      I1 => p_0_in16_in,
      I2 => \TX_DATA[31]_i_3_n_0\,
      I3 => gen_a_r,
      I4 => p_0_in14_in,
      I5 => p_1_in16_in,
      O => \TX_DATA[31]_i_1_n_0\
    );
\TX_DATA[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888BBBBB8BB"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[0]\,
      I1 => p_1_in11_in,
      I2 => p_0_in16_in,
      I3 => p_0_in14_in,
      I4 => \TX_DATA[31]_i_3_n_0\,
      I5 => gen_a_r,
      O => \TX_DATA[31]_i_2_n_0\
    );
\TX_DATA[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      O => \TX_DATA[31]_i_3_n_0\
    );
\TX_DATA[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAFEFF"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[28]\,
      I2 => \gen_pad_r_reg_n_0_[1]\,
      I3 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I4 => gen_cc_r,
      O => \TX_DATA[3]_i_1_n_0\
    );
\TX_DATA[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEAA"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[27]\,
      I2 => \gen_pad_r_reg_n_0_[1]\,
      I3 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I4 => \TX_DATA[4]_i_2_n_0\,
      O => \TX_DATA[4]_i_1_n_0\
    );
\TX_DATA[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00030002"
    )
        port map (
      I0 => \gen_k_r_reg_n_0_[3]\,
      I1 => \gen_v_r_reg_n_0_[3]\,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => \gen_r_r_reg_n_0_[3]\,
      I5 => gen_cc_r,
      O => \TX_DATA[4]_i_2_n_0\
    );
\TX_DATA[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAA"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[26]\,
      I2 => \gen_pad_r_reg_n_0_[1]\,
      I3 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I4 => \TX_DATA[5]_i_2_n_0\,
      O => \TX_DATA[5]_i_1_n_0\
    );
\TX_DATA[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFEFF"
    )
        port map (
      I0 => \gen_k_r_reg_n_0_[3]\,
      I1 => \gen_v_r_reg_n_0_[3]\,
      I2 => \^gen_spa_r\,
      I3 => \gen_r_r_reg_n_0_[3]\,
      I4 => gen_cc_r,
      I5 => gen_sp_r,
      O => \TX_DATA[5]_i_2_n_0\
    );
\TX_DATA[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAEAA"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[25]\,
      I2 => \gen_pad_r_reg_n_0_[1]\,
      I3 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I4 => \TX_DATA[6]_i_2_n_0\,
      O => \TX_DATA[6]_i_1_n_0\
    );
\TX_DATA[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00CD"
    )
        port map (
      I0 => \gen_k_r_reg_n_0_[3]\,
      I1 => \gen_v_r_reg_n_0_[3]\,
      I2 => \gen_r_r_reg_n_0_[3]\,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[6]_i_2_n_0\
    );
\TX_DATA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I1 => \gen_r_r_reg_n_0_[3]\,
      I2 => \TX_DATA[31]_i_3_n_0\,
      I3 => \gen_v_r_reg_n_0_[3]\,
      I4 => \gen_k_r_reg_n_0_[3]\,
      I5 => \gen_ecp_r_reg_n_0_[1]\,
      O => TX_DATA_reg0
    );
\TX_DATA[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEAA"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[24]\,
      I2 => \gen_pad_r_reg_n_0_[1]\,
      I3 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I4 => \TX_DATA[7]_i_3_n_0\,
      O => \TX_DATA[7]_i_2_n_0\
    );
\TX_DATA[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000EF"
    )
        port map (
      I0 => \gen_k_r_reg_n_0_[3]\,
      I1 => \gen_v_r_reg_n_0_[3]\,
      I2 => \gen_r_r_reg_n_0_[3]\,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[7]_i_3_n_0\
    );
\TX_DATA[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEA"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => data0(0),
      I2 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I3 => gen_cc_r,
      O => \TX_DATA[8]_i_1_n_0\
    );
\TX_DATA[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \TX_DATA[9]_i_2_n_0\,
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => data0(1),
      I3 => \gen_ecp_r_reg_n_0_[1]\,
      I4 => \TX_DATA[15]_i_1_n_0\,
      I5 => \^txdata\(17),
      O => \TX_DATA[9]_i_1_n_0\
    );
\TX_DATA[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gen_sp_r,
      I1 => gen_cc_r,
      O => \TX_DATA[9]_i_2_n_0\
    );
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \TX_DATA[0]_i_1_n_0\,
      Q => \^txdata\(24),
      R => '0'
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[10]_i_1_n_0\,
      Q => \^txdata\(18),
      S => \TX_DATA[14]_i_1_n_0\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[11]_i_1_n_0\,
      Q => \^txdata\(19),
      S => '0'
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[12]_i_1_n_0\,
      Q => \^txdata\(20),
      S => \TX_DATA[14]_i_1_n_0\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[13]_i_1_n_0\,
      Q => \^txdata\(21),
      S => '0'
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[14]_i_2_n_0\,
      Q => \^txdata\(22),
      S => \TX_DATA[14]_i_1_n_0\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[15]_i_2_n_0\,
      Q => \^txdata\(23),
      S => '0'
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[23]_i_1_n_0\,
      D => \TX_DATA[16]_i_1_n_0\,
      Q => \^txdata\(8),
      S => '0'
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[23]_i_1_n_0\,
      D => \TX_DATA[17]_i_1_n_0\,
      Q => \^txdata\(9),
      S => '0'
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \TX_DATA[18]_i_1_n_0\,
      Q => \^txdata\(10),
      R => '0'
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[23]_i_1_n_0\,
      D => \TX_DATA[19]_i_1_n_0\,
      Q => \^txdata\(11),
      S => '0'
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => TX_DATA_reg0,
      D => \TX_DATA[1]_i_1_n_0\,
      Q => \^txdata\(25),
      S => '0'
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[23]_i_1_n_0\,
      D => \TX_DATA[20]_i_1_n_0\,
      Q => \^txdata\(12),
      S => '0'
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[23]_i_1_n_0\,
      D => \TX_DATA[21]_i_1_n_0\,
      Q => \^txdata\(13),
      S => '0'
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[23]_i_1_n_0\,
      D => \TX_DATA[22]_i_1_n_0\,
      Q => \^txdata\(14),
      S => '0'
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[23]_i_1_n_0\,
      D => \TX_DATA[23]_i_2_n_0\,
      Q => \^txdata\(15),
      S => '0'
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[31]_i_1_n_0\,
      D => \TX_DATA[24]_i_1_n_0\,
      Q => \^txdata\(0),
      R => p_1_in16_in
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[31]_i_1_n_0\,
      D => \TX_DATA[25]_i_1_n_0\,
      Q => \^txdata\(1),
      R => p_1_in16_in
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[31]_i_1_n_0\,
      D => \TX_DATA[26]_i_1_n_0\,
      Q => \^txdata\(2),
      S => p_1_in16_in
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[31]_i_1_n_0\,
      D => \TX_DATA[27]_i_1_n_0\,
      Q => \^txdata\(3),
      S => p_1_in16_in
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[31]_i_1_n_0\,
      D => \TX_DATA[28]_i_1_n_0\,
      Q => \^txdata\(4),
      S => p_1_in16_in
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[31]_i_1_n_0\,
      D => \TX_DATA[29]_i_1_n_0\,
      Q => \^txdata\(5),
      R => p_1_in16_in
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => TX_DATA_reg0,
      D => \TX_DATA[2]_i_1_n_0\,
      Q => \^txdata\(26),
      S => '0'
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[31]_i_1_n_0\,
      D => \TX_DATA[30]_i_1_n_0\,
      Q => \^txdata\(6),
      S => p_1_in16_in
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[31]_i_1_n_0\,
      D => \TX_DATA[31]_i_2_n_0\,
      Q => \^txdata\(7),
      R => p_1_in16_in
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => TX_DATA_reg0,
      D => \TX_DATA[3]_i_1_n_0\,
      Q => \^txdata\(27),
      S => '0'
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => TX_DATA_reg0,
      D => \TX_DATA[4]_i_1_n_0\,
      Q => \^txdata\(28),
      S => '0'
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => TX_DATA_reg0,
      D => \TX_DATA[5]_i_1_n_0\,
      Q => \^txdata\(29),
      S => '0'
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => TX_DATA_reg0,
      D => \TX_DATA[6]_i_1_n_0\,
      Q => \^txdata\(30),
      S => '0'
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => TX_DATA_reg0,
      D => \TX_DATA[7]_i_2_n_0\,
      Q => \^txdata\(31),
      S => '0'
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[8]_i_1_n_0\,
      Q => \^txdata\(16),
      S => '0'
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \TX_DATA[9]_i_1_n_0\,
      Q => \^txdata\(17),
      R => '0'
    );
gen_a_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => gen_a_i,
      Q => gen_a_r,
      R => '0'
    );
gen_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => gen_cc_i,
      Q => gen_cc_r,
      R => '0'
    );
\gen_ecp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => gen_ecp_i,
      Q => \gen_ecp_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_k_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_k_r_reg[0]_0\(3),
      Q => p_0_in16_in,
      R => '0'
    );
\gen_k_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_k_r_reg[0]_0\(2),
      Q => p_0_in8_in,
      R => '0'
    );
\gen_k_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_k_r_reg[0]_0\(1),
      Q => p_0_in4_in,
      R => '0'
    );
\gen_k_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_k_r_reg[0]_0\(0),
      Q => \gen_k_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_pad_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_pad_r_reg[0]_0\(1),
      Q => p_0_in12_in,
      R => '0'
    );
\gen_pad_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_pad_r_reg[0]_0\(0),
      Q => \gen_pad_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_r_r_reg[0]_0\(3),
      Q => p_0_in14_in,
      R => '0'
    );
\gen_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_r_r_reg[0]_0\(2),
      Q => p_0_in6_in,
      R => '0'
    );
\gen_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_r_r_reg[0]_0\(1),
      Q => p_0_in,
      R => '0'
    );
\gen_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_r_r_reg[0]_0\(0),
      Q => \gen_r_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_scp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => gen_scp_striped_i(0),
      Q => p_1_in16_in,
      R => '0'
    );
gen_sp_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => GEN_SP,
      Q => gen_sp_r,
      R => '0'
    );
gen_spa_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => gen_spa_i,
      Q => \^gen_spa_r\,
      R => '0'
    );
\gen_v_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_v_r_reg[1]_0\(2),
      Q => p_1_in5_in,
      R => '0'
    );
\gen_v_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_v_r_reg[1]_0\(1),
      Q => p_1_in,
      R => '0'
    );
\gen_v_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \gen_v_r_reg[1]_0\(0),
      Q => \gen_v_r_reg_n_0_[3]\,
      R => '0'
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(31),
      Q => \tx_pe_data_r_reg_n_0_[0]\,
      R => '0'
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(21),
      Q => \tx_pe_data_r_reg_n_0_[10]\,
      R => '0'
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(20),
      Q => \tx_pe_data_r_reg_n_0_[11]\,
      R => '0'
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(19),
      Q => \tx_pe_data_r_reg_n_0_[12]\,
      R => '0'
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(18),
      Q => \tx_pe_data_r_reg_n_0_[13]\,
      R => '0'
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(17),
      Q => \tx_pe_data_r_reg_n_0_[14]\,
      R => '0'
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(16),
      Q => \tx_pe_data_r_reg_n_0_[15]\,
      R => '0'
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(15),
      Q => data0(7),
      R => '0'
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(14),
      Q => data0(6),
      R => '0'
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(13),
      Q => data0(5),
      R => '0'
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(12),
      Q => data0(4),
      R => '0'
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(30),
      Q => \tx_pe_data_r_reg_n_0_[1]\,
      R => '0'
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(11),
      Q => data0(3),
      R => '0'
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(10),
      Q => data0(2),
      R => '0'
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(9),
      Q => data0(1),
      R => '0'
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(8),
      Q => data0(0),
      R => '0'
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(7),
      Q => \tx_pe_data_r_reg_n_0_[24]\,
      R => '0'
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(6),
      Q => \tx_pe_data_r_reg_n_0_[25]\,
      R => '0'
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(5),
      Q => \tx_pe_data_r_reg_n_0_[26]\,
      R => '0'
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(4),
      Q => \tx_pe_data_r_reg_n_0_[27]\,
      R => '0'
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(3),
      Q => \tx_pe_data_r_reg_n_0_[28]\,
      R => '0'
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(2),
      Q => \tx_pe_data_r_reg_n_0_[29]\,
      R => '0'
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(29),
      Q => \tx_pe_data_r_reg_n_0_[2]\,
      R => '0'
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(1),
      Q => \tx_pe_data_r_reg_n_0_[30]\,
      R => '0'
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(0),
      Q => \tx_pe_data_r_reg_n_0_[31]\,
      R => '0'
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(28),
      Q => \tx_pe_data_r_reg_n_0_[3]\,
      R => '0'
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(27),
      Q => \tx_pe_data_r_reg_n_0_[4]\,
      R => '0'
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(26),
      Q => \tx_pe_data_r_reg_n_0_[5]\,
      R => '0'
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(25),
      Q => \tx_pe_data_r_reg_n_0_[6]\,
      R => '0'
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(24),
      Q => \tx_pe_data_r_reg_n_0_[7]\,
      R => '0'
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(23),
      Q => \tx_pe_data_r_reg_n_0_[8]\,
      R => '0'
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_r_reg[0]_0\(22),
      Q => \tx_pe_data_r_reg_n_0_[9]\,
      R => '0'
    );
\tx_pe_data_v_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_v_r_reg[0]_0\(1),
      Q => p_1_in11_in,
      R => '0'
    );
\tx_pe_data_v_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \TX_DATA_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_v_r_reg[0]_0\(0),
      Q => \tx_pe_data_v_r_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_TX_LL_CONTROL is
  port (
    gen_cc_i : out STD_LOGIC;
    do_cc_r : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    TX_DST_RDY_N_reg_0 : out STD_LOGIC;
    gen_scp_striped_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    gen_ecp_i : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    storage_pad_r0 : out STD_LOGIC;
    storage_v_r0 : out STD_LOGIC;
    TX_DST_RDY_N_reg_1 : out STD_LOGIC;
    GEN_ECP_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    idle_r_reg_0 : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 3 );
    in_frame_r_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_TX_LL_CONTROL : entity is "aurora_8b10b_0_TX_LL_CONTROL";
end top_aurora_0_0_aurora_8b10b_0_TX_LL_CONTROL;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_TX_LL_CONTROL is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal GEN_ECP0 : STD_LOGIC;
  signal GEN_SCP_i_1_n_0 : STD_LOGIC;
  signal \^tx_dst_rdy_n_reg_0\ : STD_LOGIC;
  signal data_r : STD_LOGIC;
  signal data_to_eof_1_r : STD_LOGIC;
  signal data_to_eof_2_r : STD_LOGIC;
  signal \^do_cc_r\ : STD_LOGIC;
  signal idle_r : STD_LOGIC;
  signal next_data_c : STD_LOGIC;
  signal next_data_to_eof_1_c : STD_LOGIC;
  signal next_idle_c : STD_LOGIC;
  signal next_sof_to_eof_1_c : STD_LOGIC;
  signal sof_to_data_r : STD_LOGIC;
  signal sof_to_data_r_i_1_n_0 : STD_LOGIC;
  signal sof_to_eof_1_r : STD_LOGIC;
  signal sof_to_eof_1_r_i_3_n_0 : STD_LOGIC;
  signal sof_to_eof_2_r : STD_LOGIC;
  signal storage_v_r_i_3_n_0 : STD_LOGIC;
  signal tx_dst_rdy_n_c : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of GEN_ECP_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of GEN_SCP_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of data_r_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of data_to_eof_1_r_i_1 : label is "soft_lutpair108";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_cc_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_0_i : label is "FDR";
  attribute SOFT_HLUTNM of in_frame_r_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of s_axi_tx_tready_INST_0 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of sof_to_eof_1_r_i_3 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of storage_v_r_i_3 : label is "soft_lutpair107";
begin
  E(0) <= \^e\(0);
  TX_DST_RDY_N_reg_0 <= \^tx_dst_rdy_n_reg_0\;
  do_cc_r <= \^do_cc_r\;
GEN_ECP_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => data_to_eof_2_r,
      I1 => sof_to_eof_2_r,
      I2 => \^do_cc_r\,
      O => GEN_ECP0
    );
GEN_ECP_reg: unisim.vcomponents.FDRE
     port map (
      C => GEN_ECP_reg_0,
      CE => '1',
      D => GEN_ECP0,
      Q => gen_ecp_i,
      R => p_0_in
    );
GEN_SCP_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^do_cc_r\,
      I1 => sof_to_eof_1_r,
      I2 => sof_to_data_r,
      O => GEN_SCP_i_1_n_0
    );
GEN_SCP_reg: unisim.vcomponents.FDRE
     port map (
      C => GEN_ECP_reg_0,
      CE => '1',
      D => GEN_SCP_i_1_n_0,
      Q => gen_scp_striped_i(0),
      R => p_0_in
    );
TX_DST_RDY_N_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFFFEFFAEA"
    )
        port map (
      I0 => Q,
      I1 => data_to_eof_1_r,
      I2 => \^do_cc_r\,
      I3 => sof_to_eof_1_r,
      I4 => next_sof_to_eof_1_c,
      I5 => next_data_to_eof_1_c,
      O => tx_dst_rdy_n_c
    );
TX_DST_RDY_N_reg: unisim.vcomponents.FDSE
     port map (
      C => GEN_ECP_reg_0,
      CE => '1',
      D => tx_dst_rdy_n_c,
      Q => \^tx_dst_rdy_n_reg_0\,
      S => p_0_in
    );
data_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => \^tx_dst_rdy_n_reg_0\,
      I2 => s_axi_tx_tvalid,
      I3 => sof_to_data_r,
      I4 => data_r,
      O => next_data_c
    );
data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GEN_ECP_reg_0,
      CE => \^e\(0),
      D => next_data_c,
      Q => data_r,
      R => p_0_in
    );
data_to_eof_1_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => \^tx_dst_rdy_n_reg_0\,
      I2 => s_axi_tx_tvalid,
      I3 => sof_to_data_r,
      I4 => data_r,
      O => next_data_to_eof_1_c
    );
data_to_eof_1_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GEN_ECP_reg_0,
      CE => \^e\(0),
      D => next_data_to_eof_1_c,
      Q => data_to_eof_1_r,
      R => p_0_in
    );
data_to_eof_2_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GEN_ECP_reg_0,
      CE => \^e\(0),
      D => data_to_eof_1_r,
      Q => data_to_eof_2_r,
      R => p_0_in
    );
do_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GEN_ECP_reg_0,
      CE => '1',
      D => Q,
      Q => \^do_cc_r\,
      R => '0'
    );
gen_cc_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => GEN_ECP_reg_0,
      CE => '1',
      D => \^do_cc_r\,
      Q => gen_cc_i,
      R => '0'
    );
\gen_pad_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001160000"
    )
        port map (
      I0 => s_axi_tx_tkeep(3),
      I1 => s_axi_tx_tkeep(0),
      I2 => s_axi_tx_tkeep(1),
      I3 => s_axi_tx_tkeep(2),
      I4 => s_axi_tx_tlast,
      I5 => storage_v_r_i_3_n_0,
      O => D(0)
    );
idle_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB00"
    )
        port map (
      I0 => \^tx_dst_rdy_n_reg_0\,
      I1 => s_axi_tx_tvalid,
      I2 => idle_r_reg_0,
      I3 => sof_to_eof_2_r,
      I4 => data_to_eof_2_r,
      I5 => idle_r,
      O => next_idle_c
    );
idle_r_reg: unisim.vcomponents.FDSE
     port map (
      C => GEN_ECP_reg_0,
      CE => \^e\(0),
      D => next_idle_c,
      Q => idle_r,
      S => p_0_in
    );
in_frame_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDF0010"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => \^tx_dst_rdy_n_reg_0\,
      I2 => s_axi_tx_tvalid,
      I3 => idle_r_reg_0,
      I4 => in_frame_r_reg,
      O => TX_DST_RDY_N_reg_1
    );
s_axi_tx_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tx_dst_rdy_n_reg_0\,
      O => s_axi_tx_tready
    );
sof_to_data_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005554"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => idle_r,
      I2 => data_to_eof_2_r,
      I3 => sof_to_eof_2_r,
      I4 => idle_r_reg_0,
      I5 => sof_to_eof_1_r_i_3_n_0,
      O => sof_to_data_r_i_1_n_0
    );
sof_to_data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GEN_ECP_reg_0,
      CE => \^e\(0),
      D => sof_to_data_r_i_1_n_0,
      Q => sof_to_data_r,
      R => p_0_in
    );
sof_to_eof_1_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAA8"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => idle_r,
      I2 => data_to_eof_2_r,
      I3 => sof_to_eof_2_r,
      I4 => idle_r_reg_0,
      I5 => sof_to_eof_1_r_i_3_n_0,
      O => next_sof_to_eof_1_c
    );
sof_to_eof_1_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^tx_dst_rdy_n_reg_0\,
      I1 => s_axi_tx_tvalid,
      O => sof_to_eof_1_r_i_3_n_0
    );
sof_to_eof_1_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GEN_ECP_reg_0,
      CE => \^e\(0),
      D => next_sof_to_eof_1_c,
      Q => sof_to_eof_1_r,
      R => p_0_in
    );
sof_to_eof_2_r_reg: unisim.vcomponents.FDRE
     port map (
      C => GEN_ECP_reg_0,
      CE => \^e\(0),
      D => sof_to_eof_1_r,
      Q => sof_to_eof_2_r,
      R => p_0_in
    );
storage_pad_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000068800000"
    )
        port map (
      I0 => s_axi_tx_tkeep(3),
      I1 => s_axi_tx_tkeep(0),
      I2 => s_axi_tx_tkeep(1),
      I3 => s_axi_tx_tkeep(2),
      I4 => s_axi_tx_tlast,
      I5 => storage_v_r_i_3_n_0,
      O => storage_pad_r0
    );
storage_v_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^do_cc_r\,
      O => \^e\(0)
    );
storage_v_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDD5D557"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => s_axi_tx_tkeep(3),
      I2 => s_axi_tx_tkeep(0),
      I3 => s_axi_tx_tkeep(1),
      I4 => s_axi_tx_tkeep(2),
      I5 => storage_v_r_i_3_n_0,
      O => storage_v_r0
    );
storage_v_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => s_axi_tx_tvalid,
      I1 => \^tx_dst_rdy_n_reg_0\,
      I2 => in_frame_r_reg,
      I3 => idle_r_reg_0,
      O => storage_v_r_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_TX_LL_DATAPATH is
  port (
    in_frame_r_reg_0 : out STD_LOGIC;
    \TX_PE_DATA_V_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_PAD_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_PE_DATA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_v_r0 : in STD_LOGIC;
    \tx_pe_data_r_reg[0]_0\ : in STD_LOGIC;
    storage_pad_r0 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_frame_r_reg_1 : in STD_LOGIC;
    \tx_pe_data_v_r_reg[1]_0\ : in STD_LOGIC;
    tx_dst_rdy : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    do_cc_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_TX_LL_DATAPATH : entity is "aurora_8b10b_0_TX_LL_DATAPATH";
end top_aurora_0_0_aurora_8b10b_0_TX_LL_DATAPATH;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_TX_LL_DATAPATH is
  signal \gen_pad_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pad_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \^in_frame_r_reg_0\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal storage_pad_r : STD_LOGIC;
  signal storage_v_r : STD_LOGIC;
  signal tx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \tx_pe_data_v_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_pe_data_v_r_reg_n_0_[1]\ : STD_LOGIC;
begin
  in_frame_r_reg_0 <= \^in_frame_r_reg_0\;
\GEN_PAD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => \gen_pad_r_reg_n_0_[0]\,
      Q => \GEN_PAD_reg[0]_0\(1),
      R => do_cc_r
    );
\GEN_PAD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => \gen_pad_r_reg_n_0_[1]\,
      Q => \GEN_PAD_reg[0]_0\(0),
      R => do_cc_r
    );
\TX_PE_DATA_V_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_v_r_reg_n_0_[0]\,
      Q => \TX_PE_DATA_V_reg[0]_0\(1),
      R => do_cc_r
    );
\TX_PE_DATA_V_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => \tx_pe_data_v_r_reg_n_0_[1]\,
      Q => \TX_PE_DATA_V_reg[0]_0\(0),
      R => do_cc_r
    );
\TX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(0),
      Q => \TX_PE_DATA_reg[0]_0\(31),
      R => '0'
    );
\TX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(10),
      Q => \TX_PE_DATA_reg[0]_0\(21),
      R => '0'
    );
\TX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(11),
      Q => \TX_PE_DATA_reg[0]_0\(20),
      R => '0'
    );
\TX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(12),
      Q => \TX_PE_DATA_reg[0]_0\(19),
      R => '0'
    );
\TX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(13),
      Q => \TX_PE_DATA_reg[0]_0\(18),
      R => '0'
    );
\TX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(14),
      Q => \TX_PE_DATA_reg[0]_0\(17),
      R => '0'
    );
\TX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(15),
      Q => \TX_PE_DATA_reg[0]_0\(16),
      R => '0'
    );
\TX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(16),
      Q => \TX_PE_DATA_reg[0]_0\(15),
      R => '0'
    );
\TX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(17),
      Q => \TX_PE_DATA_reg[0]_0\(14),
      R => '0'
    );
\TX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(18),
      Q => \TX_PE_DATA_reg[0]_0\(13),
      R => '0'
    );
\TX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(19),
      Q => \TX_PE_DATA_reg[0]_0\(12),
      R => '0'
    );
\TX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(1),
      Q => \TX_PE_DATA_reg[0]_0\(30),
      R => '0'
    );
\TX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(20),
      Q => \TX_PE_DATA_reg[0]_0\(11),
      R => '0'
    );
\TX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(21),
      Q => \TX_PE_DATA_reg[0]_0\(10),
      R => '0'
    );
\TX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(22),
      Q => \TX_PE_DATA_reg[0]_0\(9),
      R => '0'
    );
\TX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(23),
      Q => \TX_PE_DATA_reg[0]_0\(8),
      R => '0'
    );
\TX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(24),
      Q => \TX_PE_DATA_reg[0]_0\(7),
      R => '0'
    );
\TX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(25),
      Q => \TX_PE_DATA_reg[0]_0\(6),
      R => '0'
    );
\TX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(26),
      Q => \TX_PE_DATA_reg[0]_0\(5),
      R => '0'
    );
\TX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(27),
      Q => \TX_PE_DATA_reg[0]_0\(4),
      R => '0'
    );
\TX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(28),
      Q => \TX_PE_DATA_reg[0]_0\(3),
      R => '0'
    );
\TX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(29),
      Q => \TX_PE_DATA_reg[0]_0\(2),
      R => '0'
    );
\TX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(2),
      Q => \TX_PE_DATA_reg[0]_0\(29),
      R => '0'
    );
\TX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(30),
      Q => \TX_PE_DATA_reg[0]_0\(1),
      R => '0'
    );
\TX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(31),
      Q => \TX_PE_DATA_reg[0]_0\(0),
      R => '0'
    );
\TX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(3),
      Q => \TX_PE_DATA_reg[0]_0\(28),
      R => '0'
    );
\TX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(4),
      Q => \TX_PE_DATA_reg[0]_0\(27),
      R => '0'
    );
\TX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(5),
      Q => \TX_PE_DATA_reg[0]_0\(26),
      R => '0'
    );
\TX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(6),
      Q => \TX_PE_DATA_reg[0]_0\(25),
      R => '0'
    );
\TX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(7),
      Q => \TX_PE_DATA_reg[0]_0\(24),
      R => '0'
    );
\TX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(8),
      Q => \TX_PE_DATA_reg[0]_0\(23),
      R => '0'
    );
\TX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => tx_pe_data_r(9),
      Q => \TX_PE_DATA_reg[0]_0\(22),
      R => '0'
    );
\gen_pad_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => storage_pad_r,
      Q => \gen_pad_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_pad_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => D(0),
      Q => \gen_pad_r_reg_n_0_[1]\,
      R => '0'
    );
in_frame_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => '1',
      D => in_frame_r_reg_1,
      Q => \^in_frame_r_reg_0\,
      R => p_0_in
    );
storage_pad_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => storage_pad_r0,
      Q => storage_pad_r,
      R => '0'
    );
\storage_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(16),
      Q => p_1_in(31),
      R => '0'
    );
\storage_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(26),
      Q => p_1_in(21),
      R => '0'
    );
\storage_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(27),
      Q => p_1_in(20),
      R => '0'
    );
\storage_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(28),
      Q => p_1_in(19),
      R => '0'
    );
\storage_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(29),
      Q => p_1_in(18),
      R => '0'
    );
\storage_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(30),
      Q => p_1_in(17),
      R => '0'
    );
\storage_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(31),
      Q => p_1_in(16),
      R => '0'
    );
\storage_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(17),
      Q => p_1_in(30),
      R => '0'
    );
\storage_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(18),
      Q => p_1_in(29),
      R => '0'
    );
\storage_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(19),
      Q => p_1_in(28),
      R => '0'
    );
\storage_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(20),
      Q => p_1_in(27),
      R => '0'
    );
\storage_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(21),
      Q => p_1_in(26),
      R => '0'
    );
\storage_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(22),
      Q => p_1_in(25),
      R => '0'
    );
\storage_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(23),
      Q => p_1_in(24),
      R => '0'
    );
\storage_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(24),
      Q => p_1_in(23),
      R => '0'
    );
\storage_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(25),
      Q => p_1_in(22),
      R => '0'
    );
storage_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => storage_v_r0,
      Q => storage_v_r,
      R => '0'
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(31),
      Q => tx_pe_data_r(0),
      R => '0'
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(21),
      Q => tx_pe_data_r(10),
      R => '0'
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(20),
      Q => tx_pe_data_r(11),
      R => '0'
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(19),
      Q => tx_pe_data_r(12),
      R => '0'
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(18),
      Q => tx_pe_data_r(13),
      R => '0'
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(17),
      Q => tx_pe_data_r(14),
      R => '0'
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(16),
      Q => tx_pe_data_r(15),
      R => '0'
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(0),
      Q => tx_pe_data_r(16),
      R => '0'
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(1),
      Q => tx_pe_data_r(17),
      R => '0'
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(2),
      Q => tx_pe_data_r(18),
      R => '0'
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(3),
      Q => tx_pe_data_r(19),
      R => '0'
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(30),
      Q => tx_pe_data_r(1),
      R => '0'
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(4),
      Q => tx_pe_data_r(20),
      R => '0'
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(5),
      Q => tx_pe_data_r(21),
      R => '0'
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(6),
      Q => tx_pe_data_r(22),
      R => '0'
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(7),
      Q => tx_pe_data_r(23),
      R => '0'
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(8),
      Q => tx_pe_data_r(24),
      R => '0'
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(9),
      Q => tx_pe_data_r(25),
      R => '0'
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(10),
      Q => tx_pe_data_r(26),
      R => '0'
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(11),
      Q => tx_pe_data_r(27),
      R => '0'
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(12),
      Q => tx_pe_data_r(28),
      R => '0'
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(13),
      Q => tx_pe_data_r(29),
      R => '0'
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(29),
      Q => tx_pe_data_r(2),
      R => '0'
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(14),
      Q => tx_pe_data_r(30),
      R => '0'
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => s_axi_tx_tdata(15),
      Q => tx_pe_data_r(31),
      R => '0'
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(28),
      Q => tx_pe_data_r(3),
      R => '0'
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(27),
      Q => tx_pe_data_r(4),
      R => '0'
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(26),
      Q => tx_pe_data_r(5),
      R => '0'
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(25),
      Q => tx_pe_data_r(6),
      R => '0'
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(24),
      Q => tx_pe_data_r(7),
      R => '0'
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(23),
      Q => tx_pe_data_r(8),
      R => '0'
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_1_in(22),
      Q => tx_pe_data_r(9),
      R => '0'
    );
\tx_pe_data_v_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \tx_pe_data_v_r_reg[1]_0\,
      I1 => \^in_frame_r_reg_0\,
      I2 => tx_dst_rdy,
      I3 => s_axi_tx_tvalid,
      O => p_12_in
    );
\tx_pe_data_v_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => storage_v_r,
      Q => \tx_pe_data_v_r_reg_n_0_[0]\,
      R => '0'
    );
\tx_pe_data_v_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \tx_pe_data_r_reg[0]_0\,
      CE => E(0),
      D => p_12_in,
      Q => \tx_pe_data_v_r_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_VALID_DATA_COUNTER is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    end_storage_r_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    FRAME_ERR_RESULT0 : out STD_LOGIC;
    excess_c : out STD_LOGIC;
    end_storage_r0 : out STD_LOGIC;
    \STORAGE_CE_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stage_3_end_storage_r : in STD_LOGIC;
    stage_2_start_with_data_r : in STD_LOGIC;
    stage_2_frame_err_r : in STD_LOGIC;
    stage_2_end_after_start_r : in STD_LOGIC;
    stage_2_end_before_start_r : in STD_LOGIC;
    \storage_not_empty_c__0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \COUNT_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_VALID_DATA_COUNTER : entity is "aurora_8b10b_0_VALID_DATA_COUNTER";
end top_aurora_0_0_aurora_8b10b_0_VALID_DATA_COUNTER;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_VALID_DATA_COUNTER is
  signal FRAME_ERR_RESULT2 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of SRC_RDY_N_i_2 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of end_storage_r_i_2 : label is "soft_lutpair81";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\COUNT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \COUNT_reg[0]_1\,
      CE => '1',
      D => \COUNT_reg[0]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \COUNT_reg[0]_1\,
      CE => '1',
      D => \COUNT_reg[0]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
FRAME_ERR_RESULT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFECCFCFFFECCFC"
    )
        port map (
      I0 => FRAME_ERR_RESULT2,
      I1 => stage_2_frame_err_r,
      I2 => stage_2_end_after_start_r,
      I3 => stage_2_start_with_data_r,
      I4 => stage_2_end_before_start_r,
      I5 => \storage_not_empty_c__0\,
      O => FRAME_ERR_RESULT0
    );
SRC_RDY_N_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \STORAGE_CE_reg[0]\(0),
      I2 => \STORAGE_CE_reg[0]\(1),
      I3 => \^q\(1),
      O => excess_c
    );
\STORAGE_CE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFAEF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \STORAGE_CE_reg[0]\(1),
      I3 => \STORAGE_CE_reg[0]\(0),
      I4 => stage_3_end_storage_r,
      I5 => stage_2_start_with_data_r,
      O => D(1)
    );
\STORAGE_CE[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \STORAGE_CE_reg[0]\(0),
      I2 => \^q\(0),
      I3 => \STORAGE_CE_reg[0]\(1),
      I4 => stage_3_end_storage_r,
      I5 => stage_2_start_with_data_r,
      O => D(0)
    );
end_storage_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => FRAME_ERR_RESULT2,
      I1 => stage_2_end_before_start_r,
      I2 => stage_2_start_with_data_r,
      I3 => stage_2_end_after_start_r,
      O => end_storage_r0
    );
end_storage_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \STORAGE_CE_reg[0]\(0),
      I2 => \STORAGE_CE_reg[0]\(1),
      I3 => \^q\(1),
      O => FRAME_ERR_RESULT2
    );
\storage_count_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFEEF10011000"
    )
        port map (
      I0 => stage_3_end_storage_r,
      I1 => stage_2_start_with_data_r,
      I2 => \^q\(0),
      I3 => \STORAGE_CE_reg[0]\(0),
      I4 => \STORAGE_CE_reg[0]\(1),
      I5 => \^q\(1),
      O => end_storage_r_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_cdc_sync is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_reset : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_cdc_sync : entity is "aurora_8b10b_0_cdc_sync";
end top_aurora_0_0_aurora_8b10b_0_cdc_sync;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_cdc_sync is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  D(0) <= s_level_out_d3;
  p_level_in_int <= gt_reset;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_cdc_sync_10 is
  port (
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_cdc_sync_10 : entity is "aurora_8b10b_0_cdc_sync";
end top_aurora_0_0_aurora_8b10b_0_cdc_sync_10;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_cdc_sync_10 is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_cdc_sync_15 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : out STD_LOGIC;
    s_level_out_d1_aurora_8b10b_0_cdc_to_reg_0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    reset_time_out_reg_3 : in STD_LOGIC;
    recclk_mon_count_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_cdc_sync_15 : entity is "aurora_8b10b_0_cdc_sync";
end top_aurora_0_0_aurora_8b10b_0_cdc_sync_15;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_cdc_sync_15 is
  signal \FSM_sequential_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal \reset_time_out_i_3__0_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_aurora_8b10b_0_cdc_to_reg_0;
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]\,
      I1 => \FSM_sequential_rx_state_reg[0]_0\,
      I2 => \FSM_sequential_rx_state_reg[0]_1\,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_2\,
      I5 => \FSM_sequential_rx_state[3]_i_6_n_0\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]_3\,
      I3 => Q(1),
      I4 => s_level_out_d3,
      O => \FSM_sequential_rx_state[3]_i_6_n_0\
    );
adapt_count_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00000404"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => s_level_out_d3,
      I4 => Q(2),
      I5 => recclk_mon_count_reset,
      O => \FSM_sequential_rx_state_reg[3]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFFFFF00DF0000"
    )
        port map (
      I0 => Q(3),
      I1 => reset_time_out_reg,
      I2 => reset_time_out_reg_1,
      I3 => \reset_time_out_i_3__0_n_0\,
      I4 => reset_time_out_reg_2,
      I5 => reset_time_out_reg_3,
      O => \FSM_sequential_rx_state_reg[3]\
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888880000FF0C"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(1),
      I2 => s_level_out_d3,
      I3 => Q(2),
      I4 => reset_time_out_reg_0,
      I5 => Q(3),
      O => \reset_time_out_i_3__0_n_0\
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_cdc_sync_16 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    mmcm_lock_reclocked_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_cdc_sync_16 : entity is "aurora_8b10b_0_cdc_sync";
end top_aurora_0_0_aurora_8b10b_0_cdc_sync_16;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_cdc_sync_16 is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
\mmcm_lock_count[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d3,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_reclocked_reg_0,
      I2 => s_level_out_d3,
      O => mmcm_lock_reclocked_reg
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_cdc_sync_17 is
  port (
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_cdc_sync_17 : entity is "aurora_8b10b_0_cdc_sync";
end top_aurora_0_0_aurora_8b10b_0_cdc_sync_17;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_cdc_sync_17 is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_cdc_sync_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_cdc_sync_4 : entity is "aurora_8b10b_0_cdc_sync";
end top_aurora_0_0_aurora_8b10b_0_cdc_sync_4;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_cdc_sync_4 is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  D(0) <= s_level_out_d3;
  p_level_in_int <= reset;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_cdc_sync_5 is
  port (
    in0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_cdc_sync_5 : entity is "aurora_8b10b_0_cdc_sync";
end top_aurora_0_0_aurora_8b10b_0_cdc_sync_5;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_cdc_sync_5 is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_cdc_sync_8 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    s_level_out_d1_aurora_8b10b_0_cdc_to_reg_0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_1\ : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3_2\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]_i_3_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_cdc_sync_8 : entity is "aurora_8b10b_0_cdc_sync";
end top_aurora_0_0_aurora_8b10b_0_cdc_sync_8;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_cdc_sync_8 is
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal reset_time_out_0 : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_aurora_8b10b_0_cdc_to_reg_0;
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330074777444"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => \FSM_sequential_tx_state_reg[0]_1\,
      I5 => Q(3),
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0D000DFF0DFF"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3_2\,
      I1 => reset_time_out,
      I2 => mmcm_lock_reclocked,
      I3 => Q(2),
      I4 => s_level_out_d3,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3_3\,
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45004500450045FF"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => reset_time_out,
      I2 => \FSM_sequential_tx_state_reg[3]_i_3_0\,
      I3 => Q(2),
      I4 => s_level_out_d3,
      I5 => \FSM_sequential_tx_state_reg[3]_i_3_1\,
      O => \FSM_sequential_tx_state[3]_i_8_n_0\
    );
\FSM_sequential_tx_state_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_7_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_8_n_0\,
      O => \FSM_sequential_tx_state_reg[3]_i_3_n_0\,
      S => Q(1)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out_0,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => reset_time_out,
      O => \FSM_sequential_tx_state_reg[3]\
    );
reset_time_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B8F0B8B"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => s_level_out_d3,
      O => reset_time_out_0
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_cdc_sync_9 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_lock_reclocked_reg : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    p_0_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_cdc_sync_9 : entity is "aurora_8b10b_0_cdc_sync";
end top_aurora_0_0_aurora_8b10b_0_cdc_sync_9;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_cdc_sync_9 is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
\mmcm_lock_count[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d3,
      O => SR(0)
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => p_0_in,
      I2 => s_level_out_d3,
      O => mmcm_lock_reclocked_reg
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0\ is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_reset_out : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    s_level_out_d6_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  AS(0) <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => gt_reset_out,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_11\ is
  port (
    \out\ : out STD_LOGIC;
    run_phase_alignment_int : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_11\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_11\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_11\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => run_phase_alignment_int,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_12\ is
  port (
    \out\ : out STD_LOGIC;
    time_out_wait_bypass : in STD_LOGIC;
    p_level_in_d1_cdc_from_reg_0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_12\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_12\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_12\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg_0,
      CE => '1',
      D => time_out_wait_bypass,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_13\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    tx_fsm_reset_done_int : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_13\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_13\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_13\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
gt_txresetdone_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d3,
      O => s_level_out_d3_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => tx_fsm_reset_done_int,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_14\ is
  port (
    \out\ : out STD_LOGIC;
    rxfsm_rxresetdone_r : in STD_LOGIC;
    p_level_in_d1_cdc_from_reg_0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_14\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_14\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_14\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg_0,
      CE => '1',
      D => rxfsm_rxresetdone_r,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_18\ is
  port (
    \out\ : out STD_LOGIC;
    p_level_in_d1_cdc_from_reg_0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    s_level_out_d6_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_18\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_18\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_18\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_d1_cdc_from_reg_0,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_19\ is
  port (
    \out\ : out STD_LOGIC;
    rx_fsm_reset_done_int : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    s_level_out_d6_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_19\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_19\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_19\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_fsm_reset_done_int,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_20\ is
  port (
    \out\ : out STD_LOGIC;
    p_level_in_d1_cdc_from_reg_0 : in STD_LOGIC;
    p_level_in_d1_cdc_from_reg_1 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_20\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_20\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_20\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg_1,
      CE => '1',
      D => p_level_in_d1_cdc_from_reg_0,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_21\ is
  port (
    \out\ : out STD_LOGIC;
    link_reset_r : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_21\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_21\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_21\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_r,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_22\ is
  port (
    \out\ : out STD_LOGIC;
    tx_lock_comb_r : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_22\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_22\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_22\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => tx_lock_comb_r,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_23\ is
  port (
    \out\ : out STD_LOGIC;
    rx_cc_extend_r2 : in STD_LOGIC;
    p_level_in_d1_cdc_from_reg_0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_23\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_23\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_23\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg_0,
      CE => '1',
      D => rx_cc_extend_r2,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_6\ is
  port (
    \out\ : out STD_LOGIC;
    gtrxreset_i : in STD_LOGIC;
    p_level_in_d1_cdc_from_reg_0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_6\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_6\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_6\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg_0,
      CE => '1',
      D => gtrxreset_i,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_7\ is
  port (
    \out\ : out STD_LOGIC;
    txfsm_txresetdone_r : in STD_LOGIC;
    p_level_in_d1_cdc_from_reg_0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_7\ : entity is "aurora_8b10b_0_cdc_sync";
end \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_7\;

architecture STRUCTURE of \top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_7\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_8b10b_0_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_8b10b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_8b10b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_8b10b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_8b10b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_level_in_d1_cdc_from,
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_8b10b_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_8b10b_0_cdc_to(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg_0,
      CE => '1',
      D => txfsm_txresetdone_r,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_aurora_8b10b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_8b10b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_aurora_8b10b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_gt is
  port (
    in0 : out STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rx_realign_i : out STD_LOGIC;
    free_clk_in : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    free_clk_in_0 : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ack_flag : out STD_LOGIC;
    pll_not_locked_out : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    consecutive_commas_r_reg : out STD_LOGIC;
    free_clk_in_1 : out STD_LOGIC;
    \previous_cycle_data_r_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \left_align_select_r_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \previous_cycle_control_r_reg[0]\ : out STD_LOGIC;
    \left_align_select_r_reg[1]\ : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    \left_align_select_r_reg[0]_0\ : out STD_LOGIC;
    \left_align_select_r_reg[1]_0\ : out STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_tx_reset_i : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_qpllclk_quad1_out : in STD_LOGIC;
    gt_qpllrefclk_quad1_out : in STD_LOGIC;
    gt_rxdfelfhold_i : in STD_LOGIC;
    ena_comma_align_i : in STD_LOGIC;
    rx_polarity_i : in STD_LOGIC;
    gt_rxuserrdy_i : in STD_LOGIC;
    s_level_out_d1_aurora_8b10b_0_cdc_to_reg : in STD_LOGIC;
    power_down : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    flag2_reg_0 : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    consecutive_commas_r : in STD_LOGIC;
    begin_r : in STD_LOGIC;
    \word_aligned_data_r_reg[16]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \left_align_select_r_reg[0]_1\ : in STD_LOGIC;
    \left_align_select_r_reg[1]_1\ : in STD_LOGIC;
    \word_aligned_control_bits_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpll_reset_i : in STD_LOGIC;
    \left_align_select_r_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_gt : entity is "aurora_8b10b_0_gt";
end top_aurora_0_0_aurora_8b10b_0_gt;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_gt is
  signal \^rxcharisk\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rxdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ack_flag\ : STD_LOGIC;
  signal ack_flag_i_1_n_0 : STD_LOGIC;
  signal ack_sync1 : STD_LOGIC;
  signal ack_sync2 : STD_LOGIC;
  signal ack_sync3 : STD_LOGIC;
  signal ack_sync4 : STD_LOGIC;
  signal ack_sync5 : STD_LOGIC;
  signal ack_sync6 : STD_LOGIC;
  signal cpll_pd_i : STD_LOGIC;
  signal cpll_reset_i_0 : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal cpllreset_ovrd_i : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal flag2 : STD_LOGIC;
  signal flag_i_1_n_0 : STD_LOGIC;
  signal gt_pllrefclklost_i : STD_LOGIC;
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_11 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_23 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_78 : STD_LOGIC;
  signal gtxe2_i_n_79 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
  signal rx_buf_err_i : STD_LOGIC;
  signal rx_disp_err_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_not_in_table_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rx_realign_i\ : STD_LOGIC;
  signal tx_buf_err_i : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of ack_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ack_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of ack_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ack_sync_reg1 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg2 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg3 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg4 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg5 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg6 : label is "FD";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32 ";
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \soft_err_r[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \soft_err_r[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \soft_err_r[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \soft_err_r[3]_i_1\ : label is "soft_lutpair111";
begin
  RXCHARISK(3 downto 0) <= \^rxcharisk\(3 downto 0);
  RXDATA(31 downto 0) <= \^rxdata\(31 downto 0);
  ack_flag <= \^ack_flag\;
  in0 <= \^in0\;
  rx_realign_i <= \^rx_realign_i\;
ack_flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => ack_sync6,
      I1 => ack_sync5,
      I2 => \^ack_flag\,
      I3 => flag2,
      O => ack_flag_i_1_n_0
    );
ack_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => ack_flag_i_1_n_0,
      Q => \^ack_flag\,
      R => '0'
    );
ack_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => data_sync6,
      Q => ack_sync1,
      R => '0'
    );
ack_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => ack_sync1,
      Q => ack_sync2,
      R => '0'
    );
ack_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => ack_sync2,
      Q => ack_sync3,
      R => '0'
    );
ack_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => ack_sync3,
      Q => ack_sync4,
      R => '0'
    );
ack_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => ack_sync4,
      Q => ack_sync5,
      R => '0'
    );
ack_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => ack_sync5,
      Q => ack_sync6,
      R => '0'
    );
\aurora_8b10b_0_sym_dec_4byte_i/left_align_select_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFFB10401110"
    )
        port map (
      I0 => \left_align_select_r_reg[0]_2\,
      I1 => \^rxcharisk\(0),
      I2 => \^rxcharisk\(2),
      I3 => \^rxcharisk\(3),
      I4 => \^rxcharisk\(1),
      I5 => \left_align_select_r_reg[0]_1\,
      O => \left_align_select_r_reg[0]_0\
    );
\aurora_8b10b_0_sym_dec_4byte_i/left_align_select_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFEB10051100"
    )
        port map (
      I0 => \left_align_select_r_reg[0]_2\,
      I1 => \^rxcharisk\(0),
      I2 => \^rxcharisk\(2),
      I3 => \^rxcharisk\(3),
      I4 => \^rxcharisk\(1),
      I5 => \left_align_select_r_reg[1]_1\,
      O => \left_align_select_r_reg[1]_0\
    );
\cpll_reset_i__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => data_sync5,
      I1 => data_sync6,
      I2 => cpllreset_ovrd_i,
      O => cpll_reset_i_0
    );
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => cpll_pd_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpllreset_ovrd_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => flag,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => '0'
    );
flag2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => flag2_reg_0,
      Q => flag2,
      R => '0'
    );
flag_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^ack_flag\,
      I1 => cpll_reset_i,
      I2 => flag,
      O => flag_i_1_n_0
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => flag_i_1_n_0,
      Q => flag,
      R => '0'
    );
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"0001",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"0000",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 31,
      CLK_COR_MIN_LAT => 24,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0111110111",
      CLK_COR_SEQ_1_2 => B"0111110111",
      CLK_COR_SEQ_1_3 => B"0111110111",
      CLK_COR_SEQ_1_4 => B"0111110111",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 4,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF40200020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => \^in0\,
      CPLLLOCKDETCLK => init_clk_in,
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd_i,
      CPLLREFCLKLOST => gt_pllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => cpll_reset_i_0,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => drpaddr_in(8 downto 0),
      DRPCLK => drpclk_in,
      DRPDI(15 downto 0) => drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_out(15 downto 0),
      DRPEN => drpen_in,
      DRPRDY => drprdy_out,
      DRPWE => drpwe_in,
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt_refclk1,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt_tx_reset_i,
      GTXRXN => rxn,
      GTXRXP => rxp,
      GTXTXN => txn,
      GTXTXP => txp,
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt_qpllclk_quad1_out,
      QPLLREFCLK => gt_qpllrefclk_quad1_out,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => rx_buf_err_i,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => \^rx_realign_i\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => gtxe2_i_n_11,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3 downto 0) => D(3 downto 0),
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => \^rxcharisk\(3 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1) => gtxe2_i_n_78,
      RXCLKCORCNT(0) => gtxe2_i_n_79,
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => \^rxdata\(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => gt_rxdfelfhold_i,
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => gt_rxdfelfhold_i,
      RXDFELFOVRDEN => '1',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 0) => rx_disp_err_i(3 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => ena_comma_align_i,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => rx_not_in_table_i(3 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtxe2_i_n_23,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => ena_comma_align_i,
      RXPCSRESET => '0',
      RXPD(1) => power_down,
      RXPD(0) => power_down,
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => rx_polarity_i,
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => free_clk_in,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt_rxuserrdy_i,
      RXUSRCLK => s_level_out_d1_aurora_8b10b_0_cdc_to_reg,
      RXUSRCLK2 => s_level_out_d1_aurora_8b10b_0_cdc_to_reg,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => tx_buf_err_i,
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 4) => B"0000",
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => power_down,
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => tx_out_clk,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1) => power_down,
      TXPD(0) => power_down,
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => free_clk_in_0,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt_txuserrdy_i,
      TXUSRCLK => s_level_out_d1_aurora_8b10b_0_cdc_to_reg,
      TXUSRCLK2 => s_level_out_d1_aurora_8b10b_0_cdc_to_reg
    );
hard_err_gt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_buf_err_i,
      I1 => tx_buf_err_i,
      I2 => \^rx_realign_i\,
      O => hard_err_gt0
    );
pll_not_locked_out_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^in0\,
      O => pll_not_locked_out
    );
reset_count_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_disp_err_i(3),
      I1 => rx_not_in_table_i(3),
      I2 => rx_not_in_table_i(1),
      I3 => rx_disp_err_i(1),
      I4 => rx_disp_err_i(0),
      I5 => rx_disp_err_i(2),
      O => free_clk_in_1
    );
reset_count_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => rx_not_in_table_i(2),
      I1 => rx_not_in_table_i(0),
      I2 => consecutive_commas_r,
      I3 => begin_r,
      O => consecutive_commas_r_reg
    );
\soft_err_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => enable_err_detect_i,
      I1 => rx_disp_err_i(0),
      I2 => rx_not_in_table_i(0),
      O => ENABLE_ERR_DETECT_reg(3)
    );
\soft_err_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => rx_disp_err_i(1),
      I1 => rx_not_in_table_i(1),
      I2 => enable_err_detect_i,
      O => ENABLE_ERR_DETECT_reg(2)
    );
\soft_err_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => enable_err_detect_i,
      I1 => rx_disp_err_i(2),
      I2 => rx_not_in_table_i(2),
      O => ENABLE_ERR_DETECT_reg(1)
    );
\soft_err_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => rx_disp_err_i(3),
      I1 => rx_not_in_table_i(3),
      I2 => enable_err_detect_i,
      O => ENABLE_ERR_DETECT_reg(0)
    );
\word_aligned_control_bits_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^rxcharisk\(2),
      I1 => \word_aligned_control_bits_r_reg[2]\(0),
      I2 => \^rxcharisk\(0),
      I3 => \left_align_select_r_reg[0]_1\,
      I4 => \left_align_select_r_reg[1]_1\,
      I5 => \^rxcharisk\(1),
      O => \previous_cycle_control_r_reg[0]\
    );
\word_aligned_control_bits_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^rxcharisk\(0),
      I1 => \^rxcharisk\(2),
      I2 => \^rxcharisk\(3),
      I3 => \left_align_select_r_reg[1]_1\,
      I4 => \left_align_select_r_reg[0]_1\,
      I5 => \^rxcharisk\(1),
      O => \left_align_select_r_reg[1]\
    );
\word_aligned_data_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^rxdata\(23),
      I1 => \word_aligned_data_r_reg[16]\(5),
      I2 => \^rxdata\(7),
      I3 => \left_align_select_r_reg[0]_1\,
      I4 => \left_align_select_r_reg[1]_1\,
      I5 => \^rxdata\(15),
      O => \previous_cycle_data_r_reg[7]\(5)
    );
\word_aligned_data_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \^rxdata\(22),
      I1 => \word_aligned_data_r_reg[16]\(4),
      I2 => \^rxdata\(14),
      I3 => \left_align_select_r_reg[1]_1\,
      I4 => \left_align_select_r_reg[0]_1\,
      I5 => \^rxdata\(6),
      O => \previous_cycle_data_r_reg[7]\(4)
    );
\word_aligned_data_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \^rxdata\(19),
      I1 => \word_aligned_data_r_reg[16]\(3),
      I2 => \^rxdata\(11),
      I3 => \left_align_select_r_reg[1]_1\,
      I4 => \left_align_select_r_reg[0]_1\,
      I5 => \^rxdata\(3),
      O => \previous_cycle_data_r_reg[7]\(3)
    );
\word_aligned_data_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \^rxdata\(18),
      I1 => \word_aligned_data_r_reg[16]\(2),
      I2 => \^rxdata\(10),
      I3 => \left_align_select_r_reg[1]_1\,
      I4 => \left_align_select_r_reg[0]_1\,
      I5 => \^rxdata\(2),
      O => \previous_cycle_data_r_reg[7]\(2)
    );
\word_aligned_data_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^rxdata\(17),
      I1 => \word_aligned_data_r_reg[16]\(1),
      I2 => \^rxdata\(1),
      I3 => \left_align_select_r_reg[0]_1\,
      I4 => \left_align_select_r_reg[1]_1\,
      I5 => \^rxdata\(9),
      O => \previous_cycle_data_r_reg[7]\(1)
    );
\word_aligned_data_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^rxdata\(16),
      I1 => \word_aligned_data_r_reg[16]\(0),
      I2 => \^rxdata\(0),
      I3 => \left_align_select_r_reg[0]_1\,
      I4 => \left_align_select_r_reg[1]_1\,
      I5 => \^rxdata\(8),
      O => \previous_cycle_data_r_reg[7]\(0)
    );
\word_aligned_data_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^rxdata\(31),
      I1 => \^rxdata\(7),
      I2 => \^rxdata\(15),
      I3 => \left_align_select_r_reg[0]_1\,
      I4 => \left_align_select_r_reg[1]_1\,
      I5 => \^rxdata\(23),
      O => \left_align_select_r_reg[0]\(7)
    );
\word_aligned_data_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \^rxdata\(6),
      I1 => \^rxdata\(14),
      I2 => \^rxdata\(30),
      I3 => \left_align_select_r_reg[1]_1\,
      I4 => \left_align_select_r_reg[0]_1\,
      I5 => \^rxdata\(22),
      O => \left_align_select_r_reg[0]\(6)
    );
\word_aligned_data_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \^rxdata\(5),
      I1 => \^rxdata\(13),
      I2 => \^rxdata\(29),
      I3 => \left_align_select_r_reg[1]_1\,
      I4 => \left_align_select_r_reg[0]_1\,
      I5 => \^rxdata\(21),
      O => \left_align_select_r_reg[0]\(5)
    );
\word_aligned_data_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^rxdata\(4),
      I1 => \^rxdata\(20),
      I2 => \^rxdata\(28),
      I3 => \left_align_select_r_reg[1]_1\,
      I4 => \left_align_select_r_reg[0]_1\,
      I5 => \^rxdata\(12),
      O => \left_align_select_r_reg[0]\(4)
    );
\word_aligned_data_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \^rxdata\(27),
      I1 => \^rxdata\(3),
      I2 => \^rxdata\(19),
      I3 => \left_align_select_r_reg[1]_1\,
      I4 => \left_align_select_r_reg[0]_1\,
      I5 => \^rxdata\(11),
      O => \left_align_select_r_reg[0]\(3)
    );
\word_aligned_data_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \^rxdata\(26),
      I1 => \^rxdata\(2),
      I2 => \^rxdata\(18),
      I3 => \left_align_select_r_reg[1]_1\,
      I4 => \left_align_select_r_reg[0]_1\,
      I5 => \^rxdata\(10),
      O => \left_align_select_r_reg[0]\(2)
    );
\word_aligned_data_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \^rxdata\(25),
      I1 => \^rxdata\(1),
      I2 => \^rxdata\(17),
      I3 => \left_align_select_r_reg[1]_1\,
      I4 => \left_align_select_r_reg[0]_1\,
      I5 => \^rxdata\(9),
      O => \left_align_select_r_reg[0]\(1)
    );
\word_aligned_data_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => \^rxdata\(24),
      I1 => \^rxdata\(0),
      I2 => \^rxdata\(16),
      I3 => \left_align_select_r_reg[1]_1\,
      I4 => \left_align_select_r_reg[0]_1\,
      I5 => \^rxdata\(8),
      O => \left_align_select_r_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_gt_common_wrapper is
  port (
    gt0_qplllock_out : out STD_LOGIC;
    gt_qpllclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclk_quad1_out : out STD_LOGIC;
    gt0_qpllrefclklost_out : out STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_gt_common_wrapper : entity is "aurora_8b10b_0_gt_common_wrapper";
end top_aurora_0_0_aurora_8b10b_0_gt_common_wrapper;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_gt_common_wrapper is
  signal NLW_gtxe2_common_i_DRPRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_DRPDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_common_i : label is "PRIMITIVE";
begin
gtxe2_common_i: unisim.vcomponents.GTXE2_COMMON
    generic map(
      BIAS_CFG => X"0000040000001000",
      COMMON_CFG => X"00000000",
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_QPLLLOCKDETCLK_INVERTED => '0',
      QPLL_CFG => X"06801C1",
      QPLL_CLKOUT_CFG => B"0000",
      QPLL_COARSE_FREQ_OVRD => B"010000",
      QPLL_COARSE_FREQ_OVRD_EN => '0',
      QPLL_CP => B"0000011111",
      QPLL_CP_MONITOR_EN => '0',
      QPLL_DMONITOR_SEL => '0',
      QPLL_FBDIV => B"0010000000",
      QPLL_FBDIV_MONITOR_EN => '0',
      QPLL_FBDIV_RATIO => '1',
      QPLL_INIT_CFG => X"000006",
      QPLL_LOCK_CFG => X"21E8",
      QPLL_LPF => B"1111",
      QPLL_REFCLK_DIV => 1,
      SIM_QPLLREFCLK_SEL => B"001",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_VERSION => "4.0"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      DRPADDR(7 downto 0) => B"00000000",
      DRPCLK => '0',
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15 downto 0) => NLW_gtxe2_common_i_DRPDO_UNCONNECTED(15 downto 0),
      DRPEN => '0',
      DRPRDY => NLW_gtxe2_common_i_DRPRDY_UNCONNECTED,
      DRPWE => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt_refclk1,
      GTREFCLK1 => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      PMARSVD(7 downto 0) => B"00000000",
      QPLLDMONITOR(7 downto 0) => NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED(7 downto 0),
      QPLLFBCLKLOST => NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED,
      QPLLLOCK => gt0_qplllock_out,
      QPLLLOCKDETCLK => init_clk_in,
      QPLLLOCKEN => '1',
      QPLLOUTCLK => gt_qpllclk_quad1_out,
      QPLLOUTREFCLK => gt_qpllrefclk_quad1_out,
      QPLLOUTRESET => '0',
      QPLLPD => '1',
      QPLLREFCLKLOST => gt0_qpllrefclklost_out,
      QPLLREFCLKSEL(2 downto 0) => B"001",
      QPLLRESET => '0',
      QPLLRSVD1(15 downto 0) => B"0000000000000000",
      QPLLRSVD2(4 downto 0) => B"11111",
      RCALENB => '1',
      REFCLKOUTMONITOR => NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_post is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sys_reset_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    m_axi_rx_tlast : in STD_LOGIC;
    m_axi_rx_tvalid : in STD_LOGIC;
    m_axi_rx_tdata : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_post : entity is "post";
end top_aurora_0_0_post;

architecture STRUCTURE of top_aurora_0_0_post is
  signal stat_cnt_pkts_rdy_i_i_1_n_0 : STD_LOGIC;
  signal stat_cnt_pkts_rdy_i_reg_n_0 : STD_LOGIC;
  signal state_cnt_pkts : STD_LOGIC;
  signal state_cnt_pkts_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[0]_INST_0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \m_axis_tdata[10]_INST_0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \m_axis_tdata[11]_INST_0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_INST_0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_INST_0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \m_axis_tdata[14]_INST_0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \m_axis_tdata[15]_INST_0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \m_axis_tdata[16]_INST_0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \m_axis_tdata[17]_INST_0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \m_axis_tdata[18]_INST_0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \m_axis_tdata[19]_INST_0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \m_axis_tdata[1]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \m_axis_tdata[20]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \m_axis_tdata[21]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \m_axis_tdata[22]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \m_axis_tdata[23]_INST_0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \m_axis_tdata[24]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \m_axis_tdata[25]_INST_0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \m_axis_tdata[26]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \m_axis_tdata[27]_INST_0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \m_axis_tdata[28]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \m_axis_tdata[29]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \m_axis_tdata[2]_INST_0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \m_axis_tdata[30]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \m_axis_tdata[31]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \m_axis_tdata[3]_INST_0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \m_axis_tdata[4]_INST_0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \m_axis_tdata[5]_INST_0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \m_axis_tdata[6]_INST_0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \m_axis_tdata[7]_INST_0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \m_axis_tdata[8]_INST_0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \m_axis_tdata[9]_INST_0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of stat_cnt_pkts_rdy_i_i_1 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of state_cnt_pkts_i_1 : label is "soft_lutpair164";
begin
\m_axis_tdata[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(31),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(0)
    );
\m_axis_tdata[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(21),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(10)
    );
\m_axis_tdata[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(20),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(11)
    );
\m_axis_tdata[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(19),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(12)
    );
\m_axis_tdata[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(18),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(13)
    );
\m_axis_tdata[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(17),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(14)
    );
\m_axis_tdata[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(16),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(15)
    );
\m_axis_tdata[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(15),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(16)
    );
\m_axis_tdata[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(14),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(17)
    );
\m_axis_tdata[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(13),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(18)
    );
\m_axis_tdata[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(12),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(19)
    );
\m_axis_tdata[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(30),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(1)
    );
\m_axis_tdata[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(11),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(20)
    );
\m_axis_tdata[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(10),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(21)
    );
\m_axis_tdata[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(9),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(22)
    );
\m_axis_tdata[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(8),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(23)
    );
\m_axis_tdata[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(7),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(24)
    );
\m_axis_tdata[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(6),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(25)
    );
\m_axis_tdata[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(5),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(26)
    );
\m_axis_tdata[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(4),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(27)
    );
\m_axis_tdata[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(3),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(28)
    );
\m_axis_tdata[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(2),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(29)
    );
\m_axis_tdata[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(29),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(2)
    );
\m_axis_tdata[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(1),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(30)
    );
\m_axis_tdata[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(0),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(31)
    );
\m_axis_tdata[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(28),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(3)
    );
\m_axis_tdata[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(27),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(4)
    );
\m_axis_tdata[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(26),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(5)
    );
\m_axis_tdata[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(25),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(6)
    );
\m_axis_tdata[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(24),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(7)
    );
\m_axis_tdata[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(23),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(8)
    );
\m_axis_tdata[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => m_axi_rx_tdata(22),
      I1 => m_axi_rx_tlast,
      I2 => stat_cnt_pkts_rdy_i_reg_n_0,
      I3 => m_axi_rx_tvalid,
      O => m_axis_tdata(9)
    );
stat_cnt_pkts_rdy_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => state_cnt_pkts,
      I1 => m_axi_rx_tlast,
      I2 => m_axi_rx_tvalid,
      O => stat_cnt_pkts_rdy_i_i_1_n_0
    );
stat_cnt_pkts_rdy_i_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => stat_cnt_pkts_rdy_i_i_1_n_0,
      Q => stat_cnt_pkts_rdy_i_reg_n_0,
      R => sys_reset_out
    );
state_cnt_pkts_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => state_cnt_pkts,
      I1 => m_axi_rx_tvalid,
      I2 => m_axi_rx_tlast,
      O => state_cnt_pkts_i_1_n_0
    );
state_cnt_pkts_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => state_cnt_pkts_i_1_n_0,
      Q => state_cnt_pkts,
      R => sys_reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_pre is
  port (
    passthrough_reg_0 : out STD_LOGIC;
    s_axi_tx_tvalid : out STD_LOGIC;
    s_axi_tx_tlast : out STD_LOGIC;
    s_axi_tx_tdata : out STD_LOGIC_VECTOR ( 0 to 31 );
    sys_reset_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    m_axis_tvalid : in STD_LOGIC;
    \storage_r_reg[15]\ : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    m_axis_tlast : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    m_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_pre : entity is "pre";
end top_aurora_0_0_pre;

architecture STRUCTURE of top_aurora_0_0_pre is
  signal passthrough_i_1_n_0 : STD_LOGIC;
  signal \^passthrough_reg_0\ : STD_LOGIC;
  signal \seq_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \seq_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal seq_ctr_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \seq_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \seq_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \seq_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \seq_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \seq_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \seq_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \seq_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \seq_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \seq_ctr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \seq_ctr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \seq_ctr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \seq_ctr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \seq_ctr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \seq_ctr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \seq_ctr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \seq_ctr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \seq_ctr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \seq_ctr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \seq_ctr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \seq_ctr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \seq_ctr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \seq_ctr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \seq_ctr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \seq_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \seq_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \seq_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \seq_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \seq_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \seq_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \seq_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \seq_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal state_reg_n_0 : STD_LOGIC;
  signal \NLW_seq_ctr_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of aurora_0_i_33 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of aurora_0_i_34 : label is "soft_lutpair165";
begin
  passthrough_reg_0 <= \^passthrough_reg_0\;
aurora_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(31),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(31),
      O => s_axi_tx_tdata(0)
    );
aurora_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(22),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(22),
      O => s_axi_tx_tdata(9)
    );
aurora_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(21),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(21),
      O => s_axi_tx_tdata(10)
    );
aurora_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(20),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(20),
      O => s_axi_tx_tdata(11)
    );
aurora_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(19),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(19),
      O => s_axi_tx_tdata(12)
    );
aurora_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(18),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(18),
      O => s_axi_tx_tdata(13)
    );
aurora_0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(17),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(17),
      O => s_axi_tx_tdata(14)
    );
aurora_0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(16),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(16),
      O => s_axi_tx_tdata(15)
    );
aurora_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(15),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(15),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(15),
      O => s_axi_tx_tdata(16)
    );
aurora_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(14),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(14),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(14),
      O => s_axi_tx_tdata(17)
    );
aurora_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(13),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(13),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(13),
      O => s_axi_tx_tdata(18)
    );
aurora_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(30),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(30),
      O => s_axi_tx_tdata(1)
    );
aurora_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(12),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(12),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(12),
      O => s_axi_tx_tdata(19)
    );
aurora_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(11),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(11),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(11),
      O => s_axi_tx_tdata(20)
    );
aurora_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(10),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(10),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(10),
      O => s_axi_tx_tdata(21)
    );
aurora_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(9),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(9),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(9),
      O => s_axi_tx_tdata(22)
    );
aurora_0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(8),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(8),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(8),
      O => s_axi_tx_tdata(23)
    );
aurora_0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(7),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(7),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(7),
      O => s_axi_tx_tdata(24)
    );
aurora_0_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(6),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(6),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(6),
      O => s_axi_tx_tdata(25)
    );
aurora_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(5),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(5),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(5),
      O => s_axi_tx_tdata(26)
    );
aurora_0_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(4),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(4),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(4),
      O => s_axi_tx_tdata(27)
    );
aurora_0_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(3),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(3),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(3),
      O => s_axi_tx_tdata(28)
    );
aurora_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(29),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(29),
      O => s_axi_tx_tdata(2)
    );
aurora_0_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(2),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(2),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(2),
      O => s_axi_tx_tdata(29)
    );
aurora_0_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(1),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(1),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(1),
      O => s_axi_tx_tdata(30)
    );
aurora_0_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => m_axis_tdata(0),
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tdata(0),
      I3 => \^passthrough_reg_0\,
      I4 => seq_ctr_reg(0),
      O => s_axi_tx_tdata(31)
    );
aurora_0_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => m_axis_tvalid,
      I1 => \storage_r_reg[15]\,
      I2 => s_axis_tvalid,
      I3 => \^passthrough_reg_0\,
      O => s_axi_tx_tvalid
    );
aurora_0_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => m_axis_tlast,
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      O => s_axi_tx_tlast
    );
aurora_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(28),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(28),
      O => s_axi_tx_tdata(3)
    );
aurora_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(27),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(27),
      O => s_axi_tx_tdata(4)
    );
aurora_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(26),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(26),
      O => s_axi_tx_tdata(5)
    );
aurora_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(25),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(25),
      O => s_axi_tx_tdata(6)
    );
aurora_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(24),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(24),
      O => s_axi_tx_tdata(7)
    );
aurora_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => m_axis_tdata(23),
      I1 => \storage_r_reg[15]\,
      I2 => \^passthrough_reg_0\,
      I3 => s_axis_tdata(23),
      O => s_axi_tx_tdata(8)
    );
passthrough_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => state_reg_n_0,
      I1 => s_axis_tlast,
      I2 => s_axis_tvalid,
      I3 => \^passthrough_reg_0\,
      O => passthrough_i_1_n_0
    );
passthrough_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => passthrough_i_1_n_0,
      Q => \^passthrough_reg_0\,
      S => sys_reset_out
    );
\seq_ctr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axis_tlast,
      I1 => s_axis_tvalid,
      I2 => state_reg_n_0,
      O => \seq_ctr[0]_i_1_n_0\
    );
\seq_ctr[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => seq_ctr_reg(0),
      O => \seq_ctr[0]_i_3_n_0\
    );
\seq_ctr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[0]_i_2_n_7\,
      Q => seq_ctr_reg(0),
      S => sys_reset_out
    );
\seq_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seq_ctr_reg[0]_i_2_n_0\,
      CO(2) => \seq_ctr_reg[0]_i_2_n_1\,
      CO(1) => \seq_ctr_reg[0]_i_2_n_2\,
      CO(0) => \seq_ctr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \seq_ctr_reg[0]_i_2_n_4\,
      O(2) => \seq_ctr_reg[0]_i_2_n_5\,
      O(1) => \seq_ctr_reg[0]_i_2_n_6\,
      O(0) => \seq_ctr_reg[0]_i_2_n_7\,
      S(3 downto 1) => seq_ctr_reg(3 downto 1),
      S(0) => \seq_ctr[0]_i_3_n_0\
    );
\seq_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[8]_i_1_n_5\,
      Q => seq_ctr_reg(10),
      R => sys_reset_out
    );
\seq_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[8]_i_1_n_4\,
      Q => seq_ctr_reg(11),
      R => sys_reset_out
    );
\seq_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[12]_i_1_n_7\,
      Q => seq_ctr_reg(12),
      R => sys_reset_out
    );
\seq_ctr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seq_ctr_reg[8]_i_1_n_0\,
      CO(3) => \NLW_seq_ctr_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \seq_ctr_reg[12]_i_1_n_1\,
      CO(1) => \seq_ctr_reg[12]_i_1_n_2\,
      CO(0) => \seq_ctr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seq_ctr_reg[12]_i_1_n_4\,
      O(2) => \seq_ctr_reg[12]_i_1_n_5\,
      O(1) => \seq_ctr_reg[12]_i_1_n_6\,
      O(0) => \seq_ctr_reg[12]_i_1_n_7\,
      S(3 downto 0) => seq_ctr_reg(15 downto 12)
    );
\seq_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[12]_i_1_n_6\,
      Q => seq_ctr_reg(13),
      R => sys_reset_out
    );
\seq_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[12]_i_1_n_5\,
      Q => seq_ctr_reg(14),
      R => sys_reset_out
    );
\seq_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[12]_i_1_n_4\,
      Q => seq_ctr_reg(15),
      R => sys_reset_out
    );
\seq_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[0]_i_2_n_6\,
      Q => seq_ctr_reg(1),
      R => sys_reset_out
    );
\seq_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[0]_i_2_n_5\,
      Q => seq_ctr_reg(2),
      R => sys_reset_out
    );
\seq_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[0]_i_2_n_4\,
      Q => seq_ctr_reg(3),
      R => sys_reset_out
    );
\seq_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[4]_i_1_n_7\,
      Q => seq_ctr_reg(4),
      R => sys_reset_out
    );
\seq_ctr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seq_ctr_reg[0]_i_2_n_0\,
      CO(3) => \seq_ctr_reg[4]_i_1_n_0\,
      CO(2) => \seq_ctr_reg[4]_i_1_n_1\,
      CO(1) => \seq_ctr_reg[4]_i_1_n_2\,
      CO(0) => \seq_ctr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seq_ctr_reg[4]_i_1_n_4\,
      O(2) => \seq_ctr_reg[4]_i_1_n_5\,
      O(1) => \seq_ctr_reg[4]_i_1_n_6\,
      O(0) => \seq_ctr_reg[4]_i_1_n_7\,
      S(3 downto 0) => seq_ctr_reg(7 downto 4)
    );
\seq_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[4]_i_1_n_6\,
      Q => seq_ctr_reg(5),
      R => sys_reset_out
    );
\seq_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[4]_i_1_n_5\,
      Q => seq_ctr_reg(6),
      R => sys_reset_out
    );
\seq_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[4]_i_1_n_4\,
      Q => seq_ctr_reg(7),
      R => sys_reset_out
    );
\seq_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[8]_i_1_n_7\,
      Q => seq_ctr_reg(8),
      R => sys_reset_out
    );
\seq_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seq_ctr_reg[4]_i_1_n_0\,
      CO(3) => \seq_ctr_reg[8]_i_1_n_0\,
      CO(2) => \seq_ctr_reg[8]_i_1_n_1\,
      CO(1) => \seq_ctr_reg[8]_i_1_n_2\,
      CO(0) => \seq_ctr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seq_ctr_reg[8]_i_1_n_4\,
      O(2) => \seq_ctr_reg[8]_i_1_n_5\,
      O(1) => \seq_ctr_reg[8]_i_1_n_6\,
      O(0) => \seq_ctr_reg[8]_i_1_n_7\,
      S(3 downto 0) => seq_ctr_reg(11 downto 8)
    );
\seq_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \seq_ctr[0]_i_1_n_0\,
      D => \seq_ctr_reg[8]_i_1_n_6\,
      Q => seq_ctr_reg(9),
      R => sys_reset_out
    );
state_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state_reg_n_0,
      I1 => s_axis_tlast,
      I2 => s_axis_tvalid,
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => state_i_1_n_0,
      Q => state_reg_n_0,
      R => sys_reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of top_aurora_0_0_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of top_aurora_0_0_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of top_aurora_0_0_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of top_aurora_0_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_xpm_cdc_async_rst : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of top_aurora_0_0_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of top_aurora_0_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of top_aurora_0_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of top_aurora_0_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end top_aurora_0_0_xpm_cdc_async_rst;

architecture STRUCTURE of top_aurora_0_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of top_aurora_0_0_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of top_aurora_0_0_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of top_aurora_0_0_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of top_aurora_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of top_aurora_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of top_aurora_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of top_aurora_0_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of top_aurora_0_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end top_aurora_0_0_xpm_cdc_sync_rst;

architecture STRUCTURE of top_aurora_0_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end top_aurora_0_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of top_aurora_0_0_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_72\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_73\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_aclk,
      CLKBWRCLK => s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => s_axis_tdata(31 downto 8),
      DIADI(7 downto 1) => s_axis_tdata(6 downto 0),
      DIADI(0) => s_axis_tlast,
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => s_axis_tdata(7),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => D(32 downto 9),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_72\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_73\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74\,
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_A,
      RSTRAMB => POR_A,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => s_axis_tvalid,
      I2 => \out\,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_compare is
  port (
    \grstd1.grst_full.grst_f.rst_d3_reg\ : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_compare : entity is "compare";
end top_aurora_0_0_compare;

architecture STRUCTURE of top_aurora_0_0_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_full_i_reg
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31313131F0000000"
    )
        port map (
      I0 => comp0,
      I1 => ram_full_i_reg_0,
      I2 => ram_full_i_reg_1,
      I3 => comp1,
      I4 => s_axis_tvalid,
      I5 => \out\,
      O => \grstd1.grst_full.grst_f.rst_d3_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_compare_0 is
  port (
    comp1 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg_0\ : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg_1\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_compare_0 : entity is "compare";
end top_aurora_0_0_compare_0;

architecture STRUCTURE of top_aurora_0_0_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \^comp1\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
  comp1 <= \^comp1\;
\gaf.gaf0.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C040C04FF0C0C0C"
    )
        port map (
      I0 => \^comp1\,
      I1 => \out\,
      I2 => \gaf.gaf0.ram_afull_i_reg_0\,
      I3 => \gaf.gaf0.ram_afull_i_reg_1\,
      I4 => p_0_in,
      I5 => \gaf.gaf0.ram_afull_i_reg_2\,
      O => p_2_out
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^comp1\,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gaf.gaf0.ram_afull_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_compare_1 is
  port (
    p_0_in : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_compare_1 : entity is "compare";
end top_aurora_0_0_compare_1;

architecture STRUCTURE of top_aurora_0_0_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gaf.gaf0.ram_afull_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_compare_2 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_compare_2 : entity is "compare";
end top_aurora_0_0_compare_2;

architecture STRUCTURE of top_aurora_0_0_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_compare_3 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC;
    ram_empty_i_reg_2 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    comp0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_compare_3 : entity is "compare";
end top_aurora_0_0_compare_3;

architecture STRUCTURE of top_aurora_0_0_compare_3 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFF80FFFFFF80"
    )
        port map (
      I0 => comp1,
      I1 => ram_empty_i_reg_0,
      I2 => ram_empty_i_reg_1,
      I3 => ram_empty_i_reg_2,
      I4 => \out\,
      I5 => comp0,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_rd_bin_cntr is
  port (
    \gc0.count_d1_reg[9]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gc0.count_reg[8]_0\ : out STD_LOGIC;
    \gc0.count_reg[6]_0\ : out STD_LOGIC;
    \gc0.count_reg[5]_0\ : out STD_LOGIC;
    \gc0.count_reg[2]_0\ : out STD_LOGIC;
    \gc0.count_reg[0]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_1\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_1\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]_1\ : out STD_LOGIC;
    \gc0.count_d1_reg[9]_1\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_2\ : out STD_LOGIC;
    \gc0.count_d1_reg[5]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]_2\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]_3\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_2\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_2\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_3\ : out STD_LOGIC;
    \gc0.count_d1_reg[9]_2\ : out STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gmux.gm[4].gms.ms_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_rd_bin_cntr : entity is "rd_bin_cntr";
end top_aurora_0_0_rd_bin_cntr;

architecture STRUCTURE of top_aurora_0_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gc0.count[9]_i_2_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gc0.count[9]_i_1\ : label is "soft_lutpair140";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => rd_pntr_plus1(2),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(1),
      I4 => rd_pntr_plus1(3),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[9]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[9]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gc0.count[9]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      I3 => rd_pntr_plus1(8),
      O => plusOp(8)
    );
\gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gc0.count[9]_i_2_n_0\,
      I1 => rd_pntr_plus1(8),
      I2 => rd_pntr_plus1(7),
      I3 => rd_pntr_plus1(6),
      I4 => rd_pntr_plus1(9),
      O => plusOp(9)
    );
\gc0.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => rd_pntr_plus1(2),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(1),
      I4 => rd_pntr_plus1(3),
      I5 => rd_pntr_plus1(5),
      O => \gc0.count[9]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(9),
      Q => \^q\(9),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => \gc0.count_reg[0]_1\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus1(6),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus1(7),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(8),
      Q => rd_pntr_plus1(8),
      R => \gc0.count_reg[0]_1\
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(9),
      Q => rd_pntr_plus1(9),
      R => \gc0.count_reg[0]_1\
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[4].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[4].gms.ms\(1),
      O => \gc0.count_d1_reg[0]_0\
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gmux.gm[4].gms.ms\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gmux.gm[4].gms.ms\(1),
      O => \gc0.count_reg[0]_0\
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[4].gms.ms_0\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[4].gms.ms_0\(1),
      O => \gc0.count_d1_reg[0]_1\
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[4].gms.ms_1\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[4].gms.ms_1\(1),
      O => \gc0.count_d1_reg[0]_2\
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[4].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[4].gms.ms\(1),
      O => \gc0.count_d1_reg[0]_3\
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[4].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[4].gms.ms\(3),
      O => \gc0.count_d1_reg[2]_0\
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gmux.gm[4].gms.ms\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gmux.gm[4].gms.ms\(3),
      O => \gc0.count_reg[2]_0\
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[4].gms.ms_0\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[4].gms.ms_0\(3),
      O => \gc0.count_d1_reg[2]_1\
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gmux.gm[4].gms.ms_1\(3),
      I2 => \^q\(2),
      I3 => \gmux.gm[4].gms.ms_1\(2),
      O => \gc0.count_d1_reg[3]_0\
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[4].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[4].gms.ms\(3),
      O => \gc0.count_d1_reg[2]_2\
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[4].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[4].gms.ms\(5),
      O => \gc0.count_d1_reg[4]_0\
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => \gmux.gm[4].gms.ms\(5),
      I2 => rd_pntr_plus1(4),
      I3 => \gmux.gm[4].gms.ms\(4),
      O => \gc0.count_reg[5]_0\
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[4].gms.ms_0\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[4].gms.ms_0\(5),
      O => \gc0.count_d1_reg[4]_1\
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gmux.gm[4].gms.ms_1\(5),
      I2 => \^q\(4),
      I3 => \gmux.gm[4].gms.ms_1\(4),
      O => \gc0.count_d1_reg[5]_0\
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[4].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[4].gms.ms\(5),
      O => \gc0.count_d1_reg[4]_2\
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[4].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[4].gms.ms\(7),
      O => \gc0.count_d1_reg[6]_0\
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gmux.gm[4].gms.ms\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gmux.gm[4].gms.ms\(7),
      O => \gc0.count_reg[6]_0\
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[4].gms.ms_0\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[4].gms.ms_0\(7),
      O => \gc0.count_d1_reg[6]_1\
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[4].gms.ms_1\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[4].gms.ms_1\(7),
      O => \gc0.count_d1_reg[6]_2\
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[4].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[4].gms.ms\(7),
      O => \gc0.count_d1_reg[6]_3\
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gmux.gm[4].gms.ms\(9),
      I2 => \^q\(8),
      I3 => \gmux.gm[4].gms.ms\(8),
      O => \gc0.count_d1_reg[9]_0\
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gmux.gm[4].gms.ms\(8),
      I2 => rd_pntr_plus1(9),
      I3 => \gmux.gm[4].gms.ms\(9),
      O => \gc0.count_reg[8]_0\
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gmux.gm[4].gms.ms_0\(8),
      I2 => \^q\(9),
      I3 => \gmux.gm[4].gms.ms_0\(9),
      O => \gc0.count_d1_reg[8]_0\
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gmux.gm[4].gms.ms_1\(9),
      I2 => \^q\(8),
      I3 => \gmux.gm[4].gms.ms_1\(8),
      O => \gc0.count_d1_reg[9]_1\
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gmux.gm[4].gms.ms\(9),
      I2 => \^q\(8),
      I3 => \gmux.gm[4].gms.ms\(8),
      O => \gc0.count_d1_reg[9]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_rd_fwft is
  port (
    \out\ : out STD_LOGIC;
    empty_fwft_fb_o_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]_0\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_aclk : in STD_LOGIC;
    aempty_fwft_fb_i_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_wr_eop_d1 : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    axis_pkt_read : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_dly_D : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_rd_fwft : entity is "rd_fwft";
end top_aurora_0_0_rd_fwft;

architecture STRUCTURE of top_aurora_0_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal empty_fwft_fb_i_i_2_n_0 : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[0]_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  signal \NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty_fwft_fb_o_i_reg_0 <= empty_fwft_fb_o_i;
  \gpregsm1.curr_fwft_state_reg[0]_0\ <= \^gpregsm1.curr_fwft_state_reg[0]_0\;
  \out\ <= empty_fwft_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => \^gpregsm1.curr_fwft_state_reg[0]_0\,
      I1 => empty_fwft_i_reg_0(1),
      I2 => empty_fwft_i_reg_0(0),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I4 => ENA_dly_D,
      O => ENB_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5FFFF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => axis_pkt_read,
      I2 => m_axis_tready,
      I3 => empty_fwft_fb_o_i,
      I4 => curr_fwft_state(1),
      O => \^gpregsm1.curr_fwft_state_reg[0]_0\
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDCF4000"
    )
        port map (
      I0 => empty_fwft_fb_i_i_2_n_0,
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_fb_i_i_1_n_0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_fb_i,
      S => aempty_fwft_fb_i_reg_0
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_i,
      S => aempty_fwft_fb_i_reg_0
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEEEEEFEFFFEFE"
    )
        port map (
      I0 => empty_fwft_i_reg_0(0),
      I1 => empty_fwft_i_reg_0(1),
      I2 => empty_fwft_fb_i,
      I3 => empty_fwft_fb_i_i_2_n_0,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => empty_fwft_fb_i_i_1_n_0
    );
empty_fwft_fb_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => axis_pkt_read,
      I1 => m_axis_tready,
      I2 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_i_i_2_n_0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00EAAA"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => m_axis_tready,
      I2 => axis_pkt_read,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => aempty_fwft_fb_i_reg_0
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_i,
      R => '0'
    );
\gaf.gaf0.ram_afull_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEEEEAAAAAAAA"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_fb_o_i,
      I3 => m_axis_tready,
      I4 => axis_pkt_read,
      I5 => curr_fwft_state(0),
      O => ram_empty_fb_i_reg
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => axis_wr_eop_d1,
      I1 => empty_fwft_fb_o_i,
      I2 => m_axis_tready,
      I3 => axis_pkt_read,
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\(0),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\(0)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9599999999999999"
    )
        port map (
      I0 => Q(1),
      I1 => axis_wr_eop_d1,
      I2 => empty_fwft_fb_o_i,
      I3 => m_axis_tready,
      I4 => axis_pkt_read,
      I5 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\(0),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_6_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(8),
      O(3 downto 2) => \NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_0\(1 downto 0)
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_0\,
      CO(2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_1\,
      CO(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_2\,
      CO(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_3\,
      CYINIT => Q(0),
      DI(3 downto 1) => Q(3 downto 1),
      DI(0) => DI(0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_6_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_0\,
      CO(3) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_0\,
      CO(2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_1\,
      CO(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_2\,
      CO(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(3 downto 0)
    );
\gc0.count_d1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055D5FFFF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => axis_pkt_read,
      I2 => m_axis_tready,
      I3 => empty_fwft_fb_o_i,
      I4 => curr_fwft_state(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      O => E(0)
    );
\goreg_bm.dout_i[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040444040404"
    )
        port map (
      I0 => aempty_fwft_fb_i_reg_0,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => axis_pkt_read,
      I4 => m_axis_tready,
      I5 => empty_fwft_fb_o_i,
      O => \gpregsm1.curr_fwft_state_reg[1]_0\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAEEE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => axis_pkt_read,
      I3 => m_axis_tready,
      I4 => empty_fwft_fb_o_i,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA0000FFFFFFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => empty_fwft_fb_o_i,
      I2 => m_axis_tready,
      I3 => axis_pkt_read,
      I4 => curr_fwft_state(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => aempty_fwft_fb_i_reg_0
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => aempty_fwft_fb_i_reg_0
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => aempty_fwft_fb_i_reg_0
    );
m_axis_tvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axis_pkt_read,
      I1 => empty_fwft_i,
      O => m_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_vio_v3_0_19_decoder is
  port (
    s_drdy_i : out STD_LOGIC;
    in0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_cnt_rst : out STD_LOGIC;
    \wr_en[2]_i_2_0\ : out STD_LOGIC;
    \xsdb_wr__0\ : out STD_LOGIC;
    \wr_en[2]_i_4_0\ : out STD_LOGIC;
    Read_int_i_7_0 : out STD_LOGIC;
    Read_int_i_7_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Bus_data_out_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_rst_o : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CLK : in STD_LOGIC;
    xsdb_rd : in STD_LOGIC;
    s_daddr_o : in STD_LOGIC_VECTOR ( 16 downto 0 );
    s_den_o : in STD_LOGIC;
    s_dwe_o : in STD_LOGIC;
    \Bus_data_out_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Bus_data_out_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_vio_v3_0_19_decoder : entity is "vio_v3_0_19_decoder";
end top_aurora_0_0_vio_v3_0_19_decoder;

architecture STRUCTURE of top_aurora_0_0_vio_v3_0_19_decoder is
  signal \Bus_data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_data_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \Bus_data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal Hold_probe_in : STD_LOGIC;
  signal \^read_int_i_7_0\ : STD_LOGIC;
  signal \^read_int_i_7_1\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_info_probe_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in0\ : STD_LOGIC;
  signal \^internal_cnt_rst\ : STD_LOGIC;
  signal probe_out_modified : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_en_p1 : STD_LOGIC;
  signal rd_en_p2 : STD_LOGIC;
  signal wr_control_reg : STD_LOGIC;
  signal \wr_en[2]_i_1_n_0\ : STD_LOGIC;
  signal \^wr_en[2]_i_2_0\ : STD_LOGIC;
  signal \^wr_en[2]_i_4_0\ : STD_LOGIC;
  signal \wr_en[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_en[4]_i_2_n_0\ : STD_LOGIC;
  signal wr_probe_out_modified : STD_LOGIC;
  signal xsdb_addr_2_0_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xsdb_addr_2_0_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xsdb_addr_8_p1 : STD_LOGIC;
  signal xsdb_addr_8_p2 : STD_LOGIC;
  signal xsdb_drdy_i_1_n_0 : STD_LOGIC;
  signal \^xsdb_wr__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Bus_data_out[15]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Bus_data_out[15]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Bus_data_out[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Bus_data_out[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \wr_en[2]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of xsdb_drdy_i_1 : label is "soft_lutpair12";
begin
  Read_int_i_7_0 <= \^read_int_i_7_0\;
  Read_int_i_7_1 <= \^read_int_i_7_1\;
  SR(0) <= \^sr\(0);
  in0 <= \^in0\;
  internal_cnt_rst <= \^internal_cnt_rst\;
  \wr_en[2]_i_2_0\ <= \^wr_en[2]_i_2_0\;
  \wr_en[2]_i_4_0\ <= \^wr_en[2]_i_4_0\;
  \xsdb_wr__0\ <= \^xsdb_wr__0\;
\Bus_data_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Bus_data_out_reg[15]_2\(0),
      I1 => xsdb_addr_8_p2,
      I2 => data_info_probe_in(0),
      O => \Bus_data_out[0]_i_1_n_0\
    );
\Bus_data_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCFFFFAFFCF0FF"
    )
        port map (
      I0 => \Bus_data_out_reg[15]_1\(0),
      I1 => \^in0\,
      I2 => xsdb_addr_2_0_p2(0),
      I3 => xsdb_addr_2_0_p2(2),
      I4 => xsdb_addr_2_0_p2(1),
      I5 => probe_out_modified(0),
      O => data_info_probe_in(0)
    );
\Bus_data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \Bus_data_out[15]_i_2_n_0\,
      I1 => probe_out_modified(10),
      I2 => \Bus_data_out[15]_i_3_n_0\,
      I3 => \Bus_data_out_reg[15]_1\(10),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(10),
      O => \Bus_data_out[10]_i_1_n_0\
    );
\Bus_data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \Bus_data_out[15]_i_2_n_0\,
      I1 => probe_out_modified(11),
      I2 => \Bus_data_out[15]_i_3_n_0\,
      I3 => \Bus_data_out_reg[15]_1\(11),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(11),
      O => \Bus_data_out[11]_i_1_n_0\
    );
\Bus_data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \Bus_data_out[15]_i_2_n_0\,
      I1 => probe_out_modified(12),
      I2 => \Bus_data_out[15]_i_3_n_0\,
      I3 => \Bus_data_out_reg[15]_1\(12),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(12),
      O => \Bus_data_out[12]_i_1_n_0\
    );
\Bus_data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \Bus_data_out[15]_i_2_n_0\,
      I1 => probe_out_modified(13),
      I2 => \Bus_data_out[15]_i_3_n_0\,
      I3 => \Bus_data_out_reg[15]_1\(13),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(13),
      O => \Bus_data_out[13]_i_1_n_0\
    );
\Bus_data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \Bus_data_out[15]_i_2_n_0\,
      I1 => probe_out_modified(14),
      I2 => \Bus_data_out[15]_i_3_n_0\,
      I3 => \Bus_data_out_reg[15]_1\(14),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(14),
      O => \Bus_data_out[14]_i_1_n_0\
    );
\Bus_data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \Bus_data_out[15]_i_2_n_0\,
      I1 => probe_out_modified(15),
      I2 => \Bus_data_out[15]_i_3_n_0\,
      I3 => \Bus_data_out_reg[15]_1\(15),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(15),
      O => \Bus_data_out[15]_i_1_n_0\
    );
\Bus_data_out[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => xsdb_addr_2_0_p2(1),
      I1 => xsdb_addr_2_0_p2(0),
      I2 => xsdb_addr_8_p2,
      I3 => xsdb_addr_2_0_p2(2),
      O => \Bus_data_out[15]_i_2_n_0\
    );
\Bus_data_out[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => xsdb_addr_2_0_p2(1),
      I1 => xsdb_addr_2_0_p2(0),
      I2 => xsdb_addr_8_p2,
      I3 => xsdb_addr_2_0_p2(2),
      O => \Bus_data_out[15]_i_3_n_0\
    );
\Bus_data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAAAAAAAEAA"
    )
        port map (
      I0 => \Bus_data_out[1]_i_2_n_0\,
      I1 => \^sr\(0),
      I2 => xsdb_addr_2_0_p2(0),
      I3 => xsdb_addr_2_0_p2(1),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(1),
      O => \Bus_data_out[1]_i_1_n_0\
    );
\Bus_data_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404444444400"
    )
        port map (
      I0 => xsdb_addr_8_p2,
      I1 => xsdb_addr_2_0_p2(2),
      I2 => \Bus_data_out_reg[15]_1\(1),
      I3 => xsdb_addr_2_0_p2(1),
      I4 => probe_out_modified(1),
      I5 => xsdb_addr_2_0_p2(0),
      O => \Bus_data_out[1]_i_2_n_0\
    );
\Bus_data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAAAAAABAAA"
    )
        port map (
      I0 => \Bus_data_out[2]_i_2_n_0\,
      I1 => xsdb_addr_2_0_p2(0),
      I2 => \^internal_cnt_rst\,
      I3 => xsdb_addr_2_0_p2(1),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(2),
      O => \Bus_data_out[2]_i_1_n_0\
    );
\Bus_data_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404444444400"
    )
        port map (
      I0 => xsdb_addr_8_p2,
      I1 => xsdb_addr_2_0_p2(2),
      I2 => \Bus_data_out_reg[15]_1\(2),
      I3 => xsdb_addr_2_0_p2(1),
      I4 => probe_out_modified(2),
      I5 => xsdb_addr_2_0_p2(0),
      O => \Bus_data_out[2]_i_2_n_0\
    );
\Bus_data_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => xsdb_addr_8_p2,
      I1 => \Bus_data_out_reg[15]_2\(3),
      I2 => \Bus_data_out[3]_i_2_n_0\,
      O => \Bus_data_out[3]_i_1_n_0\
    );
\Bus_data_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404444444400"
    )
        port map (
      I0 => xsdb_addr_8_p2,
      I1 => xsdb_addr_2_0_p2(2),
      I2 => \Bus_data_out_reg[15]_1\(3),
      I3 => xsdb_addr_2_0_p2(1),
      I4 => probe_out_modified(3),
      I5 => xsdb_addr_2_0_p2(0),
      O => \Bus_data_out[3]_i_2_n_0\
    );
\Bus_data_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => xsdb_addr_8_p2,
      I1 => \Bus_data_out_reg[15]_2\(4),
      I2 => \Bus_data_out[4]_i_2_n_0\,
      O => \Bus_data_out[4]_i_1_n_0\
    );
\Bus_data_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404444444400"
    )
        port map (
      I0 => xsdb_addr_8_p2,
      I1 => xsdb_addr_2_0_p2(2),
      I2 => \Bus_data_out_reg[15]_1\(4),
      I3 => xsdb_addr_2_0_p2(1),
      I4 => probe_out_modified(4),
      I5 => xsdb_addr_2_0_p2(0),
      O => \Bus_data_out[4]_i_2_n_0\
    );
\Bus_data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \Bus_data_out[15]_i_2_n_0\,
      I1 => probe_out_modified(5),
      I2 => \Bus_data_out[15]_i_3_n_0\,
      I3 => \Bus_data_out_reg[15]_1\(5),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(5),
      O => \Bus_data_out[5]_i_1_n_0\
    );
\Bus_data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \Bus_data_out[15]_i_2_n_0\,
      I1 => probe_out_modified(6),
      I2 => \Bus_data_out[15]_i_3_n_0\,
      I3 => \Bus_data_out_reg[15]_1\(6),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(6),
      O => \Bus_data_out[6]_i_1_n_0\
    );
\Bus_data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \Bus_data_out[15]_i_2_n_0\,
      I1 => probe_out_modified(7),
      I2 => \Bus_data_out[15]_i_3_n_0\,
      I3 => \Bus_data_out_reg[15]_1\(7),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(7),
      O => \Bus_data_out[7]_i_1_n_0\
    );
\Bus_data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \Bus_data_out[15]_i_2_n_0\,
      I1 => probe_out_modified(8),
      I2 => \Bus_data_out[15]_i_3_n_0\,
      I3 => \Bus_data_out_reg[15]_1\(8),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(8),
      O => \Bus_data_out[8]_i_1_n_0\
    );
\Bus_data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \Bus_data_out[15]_i_2_n_0\,
      I1 => probe_out_modified(9),
      I2 => \Bus_data_out[15]_i_3_n_0\,
      I3 => \Bus_data_out_reg[15]_1\(9),
      I4 => xsdb_addr_8_p2,
      I5 => \Bus_data_out_reg[15]_2\(9),
      O => \Bus_data_out[9]_i_1_n_0\
    );
\Bus_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[0]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(0),
      R => '0'
    );
\Bus_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[10]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(10),
      R => '0'
    );
\Bus_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[11]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(11),
      R => '0'
    );
\Bus_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[12]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(12),
      R => '0'
    );
\Bus_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[13]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(13),
      R => '0'
    );
\Bus_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[14]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(14),
      R => '0'
    );
\Bus_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[15]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(15),
      R => '0'
    );
\Bus_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[1]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(1),
      R => '0'
    );
\Bus_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[2]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(2),
      R => '0'
    );
\Bus_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[3]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(3),
      R => '0'
    );
\Bus_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[4]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(4),
      R => '0'
    );
\Bus_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[5]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(5),
      R => '0'
    );
\Bus_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[6]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(6),
      R => '0'
    );
\Bus_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[7]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(7),
      R => '0'
    );
\Bus_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[8]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(8),
      R => '0'
    );
\Bus_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_data_out[9]_i_1_n_0\,
      Q => \Bus_data_out_reg[15]_0\(9),
      R => '0'
    );
Hold_probe_in_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_control_reg,
      D => Q(3),
      Q => Hold_probe_in,
      R => s_rst_o
    );
Read_int_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_daddr_o(11),
      I1 => s_daddr_o(10),
      O => \^read_int_i_7_1\
    );
clear_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_control_reg,
      D => Q(1),
      Q => \^sr\(0),
      R => s_rst_o
    );
committ_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_control_reg,
      D => Q(0),
      Q => \^in0\,
      R => s_rst_o
    );
int_cnt_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_control_reg,
      D => Q(2),
      Q => \^internal_cnt_rst\,
      R => s_rst_o
    );
\probe_in_reg[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Hold_probe_in,
      O => E(0)
    );
\probe_out_modified_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(0),
      Q => probe_out_modified(0),
      R => \^sr\(0)
    );
\probe_out_modified_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(10),
      Q => probe_out_modified(10),
      R => \^sr\(0)
    );
\probe_out_modified_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(11),
      Q => probe_out_modified(11),
      R => \^sr\(0)
    );
\probe_out_modified_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(12),
      Q => probe_out_modified(12),
      R => \^sr\(0)
    );
\probe_out_modified_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(13),
      Q => probe_out_modified(13),
      R => \^sr\(0)
    );
\probe_out_modified_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(14),
      Q => probe_out_modified(14),
      R => \^sr\(0)
    );
\probe_out_modified_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(15),
      Q => probe_out_modified(15),
      R => \^sr\(0)
    );
\probe_out_modified_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(1),
      Q => probe_out_modified(1),
      R => \^sr\(0)
    );
\probe_out_modified_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(2),
      Q => probe_out_modified(2),
      R => \^sr\(0)
    );
\probe_out_modified_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(3),
      Q => probe_out_modified(3),
      R => \^sr\(0)
    );
\probe_out_modified_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(4),
      Q => probe_out_modified(4),
      R => \^sr\(0)
    );
\probe_out_modified_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(5),
      Q => probe_out_modified(5),
      R => \^sr\(0)
    );
\probe_out_modified_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(6),
      Q => probe_out_modified(6),
      R => \^sr\(0)
    );
\probe_out_modified_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(7),
      Q => probe_out_modified(7),
      R => \^sr\(0)
    );
\probe_out_modified_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(8),
      Q => probe_out_modified(8),
      R => \^sr\(0)
    );
\probe_out_modified_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => wr_probe_out_modified,
      D => Q(9),
      Q => probe_out_modified(9),
      R => \^sr\(0)
    );
rd_en_p1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => xsdb_rd,
      Q => rd_en_p1,
      R => s_rst_o
    );
rd_en_p2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_en_p1,
      Q => rd_en_p2,
      R => s_rst_o
    );
\wr_en[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^wr_en[2]_i_2_0\,
      I1 => s_daddr_o(1),
      I2 => \^xsdb_wr__0\,
      I3 => \^wr_en[2]_i_4_0\,
      I4 => s_daddr_o(8),
      I5 => \^read_int_i_7_0\,
      O => \wr_en[2]_i_1_n_0\
    );
\wr_en[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_daddr_o(0),
      I1 => s_daddr_o(4),
      I2 => s_daddr_o(5),
      I3 => s_daddr_o(6),
      I4 => s_daddr_o(7),
      I5 => s_daddr_o(16),
      O => \^wr_en[2]_i_2_0\
    );
\wr_en[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_den_o,
      I1 => s_dwe_o,
      O => \^xsdb_wr__0\
    );
\wr_en[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_daddr_o(3),
      I1 => s_daddr_o(2),
      O => \^wr_en[2]_i_4_0\
    );
\wr_en[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \wr_en[4]_i_2_n_0\,
      I1 => s_daddr_o(8),
      I2 => \^read_int_i_7_0\,
      O => \wr_en[4]_i_1_n_0\
    );
\wr_en[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_den_o,
      I1 => s_dwe_o,
      I2 => s_daddr_o(3),
      I3 => s_daddr_o(2),
      I4 => s_daddr_o(1),
      I5 => \^wr_en[2]_i_2_0\,
      O => \wr_en[4]_i_2_n_0\
    );
\wr_en[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_daddr_o(9),
      I1 => \^read_int_i_7_1\,
      I2 => s_daddr_o(15),
      I3 => s_daddr_o(14),
      I4 => s_daddr_o(13),
      I5 => s_daddr_o(12),
      O => \^read_int_i_7_0\
    );
\wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_en[2]_i_1_n_0\,
      Q => wr_control_reg,
      R => '0'
    );
\wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \wr_en[4]_i_1_n_0\,
      Q => wr_probe_out_modified,
      R => '0'
    );
\xsdb_addr_2_0_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_daddr_o(0),
      Q => xsdb_addr_2_0_p1(0),
      R => '0'
    );
\xsdb_addr_2_0_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_daddr_o(1),
      Q => xsdb_addr_2_0_p1(1),
      R => '0'
    );
\xsdb_addr_2_0_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_daddr_o(2),
      Q => xsdb_addr_2_0_p1(2),
      R => '0'
    );
\xsdb_addr_2_0_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => xsdb_addr_2_0_p1(0),
      Q => xsdb_addr_2_0_p2(0),
      R => '0'
    );
\xsdb_addr_2_0_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => xsdb_addr_2_0_p1(1),
      Q => xsdb_addr_2_0_p2(1),
      R => '0'
    );
\xsdb_addr_2_0_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => xsdb_addr_2_0_p1(2),
      Q => xsdb_addr_2_0_p2(2),
      R => '0'
    );
xsdb_addr_8_p1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_daddr_o(8),
      Q => xsdb_addr_8_p1,
      R => '0'
    );
xsdb_addr_8_p2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => xsdb_addr_8_p1,
      Q => xsdb_addr_8_p2,
      R => '0'
    );
xsdb_drdy_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => s_dwe_o,
      I1 => s_den_o,
      I2 => rd_en_p2,
      O => xsdb_drdy_i_1_n_0
    );
xsdb_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => xsdb_drdy_i_1_n_0,
      Q => s_drdy_i,
      R => s_rst_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_vio_v3_0_19_probe_in_one is
  port (
    xsdb_rd : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CLK : in STD_LOGIC;
    s_daddr_o : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Read_int_reg_0 : in STD_LOGIC;
    s_den_o : in STD_LOGIC;
    s_dwe_o : in STD_LOGIC;
    internal_cnt_rst : in STD_LOGIC;
    s_rst_o : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \^clk\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_vio_v3_0_19_probe_in_one : entity is "vio_v3_0_19_probe_in_one";
end top_aurora_0_0_vio_v3_0_19_probe_in_one;

architecture STRUCTURE of top_aurora_0_0_vio_v3_0_19_probe_in_one is
  signal \Bus_Data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \Bus_Data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \DECODER_INST/rd_en_int_7\ : STD_LOGIC;
  signal Read_int : STD_LOGIC;
  signal Read_int_i_2_n_0 : STD_LOGIC;
  signal Read_int_i_3_n_0 : STD_LOGIC;
  signal Read_int_i_4_n_0 : STD_LOGIC;
  signal Read_int_i_5_n_0 : STD_LOGIC;
  signal Read_int_i_6_n_0 : STD_LOGIC;
  signal addr_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \addr_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \addr_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \addr_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \addr_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \addr_count[3]_i_3_n_0\ : STD_LOGIC;
  signal addr_count_reg0 : STD_LOGIC;
  signal addr_count_reg1 : STD_LOGIC;
  signal data_int_sync1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of data_int_sync1 : signal is "true";
  signal data_int_sync2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of data_int_sync2 : signal is "true";
  signal dn_activity0 : STD_LOGIC;
  signal dn_activity010_out : STD_LOGIC;
  signal dn_activity014_out : STD_LOGIC;
  signal dn_activity018_out : STD_LOGIC;
  signal dn_activity022_out : STD_LOGIC;
  signal dn_activity026_out : STD_LOGIC;
  signal dn_activity02_out : STD_LOGIC;
  signal dn_activity030_out : STD_LOGIC;
  signal dn_activity034_out : STD_LOGIC;
  signal dn_activity038_out : STD_LOGIC;
  signal dn_activity042_out : STD_LOGIC;
  signal dn_activity046_out : STD_LOGIC;
  signal dn_activity050_out : STD_LOGIC;
  signal dn_activity054_out : STD_LOGIC;
  signal dn_activity058_out : STD_LOGIC;
  signal dn_activity06_out : STD_LOGIC;
  signal mem_probe_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mem_probe_in[2]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mem_probe_in[3]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mem_probe_in[4]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mem_probe_in[5]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_62_out : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal p_63_out : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal probe_in_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of probe_in_reg : signal is std.standard.true;
  signal read_done : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of read_done : signal is "200";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of read_done : signal is "found";
  signal up_activity0 : STD_LOGIC;
  signal up_activity0113_out : STD_LOGIC;
  signal up_activity0117_out : STD_LOGIC;
  signal up_activity0121_out : STD_LOGIC;
  signal up_activity0125_out : STD_LOGIC;
  signal up_activity0129_out : STD_LOGIC;
  signal up_activity0133_out : STD_LOGIC;
  signal up_activity0137_out : STD_LOGIC;
  signal up_activity0141_out : STD_LOGIC;
  signal up_activity0145_out : STD_LOGIC;
  signal up_activity0149_out : STD_LOGIC;
  signal up_activity0153_out : STD_LOGIC;
  signal up_activity0157_out : STD_LOGIC;
  signal up_activity0161_out : STD_LOGIC;
  signal up_activity0165_out : STD_LOGIC;
  signal up_activity0169_out : STD_LOGIC;
  signal \^xsdb_rd\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_count[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \addr_count[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \addr_count[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \addr_count[3]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \addr_count[3]_i_3\ : label is "soft_lutpair13";
  attribute MAX_FANOUT of \addr_count_reg[0]\ : label is "100";
  attribute MAX_FANOUT of \addr_count_reg[1]\ : label is "100";
  attribute MAX_FANOUT of \addr_count_reg[2]\ : label is "100";
  attribute MAX_FANOUT of \addr_count_reg[3]\ : label is "100";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \data_int_sync1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[13]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[14]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[15]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[16]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[17]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[18]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[19]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[20]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[21]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[22]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[23]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[24]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[25]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[26]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[27]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[28]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[29]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[30]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[31]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \data_int_sync2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \data_int_sync2_reg[9]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[12]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[13]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[14]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[15]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[16]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[16]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[17]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[17]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[18]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[18]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[19]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[19]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[20]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[20]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[21]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[21]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[22]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[22]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[23]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[23]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[24]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[24]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[25]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[25]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[26]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[26]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[27]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[27]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[28]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[28]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[29]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[29]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[30]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[30]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[31]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[31]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \probe_in_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \probe_in_reg_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of read_done_i_1 : label is "soft_lutpair13";
  attribute RTL_MAX_FANOUT of read_done_reg : label is "found";
begin
  xsdb_rd <= \^xsdb_rd\;
\Bus_Data_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[0]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(0),
      I2 => \mem_probe_in[5]__0\(0),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(0)
    );
\Bus_Data_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(16),
      I1 => \mem_probe_in[3]__0\(0),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(0),
      I5 => \mem_probe_in[2]__0\(0),
      O => \Bus_Data_out[0]_i_2_n_0\
    );
\Bus_Data_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[10]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(10),
      I2 => \mem_probe_in[5]__0\(10),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(10)
    );
\Bus_Data_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(26),
      I1 => \mem_probe_in[3]__0\(10),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(10),
      I5 => \mem_probe_in[2]__0\(10),
      O => \Bus_Data_out[10]_i_2_n_0\
    );
\Bus_Data_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[11]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(11),
      I2 => \mem_probe_in[5]__0\(11),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(11)
    );
\Bus_Data_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(27),
      I1 => \mem_probe_in[3]__0\(11),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(11),
      I5 => \mem_probe_in[2]__0\(11),
      O => \Bus_Data_out[11]_i_2_n_0\
    );
\Bus_Data_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[12]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(12),
      I2 => \mem_probe_in[5]__0\(12),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(12)
    );
\Bus_Data_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(28),
      I1 => \mem_probe_in[3]__0\(12),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(12),
      I5 => \mem_probe_in[2]__0\(12),
      O => \Bus_Data_out[12]_i_2_n_0\
    );
\Bus_Data_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[13]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(13),
      I2 => \mem_probe_in[5]__0\(13),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(13)
    );
\Bus_Data_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(29),
      I1 => \mem_probe_in[3]__0\(13),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(13),
      I5 => \mem_probe_in[2]__0\(13),
      O => \Bus_Data_out[13]_i_2_n_0\
    );
\Bus_Data_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[14]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(14),
      I2 => \mem_probe_in[5]__0\(14),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(14)
    );
\Bus_Data_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(30),
      I1 => \mem_probe_in[3]__0\(14),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(14),
      I5 => \mem_probe_in[2]__0\(14),
      O => \Bus_Data_out[14]_i_2_n_0\
    );
\Bus_Data_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[15]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(15),
      I2 => \mem_probe_in[5]__0\(15),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(15)
    );
\Bus_Data_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(31),
      I1 => \mem_probe_in[3]__0\(15),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(15),
      I5 => \mem_probe_in[2]__0\(15),
      O => \Bus_Data_out[15]_i_2_n_0\
    );
\Bus_Data_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[1]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(1),
      I2 => \mem_probe_in[5]__0\(1),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(1)
    );
\Bus_Data_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(17),
      I1 => \mem_probe_in[3]__0\(1),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(1),
      I5 => \mem_probe_in[2]__0\(1),
      O => \Bus_Data_out[1]_i_2_n_0\
    );
\Bus_Data_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[2]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(2),
      I2 => \mem_probe_in[5]__0\(2),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(2)
    );
\Bus_Data_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(18),
      I1 => \mem_probe_in[3]__0\(2),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(2),
      I5 => \mem_probe_in[2]__0\(2),
      O => \Bus_Data_out[2]_i_2_n_0\
    );
\Bus_Data_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[3]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(3),
      I2 => \mem_probe_in[5]__0\(3),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(3)
    );
\Bus_Data_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(19),
      I1 => \mem_probe_in[3]__0\(3),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(3),
      I5 => \mem_probe_in[2]__0\(3),
      O => \Bus_Data_out[3]_i_2_n_0\
    );
\Bus_Data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[4]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(4),
      I2 => \mem_probe_in[5]__0\(4),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(4)
    );
\Bus_Data_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(20),
      I1 => \mem_probe_in[3]__0\(4),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(4),
      I5 => \mem_probe_in[2]__0\(4),
      O => \Bus_Data_out[4]_i_2_n_0\
    );
\Bus_Data_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[5]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(5),
      I2 => \mem_probe_in[5]__0\(5),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(5)
    );
\Bus_Data_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(21),
      I1 => \mem_probe_in[3]__0\(5),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(5),
      I5 => \mem_probe_in[2]__0\(5),
      O => \Bus_Data_out[5]_i_2_n_0\
    );
\Bus_Data_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[6]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(6),
      I2 => \mem_probe_in[5]__0\(6),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(6)
    );
\Bus_Data_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(22),
      I1 => \mem_probe_in[3]__0\(6),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(6),
      I5 => \mem_probe_in[2]__0\(6),
      O => \Bus_Data_out[6]_i_2_n_0\
    );
\Bus_Data_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[7]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(7),
      I2 => \mem_probe_in[5]__0\(7),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(7)
    );
\Bus_Data_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(23),
      I1 => \mem_probe_in[3]__0\(7),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(7),
      I5 => \mem_probe_in[2]__0\(7),
      O => \Bus_Data_out[7]_i_2_n_0\
    );
\Bus_Data_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[8]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(8),
      I2 => \mem_probe_in[5]__0\(8),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(8)
    );
\Bus_Data_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(24),
      I1 => \mem_probe_in[3]__0\(8),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(8),
      I5 => \mem_probe_in[2]__0\(8),
      O => \Bus_Data_out[8]_i_2_n_0\
    );
\Bus_Data_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bus_Data_out[9]_i_2_n_0\,
      I1 => \mem_probe_in[4]__0\(9),
      I2 => \mem_probe_in[5]__0\(9),
      I3 => addr_count(2),
      I4 => addr_count(0),
      O => mem_probe_in(9)
    );
\Bus_Data_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => data_int_sync2(25),
      I1 => \mem_probe_in[3]__0\(9),
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => data_int_sync2(9),
      I5 => \mem_probe_in[2]__0\(9),
      O => \Bus_Data_out[9]_i_2_n_0\
    );
\Bus_Data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(0),
      Q => Q(0),
      R => '0'
    );
\Bus_Data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(10),
      Q => Q(10),
      R => '0'
    );
\Bus_Data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(11),
      Q => Q(11),
      R => '0'
    );
\Bus_Data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(12),
      Q => Q(12),
      R => '0'
    );
\Bus_Data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(13),
      Q => Q(13),
      R => '0'
    );
\Bus_Data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(14),
      Q => Q(14),
      R => '0'
    );
\Bus_Data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(15),
      Q => Q(15),
      R => '0'
    );
\Bus_Data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(1),
      Q => Q(1),
      R => '0'
    );
\Bus_Data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(2),
      Q => Q(2),
      R => '0'
    );
\Bus_Data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(3),
      Q => Q(3),
      R => '0'
    );
\Bus_Data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(4),
      Q => Q(4),
      R => '0'
    );
\Bus_Data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(5),
      Q => Q(5),
      R => '0'
    );
\Bus_Data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(6),
      Q => Q(6),
      R => '0'
    );
\Bus_Data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(7),
      Q => Q(7),
      R => '0'
    );
\Bus_Data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(8),
      Q => Q(8),
      R => '0'
    );
\Bus_Data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mem_probe_in(9),
      Q => Q(9),
      R => '0'
    );
Read_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Read_int_i_2_n_0,
      I1 => Read_int_i_3_n_0,
      I2 => Read_int_i_4_n_0,
      I3 => Read_int_i_5_n_0,
      O => \DECODER_INST/rd_en_int_7\
    );
Read_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => s_daddr_o(0),
      I1 => s_daddr_o(1),
      I2 => s_daddr_o(2),
      I3 => Read_int_i_6_n_0,
      I4 => s_daddr_o(7),
      I5 => s_daddr_o(8),
      O => Read_int_i_2_n_0
    );
Read_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_daddr_o(15),
      I1 => s_daddr_o(16),
      I2 => \^xsdb_rd\,
      I3 => Read_int_reg_0,
      I4 => s_daddr_o(13),
      I5 => s_daddr_o(14),
      O => Read_int_i_3_n_0
    );
Read_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => s_daddr_o(7),
      I1 => s_daddr_o(8),
      I2 => s_daddr_o(6),
      I3 => s_daddr_o(4),
      I4 => s_daddr_o(5),
      I5 => s_daddr_o(3),
      O => Read_int_i_4_n_0
    );
Read_int_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => s_daddr_o(13),
      I1 => s_daddr_o(14),
      I2 => s_daddr_o(12),
      I3 => s_daddr_o(10),
      I4 => s_daddr_o(11),
      I5 => s_daddr_o(9),
      O => Read_int_i_5_n_0
    );
Read_int_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_daddr_o(5),
      I1 => s_daddr_o(4),
      O => Read_int_i_6_n_0
    );
Read_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \DECODER_INST/rd_en_int_7\,
      Q => Read_int,
      R => '0'
    );
\addr_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr_count(0),
      O => \addr_count[0]_i_1_n_0\
    );
\addr_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => addr_count(1),
      I1 => addr_count(0),
      O => \addr_count[1]_i_1_n_0\
    );
\addr_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => addr_count(1),
      I1 => addr_count(0),
      I2 => addr_count(2),
      O => \addr_count[2]_i_1_n_0\
    );
\addr_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEEEEEEEEEEE"
    )
        port map (
      I0 => internal_cnt_rst,
      I1 => s_rst_o,
      I2 => \addr_count[3]_i_3_n_0\,
      I3 => addr_count(3),
      I4 => addr_count(2),
      I5 => Read_int,
      O => addr_count_reg0
    );
\addr_count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => addr_count(0),
      I1 => addr_count(1),
      I2 => addr_count(2),
      I3 => addr_count(3),
      O => \addr_count[3]_i_2_n_0\
    );
\addr_count[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_count(0),
      I1 => addr_count(1),
      O => \addr_count[3]_i_3_n_0\
    );
\addr_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => Read_int,
      D => \addr_count[0]_i_1_n_0\,
      Q => addr_count(0),
      R => addr_count_reg0
    );
\addr_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => Read_int,
      D => \addr_count[1]_i_1_n_0\,
      Q => addr_count(1),
      R => addr_count_reg0
    );
\addr_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => Read_int,
      D => \addr_count[2]_i_1_n_0\,
      Q => addr_count(2),
      R => addr_count_reg0
    );
\addr_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => Read_int,
      D => \addr_count[3]_i_2_n_0\,
      Q => addr_count(3),
      R => addr_count_reg0
    );
\data_int_sync1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(0),
      Q => data_int_sync1(0),
      R => '0'
    );
\data_int_sync1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(10),
      Q => data_int_sync1(10),
      R => '0'
    );
\data_int_sync1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(11),
      Q => data_int_sync1(11),
      R => '0'
    );
\data_int_sync1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(12),
      Q => data_int_sync1(12),
      R => '0'
    );
\data_int_sync1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(13),
      Q => data_int_sync1(13),
      R => '0'
    );
\data_int_sync1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(14),
      Q => data_int_sync1(14),
      R => '0'
    );
\data_int_sync1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(15),
      Q => data_int_sync1(15),
      R => '0'
    );
\data_int_sync1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(16),
      Q => data_int_sync1(16),
      R => '0'
    );
\data_int_sync1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(17),
      Q => data_int_sync1(17),
      R => '0'
    );
\data_int_sync1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(18),
      Q => data_int_sync1(18),
      R => '0'
    );
\data_int_sync1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(19),
      Q => data_int_sync1(19),
      R => '0'
    );
\data_int_sync1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(1),
      Q => data_int_sync1(1),
      R => '0'
    );
\data_int_sync1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(20),
      Q => data_int_sync1(20),
      R => '0'
    );
\data_int_sync1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(21),
      Q => data_int_sync1(21),
      R => '0'
    );
\data_int_sync1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(22),
      Q => data_int_sync1(22),
      R => '0'
    );
\data_int_sync1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(23),
      Q => data_int_sync1(23),
      R => '0'
    );
\data_int_sync1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(24),
      Q => data_int_sync1(24),
      R => '0'
    );
\data_int_sync1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(25),
      Q => data_int_sync1(25),
      R => '0'
    );
\data_int_sync1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(26),
      Q => data_int_sync1(26),
      R => '0'
    );
\data_int_sync1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(27),
      Q => data_int_sync1(27),
      R => '0'
    );
\data_int_sync1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(28),
      Q => data_int_sync1(28),
      R => '0'
    );
\data_int_sync1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(29),
      Q => data_int_sync1(29),
      R => '0'
    );
\data_int_sync1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(2),
      Q => data_int_sync1(2),
      R => '0'
    );
\data_int_sync1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(30),
      Q => data_int_sync1(30),
      R => '0'
    );
\data_int_sync1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(31),
      Q => data_int_sync1(31),
      R => '0'
    );
\data_int_sync1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(3),
      Q => data_int_sync1(3),
      R => '0'
    );
\data_int_sync1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(4),
      Q => data_int_sync1(4),
      R => '0'
    );
\data_int_sync1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(5),
      Q => data_int_sync1(5),
      R => '0'
    );
\data_int_sync1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(6),
      Q => data_int_sync1(6),
      R => '0'
    );
\data_int_sync1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(7),
      Q => data_int_sync1(7),
      R => '0'
    );
\data_int_sync1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(8),
      Q => data_int_sync1(8),
      R => '0'
    );
\data_int_sync1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => probe_in_reg(9),
      Q => data_int_sync1(9),
      R => '0'
    );
\data_int_sync2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(0),
      Q => data_int_sync2(0),
      R => '0'
    );
\data_int_sync2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(10),
      Q => data_int_sync2(10),
      R => '0'
    );
\data_int_sync2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(11),
      Q => data_int_sync2(11),
      R => '0'
    );
\data_int_sync2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(12),
      Q => data_int_sync2(12),
      R => '0'
    );
\data_int_sync2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(13),
      Q => data_int_sync2(13),
      R => '0'
    );
\data_int_sync2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(14),
      Q => data_int_sync2(14),
      R => '0'
    );
\data_int_sync2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(15),
      Q => data_int_sync2(15),
      R => '0'
    );
\data_int_sync2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(16),
      Q => data_int_sync2(16),
      R => '0'
    );
\data_int_sync2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(17),
      Q => data_int_sync2(17),
      R => '0'
    );
\data_int_sync2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(18),
      Q => data_int_sync2(18),
      R => '0'
    );
\data_int_sync2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(19),
      Q => data_int_sync2(19),
      R => '0'
    );
\data_int_sync2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(1),
      Q => data_int_sync2(1),
      R => '0'
    );
\data_int_sync2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(20),
      Q => data_int_sync2(20),
      R => '0'
    );
\data_int_sync2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(21),
      Q => data_int_sync2(21),
      R => '0'
    );
\data_int_sync2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(22),
      Q => data_int_sync2(22),
      R => '0'
    );
\data_int_sync2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(23),
      Q => data_int_sync2(23),
      R => '0'
    );
\data_int_sync2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(24),
      Q => data_int_sync2(24),
      R => '0'
    );
\data_int_sync2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(25),
      Q => data_int_sync2(25),
      R => '0'
    );
\data_int_sync2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(26),
      Q => data_int_sync2(26),
      R => '0'
    );
\data_int_sync2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(27),
      Q => data_int_sync2(27),
      R => '0'
    );
\data_int_sync2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(28),
      Q => data_int_sync2(28),
      R => '0'
    );
\data_int_sync2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(29),
      Q => data_int_sync2(29),
      R => '0'
    );
\data_int_sync2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(2),
      Q => data_int_sync2(2),
      R => '0'
    );
\data_int_sync2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(30),
      Q => data_int_sync2(30),
      R => '0'
    );
\data_int_sync2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(31),
      Q => data_int_sync2(31),
      R => '0'
    );
\data_int_sync2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(3),
      Q => data_int_sync2(3),
      R => '0'
    );
\data_int_sync2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(4),
      Q => data_int_sync2(4),
      R => '0'
    );
\data_int_sync2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(5),
      Q => data_int_sync2(5),
      R => '0'
    );
\data_int_sync2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(6),
      Q => data_int_sync2(6),
      R => '0'
    );
\data_int_sync2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(7),
      Q => data_int_sync2(7),
      R => '0'
    );
\data_int_sync2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(8),
      Q => data_int_sync2(8),
      R => '0'
    );
\data_int_sync2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_int_sync1(9),
      Q => data_int_sync2(9),
      R => '0'
    );
\dn_activity[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(0),
      I1 => data_int_sync1(0),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(0),
      O => dn_activity0
    );
\dn_activity[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(10),
      I1 => data_int_sync1(10),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(10),
      O => dn_activity038_out
    );
\dn_activity[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(11),
      I1 => data_int_sync1(11),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(11),
      O => dn_activity042_out
    );
\dn_activity[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(12),
      I1 => data_int_sync1(12),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(12),
      O => dn_activity046_out
    );
\dn_activity[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(13),
      I1 => data_int_sync1(13),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(13),
      O => dn_activity050_out
    );
\dn_activity[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(14),
      I1 => data_int_sync1(14),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(14),
      O => dn_activity054_out
    );
\dn_activity[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(15),
      I1 => data_int_sync1(15),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(15),
      O => dn_activity058_out
    );
\dn_activity[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(16),
      I1 => data_int_sync1(16),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(0),
      O => p_63_out(16)
    );
\dn_activity[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(17),
      I1 => data_int_sync1(17),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(1),
      O => p_63_out(17)
    );
\dn_activity[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(18),
      I1 => data_int_sync1(18),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(2),
      O => p_63_out(18)
    );
\dn_activity[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(19),
      I1 => data_int_sync1(19),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(3),
      O => p_63_out(19)
    );
\dn_activity[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(1),
      I1 => data_int_sync1(1),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(1),
      O => dn_activity02_out
    );
\dn_activity[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(20),
      I1 => data_int_sync1(20),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(4),
      O => p_63_out(20)
    );
\dn_activity[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(21),
      I1 => data_int_sync1(21),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(5),
      O => p_63_out(21)
    );
\dn_activity[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(22),
      I1 => data_int_sync1(22),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(6),
      O => p_63_out(22)
    );
\dn_activity[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(23),
      I1 => data_int_sync1(23),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(7),
      O => p_63_out(23)
    );
\dn_activity[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(24),
      I1 => data_int_sync1(24),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(8),
      O => p_63_out(24)
    );
\dn_activity[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(25),
      I1 => data_int_sync1(25),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(9),
      O => p_63_out(25)
    );
\dn_activity[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(26),
      I1 => data_int_sync1(26),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(10),
      O => p_63_out(26)
    );
\dn_activity[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(27),
      I1 => data_int_sync1(27),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(11),
      O => p_63_out(27)
    );
\dn_activity[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(28),
      I1 => data_int_sync1(28),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(12),
      O => p_63_out(28)
    );
\dn_activity[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(29),
      I1 => data_int_sync1(29),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(13),
      O => p_63_out(29)
    );
\dn_activity[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(2),
      I1 => data_int_sync1(2),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(2),
      O => dn_activity06_out
    );
\dn_activity[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(30),
      I1 => data_int_sync1(30),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(14),
      O => p_63_out(30)
    );
\dn_activity[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(31),
      I1 => data_int_sync1(31),
      I2 => read_done,
      I3 => \mem_probe_in[5]__0\(15),
      O => p_63_out(31)
    );
\dn_activity[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(3),
      I1 => data_int_sync1(3),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(3),
      O => dn_activity010_out
    );
\dn_activity[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(4),
      I1 => data_int_sync1(4),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(4),
      O => dn_activity014_out
    );
\dn_activity[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(5),
      I1 => data_int_sync1(5),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(5),
      O => dn_activity018_out
    );
\dn_activity[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(6),
      I1 => data_int_sync1(6),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(6),
      O => dn_activity022_out
    );
\dn_activity[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(7),
      I1 => data_int_sync1(7),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(7),
      O => dn_activity026_out
    );
\dn_activity[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(8),
      I1 => data_int_sync1(8),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(8),
      O => dn_activity030_out
    );
\dn_activity[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync2(9),
      I1 => data_int_sync1(9),
      I2 => read_done,
      I3 => \mem_probe_in[4]__0\(9),
      O => dn_activity034_out
    );
\dn_activity_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity0,
      Q => \mem_probe_in[4]__0\(0),
      R => '0'
    );
\dn_activity_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity038_out,
      Q => \mem_probe_in[4]__0\(10),
      R => '0'
    );
\dn_activity_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity042_out,
      Q => \mem_probe_in[4]__0\(11),
      R => '0'
    );
\dn_activity_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity046_out,
      Q => \mem_probe_in[4]__0\(12),
      R => '0'
    );
\dn_activity_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity050_out,
      Q => \mem_probe_in[4]__0\(13),
      R => '0'
    );
\dn_activity_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity054_out,
      Q => \mem_probe_in[4]__0\(14),
      R => '0'
    );
\dn_activity_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity058_out,
      Q => \mem_probe_in[4]__0\(15),
      R => '0'
    );
\dn_activity_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(16),
      Q => \mem_probe_in[5]__0\(0),
      R => '0'
    );
\dn_activity_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(17),
      Q => \mem_probe_in[5]__0\(1),
      R => '0'
    );
\dn_activity_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(18),
      Q => \mem_probe_in[5]__0\(2),
      R => '0'
    );
\dn_activity_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(19),
      Q => \mem_probe_in[5]__0\(3),
      R => '0'
    );
\dn_activity_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity02_out,
      Q => \mem_probe_in[4]__0\(1),
      R => '0'
    );
\dn_activity_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(20),
      Q => \mem_probe_in[5]__0\(4),
      R => '0'
    );
\dn_activity_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(21),
      Q => \mem_probe_in[5]__0\(5),
      R => '0'
    );
\dn_activity_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(22),
      Q => \mem_probe_in[5]__0\(6),
      R => '0'
    );
\dn_activity_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(23),
      Q => \mem_probe_in[5]__0\(7),
      R => '0'
    );
\dn_activity_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(24),
      Q => \mem_probe_in[5]__0\(8),
      R => '0'
    );
\dn_activity_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(25),
      Q => \mem_probe_in[5]__0\(9),
      R => '0'
    );
\dn_activity_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(26),
      Q => \mem_probe_in[5]__0\(10),
      R => '0'
    );
\dn_activity_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(27),
      Q => \mem_probe_in[5]__0\(11),
      R => '0'
    );
\dn_activity_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(28),
      Q => \mem_probe_in[5]__0\(12),
      R => '0'
    );
\dn_activity_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(29),
      Q => \mem_probe_in[5]__0\(13),
      R => '0'
    );
\dn_activity_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity06_out,
      Q => \mem_probe_in[4]__0\(2),
      R => '0'
    );
\dn_activity_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(30),
      Q => \mem_probe_in[5]__0\(14),
      R => '0'
    );
\dn_activity_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_63_out(31),
      Q => \mem_probe_in[5]__0\(15),
      R => '0'
    );
\dn_activity_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity010_out,
      Q => \mem_probe_in[4]__0\(3),
      R => '0'
    );
\dn_activity_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity014_out,
      Q => \mem_probe_in[4]__0\(4),
      R => '0'
    );
\dn_activity_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity018_out,
      Q => \mem_probe_in[4]__0\(5),
      R => '0'
    );
\dn_activity_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity022_out,
      Q => \mem_probe_in[4]__0\(6),
      R => '0'
    );
\dn_activity_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity026_out,
      Q => \mem_probe_in[4]__0\(7),
      R => '0'
    );
\dn_activity_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity030_out,
      Q => \mem_probe_in[4]__0\(8),
      R => '0'
    );
\dn_activity_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => dn_activity034_out,
      Q => \mem_probe_in[4]__0\(9),
      R => '0'
    );
\probe_in_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(0),
      Q => probe_in_reg(0),
      R => '0'
    );
\probe_in_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(10),
      Q => probe_in_reg(10),
      R => '0'
    );
\probe_in_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(11),
      Q => probe_in_reg(11),
      R => '0'
    );
\probe_in_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(12),
      Q => probe_in_reg(12),
      R => '0'
    );
\probe_in_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(13),
      Q => probe_in_reg(13),
      R => '0'
    );
\probe_in_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(14),
      Q => probe_in_reg(14),
      R => '0'
    );
\probe_in_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(15),
      Q => probe_in_reg(15),
      R => '0'
    );
\probe_in_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(16),
      Q => probe_in_reg(16),
      R => '0'
    );
\probe_in_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(17),
      Q => probe_in_reg(17),
      R => '0'
    );
\probe_in_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(18),
      Q => probe_in_reg(18),
      R => '0'
    );
\probe_in_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(19),
      Q => probe_in_reg(19),
      R => '0'
    );
\probe_in_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(1),
      Q => probe_in_reg(1),
      R => '0'
    );
\probe_in_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(20),
      Q => probe_in_reg(20),
      R => '0'
    );
\probe_in_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(21),
      Q => probe_in_reg(21),
      R => '0'
    );
\probe_in_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(22),
      Q => probe_in_reg(22),
      R => '0'
    );
\probe_in_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(23),
      Q => probe_in_reg(23),
      R => '0'
    );
\probe_in_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(24),
      Q => probe_in_reg(24),
      R => '0'
    );
\probe_in_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(25),
      Q => probe_in_reg(25),
      R => '0'
    );
\probe_in_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(26),
      Q => probe_in_reg(26),
      R => '0'
    );
\probe_in_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(27),
      Q => probe_in_reg(27),
      R => '0'
    );
\probe_in_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(28),
      Q => probe_in_reg(28),
      R => '0'
    );
\probe_in_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(29),
      Q => probe_in_reg(29),
      R => '0'
    );
\probe_in_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(2),
      Q => probe_in_reg(2),
      R => '0'
    );
\probe_in_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(30),
      Q => probe_in_reg(30),
      R => '0'
    );
\probe_in_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(31),
      Q => probe_in_reg(31),
      R => '0'
    );
\probe_in_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(3),
      Q => probe_in_reg(3),
      R => '0'
    );
\probe_in_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(4),
      Q => probe_in_reg(4),
      R => '0'
    );
\probe_in_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(5),
      Q => probe_in_reg(5),
      R => '0'
    );
\probe_in_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(6),
      Q => probe_in_reg(6),
      R => '0'
    );
\probe_in_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(7),
      Q => probe_in_reg(7),
      R => '0'
    );
\probe_in_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(8),
      Q => probe_in_reg(8),
      R => '0'
    );
\probe_in_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => E(0),
      D => probe_in0(9),
      Q => probe_in_reg(9),
      R => '0'
    );
rd_en_p1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_den_o,
      I1 => s_dwe_o,
      O => \^xsdb_rd\
    );
read_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => Read_int,
      I1 => addr_count(2),
      I2 => addr_count(3),
      I3 => addr_count(1),
      I4 => addr_count(0),
      O => addr_count_reg1
    );
read_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => addr_count_reg1,
      Q => read_done,
      R => '0'
    );
\up_activity[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(0),
      I1 => data_int_sync2(0),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(0),
      O => up_activity0
    );
\up_activity[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(10),
      I1 => data_int_sync2(10),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(10),
      O => up_activity0149_out
    );
\up_activity[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(11),
      I1 => data_int_sync2(11),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(11),
      O => up_activity0153_out
    );
\up_activity[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(12),
      I1 => data_int_sync2(12),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(12),
      O => up_activity0157_out
    );
\up_activity[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(13),
      I1 => data_int_sync2(13),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(13),
      O => up_activity0161_out
    );
\up_activity[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(14),
      I1 => data_int_sync2(14),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(14),
      O => up_activity0165_out
    );
\up_activity[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(15),
      I1 => data_int_sync2(15),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(15),
      O => up_activity0169_out
    );
\up_activity[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(16),
      I1 => data_int_sync2(16),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(0),
      O => p_62_out(16)
    );
\up_activity[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(17),
      I1 => data_int_sync2(17),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(1),
      O => p_62_out(17)
    );
\up_activity[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(18),
      I1 => data_int_sync2(18),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(2),
      O => p_62_out(18)
    );
\up_activity[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(19),
      I1 => data_int_sync2(19),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(3),
      O => p_62_out(19)
    );
\up_activity[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(1),
      I1 => data_int_sync2(1),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(1),
      O => up_activity0113_out
    );
\up_activity[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(20),
      I1 => data_int_sync2(20),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(4),
      O => p_62_out(20)
    );
\up_activity[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(21),
      I1 => data_int_sync2(21),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(5),
      O => p_62_out(21)
    );
\up_activity[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(22),
      I1 => data_int_sync2(22),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(6),
      O => p_62_out(22)
    );
\up_activity[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(23),
      I1 => data_int_sync2(23),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(7),
      O => p_62_out(23)
    );
\up_activity[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(24),
      I1 => data_int_sync2(24),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(8),
      O => p_62_out(24)
    );
\up_activity[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(25),
      I1 => data_int_sync2(25),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(9),
      O => p_62_out(25)
    );
\up_activity[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(26),
      I1 => data_int_sync2(26),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(10),
      O => p_62_out(26)
    );
\up_activity[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(27),
      I1 => data_int_sync2(27),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(11),
      O => p_62_out(27)
    );
\up_activity[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(28),
      I1 => data_int_sync2(28),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(12),
      O => p_62_out(28)
    );
\up_activity[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(29),
      I1 => data_int_sync2(29),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(13),
      O => p_62_out(29)
    );
\up_activity[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(2),
      I1 => data_int_sync2(2),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(2),
      O => up_activity0117_out
    );
\up_activity[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(30),
      I1 => data_int_sync2(30),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(14),
      O => p_62_out(30)
    );
\up_activity[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(31),
      I1 => data_int_sync2(31),
      I2 => read_done,
      I3 => \mem_probe_in[3]__0\(15),
      O => p_62_out(31)
    );
\up_activity[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(3),
      I1 => data_int_sync2(3),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(3),
      O => up_activity0121_out
    );
\up_activity[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(4),
      I1 => data_int_sync2(4),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(4),
      O => up_activity0125_out
    );
\up_activity[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(5),
      I1 => data_int_sync2(5),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(5),
      O => up_activity0129_out
    );
\up_activity[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(6),
      I1 => data_int_sync2(6),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(6),
      O => up_activity0133_out
    );
\up_activity[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(7),
      I1 => data_int_sync2(7),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(7),
      O => up_activity0137_out
    );
\up_activity[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(8),
      I1 => data_int_sync2(8),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(8),
      O => up_activity0141_out
    );
\up_activity[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => data_int_sync1(9),
      I1 => data_int_sync2(9),
      I2 => read_done,
      I3 => \mem_probe_in[2]__0\(9),
      O => up_activity0145_out
    );
\up_activity_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0,
      Q => \mem_probe_in[2]__0\(0),
      R => '0'
    );
\up_activity_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0149_out,
      Q => \mem_probe_in[2]__0\(10),
      R => '0'
    );
\up_activity_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0153_out,
      Q => \mem_probe_in[2]__0\(11),
      R => '0'
    );
\up_activity_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0157_out,
      Q => \mem_probe_in[2]__0\(12),
      R => '0'
    );
\up_activity_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0161_out,
      Q => \mem_probe_in[2]__0\(13),
      R => '0'
    );
\up_activity_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0165_out,
      Q => \mem_probe_in[2]__0\(14),
      R => '0'
    );
\up_activity_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0169_out,
      Q => \mem_probe_in[2]__0\(15),
      R => '0'
    );
\up_activity_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(16),
      Q => \mem_probe_in[3]__0\(0),
      R => '0'
    );
\up_activity_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(17),
      Q => \mem_probe_in[3]__0\(1),
      R => '0'
    );
\up_activity_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(18),
      Q => \mem_probe_in[3]__0\(2),
      R => '0'
    );
\up_activity_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(19),
      Q => \mem_probe_in[3]__0\(3),
      R => '0'
    );
\up_activity_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0113_out,
      Q => \mem_probe_in[2]__0\(1),
      R => '0'
    );
\up_activity_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(20),
      Q => \mem_probe_in[3]__0\(4),
      R => '0'
    );
\up_activity_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(21),
      Q => \mem_probe_in[3]__0\(5),
      R => '0'
    );
\up_activity_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(22),
      Q => \mem_probe_in[3]__0\(6),
      R => '0'
    );
\up_activity_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(23),
      Q => \mem_probe_in[3]__0\(7),
      R => '0'
    );
\up_activity_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(24),
      Q => \mem_probe_in[3]__0\(8),
      R => '0'
    );
\up_activity_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(25),
      Q => \mem_probe_in[3]__0\(9),
      R => '0'
    );
\up_activity_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(26),
      Q => \mem_probe_in[3]__0\(10),
      R => '0'
    );
\up_activity_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(27),
      Q => \mem_probe_in[3]__0\(11),
      R => '0'
    );
\up_activity_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(28),
      Q => \mem_probe_in[3]__0\(12),
      R => '0'
    );
\up_activity_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(29),
      Q => \mem_probe_in[3]__0\(13),
      R => '0'
    );
\up_activity_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0117_out,
      Q => \mem_probe_in[2]__0\(2),
      R => '0'
    );
\up_activity_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(30),
      Q => \mem_probe_in[3]__0\(14),
      R => '0'
    );
\up_activity_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_62_out(31),
      Q => \mem_probe_in[3]__0\(15),
      R => '0'
    );
\up_activity_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0121_out,
      Q => \mem_probe_in[2]__0\(3),
      R => '0'
    );
\up_activity_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0125_out,
      Q => \mem_probe_in[2]__0\(4),
      R => '0'
    );
\up_activity_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0129_out,
      Q => \mem_probe_in[2]__0\(5),
      R => '0'
    );
\up_activity_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0133_out,
      Q => \mem_probe_in[2]__0\(6),
      R => '0'
    );
\up_activity_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0137_out,
      Q => \mem_probe_in[2]__0\(7),
      R => '0'
    );
\up_activity_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0141_out,
      Q => \mem_probe_in[2]__0\(8),
      R => '0'
    );
\up_activity_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => up_activity0145_out,
      Q => \mem_probe_in[2]__0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_vio_v3_0_19_probe_out_one is
  port (
    probe_out0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Bus_Data_out_int_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_daddr_o : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \addr_count_reg[0]_0\ : in STD_LOGIC;
    s_den_o : in STD_LOGIC;
    s_dwe_o : in STD_LOGIC;
    internal_cnt_rst : in STD_LOGIC;
    CLK : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Probe_out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \^clk\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_vio_v3_0_19_probe_out_one : entity is "vio_v3_0_19_probe_out_one";
end top_aurora_0_0_vio_v3_0_19_probe_out_one;

architecture STRUCTURE of top_aurora_0_0_vio_v3_0_19_probe_out_one is
  signal \Bus_Data_out_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[15]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \Bus_Data_out_int[9]_i_1_n_0\ : STD_LOGIC;
  signal addr_count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \addr_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \addr_count[1]_i_3_n_0\ : STD_LOGIC;
  signal \addr_count[1]_i_4_n_0\ : STD_LOGIC;
  signal \mem_probe_out[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rd_probe_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Bus_Data_out_int[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[10]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[11]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[12]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[13]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[14]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[15]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[8]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Bus_Data_out_int[9]_i_1\ : label is "soft_lutpair19";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \Probe_out_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Probe_out_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[11]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[12]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[13]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[14]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[15]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[16]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[16]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[17]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[17]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[18]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[18]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[19]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[19]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[20]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[20]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[21]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[21]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[22]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[22]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[23]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[23]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[24]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[24]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[25]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[25]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[26]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[26]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[27]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[27]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[28]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[28]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[29]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[29]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[30]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[30]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[31]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[31]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \Probe_out_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Probe_out_reg[9]\ : label is "yes";
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of \addr_count_reg[0]\ : label is "200";
  attribute MAX_FANOUT of \addr_count_reg[1]\ : label is "200";
begin
\Bus_Data_out_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(16),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(0),
      O => \Bus_Data_out_int[0]_i_1_n_0\
    );
\Bus_Data_out_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(26),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(10),
      O => \Bus_Data_out_int[10]_i_1_n_0\
    );
\Bus_Data_out_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(27),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(11),
      O => \Bus_Data_out_int[11]_i_1_n_0\
    );
\Bus_Data_out_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(28),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(12),
      O => \Bus_Data_out_int[12]_i_1_n_0\
    );
\Bus_Data_out_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(29),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(13),
      O => \Bus_Data_out_int[13]_i_1_n_0\
    );
\Bus_Data_out_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(30),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(14),
      O => \Bus_Data_out_int[14]_i_1_n_0\
    );
\Bus_Data_out_int[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(31),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(15),
      O => \Bus_Data_out_int[15]_i_1_n_0\
    );
\Bus_Data_out_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(17),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(1),
      O => \Bus_Data_out_int[1]_i_1_n_0\
    );
\Bus_Data_out_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(18),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(2),
      O => \Bus_Data_out_int[2]_i_1_n_0\
    );
\Bus_Data_out_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(19),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(3),
      O => \Bus_Data_out_int[3]_i_1_n_0\
    );
\Bus_Data_out_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(20),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(4),
      O => \Bus_Data_out_int[4]_i_1_n_0\
    );
\Bus_Data_out_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(21),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(5),
      O => \Bus_Data_out_int[5]_i_1_n_0\
    );
\Bus_Data_out_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(22),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(6),
      O => \Bus_Data_out_int[6]_i_1_n_0\
    );
\Bus_Data_out_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(23),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(7),
      O => \Bus_Data_out_int[7]_i_1_n_0\
    );
\Bus_Data_out_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(24),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(8),
      O => \Bus_Data_out_int[8]_i_1_n_0\
    );
\Bus_Data_out_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_probe_out[0]\(25),
      I1 => addr_count(0),
      I2 => \mem_probe_out[0]\(9),
      O => \Bus_Data_out_int[9]_i_1_n_0\
    );
\Bus_Data_out_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[0]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(0),
      R => '0'
    );
\Bus_Data_out_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[10]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(10),
      R => '0'
    );
\Bus_Data_out_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[11]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(11),
      R => '0'
    );
\Bus_Data_out_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[12]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(12),
      R => '0'
    );
\Bus_Data_out_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[13]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(13),
      R => '0'
    );
\Bus_Data_out_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[14]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(14),
      R => '0'
    );
\Bus_Data_out_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[15]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(15),
      R => '0'
    );
\Bus_Data_out_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[1]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(1),
      R => '0'
    );
\Bus_Data_out_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[2]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(2),
      R => '0'
    );
\Bus_Data_out_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[3]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(3),
      R => '0'
    );
\Bus_Data_out_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[4]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(4),
      R => '0'
    );
\Bus_Data_out_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[5]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(5),
      R => '0'
    );
\Bus_Data_out_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[6]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(6),
      R => '0'
    );
\Bus_Data_out_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[7]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(7),
      R => '0'
    );
\Bus_Data_out_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[8]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(8),
      R => '0'
    );
\Bus_Data_out_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \Bus_Data_out_int[9]_i_1_n_0\,
      Q => \Bus_Data_out_int_reg[15]_0\(9),
      R => '0'
    );
\LOOP_I[1].data_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(0),
      Q => \mem_probe_out[0]\(16),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(1),
      Q => \mem_probe_out[0]\(17),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(2),
      Q => \mem_probe_out[0]\(18),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(3),
      Q => \mem_probe_out[0]\(19),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(4),
      Q => \mem_probe_out[0]\(20),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(5),
      Q => \mem_probe_out[0]\(21),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(6),
      Q => \mem_probe_out[0]\(22),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(7),
      Q => \mem_probe_out[0]\(23),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(8),
      Q => \mem_probe_out[0]\(24),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(9),
      Q => \mem_probe_out[0]\(25),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(10),
      Q => \mem_probe_out[0]\(26),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(11),
      Q => \mem_probe_out[0]\(27),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(12),
      Q => \mem_probe_out[0]\(28),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(13),
      Q => \mem_probe_out[0]\(29),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(14),
      Q => \mem_probe_out[0]\(30),
      R => SR(0)
    );
\LOOP_I[1].data_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => \mem_probe_out[0]\(15),
      Q => \mem_probe_out[0]\(31),
      R => SR(0)
    );
\Probe_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(0),
      Q => probe_out0(0),
      R => SR(0)
    );
\Probe_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(10),
      Q => probe_out0(10),
      R => SR(0)
    );
\Probe_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(11),
      Q => probe_out0(11),
      R => SR(0)
    );
\Probe_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(12),
      Q => probe_out0(12),
      R => SR(0)
    );
\Probe_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(13),
      Q => probe_out0(13),
      R => SR(0)
    );
\Probe_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(14),
      Q => probe_out0(14),
      R => SR(0)
    );
\Probe_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(15),
      Q => probe_out0(15),
      R => SR(0)
    );
\Probe_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(16),
      Q => probe_out0(16),
      R => SR(0)
    );
\Probe_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(17),
      Q => probe_out0(17),
      R => SR(0)
    );
\Probe_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(18),
      Q => probe_out0(18),
      R => SR(0)
    );
\Probe_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(19),
      Q => probe_out0(19),
      R => SR(0)
    );
\Probe_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(1),
      Q => probe_out0(1),
      R => SR(0)
    );
\Probe_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(20),
      Q => probe_out0(20),
      R => SR(0)
    );
\Probe_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(21),
      Q => probe_out0(21),
      R => SR(0)
    );
\Probe_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(22),
      Q => probe_out0(22),
      R => SR(0)
    );
\Probe_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(23),
      Q => probe_out0(23),
      R => SR(0)
    );
\Probe_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(24),
      Q => probe_out0(24),
      R => SR(0)
    );
\Probe_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(25),
      Q => probe_out0(25),
      R => SR(0)
    );
\Probe_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(26),
      Q => probe_out0(26),
      R => SR(0)
    );
\Probe_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(27),
      Q => probe_out0(27),
      R => SR(0)
    );
\Probe_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(28),
      Q => probe_out0(28),
      R => SR(0)
    );
\Probe_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(29),
      Q => probe_out0(29),
      R => SR(0)
    );
\Probe_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(2),
      Q => probe_out0(2),
      R => SR(0)
    );
\Probe_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(30),
      Q => probe_out0(30),
      R => SR(0)
    );
\Probe_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(31),
      Q => probe_out0(31),
      R => SR(0)
    );
\Probe_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(3),
      Q => probe_out0(3),
      R => SR(0)
    );
\Probe_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(4),
      Q => probe_out0(4),
      R => SR(0)
    );
\Probe_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(5),
      Q => probe_out0(5),
      R => SR(0)
    );
\Probe_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(6),
      Q => probe_out0(6),
      R => SR(0)
    );
\Probe_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(7),
      Q => probe_out0(7),
      R => SR(0)
    );
\Probe_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(8),
      Q => probe_out0(8),
      R => SR(0)
    );
\Probe_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \Probe_out_reg[31]_0\(0),
      D => \mem_probe_out[0]\(9),
      Q => probe_out0(9),
      R => SR(0)
    );
\addr_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0322"
    )
        port map (
      I0 => addr_count(0),
      I1 => internal_cnt_rst,
      I2 => addr_count(0),
      I3 => rd_probe_out,
      O => \addr_count[0]_i_1_n_0\
    );
\addr_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00302222"
    )
        port map (
      I0 => addr_count(1),
      I1 => internal_cnt_rst,
      I2 => addr_count(1),
      I3 => addr_count(0),
      I4 => rd_probe_out,
      O => \addr_count[1]_i_1_n_0\
    );
\addr_count[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_daddr_o(4),
      I1 => s_daddr_o(6),
      I2 => s_daddr_o(5),
      I3 => \addr_count[1]_i_3_n_0\,
      I4 => \addr_count[1]_i_4_n_0\,
      I5 => \addr_count_reg[0]_0\,
      O => rd_probe_out
    );
\addr_count[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_daddr_o(7),
      I1 => s_daddr_o(8),
      I2 => s_daddr_o(9),
      I3 => s_daddr_o(10),
      O => \addr_count[1]_i_3_n_0\
    );
\addr_count[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s_den_o,
      I1 => s_dwe_o,
      I2 => s_daddr_o(3),
      I3 => s_daddr_o(0),
      I4 => s_daddr_o(1),
      I5 => s_daddr_o(2),
      O => \addr_count[1]_i_4_n_0\
    );
\addr_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \addr_count[0]_i_1_n_0\,
      Q => addr_count(0),
      R => '0'
    );
\addr_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \addr_count[1]_i_1_n_0\,
      Q => addr_count(1),
      R => '0'
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(0),
      Q => \mem_probe_out[0]\(0),
      R => SR(0)
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(10),
      Q => \mem_probe_out[0]\(10),
      R => SR(0)
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(11),
      Q => \mem_probe_out[0]\(11),
      R => SR(0)
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(12),
      Q => \mem_probe_out[0]\(12),
      R => SR(0)
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(13),
      Q => \mem_probe_out[0]\(13),
      R => SR(0)
    );
\data_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(14),
      Q => \mem_probe_out[0]\(14),
      R => SR(0)
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(15),
      Q => \mem_probe_out[0]\(15),
      R => SR(0)
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(1),
      Q => \mem_probe_out[0]\(1),
      R => SR(0)
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(2),
      Q => \mem_probe_out[0]\(2),
      R => SR(0)
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(3),
      Q => \mem_probe_out[0]\(3),
      R => SR(0)
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(4),
      Q => \mem_probe_out[0]\(4),
      R => SR(0)
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(5),
      Q => \mem_probe_out[0]\(5),
      R => SR(0)
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(6),
      Q => \mem_probe_out[0]\(6),
      R => SR(0)
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(7),
      Q => \mem_probe_out[0]\(7),
      R => SR(0)
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(8),
      Q => \mem_probe_out[0]\(8),
      R => SR(0)
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => Q(9),
      Q => \mem_probe_out[0]\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gcc0.gc1.gsym.count_d1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gcc0.gc1.gsym.count_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_wr_bin_cntr : entity is "wr_bin_cntr";
end top_aurora_0_0_wr_bin_cntr;

architecture STRUCTURE of top_aurora_0_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gcc0.gc1.gsym.count[9]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc1.gsym.count_d1_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[7]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[8]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \gcc0.gc1.gsym.count[9]_i_1\ : label is "soft_lutpair144";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \gcc0.gc1.gsym.count_d1_reg[9]_0\(9 downto 0) <= \^gcc0.gc1.gsym.count_d1_reg[9]_0\(9 downto 0);
\gcc0.gc1.gsym.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc1.gsym.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc1.gsym.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc1.gsym.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc1.gsym.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc1.gsym.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc1.gsym.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc1.gsym.count[9]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc1.gsym.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc1.gsym.count[9]_i_2_n_0\,
      I2 => \^q\(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc1.gsym.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gcc0.gc1.gsym.count[9]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => \plusOp__0\(8)
    );
\gcc0.gc1.gsym.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gcc0.gc1.gsym.count[9]_i_2_n_0\,
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^q\(9),
      O => \plusOp__0\(9)
    );
\gcc0.gc1.gsym.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \gcc0.gc1.gsym.count[9]_i_2_n_0\
    );
\gcc0.gc1.gsym.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(0),
      S => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(1),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(2),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(3),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(4),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(5),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(6),
      Q => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(6),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(7),
      Q => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(7),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(8),
      Q => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(8),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(9),
      Q => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(9),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(0),
      Q => \gcc0.gc1.gsym.count_d2_reg[9]_0\(0),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(1),
      Q => \gcc0.gc1.gsym.count_d2_reg[9]_0\(1),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(2),
      Q => \gcc0.gc1.gsym.count_d2_reg[9]_0\(2),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(3),
      Q => \gcc0.gc1.gsym.count_d2_reg[9]_0\(3),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(4),
      Q => \gcc0.gc1.gsym.count_d2_reg[9]_0\(4),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(5),
      Q => \gcc0.gc1.gsym.count_d2_reg[9]_0\(5),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(6),
      Q => \gcc0.gc1.gsym.count_d2_reg[9]_0\(6),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(7),
      Q => \gcc0.gc1.gsym.count_d2_reg[9]_0\(7),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(8),
      Q => \gcc0.gc1.gsym.count_d2_reg[9]_0\(8),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gcc0.gc1.gsym.count_d1_reg[9]_0\(9),
      Q => \gcc0.gc1.gsym.count_d2_reg[9]_0\(9),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      S => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => \^q\(8),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
\gcc0.gc1.gsym.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__0\(9),
      Q => \^q\(9),
      R => \gcc0.gc1.gsym.count_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_xsdbs_v1_0_2_xsdbs is
  port (
    s_rst_o : out STD_LOGIC;
    s_dclk_o : out STD_LOGIC;
    s_den_o : out STD_LOGIC;
    s_dwe_o : out STD_LOGIC;
    s_daddr_o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_di_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sl_oport_o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s_do_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sl_iport_i : in STD_LOGIC_VECTOR ( 36 downto 0 );
    s_drdy_i : in STD_LOGIC
  );
  attribute C_BUILD_REVISION : integer;
  attribute C_BUILD_REVISION of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is 0;
  attribute C_CORE_INFO1 : string;
  attribute C_CORE_INFO1 of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_INFO2 : string;
  attribute C_CORE_INFO2 of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_MAJOR_VER : integer;
  attribute C_CORE_MAJOR_VER of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is 2;
  attribute C_CORE_MINOR_VER : integer;
  attribute C_CORE_MINOR_VER of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is 0;
  attribute C_CORE_TYPE : integer;
  attribute C_CORE_TYPE of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is 2;
  attribute C_CSE_DRV_VER : integer;
  attribute C_CSE_DRV_VER of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is 1;
  attribute C_MAJOR_VERSION : integer;
  attribute C_MAJOR_VERSION of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is 2013;
  attribute C_MINOR_VERSION : integer;
  attribute C_MINOR_VERSION of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is 1;
  attribute C_NEXT_SLAVE : integer;
  attribute C_NEXT_SLAVE of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is 0;
  attribute C_PIPE_IFACE : integer;
  attribute C_PIPE_IFACE of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is 0;
  attribute C_USE_TEST_REG : integer;
  attribute C_USE_TEST_REG of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is "virtex7";
  attribute C_XSDB_SLAVE_TYPE : integer;
  attribute C_XSDB_SLAVE_TYPE of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is 33;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is "xsdbs_v1_0_2_xsdbs";
  attribute dont_touch : string;
  attribute dont_touch of top_aurora_0_0_xsdbs_v1_0_2_xsdbs : entity is "true";
end top_aurora_0_0_xsdbs_v1_0_2_xsdbs;

architecture STRUCTURE of top_aurora_0_0_xsdbs_v1_0_2_xsdbs is
  signal reg_do : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \reg_do[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[0]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[10]_i_5_n_0\ : STD_LOGIC;
  signal \reg_do[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_do[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_do[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[1]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[2]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[5]_i_5_n_0\ : STD_LOGIC;
  signal \reg_do[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_do[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_do[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_do[9]_i_5_n_0\ : STD_LOGIC;
  signal \reg_do[9]_i_6_n_0\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_do_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_drdy : STD_LOGIC;
  signal reg_drdy_i_1_n_0 : STD_LOGIC;
  signal reg_test : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_test0 : STD_LOGIC;
  signal s_den_o_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sl_iport_i\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal uuid_stamp : STD_LOGIC_VECTOR ( 127 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of uuid_stamp : signal is std.standard.true;
  attribute UUID : string;
  attribute UUID of uuid_stamp : signal is "1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_do[15]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \reg_do[15]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_do[9]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_do[9]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sl_oport_o[0]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sl_oport_o[10]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sl_oport_o[11]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sl_oport_o[12]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sl_oport_o[13]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sl_oport_o[14]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sl_oport_o[15]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sl_oport_o[1]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sl_oport_o[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sl_oport_o[3]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sl_oport_o[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sl_oport_o[5]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sl_oport_o[6]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sl_oport_o[7]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sl_oport_o[8]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sl_oport_o[9]_INST_0\ : label is "soft_lutpair5";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \uuid_stamp_reg[0]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[0]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[100]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[100]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[100]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[101]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[101]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[101]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[102]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[102]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[102]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[103]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[103]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[103]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[104]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[104]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[104]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[105]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[105]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[105]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[106]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[106]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[106]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[107]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[107]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[107]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[108]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[108]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[108]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[109]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[109]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[109]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[10]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[10]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[10]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[110]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[110]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[110]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[111]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[111]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[111]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[112]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[112]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[112]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[113]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[113]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[113]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[114]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[114]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[114]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[115]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[115]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[115]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[116]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[116]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[116]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[117]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[117]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[117]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[118]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[118]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[118]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[119]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[119]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[119]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[11]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[11]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[11]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[120]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[120]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[120]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[121]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[121]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[121]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[122]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[122]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[122]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[123]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[123]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[123]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[124]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[124]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[124]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[125]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[125]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[125]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[126]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[126]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[126]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[127]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[127]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[127]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[12]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[12]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[12]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[13]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[13]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[13]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[14]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[14]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[14]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[15]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[15]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[15]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[16]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[16]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[16]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[17]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[17]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[17]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[18]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[18]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[18]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[19]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[19]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[19]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[1]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[1]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[1]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[20]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[20]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[20]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[21]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[21]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[21]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[22]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[22]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[22]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[23]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[23]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[23]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[24]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[24]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[24]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[25]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[25]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[25]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[26]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[26]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[26]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[27]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[27]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[27]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[28]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[28]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[28]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[29]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[29]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[29]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[2]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[2]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[2]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[30]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[30]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[30]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[31]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[31]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[31]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[32]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[32]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[32]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[33]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[33]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[33]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[34]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[34]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[34]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[35]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[35]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[35]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[36]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[36]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[36]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[37]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[37]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[37]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[38]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[38]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[38]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[39]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[39]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[39]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[3]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[3]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[3]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[40]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[40]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[40]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[41]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[41]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[41]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[42]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[42]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[42]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[43]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[43]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[43]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[44]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[44]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[44]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[45]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[45]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[45]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[46]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[46]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[46]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[47]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[47]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[47]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[48]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[48]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[48]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[49]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[49]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[49]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[4]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[4]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[4]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[50]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[50]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[50]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[51]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[51]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[51]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[52]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[52]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[52]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[53]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[53]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[53]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[54]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[54]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[54]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[55]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[55]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[55]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[56]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[56]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[56]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[57]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[57]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[57]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[58]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[58]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[58]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[59]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[59]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[59]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[5]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[5]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[5]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[60]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[60]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[60]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[61]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[61]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[61]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[62]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[62]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[62]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[63]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[63]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[63]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[64]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[64]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[64]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[65]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[65]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[65]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[66]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[66]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[66]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[67]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[67]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[67]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[68]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[68]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[68]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[69]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[69]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[69]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[6]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[6]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[6]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[70]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[70]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[70]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[71]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[71]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[71]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[72]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[72]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[72]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[73]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[73]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[73]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[74]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[74]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[74]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[75]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[75]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[75]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[76]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[76]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[76]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[77]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[77]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[77]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[78]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[78]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[78]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[79]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[79]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[79]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[7]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[7]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[7]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[80]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[80]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[80]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[81]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[81]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[81]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[82]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[82]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[82]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[83]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[83]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[83]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[84]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[84]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[84]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[85]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[85]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[85]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[86]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[86]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[86]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[87]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[87]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[87]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[88]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[88]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[88]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[89]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[89]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[89]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[8]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[8]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[8]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[90]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[90]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[90]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[91]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[91]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[91]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[92]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[92]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[92]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[93]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[93]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[93]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[94]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[94]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[94]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[95]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[95]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[95]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[96]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[96]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[96]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[97]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[97]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[97]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[98]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[98]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[98]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[99]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[99]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[99]\ : label is "1";
  attribute DONT_TOUCH_boolean of \uuid_stamp_reg[9]\ : label is std.standard.true;
  attribute KEEP of \uuid_stamp_reg[9]\ : label is "yes";
  attribute UUID of \uuid_stamp_reg[9]\ : label is "1";
begin
  \^sl_iport_i\(36 downto 0) <= sl_iport_i(36 downto 0);
  s_daddr_o(16 downto 0) <= \^sl_iport_i\(20 downto 4);
  s_dclk_o <= \^sl_iport_i\(1);
  s_di_o(15 downto 0) <= \^sl_iport_i\(36 downto 21);
  s_dwe_o <= \^sl_iport_i\(3);
  s_rst_o <= \^sl_iport_i\(0);
\reg_do[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0020AAAA"
    )
        port map (
      I0 => \reg_do[0]_i_2_n_0\,
      I1 => \reg_do[9]_i_3_n_0\,
      I2 => reg_test(0),
      I3 => \^sl_iport_i\(4),
      I4 => \^sl_iport_i\(5),
      I5 => \reg_do[9]_i_2_n_0\,
      O => reg_do(0)
    );
\reg_do[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \reg_do[5]_i_3_n_0\,
      I1 => \^sl_iport_i\(8),
      I2 => \^sl_iport_i\(7),
      I3 => \reg_do[0]_i_3_n_0\,
      I4 => \^sl_iport_i\(6),
      I5 => \reg_do[0]_i_4_n_0\,
      O => \reg_do[0]_i_2_n_0\
    );
\reg_do[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(48),
      I1 => uuid_stamp(32),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(16),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(0),
      O => \reg_do[0]_i_3_n_0\
    );
\reg_do[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(112),
      I1 => uuid_stamp(96),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(80),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(64),
      O => \reg_do[0]_i_4_n_0\
    );
\reg_do[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2808"
    )
        port map (
      I0 => \reg_do[10]_i_2_n_0\,
      I1 => \^sl_iport_i\(4),
      I2 => \^sl_iport_i\(5),
      I3 => reg_test(10),
      I4 => \reg_do[10]_i_3_n_0\,
      O => reg_do(10)
    );
\reg_do[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^sl_iport_i\(6),
      I1 => \^sl_iport_i\(9),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \^sl_iport_i\(11),
      I5 => \^sl_iport_i\(10),
      O => \reg_do[10]_i_2_n_0\
    );
\reg_do[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFBAA08"
    )
        port map (
      I0 => \reg_do[10]_i_4_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[10]_i_5_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[10]_i_3_n_0\
    );
\reg_do[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(122),
      I1 => uuid_stamp(106),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(90),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(74),
      O => \reg_do[10]_i_4_n_0\
    );
\reg_do[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(58),
      I1 => uuid_stamp(42),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(26),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(10),
      O => \reg_do[10]_i_5_n_0\
    );
\reg_do[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[11]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[11]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(11),
      O => reg_do(11)
    );
\reg_do[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(59),
      I1 => uuid_stamp(43),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(27),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(11),
      O => \reg_do[11]_i_2_n_0\
    );
\reg_do[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(123),
      I1 => uuid_stamp(107),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(91),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(75),
      O => \reg_do[11]_i_3_n_0\
    );
\reg_do[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFF54045404"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[12]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[12]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(12),
      O => reg_do(12)
    );
\reg_do[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(124),
      I1 => uuid_stamp(108),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(92),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(76),
      O => \reg_do[12]_i_2_n_0\
    );
\reg_do[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(60),
      I1 => uuid_stamp(44),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(28),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(12),
      O => \reg_do[12]_i_3_n_0\
    );
\reg_do[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[13]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[13]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(13),
      O => reg_do(13)
    );
\reg_do[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(61),
      I1 => uuid_stamp(45),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(29),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(13),
      O => \reg_do[13]_i_2_n_0\
    );
\reg_do[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(125),
      I1 => uuid_stamp(109),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(93),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(77),
      O => \reg_do[13]_i_3_n_0\
    );
\reg_do[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \reg_do[15]_i_4_n_0\,
      I1 => \reg_do[14]_i_2_n_0\,
      I2 => \reg_do[15]_i_2_n_0\,
      I3 => \reg_do[14]_i_3_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(14),
      O => reg_do(14)
    );
\reg_do[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(62),
      I1 => uuid_stamp(46),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(30),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(14),
      O => \reg_do[14]_i_2_n_0\
    );
\reg_do[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(126),
      I1 => uuid_stamp(110),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(94),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(78),
      O => \reg_do[14]_i_3_n_0\
    );
\reg_do[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B01FFFF0B010B01"
    )
        port map (
      I0 => \reg_do[15]_i_2_n_0\,
      I1 => \reg_do[15]_i_3_n_0\,
      I2 => \reg_do[15]_i_4_n_0\,
      I3 => \reg_do[15]_i_5_n_0\,
      I4 => \reg_do[15]_i_6_n_0\,
      I5 => reg_test(15),
      O => reg_do(15)
    );
\reg_do[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^sl_iport_i\(8),
      I1 => \^sl_iport_i\(7),
      I2 => \^sl_iport_i\(6),
      O => \reg_do[15]_i_2_n_0\
    );
\reg_do[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => uuid_stamp(127),
      I1 => uuid_stamp(111),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(95),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(79),
      O => \reg_do[15]_i_3_n_0\
    );
\reg_do[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sl_iport_i\(7),
      I1 => \^sl_iport_i\(8),
      I2 => \^sl_iport_i\(9),
      I3 => \^sl_iport_i\(11),
      I4 => \^sl_iport_i\(10),
      O => \reg_do[15]_i_4_n_0\
    );
\reg_do[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(63),
      I1 => uuid_stamp(47),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(31),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(15),
      O => \reg_do[15]_i_5_n_0\
    );
\reg_do[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD0FFFFFFFF"
    )
        port map (
      I0 => \^sl_iport_i\(6),
      I1 => \^sl_iport_i\(7),
      I2 => \^sl_iport_i\(8),
      I3 => \reg_do[9]_i_2_n_0\,
      I4 => \^sl_iport_i\(4),
      I5 => \^sl_iport_i\(5),
      O => \reg_do[15]_i_6_n_0\
    );
\reg_do[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFEAA"
    )
        port map (
      I0 => \reg_do[1]_i_2_n_0\,
      I1 => reg_test(1),
      I2 => \reg_do[9]_i_3_n_0\,
      I3 => \^sl_iport_i\(5),
      I4 => \^sl_iport_i\(4),
      I5 => \reg_do[9]_i_2_n_0\,
      O => reg_do(1)
    );
\reg_do[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00A2"
    )
        port map (
      I0 => \reg_do[1]_i_3_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[1]_i_4_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[1]_i_2_n_0\
    );
\reg_do[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(49),
      I1 => uuid_stamp(33),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(17),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(1),
      O => \reg_do[1]_i_3_n_0\
    );
\reg_do[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(113),
      I1 => uuid_stamp(97),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(81),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(65),
      O => \reg_do[1]_i_4_n_0\
    );
\reg_do[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6200"
    )
        port map (
      I0 => \^sl_iport_i\(4),
      I1 => \^sl_iport_i\(5),
      I2 => reg_test(2),
      I3 => \reg_do[10]_i_2_n_0\,
      I4 => \reg_do[2]_i_2_n_0\,
      O => reg_do(2)
    );
\reg_do[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFBAA08"
    )
        port map (
      I0 => \reg_do[2]_i_3_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[2]_i_4_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[2]_i_2_n_0\
    );
\reg_do[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(114),
      I1 => uuid_stamp(98),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(82),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(66),
      O => \reg_do[2]_i_3_n_0\
    );
\reg_do[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(50),
      I1 => uuid_stamp(34),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(18),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(2),
      O => \reg_do[2]_i_4_n_0\
    );
\reg_do[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6200"
    )
        port map (
      I0 => \^sl_iport_i\(4),
      I1 => \^sl_iport_i\(5),
      I2 => reg_test(3),
      I3 => \reg_do[10]_i_2_n_0\,
      I4 => \reg_do[3]_i_2_n_0\,
      O => reg_do(3)
    );
\reg_do[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003333AA3A"
    )
        port map (
      I0 => \reg_do[3]_i_3_n_0\,
      I1 => \reg_do[3]_i_4_n_0\,
      I2 => \^sl_iport_i\(6),
      I3 => \^sl_iport_i\(7),
      I4 => \^sl_iport_i\(8),
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[3]_i_2_n_0\
    );
\reg_do[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(51),
      I1 => uuid_stamp(35),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(19),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(3),
      O => \reg_do[3]_i_3_n_0\
    );
\reg_do[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => uuid_stamp(83),
      I1 => uuid_stamp(67),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(115),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(99),
      O => \reg_do[3]_i_4_n_0\
    );
\reg_do[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6200"
    )
        port map (
      I0 => \^sl_iport_i\(4),
      I1 => \^sl_iport_i\(5),
      I2 => reg_test(4),
      I3 => \reg_do[10]_i_2_n_0\,
      I4 => \reg_do[4]_i_2_n_0\,
      O => reg_do(4)
    );
\reg_do[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAE00A2"
    )
        port map (
      I0 => \reg_do[4]_i_3_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[4]_i_4_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[4]_i_2_n_0\
    );
\reg_do[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(52),
      I1 => uuid_stamp(36),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(20),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(4),
      O => \reg_do[4]_i_3_n_0\
    );
\reg_do[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(116),
      I1 => uuid_stamp(100),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(84),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(68),
      O => \reg_do[4]_i_4_n_0\
    );
\reg_do[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888A88A8A8"
    )
        port map (
      I0 => \reg_do[5]_i_2_n_0\,
      I1 => \reg_do[9]_i_2_n_0\,
      I2 => \reg_do[9]_i_3_n_0\,
      I3 => reg_test(5),
      I4 => \^sl_iport_i\(5),
      I5 => \^sl_iport_i\(4),
      O => reg_do(5)
    );
\reg_do[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \reg_do[5]_i_3_n_0\,
      I1 => \^sl_iport_i\(8),
      I2 => \^sl_iport_i\(7),
      I3 => \reg_do[5]_i_4_n_0\,
      I4 => \^sl_iport_i\(6),
      I5 => \reg_do[5]_i_5_n_0\,
      O => \reg_do[5]_i_2_n_0\
    );
\reg_do[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sl_iport_i\(10),
      I1 => \^sl_iport_i\(11),
      I2 => \^sl_iport_i\(9),
      I3 => \^sl_iport_i\(8),
      O => \reg_do[5]_i_3_n_0\
    );
\reg_do[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(53),
      I1 => uuid_stamp(37),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(21),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(5),
      O => \reg_do[5]_i_4_n_0\
    );
\reg_do[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(117),
      I1 => uuid_stamp(101),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(85),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(69),
      O => \reg_do[5]_i_5_n_0\
    );
\reg_do[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6200"
    )
        port map (
      I0 => \^sl_iport_i\(4),
      I1 => \^sl_iport_i\(5),
      I2 => reg_test(6),
      I3 => \reg_do[10]_i_2_n_0\,
      I4 => \reg_do[6]_i_2_n_0\,
      O => reg_do(6)
    );
\reg_do[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFBAA08"
    )
        port map (
      I0 => \reg_do[6]_i_3_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[6]_i_4_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[6]_i_2_n_0\
    );
\reg_do[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(118),
      I1 => uuid_stamp(102),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(86),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(70),
      O => \reg_do[6]_i_3_n_0\
    );
\reg_do[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(54),
      I1 => uuid_stamp(38),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(22),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(6),
      O => \reg_do[6]_i_4_n_0\
    );
\reg_do[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6200"
    )
        port map (
      I0 => \^sl_iport_i\(4),
      I1 => \^sl_iport_i\(5),
      I2 => reg_test(7),
      I3 => \reg_do[10]_i_2_n_0\,
      I4 => \reg_do[7]_i_2_n_0\,
      O => reg_do(7)
    );
\reg_do[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFBAA08"
    )
        port map (
      I0 => \reg_do[7]_i_3_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[7]_i_4_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[7]_i_2_n_0\
    );
\reg_do[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(119),
      I1 => uuid_stamp(103),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(87),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(71),
      O => \reg_do[7]_i_3_n_0\
    );
\reg_do[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(55),
      I1 => uuid_stamp(39),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(23),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(7),
      O => \reg_do[7]_i_4_n_0\
    );
\reg_do[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7500"
    )
        port map (
      I0 => \^sl_iport_i\(5),
      I1 => \^sl_iport_i\(4),
      I2 => reg_test(8),
      I3 => \reg_do[10]_i_2_n_0\,
      I4 => \reg_do[8]_i_2_n_0\,
      O => reg_do(8)
    );
\reg_do[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFBAA08"
    )
        port map (
      I0 => \reg_do[8]_i_3_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[8]_i_4_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[8]_i_2_n_0\
    );
\reg_do[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(120),
      I1 => uuid_stamp(104),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(88),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(72),
      O => \reg_do[8]_i_3_n_0\
    );
\reg_do[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(56),
      I1 => uuid_stamp(40),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(24),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(8),
      O => \reg_do[8]_i_4_n_0\
    );
\reg_do[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40144010"
    )
        port map (
      I0 => \reg_do[9]_i_2_n_0\,
      I1 => \^sl_iport_i\(5),
      I2 => \^sl_iport_i\(4),
      I3 => \reg_do[9]_i_3_n_0\,
      I4 => reg_test(9),
      I5 => \reg_do[9]_i_4_n_0\,
      O => reg_do(9)
    );
\reg_do[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \^sl_iport_i\(10),
      I1 => \^sl_iport_i\(11),
      I2 => \^sl_iport_i\(8),
      I3 => \^sl_iport_i\(7),
      I4 => \^sl_iport_i\(9),
      O => \reg_do[9]_i_2_n_0\
    );
\reg_do[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^sl_iport_i\(8),
      I1 => \^sl_iport_i\(7),
      I2 => \^sl_iport_i\(6),
      O => \reg_do[9]_i_3_n_0\
    );
\reg_do[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFBAA08"
    )
        port map (
      I0 => \reg_do[9]_i_5_n_0\,
      I1 => \^sl_iport_i\(6),
      I2 => \^sl_iport_i\(7),
      I3 => \^sl_iport_i\(8),
      I4 => \reg_do[9]_i_6_n_0\,
      I5 => \reg_do[15]_i_4_n_0\,
      O => \reg_do[9]_i_4_n_0\
    );
\reg_do[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(121),
      I1 => uuid_stamp(105),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(89),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(73),
      O => \reg_do[9]_i_5_n_0\
    );
\reg_do[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => uuid_stamp(57),
      I1 => uuid_stamp(41),
      I2 => \^sl_iport_i\(5),
      I3 => uuid_stamp(25),
      I4 => \^sl_iport_i\(4),
      I5 => uuid_stamp(9),
      O => \reg_do[9]_i_6_n_0\
    );
\reg_do_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(0),
      Q => \reg_do_reg_n_0_[0]\,
      R => '0'
    );
\reg_do_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(10),
      Q => \reg_do_reg_n_0_[10]\,
      R => '0'
    );
\reg_do_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(11),
      Q => \reg_do_reg_n_0_[11]\,
      R => '0'
    );
\reg_do_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(12),
      Q => \reg_do_reg_n_0_[12]\,
      R => '0'
    );
\reg_do_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(13),
      Q => \reg_do_reg_n_0_[13]\,
      R => '0'
    );
\reg_do_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(14),
      Q => \reg_do_reg_n_0_[14]\,
      R => '0'
    );
\reg_do_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(15),
      Q => \reg_do_reg_n_0_[15]\,
      R => '0'
    );
\reg_do_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(1),
      Q => \reg_do_reg_n_0_[1]\,
      R => '0'
    );
\reg_do_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(2),
      Q => \reg_do_reg_n_0_[2]\,
      R => '0'
    );
\reg_do_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(3),
      Q => \reg_do_reg_n_0_[3]\,
      R => '0'
    );
\reg_do_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(4),
      Q => \reg_do_reg_n_0_[4]\,
      R => '0'
    );
\reg_do_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(5),
      Q => \reg_do_reg_n_0_[5]\,
      R => '0'
    );
\reg_do_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(6),
      Q => \reg_do_reg_n_0_[6]\,
      R => '0'
    );
\reg_do_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(7),
      Q => \reg_do_reg_n_0_[7]\,
      R => '0'
    );
\reg_do_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(8),
      Q => \reg_do_reg_n_0_[8]\,
      R => '0'
    );
\reg_do_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_do(9),
      Q => \reg_do_reg_n_0_[9]\,
      R => '0'
    );
reg_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => s_den_o_INST_0_i_1_n_0,
      I1 => \^sl_iport_i\(12),
      I2 => \^sl_iport_i\(13),
      I3 => \^sl_iport_i\(14),
      I4 => \^sl_iport_i\(0),
      I5 => \^sl_iport_i\(2),
      O => reg_drdy_i_1_n_0
    );
reg_drdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => reg_drdy_i_1_n_0,
      Q => reg_drdy,
      R => '0'
    );
\reg_test[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_den_o_INST_0_i_1_n_0,
      I1 => \^sl_iport_i\(12),
      I2 => \^sl_iport_i\(13),
      I3 => \^sl_iport_i\(14),
      I4 => \^sl_iport_i\(3),
      I5 => \^sl_iport_i\(2),
      O => reg_test0
    );
\reg_test_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(21),
      Q => reg_test(0),
      R => '0'
    );
\reg_test_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(31),
      Q => reg_test(10),
      R => '0'
    );
\reg_test_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(32),
      Q => reg_test(11),
      R => '0'
    );
\reg_test_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(33),
      Q => reg_test(12),
      R => '0'
    );
\reg_test_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(34),
      Q => reg_test(13),
      R => '0'
    );
\reg_test_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(35),
      Q => reg_test(14),
      R => '0'
    );
\reg_test_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(36),
      Q => reg_test(15),
      R => '0'
    );
\reg_test_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(22),
      Q => reg_test(1),
      R => '0'
    );
\reg_test_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(23),
      Q => reg_test(2),
      R => '0'
    );
\reg_test_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(24),
      Q => reg_test(3),
      R => '0'
    );
\reg_test_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(25),
      Q => reg_test(4),
      R => '0'
    );
\reg_test_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(26),
      Q => reg_test(5),
      R => '0'
    );
\reg_test_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(27),
      Q => reg_test(6),
      R => '0'
    );
\reg_test_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(28),
      Q => reg_test(7),
      R => '0'
    );
\reg_test_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(29),
      Q => reg_test(8),
      R => '0'
    );
\reg_test_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^sl_iport_i\(1),
      CE => reg_test0,
      D => \^sl_iport_i\(30),
      Q => reg_test(9),
      R => '0'
    );
s_den_o_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => s_den_o_INST_0_i_1_n_0,
      I1 => \^sl_iport_i\(12),
      I2 => \^sl_iport_i\(13),
      I3 => \^sl_iport_i\(14),
      I4 => \^sl_iport_i\(2),
      O => s_den_o
    );
s_den_o_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^sl_iport_i\(15),
      I1 => \^sl_iport_i\(16),
      I2 => \^sl_iport_i\(17),
      I3 => \^sl_iport_i\(18),
      I4 => \^sl_iport_i\(20),
      I5 => \^sl_iport_i\(19),
      O => s_den_o_INST_0_i_1_n_0
    );
\sl_oport_o[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reg_drdy,
      I1 => s_drdy_i,
      O => sl_oport_o(0)
    );
\sl_oport_o[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[9]\,
      I1 => reg_drdy,
      I2 => s_do_i(9),
      O => sl_oport_o(10)
    );
\sl_oport_o[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[10]\,
      I1 => reg_drdy,
      I2 => s_do_i(10),
      O => sl_oport_o(11)
    );
\sl_oport_o[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[11]\,
      I1 => reg_drdy,
      I2 => s_do_i(11),
      O => sl_oport_o(12)
    );
\sl_oport_o[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[12]\,
      I1 => reg_drdy,
      I2 => s_do_i(12),
      O => sl_oport_o(13)
    );
\sl_oport_o[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[13]\,
      I1 => reg_drdy,
      I2 => s_do_i(13),
      O => sl_oport_o(14)
    );
\sl_oport_o[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[14]\,
      I1 => reg_drdy,
      I2 => s_do_i(14),
      O => sl_oport_o(15)
    );
\sl_oport_o[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[15]\,
      I1 => reg_drdy,
      I2 => s_do_i(15),
      O => sl_oport_o(16)
    );
\sl_oport_o[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[0]\,
      I1 => reg_drdy,
      I2 => s_do_i(0),
      O => sl_oport_o(1)
    );
\sl_oport_o[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[1]\,
      I1 => reg_drdy,
      I2 => s_do_i(1),
      O => sl_oport_o(2)
    );
\sl_oport_o[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[2]\,
      I1 => reg_drdy,
      I2 => s_do_i(2),
      O => sl_oport_o(3)
    );
\sl_oport_o[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[3]\,
      I1 => reg_drdy,
      I2 => s_do_i(3),
      O => sl_oport_o(4)
    );
\sl_oport_o[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[4]\,
      I1 => reg_drdy,
      I2 => s_do_i(4),
      O => sl_oport_o(5)
    );
\sl_oport_o[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[5]\,
      I1 => reg_drdy,
      I2 => s_do_i(5),
      O => sl_oport_o(6)
    );
\sl_oport_o[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[6]\,
      I1 => reg_drdy,
      I2 => s_do_i(6),
      O => sl_oport_o(7)
    );
\sl_oport_o[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[7]\,
      I1 => reg_drdy,
      I2 => s_do_i(7),
      O => sl_oport_o(8)
    );
\sl_oport_o[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_do_reg_n_0_[8]\,
      I1 => reg_drdy,
      I2 => s_do_i(8),
      O => sl_oport_o(9)
    );
\uuid_stamp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(0),
      Q => uuid_stamp(0),
      R => '0'
    );
\uuid_stamp_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(100),
      Q => uuid_stamp(100),
      R => '0'
    );
\uuid_stamp_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(101),
      Q => uuid_stamp(101),
      R => '0'
    );
\uuid_stamp_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(102),
      Q => uuid_stamp(102),
      R => '0'
    );
\uuid_stamp_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(103),
      Q => uuid_stamp(103),
      R => '0'
    );
\uuid_stamp_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(104),
      Q => uuid_stamp(104),
      R => '0'
    );
\uuid_stamp_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(105),
      Q => uuid_stamp(105),
      R => '0'
    );
\uuid_stamp_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(106),
      Q => uuid_stamp(106),
      R => '0'
    );
\uuid_stamp_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(107),
      Q => uuid_stamp(107),
      R => '0'
    );
\uuid_stamp_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(108),
      Q => uuid_stamp(108),
      R => '0'
    );
\uuid_stamp_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(109),
      Q => uuid_stamp(109),
      R => '0'
    );
\uuid_stamp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(10),
      Q => uuid_stamp(10),
      R => '0'
    );
\uuid_stamp_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(110),
      Q => uuid_stamp(110),
      R => '0'
    );
\uuid_stamp_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(111),
      Q => uuid_stamp(111),
      R => '0'
    );
\uuid_stamp_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(112),
      Q => uuid_stamp(112),
      R => '0'
    );
\uuid_stamp_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(113),
      Q => uuid_stamp(113),
      R => '0'
    );
\uuid_stamp_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(114),
      Q => uuid_stamp(114),
      R => '0'
    );
\uuid_stamp_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(115),
      Q => uuid_stamp(115),
      R => '0'
    );
\uuid_stamp_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(116),
      Q => uuid_stamp(116),
      R => '0'
    );
\uuid_stamp_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(117),
      Q => uuid_stamp(117),
      R => '0'
    );
\uuid_stamp_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(118),
      Q => uuid_stamp(118),
      R => '0'
    );
\uuid_stamp_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(119),
      Q => uuid_stamp(119),
      R => '0'
    );
\uuid_stamp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(11),
      Q => uuid_stamp(11),
      R => '0'
    );
\uuid_stamp_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(120),
      Q => uuid_stamp(120),
      R => '0'
    );
\uuid_stamp_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(121),
      Q => uuid_stamp(121),
      R => '0'
    );
\uuid_stamp_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(122),
      Q => uuid_stamp(122),
      R => '0'
    );
\uuid_stamp_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(123),
      Q => uuid_stamp(123),
      R => '0'
    );
\uuid_stamp_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(124),
      Q => uuid_stamp(124),
      R => '0'
    );
\uuid_stamp_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(125),
      Q => uuid_stamp(125),
      R => '0'
    );
\uuid_stamp_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(126),
      Q => uuid_stamp(126),
      R => '0'
    );
\uuid_stamp_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(127),
      Q => uuid_stamp(127),
      R => '0'
    );
\uuid_stamp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(12),
      Q => uuid_stamp(12),
      R => '0'
    );
\uuid_stamp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(13),
      Q => uuid_stamp(13),
      R => '0'
    );
\uuid_stamp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(14),
      Q => uuid_stamp(14),
      R => '0'
    );
\uuid_stamp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(15),
      Q => uuid_stamp(15),
      R => '0'
    );
\uuid_stamp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(16),
      Q => uuid_stamp(16),
      R => '0'
    );
\uuid_stamp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(17),
      Q => uuid_stamp(17),
      R => '0'
    );
\uuid_stamp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(18),
      Q => uuid_stamp(18),
      R => '0'
    );
\uuid_stamp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(19),
      Q => uuid_stamp(19),
      R => '0'
    );
\uuid_stamp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(1),
      Q => uuid_stamp(1),
      R => '0'
    );
\uuid_stamp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(20),
      Q => uuid_stamp(20),
      R => '0'
    );
\uuid_stamp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(21),
      Q => uuid_stamp(21),
      R => '0'
    );
\uuid_stamp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(22),
      Q => uuid_stamp(22),
      R => '0'
    );
\uuid_stamp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(23),
      Q => uuid_stamp(23),
      R => '0'
    );
\uuid_stamp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(24),
      Q => uuid_stamp(24),
      R => '0'
    );
\uuid_stamp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(25),
      Q => uuid_stamp(25),
      R => '0'
    );
\uuid_stamp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(26),
      Q => uuid_stamp(26),
      R => '0'
    );
\uuid_stamp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(27),
      Q => uuid_stamp(27),
      R => '0'
    );
\uuid_stamp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(28),
      Q => uuid_stamp(28),
      R => '0'
    );
\uuid_stamp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(29),
      Q => uuid_stamp(29),
      R => '0'
    );
\uuid_stamp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(2),
      Q => uuid_stamp(2),
      R => '0'
    );
\uuid_stamp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(30),
      Q => uuid_stamp(30),
      R => '0'
    );
\uuid_stamp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(31),
      Q => uuid_stamp(31),
      R => '0'
    );
\uuid_stamp_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(32),
      Q => uuid_stamp(32),
      R => '0'
    );
\uuid_stamp_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(33),
      Q => uuid_stamp(33),
      R => '0'
    );
\uuid_stamp_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(34),
      Q => uuid_stamp(34),
      R => '0'
    );
\uuid_stamp_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(35),
      Q => uuid_stamp(35),
      R => '0'
    );
\uuid_stamp_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(36),
      Q => uuid_stamp(36),
      R => '0'
    );
\uuid_stamp_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(37),
      Q => uuid_stamp(37),
      R => '0'
    );
\uuid_stamp_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(38),
      Q => uuid_stamp(38),
      R => '0'
    );
\uuid_stamp_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(39),
      Q => uuid_stamp(39),
      R => '0'
    );
\uuid_stamp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(3),
      Q => uuid_stamp(3),
      R => '0'
    );
\uuid_stamp_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(40),
      Q => uuid_stamp(40),
      R => '0'
    );
\uuid_stamp_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(41),
      Q => uuid_stamp(41),
      R => '0'
    );
\uuid_stamp_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(42),
      Q => uuid_stamp(42),
      R => '0'
    );
\uuid_stamp_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(43),
      Q => uuid_stamp(43),
      R => '0'
    );
\uuid_stamp_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(44),
      Q => uuid_stamp(44),
      R => '0'
    );
\uuid_stamp_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(45),
      Q => uuid_stamp(45),
      R => '0'
    );
\uuid_stamp_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(46),
      Q => uuid_stamp(46),
      R => '0'
    );
\uuid_stamp_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(47),
      Q => uuid_stamp(47),
      R => '0'
    );
\uuid_stamp_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(48),
      Q => uuid_stamp(48),
      R => '0'
    );
\uuid_stamp_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(49),
      Q => uuid_stamp(49),
      R => '0'
    );
\uuid_stamp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(4),
      Q => uuid_stamp(4),
      R => '0'
    );
\uuid_stamp_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(50),
      Q => uuid_stamp(50),
      R => '0'
    );
\uuid_stamp_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(51),
      Q => uuid_stamp(51),
      R => '0'
    );
\uuid_stamp_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(52),
      Q => uuid_stamp(52),
      R => '0'
    );
\uuid_stamp_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(53),
      Q => uuid_stamp(53),
      R => '0'
    );
\uuid_stamp_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(54),
      Q => uuid_stamp(54),
      R => '0'
    );
\uuid_stamp_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(55),
      Q => uuid_stamp(55),
      R => '0'
    );
\uuid_stamp_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(56),
      Q => uuid_stamp(56),
      R => '0'
    );
\uuid_stamp_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(57),
      Q => uuid_stamp(57),
      R => '0'
    );
\uuid_stamp_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(58),
      Q => uuid_stamp(58),
      R => '0'
    );
\uuid_stamp_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(59),
      Q => uuid_stamp(59),
      R => '0'
    );
\uuid_stamp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(5),
      Q => uuid_stamp(5),
      R => '0'
    );
\uuid_stamp_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(60),
      Q => uuid_stamp(60),
      R => '0'
    );
\uuid_stamp_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(61),
      Q => uuid_stamp(61),
      R => '0'
    );
\uuid_stamp_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(62),
      Q => uuid_stamp(62),
      R => '0'
    );
\uuid_stamp_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(63),
      Q => uuid_stamp(63),
      R => '0'
    );
\uuid_stamp_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(64),
      Q => uuid_stamp(64),
      R => '0'
    );
\uuid_stamp_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(65),
      Q => uuid_stamp(65),
      R => '0'
    );
\uuid_stamp_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(66),
      Q => uuid_stamp(66),
      R => '0'
    );
\uuid_stamp_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(67),
      Q => uuid_stamp(67),
      R => '0'
    );
\uuid_stamp_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(68),
      Q => uuid_stamp(68),
      R => '0'
    );
\uuid_stamp_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(69),
      Q => uuid_stamp(69),
      R => '0'
    );
\uuid_stamp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(6),
      Q => uuid_stamp(6),
      R => '0'
    );
\uuid_stamp_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(70),
      Q => uuid_stamp(70),
      R => '0'
    );
\uuid_stamp_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(71),
      Q => uuid_stamp(71),
      R => '0'
    );
\uuid_stamp_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(72),
      Q => uuid_stamp(72),
      R => '0'
    );
\uuid_stamp_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(73),
      Q => uuid_stamp(73),
      R => '0'
    );
\uuid_stamp_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(74),
      Q => uuid_stamp(74),
      R => '0'
    );
\uuid_stamp_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(75),
      Q => uuid_stamp(75),
      R => '0'
    );
\uuid_stamp_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(76),
      Q => uuid_stamp(76),
      R => '0'
    );
\uuid_stamp_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(77),
      Q => uuid_stamp(77),
      R => '0'
    );
\uuid_stamp_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(78),
      Q => uuid_stamp(78),
      R => '0'
    );
\uuid_stamp_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(79),
      Q => uuid_stamp(79),
      R => '0'
    );
\uuid_stamp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(7),
      Q => uuid_stamp(7),
      R => '0'
    );
\uuid_stamp_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(80),
      Q => uuid_stamp(80),
      R => '0'
    );
\uuid_stamp_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(81),
      Q => uuid_stamp(81),
      R => '0'
    );
\uuid_stamp_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(82),
      Q => uuid_stamp(82),
      R => '0'
    );
\uuid_stamp_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(83),
      Q => uuid_stamp(83),
      R => '0'
    );
\uuid_stamp_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(84),
      Q => uuid_stamp(84),
      R => '0'
    );
\uuid_stamp_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(85),
      Q => uuid_stamp(85),
      R => '0'
    );
\uuid_stamp_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(86),
      Q => uuid_stamp(86),
      R => '0'
    );
\uuid_stamp_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(87),
      Q => uuid_stamp(87),
      R => '0'
    );
\uuid_stamp_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(88),
      Q => uuid_stamp(88),
      R => '0'
    );
\uuid_stamp_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(89),
      Q => uuid_stamp(89),
      R => '0'
    );
\uuid_stamp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(8),
      Q => uuid_stamp(8),
      R => '0'
    );
\uuid_stamp_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(90),
      Q => uuid_stamp(90),
      R => '0'
    );
\uuid_stamp_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(91),
      Q => uuid_stamp(91),
      R => '0'
    );
\uuid_stamp_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(92),
      Q => uuid_stamp(92),
      R => '0'
    );
\uuid_stamp_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(93),
      Q => uuid_stamp(93),
      R => '0'
    );
\uuid_stamp_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(94),
      Q => uuid_stamp(94),
      R => '0'
    );
\uuid_stamp_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(95),
      Q => uuid_stamp(95),
      R => '0'
    );
\uuid_stamp_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(96),
      Q => uuid_stamp(96),
      R => '0'
    );
\uuid_stamp_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(97),
      Q => uuid_stamp(97),
      R => '0'
    );
\uuid_stamp_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(98),
      Q => uuid_stamp(98),
      R => '0'
    );
\uuid_stamp_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(99),
      Q => uuid_stamp(99),
      R => '0'
    );
\uuid_stamp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^sl_iport_i\(1),
      CE => '1',
      D => uuid_stamp(9),
      Q => uuid_stamp(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_GLOBAL_LOGIC is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gen_v_flop_1_i : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gen_a_i : out STD_LOGIC;
    gen_k_flop_0_i : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gen_r_flop_0_i : out STD_LOGIC_VECTOR ( 3 downto 0 );
    channel_up : out STD_LOGIC;
    start_rx_i : out STD_LOGIC;
    gtrxreset_i : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    START_RX_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    \down_count_r_reg[0]\ : in STD_LOGIC;
    got_v_i : in STD_LOGIC;
    \downcounter_r_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_i : in STD_LOGIC;
    lane_up : in STD_LOGIC;
    power_down : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_GLOBAL_LOGIC : entity is "aurora_8b10b_0_GLOBAL_LOGIC";
end top_aurora_0_0_aurora_8b10b_0_GLOBAL_LOGIC;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_GLOBAL_LOGIC is
  signal gen_ver_i : STD_LOGIC;
  signal reset_channel_i : STD_LOGIC;
  signal txver_count_r0 : STD_LOGIC;
  signal wait_for_lane_up_r0 : STD_LOGIC;
begin
channel_err_detect_i: entity work.top_aurora_0_0_aurora_8b10b_0_CHANNEL_ERR_DETECT
     port map (
      D(1 downto 0) => D(1 downto 0),
      RESET_CHANNEL_reg_0 => \down_count_r_reg[0]\,
      hard_err => hard_err,
      hard_err_i => hard_err_i,
      lane_up => lane_up,
      power_down => power_down,
      reset_channel_i => reset_channel_i,
      soft_err => soft_err,
      verify_r_reg(0) => \downcounter_r_reg[0]\(0),
      wait_for_lane_up_r0 => wait_for_lane_up_r0
    );
channel_init_sm_i: entity work.top_aurora_0_0_aurora_8b10b_0_CHANNEL_INIT_SM
     port map (
      SR(0) => SR(0),
      START_RX_reg_0(0) => START_RX_reg(0),
      channel_up => channel_up,
      \free_count_r_reg[13]_0\ => \down_count_r_reg[0]\,
      gen_ver_i => gen_ver_i,
      got_v_i => got_v_i,
      \gtrxreset_extend_r_reg[0]_0\(0) => \downcounter_r_reg[0]\(0),
      gtrxreset_i => gtrxreset_i,
      p_0_in => p_0_in,
      reset_channel_i => reset_channel_i,
      start_rx_i => start_rx_i,
      txver_count_r0 => txver_count_r0,
      wait_for_lane_up_r0 => wait_for_lane_up_r0
    );
idle_and_ver_gen_i: entity work.top_aurora_0_0_aurora_8b10b_0_IDLE_AND_VER_GEN
     port map (
      \down_count_r_reg[0]_0\ => \down_count_r_reg[0]\,
      \downcounter_r_reg[0]_0\(0) => \downcounter_r_reg[0]\(0),
      gen_a_i => gen_a_i,
      gen_k_flop_0_i_0(3 downto 0) => gen_k_flop_0_i(3 downto 0),
      gen_r_flop_0_i_0(3 downto 0) => gen_r_flop_0_i(3 downto 0),
      gen_v_flop_1_i_0(2 downto 0) => gen_v_flop_1_i(2 downto 0),
      gen_ver_i => gen_ver_i,
      txver_count_r0 => txver_count_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_RESET_LOGIC is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    new_pkt_r : out STD_LOGIC;
    in0 : in STD_LOGIC;
    link_reset_r : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    s_level_out_d5_reg : in STD_LOGIC;
    tx_lock_comb_r_reg_0 : in STD_LOGIC;
    gt_txresetdone_r2_reg_0 : in STD_LOGIC;
    gt_rxresetdone_r2_reg_0 : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    channel_up : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    tx_dst_rdy : in STD_LOGIC;
    new_pkt_r_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_RESET_LOGIC : entity is "aurora_8b10b_0_RESET_LOGIC";
end top_aurora_0_0_aurora_8b10b_0_RESET_LOGIC;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_RESET_LOGIC is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal gt_rxresetdone_r : STD_LOGIC;
  signal gt_rxresetdone_r2 : STD_LOGIC;
  signal gt_rxresetdone_r3 : STD_LOGIC;
  signal gt_txresetdone_r : STD_LOGIC;
  signal gt_txresetdone_r2 : STD_LOGIC;
  signal gt_txresetdone_r3 : STD_LOGIC;
  signal link_reset_sync : STD_LOGIC;
  signal tx_lock_comb_r : STD_LOGIC;
  signal tx_lock_sync : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
SYSTEM_RESET0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => in0,
      I1 => gt_rxresetdone_r3,
      I2 => gt_txresetdone_r3,
      I3 => link_reset_sync,
      I4 => tx_lock_sync,
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => \^sr\(0),
      R => '0'
    );
gt_rxresetdone_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      CLR => gt_rxresetdone_r2_reg_0,
      D => gt_rxresetdone_r,
      Q => gt_rxresetdone_r2
    );
gt_rxresetdone_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => gt_rxresetdone_r2,
      Q => gt_rxresetdone_r3,
      R => '0'
    );
gt_rxresetdone_r_reg: unisim.vcomponents.FDCE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      CLR => gt_rxresetdone_r2_reg_0,
      D => '1',
      Q => gt_rxresetdone_r
    );
gt_txresetdone_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      CLR => gt_txresetdone_r2_reg_0,
      D => gt_txresetdone_r,
      Q => gt_txresetdone_r2
    );
gt_txresetdone_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => gt_txresetdone_r2,
      Q => gt_txresetdone_r3,
      R => '0'
    );
gt_txresetdone_r_reg: unisim.vcomponents.FDCE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      CLR => gt_txresetdone_r2_reg_0,
      D => '1',
      Q => gt_txresetdone_r
    );
link_reset_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_21\
     port map (
      init_clk_in => init_clk_in,
      link_reset_r => link_reset_r,
      \out\ => link_reset_sync,
      s_level_out_d5_reg_0 => s_level_out_d5_reg
    );
new_pkt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030103000001000"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => \^sr\(0),
      I2 => channel_up,
      I3 => s_axi_tx_tvalid,
      I4 => tx_dst_rdy,
      I5 => new_pkt_r_reg,
      O => new_pkt_r
    );
tx_lock_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_22\
     port map (
      init_clk_in => init_clk_in,
      \out\ => tx_lock_sync,
      s_level_out_d5_reg_0 => s_level_out_d5_reg,
      tx_lock_comb_r => tx_lock_comb_r
    );
tx_lock_comb_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => tx_lock_comb_r_reg_0,
      Q => tx_lock_comb_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_RX_LL_PDU_DATAPATH is
  port (
    rx_eof : out STD_LOGIC;
    frame_err : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \MUXED_DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STORAGE_SELECT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 31 );
    \stage_2_data_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \STORAGE_DATA_reg[31]\ : in STD_LOGIC;
    \stage_2_data_r_reg[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage_2_data_r_reg[16]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage_2_data_r_reg[24]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IN_FRAME_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_frame_r_reg : in STD_LOGIC;
    after_scp_select_c_1 : in STD_LOGIC;
    after_scp_select_c_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage_1_pad_r_reg_0 : in STD_LOGIC;
    start_rx_i : in STD_LOGIC;
    \DEFRAMED_DATA_V_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \stage_1_ecp_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \STORAGE_DATA_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_RX_LL_PDU_DATAPATH : entity is "aurora_8b10b_0_RX_LL_PDU_DATAPATH";
end top_aurora_0_0_aurora_8b10b_0_RX_LL_PDU_DATAPATH;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_RX_LL_PDU_DATAPATH is
  signal EOF_N : STD_LOGIC;
  signal FRAME_ERR_RESULT : STD_LOGIC;
  signal FRAME_ERR_RESULT0 : STD_LOGIC;
  signal \^muxed_data_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MUX_SELECT : STD_LOGIC_VECTOR ( 2 to 2 );
  signal OUTPUT_SELECT : STD_LOGIC;
  signal SRC_RDY_N : STD_LOGIC;
  signal STORAGE_DATA : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ce_command_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal count_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal end_storage_r0 : STD_LOGIC;
  signal excess_c : STD_LOGIC;
  signal mux_select_c : STD_LOGIC_VECTOR ( 2 to 2 );
  signal output_select_c : STD_LOGIC_VECTOR ( 9 to 9 );
  signal p_0_in0 : STD_LOGIC;
  signal \^rx_eof\ : STD_LOGIC;
  signal rx_src_rdy : STD_LOGIC;
  signal sideband_output_i_n_1 : STD_LOGIC;
  signal sideband_output_i_n_6 : STD_LOGIC;
  signal sideband_output_i_n_7 : STD_LOGIC;
  signal \stage_1_data_r_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[16]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[17]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[18]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[19]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[20]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[21]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[22]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[23]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[24]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[25]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[26]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[27]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[28]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[29]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[30]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[31]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal stage_1_ecp_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_1_pad_r : STD_LOGIC;
  signal stage_1_rx_ll_deframer_i_n_0 : STD_LOGIC;
  signal stage_1_rx_ll_deframer_i_n_2 : STD_LOGIC;
  signal stage_1_rx_ll_deframer_i_n_3 : STD_LOGIC;
  signal stage_1_rx_ll_deframer_i_n_4 : STD_LOGIC;
  signal stage_1_scp_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_2_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  signal stage_2_data_v_count_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_2_end_after_start_r : STD_LOGIC;
  signal stage_2_end_before_start_r : STD_LOGIC;
  signal stage_2_frame_err_r : STD_LOGIC;
  signal stage_2_pad_r : STD_LOGIC;
  signal stage_2_start_with_data_r : STD_LOGIC;
  signal stage_3_end_storage_r : STD_LOGIC;
  signal stage_3_storage_ce_control_i_n_1 : STD_LOGIC;
  signal stage_3_storage_count_control_i_n_3 : STD_LOGIC;
  signal stage_3_storage_count_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal storage_count_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \storage_not_empty_c__0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \stage_1_data_r_reg[0]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \stage_1_data_r_reg[0]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[0]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[10]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[10]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[10]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[11]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[11]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[11]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[12]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[12]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[13]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[13]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[14]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[14]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[15]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[15]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[15]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[16]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[16]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[16]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[17]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[17]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[17]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[18]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[18]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[18]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[19]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[19]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[19]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[1]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[1]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[1]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[20]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[20]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[20]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[21]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[21]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[21]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[22]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[22]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[22]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[23]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[23]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[23]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[24]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[24]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[24]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[25]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[25]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[25]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[26]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[26]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[27]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[27]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[27]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[28]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[28]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[28]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[29]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[29]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[29]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[2]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[2]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[2]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[30]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[30]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[30]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[31]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[31]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[31]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[3]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[3]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[3]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[4]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[4]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[4]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[5]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[5]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[5]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[6]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[6]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[6]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[7]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[7]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[8]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[8]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[8]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[9]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[9]_srl3\ : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/aurora_8b10b_0_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3 ";
begin
  \MUXED_DATA_reg[0]\(31 downto 0) <= \^muxed_data_reg[0]\(31 downto 0);
  rx_eof <= \^rx_eof\;
FRAME_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => FRAME_ERR_RESULT,
      Q => frame_err,
      R => SR(0)
    );
RX_EOF_N_reg: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => EOF_N,
      Q => \^rx_eof\,
      R => '0'
    );
\RX_REM_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => sideband_output_i_n_6,
      Q => Q(1),
      R => '0'
    );
\RX_REM_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => sideband_output_i_n_7,
      Q => Q(0),
      R => '0'
    );
RX_SRC_RDY_N_reg: unisim.vcomponents.FDSE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => SRC_RDY_N,
      Q => rx_src_rdy,
      S => SR(0)
    );
m_axi_rx_tlast_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_eof\,
      O => m_axi_rx_tlast
    );
m_axi_rx_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_src_rdy,
      O => m_axi_rx_tvalid
    );
output_mux_i: entity work.top_aurora_0_0_aurora_8b10b_0_OUTPUT_MUX
     port map (
      \OUTPUT_DATA_reg[0]_0\ => \STORAGE_DATA_reg[31]\,
      \OUTPUT_DATA_reg[16]_0\(15 downto 0) => \^muxed_data_reg[0]\(31 downto 16),
      OUTPUT_SELECT => OUTPUT_SELECT,
      Q(31) => STORAGE_DATA(0),
      Q(30) => STORAGE_DATA(1),
      Q(29) => STORAGE_DATA(2),
      Q(28) => STORAGE_DATA(3),
      Q(27) => STORAGE_DATA(4),
      Q(26) => STORAGE_DATA(5),
      Q(25) => STORAGE_DATA(6),
      Q(24) => STORAGE_DATA(7),
      Q(23) => STORAGE_DATA(8),
      Q(22) => STORAGE_DATA(9),
      Q(21) => STORAGE_DATA(10),
      Q(20) => STORAGE_DATA(11),
      Q(19) => STORAGE_DATA(12),
      Q(18) => STORAGE_DATA(13),
      Q(17) => STORAGE_DATA(14),
      Q(16) => STORAGE_DATA(15),
      Q(15) => STORAGE_DATA(16),
      Q(14) => STORAGE_DATA(17),
      Q(13) => STORAGE_DATA(18),
      Q(12) => STORAGE_DATA(19),
      Q(11) => STORAGE_DATA(20),
      Q(10) => STORAGE_DATA(21),
      Q(9) => STORAGE_DATA(22),
      Q(8) => STORAGE_DATA(23),
      Q(7) => STORAGE_DATA(24),
      Q(6) => STORAGE_DATA(25),
      Q(5) => STORAGE_DATA(26),
      Q(4) => STORAGE_DATA(27),
      Q(3) => STORAGE_DATA(28),
      Q(2) => STORAGE_DATA(29),
      Q(1) => STORAGE_DATA(30),
      Q(0) => STORAGE_DATA(31),
      m_axi_rx_tdata(0 to 31) => m_axi_rx_tdata(0 to 31)
    );
sideband_output_i: entity work.top_aurora_0_0_aurora_8b10b_0_SIDEBAND_OUTPUT
     port map (
      D(0) => storage_count_c(1),
      EOF_N => EOF_N,
      EOF_N_reg_0 => stage_3_storage_count_control_i_n_3,
      FRAME_ERR_RESULT => FRAME_ERR_RESULT,
      FRAME_ERR_RESULT0 => FRAME_ERR_RESULT0,
      Q(0) => stage_2_data_v_count_r(1),
      \RX_REM_reg[0]_0\(1) => sideband_output_i_n_6,
      \RX_REM_reg[0]_0\(0) => sideband_output_i_n_7,
      \RX_REM_reg[0]_1\(0) => stage_3_storage_count_r(1),
      SR(0) => sideband_output_i_n_1,
      SRC_RDY_N => SRC_RDY_N,
      SRC_RDY_N_reg_0 => \STORAGE_DATA_reg[31]\,
      end_storage_r0 => end_storage_r0,
      excess_c => excess_c,
      stage_2_end_before_start_r => stage_2_end_before_start_r,
      stage_2_frame_err_r => stage_2_frame_err_r,
      stage_2_pad_r => stage_2_pad_r,
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      stage_3_end_storage_r => stage_3_end_storage_r,
      start_rx_i => start_rx_i
    );
\stage_1_data_r_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[0]_0\(7),
      Q => \stage_1_data_r_reg[0]_srl3_n_0\
    );
\stage_1_data_r_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[8]_0\(5),
      Q => \stage_1_data_r_reg[10]_srl3_n_0\
    );
\stage_1_data_r_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[8]_0\(4),
      Q => \stage_1_data_r_reg[11]_srl3_n_0\
    );
\stage_1_data_r_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[8]_0\(3),
      Q => \stage_1_data_r_reg[12]_srl3_n_0\
    );
\stage_1_data_r_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[8]_0\(2),
      Q => \stage_1_data_r_reg[13]_srl3_n_0\
    );
\stage_1_data_r_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[8]_0\(1),
      Q => \stage_1_data_r_reg[14]_srl3_n_0\
    );
\stage_1_data_r_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[8]_0\(0),
      Q => \stage_1_data_r_reg[15]_srl3_n_0\
    );
\stage_1_data_r_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[16]_0\(7),
      Q => \stage_1_data_r_reg[16]_srl3_n_0\
    );
\stage_1_data_r_reg[17]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[16]_0\(6),
      Q => \stage_1_data_r_reg[17]_srl3_n_0\
    );
\stage_1_data_r_reg[18]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[16]_0\(5),
      Q => \stage_1_data_r_reg[18]_srl3_n_0\
    );
\stage_1_data_r_reg[19]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[16]_0\(4),
      Q => \stage_1_data_r_reg[19]_srl3_n_0\
    );
\stage_1_data_r_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[0]_0\(6),
      Q => \stage_1_data_r_reg[1]_srl3_n_0\
    );
\stage_1_data_r_reg[20]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[16]_0\(3),
      Q => \stage_1_data_r_reg[20]_srl3_n_0\
    );
\stage_1_data_r_reg[21]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[16]_0\(2),
      Q => \stage_1_data_r_reg[21]_srl3_n_0\
    );
\stage_1_data_r_reg[22]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[16]_0\(1),
      Q => \stage_1_data_r_reg[22]_srl3_n_0\
    );
\stage_1_data_r_reg[23]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[16]_0\(0),
      Q => \stage_1_data_r_reg[23]_srl3_n_0\
    );
\stage_1_data_r_reg[24]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[24]_0\(7),
      Q => \stage_1_data_r_reg[24]_srl3_n_0\
    );
\stage_1_data_r_reg[25]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[24]_0\(6),
      Q => \stage_1_data_r_reg[25]_srl3_n_0\
    );
\stage_1_data_r_reg[26]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[24]_0\(5),
      Q => \stage_1_data_r_reg[26]_srl3_n_0\
    );
\stage_1_data_r_reg[27]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[24]_0\(4),
      Q => \stage_1_data_r_reg[27]_srl3_n_0\
    );
\stage_1_data_r_reg[28]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[24]_0\(3),
      Q => \stage_1_data_r_reg[28]_srl3_n_0\
    );
\stage_1_data_r_reg[29]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[24]_0\(2),
      Q => \stage_1_data_r_reg[29]_srl3_n_0\
    );
\stage_1_data_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[0]_0\(5),
      Q => \stage_1_data_r_reg[2]_srl3_n_0\
    );
\stage_1_data_r_reg[30]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[24]_0\(1),
      Q => \stage_1_data_r_reg[30]_srl3_n_0\
    );
\stage_1_data_r_reg[31]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[24]_0\(0),
      Q => \stage_1_data_r_reg[31]_srl3_n_0\
    );
\stage_1_data_r_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[0]_0\(4),
      Q => \stage_1_data_r_reg[3]_srl3_n_0\
    );
\stage_1_data_r_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[0]_0\(3),
      Q => \stage_1_data_r_reg[4]_srl3_n_0\
    );
\stage_1_data_r_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[0]_0\(2),
      Q => \stage_1_data_r_reg[5]_srl3_n_0\
    );
\stage_1_data_r_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[0]_0\(1),
      Q => \stage_1_data_r_reg[6]_srl3_n_0\
    );
\stage_1_data_r_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[0]_0\(0),
      Q => \stage_1_data_r_reg[7]_srl3_n_0\
    );
\stage_1_data_r_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[8]_0\(7),
      Q => \stage_1_data_r_reg[8]_srl3_n_0\
    );
\stage_1_data_r_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \STORAGE_DATA_reg[31]\,
      D => \stage_2_data_r_reg[8]_0\(6),
      Q => \stage_1_data_r_reg[9]_srl3_n_0\
    );
\stage_1_ecp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_ecp_r_reg[0]_0\(1),
      Q => stage_1_ecp_r(0),
      R => '0'
    );
\stage_1_ecp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_ecp_r_reg[0]_0\(0),
      Q => stage_1_ecp_r(1),
      R => '0'
    );
stage_1_pad_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => stage_1_pad_r_reg_0,
      Q => stage_1_pad_r,
      R => '0'
    );
stage_1_rx_ll_deframer_i: entity work.top_aurora_0_0_aurora_8b10b_0_RX_LL_DEFRAMER
     port map (
      \AFTER_SCP_reg[1]_0\ => stage_1_rx_ll_deframer_i_n_2,
      \AFTER_SCP_reg[1]_1\ => stage_1_rx_ll_deframer_i_n_3,
      \AFTER_SCP_reg[1]_2\ => stage_1_rx_ll_deframer_i_n_4,
      D(1 downto 0) => D(1 downto 0),
      \DEFRAMED_DATA_V_reg[0]_0\(1 downto 0) => \DEFRAMED_DATA_V_reg[0]\(1 downto 0),
      \DEFRAMED_DATA_V_reg[1]_0\(1) => count_c(0),
      \DEFRAMED_DATA_V_reg[1]_0\(0) => count_c(1),
      \IN_FRAME_reg[0]_0\ => \STORAGE_DATA_reg[31]\,
      \IN_FRAME_reg[1]_0\ => \IN_FRAME_reg[1]\,
      Q(1) => stage_1_ecp_r(0),
      Q(0) => stage_1_ecp_r(1),
      SR(0) => SR(0),
      after_scp_select_c_0 => after_scp_select_c_0,
      after_scp_select_c_1 => after_scp_select_c_1,
      in_frame_r_reg_0 => in_frame_r_reg,
      mux_select_c(0) => mux_select_c(2),
      \stage_1_ecp_r_reg[0]\ => stage_1_rx_ll_deframer_i_n_0,
      stage_2_frame_err_r_reg(1) => stage_1_scp_r(0),
      stage_2_frame_err_r_reg(0) => stage_1_scp_r(1)
    );
\stage_1_scp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => D(1),
      Q => stage_1_scp_r(0),
      R => '0'
    );
\stage_1_scp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => D(0),
      Q => stage_1_scp_r(1),
      R => '0'
    );
\stage_2_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[0]_srl3_n_0\,
      Q => stage_2_data_r(0),
      R => '0'
    );
\stage_2_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[10]_srl3_n_0\,
      Q => stage_2_data_r(10),
      R => '0'
    );
\stage_2_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[11]_srl3_n_0\,
      Q => stage_2_data_r(11),
      R => '0'
    );
\stage_2_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[12]_srl3_n_0\,
      Q => stage_2_data_r(12),
      R => '0'
    );
\stage_2_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[13]_srl3_n_0\,
      Q => stage_2_data_r(13),
      R => '0'
    );
\stage_2_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[14]_srl3_n_0\,
      Q => stage_2_data_r(14),
      R => '0'
    );
\stage_2_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[15]_srl3_n_0\,
      Q => stage_2_data_r(15),
      R => '0'
    );
\stage_2_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[16]_srl3_n_0\,
      Q => stage_2_data_r(16),
      R => '0'
    );
\stage_2_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[17]_srl3_n_0\,
      Q => stage_2_data_r(17),
      R => '0'
    );
\stage_2_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[18]_srl3_n_0\,
      Q => stage_2_data_r(18),
      R => '0'
    );
\stage_2_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[19]_srl3_n_0\,
      Q => stage_2_data_r(19),
      R => '0'
    );
\stage_2_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[1]_srl3_n_0\,
      Q => stage_2_data_r(1),
      R => '0'
    );
\stage_2_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[20]_srl3_n_0\,
      Q => stage_2_data_r(20),
      R => '0'
    );
\stage_2_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[21]_srl3_n_0\,
      Q => stage_2_data_r(21),
      R => '0'
    );
\stage_2_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[22]_srl3_n_0\,
      Q => stage_2_data_r(22),
      R => '0'
    );
\stage_2_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[23]_srl3_n_0\,
      Q => stage_2_data_r(23),
      R => '0'
    );
\stage_2_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[24]_srl3_n_0\,
      Q => stage_2_data_r(24),
      R => '0'
    );
\stage_2_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[25]_srl3_n_0\,
      Q => stage_2_data_r(25),
      R => '0'
    );
\stage_2_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[26]_srl3_n_0\,
      Q => stage_2_data_r(26),
      R => '0'
    );
\stage_2_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[27]_srl3_n_0\,
      Q => stage_2_data_r(27),
      R => '0'
    );
\stage_2_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[28]_srl3_n_0\,
      Q => stage_2_data_r(28),
      R => '0'
    );
\stage_2_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[29]_srl3_n_0\,
      Q => stage_2_data_r(29),
      R => '0'
    );
\stage_2_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[2]_srl3_n_0\,
      Q => stage_2_data_r(2),
      R => '0'
    );
\stage_2_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[30]_srl3_n_0\,
      Q => stage_2_data_r(30),
      R => '0'
    );
\stage_2_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[31]_srl3_n_0\,
      Q => stage_2_data_r(31),
      R => '0'
    );
\stage_2_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[3]_srl3_n_0\,
      Q => stage_2_data_r(3),
      R => '0'
    );
\stage_2_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[4]_srl3_n_0\,
      Q => stage_2_data_r(4),
      R => '0'
    );
\stage_2_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[5]_srl3_n_0\,
      Q => stage_2_data_r(5),
      R => '0'
    );
\stage_2_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[6]_srl3_n_0\,
      Q => stage_2_data_r(6),
      R => '0'
    );
\stage_2_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[7]_srl3_n_0\,
      Q => stage_2_data_r(7),
      R => '0'
    );
\stage_2_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[8]_srl3_n_0\,
      Q => stage_2_data_r(8),
      R => '0'
    );
\stage_2_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => \stage_1_data_r_reg[9]_srl3_n_0\,
      Q => stage_2_data_r(9),
      R => '0'
    );
stage_2_end_after_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => stage_1_rx_ll_deframer_i_n_4,
      Q => stage_2_end_after_start_r,
      R => SR(0)
    );
stage_2_end_before_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => stage_1_rx_ll_deframer_i_n_3,
      Q => stage_2_end_before_start_r,
      R => SR(0)
    );
stage_2_frame_err_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => stage_1_rx_ll_deframer_i_n_0,
      Q => stage_2_frame_err_r,
      R => SR(0)
    );
stage_2_left_align_control_i: entity work.top_aurora_0_0_aurora_8b10b_0_LEFT_ALIGN_CONTROL
     port map (
      MUX_SELECT(0) => MUX_SELECT(2),
      \MUX_SELECT_reg[2]_0\ => \STORAGE_DATA_reg[31]\,
      mux_select_c(0) => mux_select_c(2)
    );
stage_2_pad_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => stage_1_pad_r,
      Q => stage_2_pad_r,
      R => '0'
    );
stage_2_start_with_data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \STORAGE_DATA_reg[31]\,
      CE => '1',
      D => stage_1_rx_ll_deframer_i_n_2,
      Q => stage_2_start_with_data_r,
      R => SR(0)
    );
stage_2_valid_data_counter_i: entity work.top_aurora_0_0_aurora_8b10b_0_VALID_DATA_COUNTER
     port map (
      \COUNT_reg[0]_0\(1) => count_c(0),
      \COUNT_reg[0]_0\(0) => count_c(1),
      \COUNT_reg[0]_1\ => \STORAGE_DATA_reg[31]\,
      D(1) => ce_command_c(0),
      D(0) => ce_command_c(1),
      FRAME_ERR_RESULT0 => FRAME_ERR_RESULT0,
      Q(1) => stage_2_data_v_count_r(0),
      Q(0) => stage_2_data_v_count_r(1),
      SR(0) => SR(0),
      \STORAGE_CE_reg[0]\(1) => stage_3_storage_count_r(0),
      \STORAGE_CE_reg[0]\(0) => stage_3_storage_count_r(1),
      end_storage_r0 => end_storage_r0,
      end_storage_r_reg(0) => storage_count_c(0),
      excess_c => excess_c,
      stage_2_end_after_start_r => stage_2_end_after_start_r,
      stage_2_end_before_start_r => stage_2_end_before_start_r,
      stage_2_frame_err_r => stage_2_frame_err_r,
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      stage_3_end_storage_r => stage_3_end_storage_r,
      \storage_not_empty_c__0\ => \storage_not_empty_c__0\
    );
stage_3_left_align_datapath_mux_i: entity work.top_aurora_0_0_aurora_8b10b_0_LEFT_ALIGN_MUX
     port map (
      \MUXED_DATA_reg[0]_0\(31 downto 0) => \^muxed_data_reg[0]\(31 downto 0),
      \MUXED_DATA_reg[0]_1\ => \STORAGE_DATA_reg[31]\,
      MUX_SELECT(0) => MUX_SELECT(2),
      stage_2_data_r(0 to 31) => stage_2_data_r(0 to 31)
    );
stage_3_output_switch_control_i: entity work.top_aurora_0_0_aurora_8b10b_0_OUTPUT_SWITCH_CONTROL
     port map (
      OUTPUT_SELECT => OUTPUT_SELECT,
      \OUTPUT_SELECT_reg[9]_0\ => \STORAGE_DATA_reg[31]\,
      output_select_c(0) => output_select_c(9)
    );
stage_3_storage_ce_control_i: entity work.top_aurora_0_0_aurora_8b10b_0_STORAGE_CE_CONTROL
     port map (
      D(1) => ce_command_c(0),
      D(0) => ce_command_c(1),
      Q(1) => p_0_in0,
      Q(0) => stage_3_storage_ce_control_i_n_1,
      SR(0) => SR(0),
      \STORAGE_CE_reg[1]_0\ => \STORAGE_DATA_reg[31]\
    );
stage_3_storage_count_control_i: entity work.top_aurora_0_0_aurora_8b10b_0_STORAGE_COUNT_CONTROL
     port map (
      D(1) => storage_count_c(0),
      D(0) => storage_count_c(1),
      \OUTPUT_SELECT_reg[9]\(1) => stage_2_data_v_count_r(0),
      \OUTPUT_SELECT_reg[9]\(0) => stage_2_data_v_count_r(1),
      Q(1) => stage_3_storage_count_r(0),
      Q(0) => stage_3_storage_count_r(1),
      SR(0) => sideband_output_i_n_1,
      end_storage_r_reg => stage_3_storage_count_control_i_n_3,
      output_select_c(0) => output_select_c(9),
      stage_2_end_before_start_r => stage_2_end_before_start_r,
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      stage_3_end_storage_r => stage_3_end_storage_r,
      \storage_count_r_reg[1]_0\ => \STORAGE_DATA_reg[31]\,
      \storage_not_empty_c__0\ => \storage_not_empty_c__0\
    );
stage_3_storage_switch_control_i: entity work.top_aurora_0_0_aurora_8b10b_0_STORAGE_SWITCH_CONTROL
     port map (
      Q(1) => stage_3_storage_count_r(0),
      Q(0) => stage_3_storage_count_r(1),
      STORAGE_SELECT(1 downto 0) => STORAGE_SELECT(1 downto 0),
      \STORAGE_SELECT_reg[4]_0\ => \STORAGE_DATA_reg[31]\,
      \STORAGE_SELECT_reg[9]_0\(1) => stage_2_data_v_count_r(0),
      \STORAGE_SELECT_reg[9]_0\(0) => stage_2_data_v_count_r(1),
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      stage_3_end_storage_r => stage_3_end_storage_r
    );
stage_4_storage_mux_i: entity work.top_aurora_0_0_aurora_8b10b_0_STORAGE_MUX
     port map (
      E(1) => p_0_in0,
      E(0) => stage_3_storage_ce_control_i_n_1,
      Q(31) => STORAGE_DATA(0),
      Q(30) => STORAGE_DATA(1),
      Q(29) => STORAGE_DATA(2),
      Q(28) => STORAGE_DATA(3),
      Q(27) => STORAGE_DATA(4),
      Q(26) => STORAGE_DATA(5),
      Q(25) => STORAGE_DATA(6),
      Q(24) => STORAGE_DATA(7),
      Q(23) => STORAGE_DATA(8),
      Q(22) => STORAGE_DATA(9),
      Q(21) => STORAGE_DATA(10),
      Q(20) => STORAGE_DATA(11),
      Q(19) => STORAGE_DATA(12),
      Q(18) => STORAGE_DATA(13),
      Q(17) => STORAGE_DATA(14),
      Q(16) => STORAGE_DATA(15),
      Q(15) => STORAGE_DATA(16),
      Q(14) => STORAGE_DATA(17),
      Q(13) => STORAGE_DATA(18),
      Q(12) => STORAGE_DATA(19),
      Q(11) => STORAGE_DATA(20),
      Q(10) => STORAGE_DATA(21),
      Q(9) => STORAGE_DATA(22),
      Q(8) => STORAGE_DATA(23),
      Q(7) => STORAGE_DATA(24),
      Q(6) => STORAGE_DATA(25),
      Q(5) => STORAGE_DATA(26),
      Q(4) => STORAGE_DATA(27),
      Q(3) => STORAGE_DATA(28),
      Q(2) => STORAGE_DATA(29),
      Q(1) => STORAGE_DATA(30),
      Q(0) => STORAGE_DATA(31),
      \STORAGE_DATA_reg[0]_0\(31 downto 0) => \STORAGE_DATA_reg[0]\(31 downto 0),
      \STORAGE_DATA_reg[31]_0\ => \STORAGE_DATA_reg[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_SUPPORT_RESET_LOGIC is
  port (
    gt_reset_out : out STD_LOGIC;
    in0 : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    s_level_out_d6_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debounce_gt_rst_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_SUPPORT_RESET_LOGIC : entity is "aurora_8b10b_0_SUPPORT_RESET_LOGIC";
end top_aurora_0_0_aurora_8b10b_0_SUPPORT_RESET_LOGIC;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_SUPPORT_RESET_LOGIC is
  signal debounce_gt_rst_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute async_reg : string;
  attribute async_reg of debounce_gt_rst_r : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of debounce_gt_rst_r : signal is "{no}";
  signal \^gt_reset_out\ : STD_LOGIC;
  signal gt_rst_r0_n_0 : STD_LOGIC;
  signal gt_rst_sync : STD_LOGIC;
  signal reset_debounce_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal reset_debounce_r20_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \debounce_gt_rst_r_reg[0]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[1]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[2]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[3]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[3]\ : label is "{no}";
begin
  gt_reset_out <= \^gt_reset_out\;
\debounce_gt_rst_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \debounce_gt_rst_r_reg[0]_0\(0),
      Q => debounce_gt_rst_r(0),
      R => '0'
    );
\debounce_gt_rst_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => debounce_gt_rst_r(0),
      Q => debounce_gt_rst_r(1),
      R => '0'
    );
\debounce_gt_rst_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => debounce_gt_rst_r(1),
      Q => debounce_gt_rst_r(2),
      R => '0'
    );
\debounce_gt_rst_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => debounce_gt_rst_r(2),
      Q => debounce_gt_rst_r(3),
      R => '0'
    );
gt_rst_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => debounce_gt_rst_r(2),
      I1 => debounce_gt_rst_r(3),
      I2 => debounce_gt_rst_r(0),
      I3 => debounce_gt_rst_r(1),
      O => gt_rst_r0_n_0
    );
gt_rst_r_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0\
     port map (
      AS(0) => gt_rst_sync,
      gt_reset_out => \^gt_reset_out\,
      init_clk_in => init_clk_in,
      s_level_out_d6_reg_0 => s_level_out_d6_reg
    );
gt_rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => gt_rst_r0_n_0,
      Q => \^gt_reset_out\,
      R => '0'
    );
reset_debounce_r20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => reset_debounce_r(2),
      I1 => reset_debounce_r(3),
      I2 => reset_debounce_r(0),
      I3 => reset_debounce_r(1),
      O => reset_debounce_r20_n_0
    );
reset_debounce_r2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => reset_debounce_r20_n_0,
      Q => in0,
      R => '0'
    );
\reset_debounce_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => D(0),
      PRE => gt_rst_sync,
      Q => reset_debounce_r(0)
    );
\reset_debounce_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => reset_debounce_r(0),
      PRE => gt_rst_sync,
      Q => reset_debounce_r(1)
    );
\reset_debounce_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => reset_debounce_r(1),
      PRE => gt_rst_sync,
      Q => reset_debounce_r(2)
    );
\reset_debounce_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d6_reg,
      CE => '1',
      D => reset_debounce_r(2),
      PRE => gt_rst_sync,
      Q => reset_debounce_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_TX_LL is
  port (
    gen_cc_i : out STD_LOGIC;
    tx_dst_rdy : out STD_LOGIC;
    gen_scp_striped_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    gen_ecp_i : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    \TX_PE_DATA_V_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_PAD_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_PE_DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tx_pe_data_r_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    \tx_pe_data_v_r_reg[1]\ : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 3 );
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_TX_LL : entity is "aurora_8b10b_0_TX_LL";
end top_aurora_0_0_aurora_8b10b_0_TX_LL;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_TX_LL is
  signal do_cc_r : STD_LOGIC;
  signal pdu_ok_c : STD_LOGIC;
  signal storage_pad_r0 : STD_LOGIC;
  signal storage_v_r0 : STD_LOGIC;
  signal \^tx_dst_rdy\ : STD_LOGIC;
  signal tx_ll_control_i_n_10 : STD_LOGIC;
  signal tx_ll_control_i_n_7 : STD_LOGIC;
  signal tx_ll_datapath_i_n_0 : STD_LOGIC;
begin
  tx_dst_rdy <= \^tx_dst_rdy\;
tx_ll_control_i: entity work.top_aurora_0_0_aurora_8b10b_0_TX_LL_CONTROL
     port map (
      D(0) => tx_ll_control_i_n_7,
      E(0) => pdu_ok_c,
      GEN_ECP_reg_0 => \tx_pe_data_r_reg[0]\,
      Q => Q,
      TX_DST_RDY_N_reg_0 => \^tx_dst_rdy\,
      TX_DST_RDY_N_reg_1 => tx_ll_control_i_n_10,
      do_cc_r => do_cc_r,
      gen_cc_i => gen_cc_i,
      gen_ecp_i => gen_ecp_i,
      gen_scp_striped_i(0) => gen_scp_striped_i(0),
      idle_r_reg_0 => \tx_pe_data_v_r_reg[1]\,
      in_frame_r_reg => tx_ll_datapath_i_n_0,
      p_0_in => p_0_in,
      s_axi_tx_tkeep(0 to 3) => s_axi_tx_tkeep(0 to 3),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      storage_pad_r0 => storage_pad_r0,
      storage_v_r0 => storage_v_r0
    );
tx_ll_datapath_i: entity work.top_aurora_0_0_aurora_8b10b_0_TX_LL_DATAPATH
     port map (
      D(0) => tx_ll_control_i_n_7,
      E(0) => pdu_ok_c,
      \GEN_PAD_reg[0]_0\(1 downto 0) => \GEN_PAD_reg[0]\(1 downto 0),
      \TX_PE_DATA_V_reg[0]_0\(1 downto 0) => \TX_PE_DATA_V_reg[0]\(1 downto 0),
      \TX_PE_DATA_reg[0]_0\(31 downto 0) => \TX_PE_DATA_reg[0]\(31 downto 0),
      do_cc_r => do_cc_r,
      in_frame_r_reg_0 => tx_ll_datapath_i_n_0,
      in_frame_r_reg_1 => tx_ll_control_i_n_10,
      p_0_in => p_0_in,
      s_axi_tx_tdata(0 to 31) => s_axi_tx_tdata(0 to 31),
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      storage_pad_r0 => storage_pad_r0,
      storage_v_r0 => storage_v_r0,
      tx_dst_rdy => \^tx_dst_rdy\,
      \tx_pe_data_r_reg[0]_0\ => \tx_pe_data_r_reg[0]\,
      \tx_pe_data_v_r_reg[1]_0\ => \tx_pe_data_v_r_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_hotplug is
  port (
    link_reset_out : out STD_LOGIC;
    p_level_in_d1_cdc_from_reg : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_hotplug : entity is "aurora_8b10b_0_hotplug";
end top_aurora_0_0_aurora_8b10b_0_hotplug;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_hotplug is
  signal cc_sync : STD_LOGIC;
  signal \count_for_reset_r[0]_i_2_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \count_for_reset_r_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal link_reset_0_i_1_n_0 : STD_LOGIC;
  signal link_reset_0_i_2_n_0 : STD_LOGIC;
  signal link_reset_0_i_3_n_0 : STD_LOGIC;
  signal link_reset_0_i_4_n_0 : STD_LOGIC;
  signal link_reset_0_i_5_n_0 : STD_LOGIC;
  signal link_reset_0_i_6_n_0 : STD_LOGIC;
  signal link_reset_0_i_7_n_0 : STD_LOGIC;
  signal rx_cc_extend_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_cc_extend_r2 : STD_LOGIC;
  signal rx_cc_extend_r2_i_1_n_0 : STD_LOGIC;
  signal rx_cc_extend_r2_i_2_n_0 : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_for_reset_r_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\count_for_reset_r[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_2_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_1_n_7\,
      Q => count_for_reset_r_reg(0),
      R => cc_sync
    );
\count_for_reset_r_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_for_reset_r_reg[0]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[0]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[0]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_for_reset_r_reg[0]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[0]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[0]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[0]_i_1_n_7\,
      S(3 downto 1) => count_for_reset_r_reg(3 downto 1),
      S(0) => \count_for_reset_r[0]_i_2_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_5\,
      Q => count_for_reset_r_reg(10),
      R => cc_sync
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_4\,
      Q => count_for_reset_r_reg(11),
      R => cc_sync
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_7\,
      Q => count_for_reset_r_reg(12),
      R => cc_sync
    );
\count_for_reset_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[12]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[12]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[12]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[12]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[12]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[12]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(15 downto 12)
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_6\,
      Q => count_for_reset_r_reg(13),
      R => cc_sync
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_5\,
      Q => count_for_reset_r_reg(14),
      R => cc_sync
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_4\,
      Q => count_for_reset_r_reg(15),
      R => cc_sync
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_7\,
      Q => count_for_reset_r_reg(16),
      R => cc_sync
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[12]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[16]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[16]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[16]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[16]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[16]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[16]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(19 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_6\,
      Q => count_for_reset_r_reg(17),
      R => cc_sync
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_5\,
      Q => count_for_reset_r_reg(18),
      R => cc_sync
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_4\,
      Q => count_for_reset_r_reg(19),
      R => cc_sync
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_1_n_6\,
      Q => count_for_reset_r_reg(1),
      R => cc_sync
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_7\,
      Q => count_for_reset_r_reg(20),
      R => cc_sync
    );
\count_for_reset_r_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[16]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[20]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[20]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[20]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[20]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[20]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[20]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(23 downto 20)
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_6\,
      Q => count_for_reset_r_reg(21),
      R => cc_sync
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_5\,
      Q => count_for_reset_r_reg(22),
      R => cc_sync
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_4\,
      Q => count_for_reset_r_reg(23),
      R => cc_sync
    );
\count_for_reset_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[24]_i_1_n_7\,
      Q => count_for_reset_r_reg(24),
      R => cc_sync
    );
\count_for_reset_r_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[20]_i_1_n_0\,
      CO(3 downto 1) => \NLW_count_for_reset_r_reg[24]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \count_for_reset_r_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_count_for_reset_r_reg[24]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \count_for_reset_r_reg[24]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[24]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => count_for_reset_r_reg(25 downto 24)
    );
\count_for_reset_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[24]_i_1_n_6\,
      Q => count_for_reset_r_reg(25),
      R => cc_sync
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_1_n_5\,
      Q => count_for_reset_r_reg(2),
      R => cc_sync
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_1_n_4\,
      Q => count_for_reset_r_reg(3),
      R => cc_sync
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_7\,
      Q => count_for_reset_r_reg(4),
      R => cc_sync
    );
\count_for_reset_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[0]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[4]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[4]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[4]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[4]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[4]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[4]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(7 downto 4)
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_6\,
      Q => count_for_reset_r_reg(5),
      R => cc_sync
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_5\,
      Q => count_for_reset_r_reg(6),
      R => cc_sync
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_4\,
      Q => count_for_reset_r_reg(7),
      R => cc_sync
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_7\,
      Q => count_for_reset_r_reg(8),
      R => cc_sync
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[4]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[8]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[8]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[8]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[8]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[8]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(11 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_6\,
      Q => count_for_reset_r_reg(9),
      R => cc_sync
    );
link_reset_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005444"
    )
        port map (
      I0 => link_reset_0_i_2_n_0,
      I1 => count_for_reset_r_reg(4),
      I2 => count_for_reset_r_reg(2),
      I3 => count_for_reset_r_reg(3),
      I4 => link_reset_0_i_3_n_0,
      I5 => link_reset_0_i_4_n_0,
      O => link_reset_0_i_1_n_0
    );
link_reset_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => count_for_reset_r_reg(14),
      I1 => count_for_reset_r_reg(10),
      I2 => count_for_reset_r_reg(13),
      I3 => link_reset_0_i_5_n_0,
      O => link_reset_0_i_2_n_0
    );
link_reset_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => link_reset_0_i_6_n_0,
      I1 => link_reset_0_i_7_n_0,
      I2 => count_for_reset_r_reg(6),
      I3 => count_for_reset_r_reg(21),
      I4 => count_for_reset_r_reg(5),
      I5 => count_for_reset_r_reg(16),
      O => link_reset_0_i_3_n_0
    );
link_reset_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(2),
      I1 => count_for_reset_r_reg(3),
      I2 => count_for_reset_r_reg(0),
      I3 => count_for_reset_r_reg(4),
      I4 => count_for_reset_r_reg(10),
      I5 => count_for_reset_r_reg(1),
      O => link_reset_0_i_4_n_0
    );
link_reset_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => count_for_reset_r_reg(7),
      I1 => count_for_reset_r_reg(22),
      I2 => count_for_reset_r_reg(8),
      I3 => count_for_reset_r_reg(15),
      O => link_reset_0_i_5_n_0
    );
link_reset_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => count_for_reset_r_reg(9),
      I1 => count_for_reset_r_reg(18),
      I2 => count_for_reset_r_reg(24),
      I3 => count_for_reset_r_reg(11),
      I4 => count_for_reset_r_reg(19),
      I5 => count_for_reset_r_reg(17),
      O => link_reset_0_i_6_n_0
    );
link_reset_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => count_for_reset_r_reg(12),
      I1 => count_for_reset_r_reg(23),
      I2 => count_for_reset_r_reg(20),
      I3 => count_for_reset_r_reg(25),
      O => link_reset_0_i_7_n_0
    );
link_reset_0_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_0_i_1_n_0,
      Q => link_reset_0,
      R => '0'
    );
\link_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_out,
      R => '0'
    );
rx_cc_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_23\
     port map (
      init_clk_in => init_clk_in,
      \out\ => cc_sync,
      p_level_in_d1_cdc_from_reg_0 => p_level_in_d1_cdc_from_reg,
      rx_cc_extend_r2 => rx_cc_extend_r2
    );
rx_cc_extend_r2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_cc_extend_r(2),
      I1 => rx_cc_extend_r(3),
      I2 => rx_cc_extend_r(0),
      I3 => rx_cc_extend_r(1),
      I4 => rx_cc_extend_r2_i_2_n_0,
      O => rx_cc_extend_r2_i_1_n_0
    );
rx_cc_extend_r2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_cc_extend_r(5),
      I1 => rx_cc_extend_r(4),
      I2 => rx_cc_extend_r(7),
      I3 => rx_cc_extend_r(6),
      O => rx_cc_extend_r2_i_2_n_0
    );
rx_cc_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => rx_cc_extend_r2_i_1_n_0,
      Q => rx_cc_extend_r2,
      R => '0'
    );
\rx_cc_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => rx_cc_extend_r(1),
      Q => rx_cc_extend_r(0),
      R => SR(0)
    );
\rx_cc_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => rx_cc_extend_r(2),
      Q => rx_cc_extend_r(1),
      R => SR(0)
    );
\rx_cc_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => rx_cc_extend_r(3),
      Q => rx_cc_extend_r(2),
      R => SR(0)
    );
\rx_cc_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => rx_cc_extend_r(4),
      Q => rx_cc_extend_r(3),
      R => SR(0)
    );
\rx_cc_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => rx_cc_extend_r(5),
      Q => rx_cc_extend_r(4),
      R => SR(0)
    );
\rx_cc_extend_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => rx_cc_extend_r(6),
      Q => rx_cc_extend_r(5),
      R => SR(0)
    );
\rx_cc_extend_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => rx_cc_extend_r(7),
      Q => rx_cc_extend_r(6),
      R => SR(0)
    );
\rx_cc_extend_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => D(0),
      Q => rx_cc_extend_r(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_multi_gt is
  port (
    in0 : out STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rx_realign_i : out STD_LOGIC;
    free_clk_in : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    free_clk_in_0 : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ack_flag : out STD_LOGIC;
    pll_not_locked_out : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    consecutive_commas_r_reg : out STD_LOGIC;
    free_clk_in_1 : out STD_LOGIC;
    \previous_cycle_data_r_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \left_align_select_r_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \previous_cycle_control_r_reg[0]\ : out STD_LOGIC;
    \left_align_select_r_reg[1]\ : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    \left_align_select_r_reg[0]_0\ : out STD_LOGIC;
    \left_align_select_r_reg[1]_0\ : out STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_tx_reset_i : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_qpllclk_quad1_out : in STD_LOGIC;
    gt_qpllrefclk_quad1_out : in STD_LOGIC;
    gt_rxdfelfhold_i : in STD_LOGIC;
    ena_comma_align_i : in STD_LOGIC;
    rx_polarity_i : in STD_LOGIC;
    gt_rxuserrdy_i : in STD_LOGIC;
    s_level_out_d1_aurora_8b10b_0_cdc_to_reg : in STD_LOGIC;
    power_down : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    flag2_reg : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    consecutive_commas_r : in STD_LOGIC;
    begin_r : in STD_LOGIC;
    \word_aligned_data_r_reg[16]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \left_align_select_r_reg[0]_1\ : in STD_LOGIC;
    \left_align_select_r_reg[1]_1\ : in STD_LOGIC;
    \word_aligned_control_bits_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpll_reset_i : in STD_LOGIC;
    \left_align_select_r_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_multi_gt : entity is "aurora_8b10b_0_multi_gt";
end top_aurora_0_0_aurora_8b10b_0_multi_gt;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_multi_gt is
begin
gt0_aurora_8b10b_0_i: entity work.top_aurora_0_0_aurora_8b10b_0_gt
     port map (
      D(3 downto 0) => D(3 downto 0),
      ENABLE_ERR_DETECT_reg(3 downto 0) => ENABLE_ERR_DETECT_reg(3 downto 0),
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      SR(0) => SR(0),
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      ack_flag => ack_flag,
      begin_r => begin_r,
      consecutive_commas_r => consecutive_commas_r,
      consecutive_commas_r_reg => consecutive_commas_r_reg,
      cpll_reset_i => cpll_reset_i,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drprdy_out => drprdy_out,
      drpwe_in => drpwe_in,
      ena_comma_align_i => ena_comma_align_i,
      enable_err_detect_i => enable_err_detect_i,
      flag2_reg_0 => flag2_reg,
      free_clk_in => free_clk_in,
      free_clk_in_0 => free_clk_in_0,
      free_clk_in_1 => free_clk_in_1,
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_refclk1 => gt_refclk1,
      gt_rxdfelfhold_i => gt_rxdfelfhold_i,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      hard_err_gt0 => hard_err_gt0,
      in0 => in0,
      init_clk_in => init_clk_in,
      \left_align_select_r_reg[0]\(7 downto 0) => \left_align_select_r_reg[0]\(7 downto 0),
      \left_align_select_r_reg[0]_0\ => \left_align_select_r_reg[0]_0\,
      \left_align_select_r_reg[0]_1\ => \left_align_select_r_reg[0]_1\,
      \left_align_select_r_reg[0]_2\ => \left_align_select_r_reg[0]_2\,
      \left_align_select_r_reg[1]\ => \left_align_select_r_reg[1]\,
      \left_align_select_r_reg[1]_0\ => \left_align_select_r_reg[1]_0\,
      \left_align_select_r_reg[1]_1\ => \left_align_select_r_reg[1]_1\,
      loopback(2 downto 0) => loopback(2 downto 0),
      pll_not_locked_out => pll_not_locked_out,
      power_down => power_down,
      \previous_cycle_control_r_reg[0]\ => \previous_cycle_control_r_reg[0]\,
      \previous_cycle_data_r_reg[7]\(5 downto 0) => \previous_cycle_data_r_reg[7]\(5 downto 0),
      rx_polarity_i => rx_polarity_i,
      rx_realign_i => rx_realign_i,
      rxn => rxn,
      rxp => rxp,
      s_level_out_d1_aurora_8b10b_0_cdc_to_reg => s_level_out_d1_aurora_8b10b_0_cdc_to_reg,
      tx_out_clk => tx_out_clk,
      txn => txn,
      txp => txp,
      \word_aligned_control_bits_r_reg[2]\(0) => \word_aligned_control_bits_r_reg[2]\(0),
      \word_aligned_data_r_reg[16]\(5 downto 0) => \word_aligned_data_r_reg[16]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_rx_startup_fsm is
  port (
    gtrxreset_i_0 : out STD_LOGIC;
    gt_rxuserrdy_i : out STD_LOGIC;
    gt_rxdfelfhold_i : out STD_LOGIC;
    s_level_out_d1_aurora_8b10b_0_cdc_to_reg : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    p_level_in_d1_cdc_from_reg : in STD_LOGIC;
    rxfsm_rxresetdone_r : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_time_out_reg_0 : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_rx_startup_fsm : entity is "aurora_8b10b_0_rx_startup_fsm";
end top_aurora_0_0_aurora_8b10b_0_rx_startup_fsm;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_rx_startup_fsm is
  signal \FSM_sequential_rx_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal RXDFEAGCHOLD_i_1_n_0 : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal adapt_count : STD_LOGIC;
  signal \adapt_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \adapt_count[0]_i_9_n_0\ : STD_LOGIC;
  signal adapt_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \adapt_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal \^gt_rxdfelfhold_i\ : STD_LOGIC;
  signal \^gt_rxuserrdy_i\ : STD_LOGIC;
  signal \^gtrxreset_i_0\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal recclk_mon_count_reset : STD_LOGIC;
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_cplllock_cdc_sync_n_0 : STD_LOGIC;
  signal sync_cplllock_cdc_sync_n_1 : STD_LOGIC;
  signal sync_cplllock_cdc_sync_n_2 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_cdc_sync_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_cdc_sync_n_1 : STD_LOGIC;
  signal sync_rx_fsm_reset_done_int_cdc_sync_n_0 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_i_3_n_0 : STD_LOGIC;
  signal time_out_100us_i_4_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_i_4_n_0 : STD_LOGIC;
  signal time_out_1us_i_5_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_adapt_i_1_n_0 : STD_LOGIC;
  signal time_out_adapt_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_8_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_1__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_adapt_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[1]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[2]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_11\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_7\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_9\ : label is "soft_lutpair115";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of gtrxreset_i_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_4__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \reset_time_out_i_2__0\ : label is "soft_lutpair116";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of run_phase_alignment_int_s3_reg : label is "no";
  attribute equivalent_register_removal of rx_fsm_reset_done_int_s3_reg : label is "no";
  attribute equivalent_register_removal of rxresetdone_s3_reg : label is "no";
  attribute SOFT_HLUTNM of time_out_100us_i_2 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of time_out_100us_i_4 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of time_out_1us_i_4 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_6__0\ : label is "soft_lutpair123";
  attribute equivalent_register_removal of time_out_wait_bypass_s3_reg : label is "no";
begin
  gt_rxdfelfhold_i <= \^gt_rxdfelfhold_i\;
  gt_rxuserrdy_i <= \^gt_rxuserrdy_i\;
  gtrxreset_i_0 <= \^gtrxreset_i_0\;
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I1 => rx_state(3),
      I2 => \FSM_sequential_rx_state[0]_i_2_n_0\,
      O => \FSM_sequential_rx_state[0]_i_1_n_0\
    );
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3F73337B3F33333"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_9_n_0\,
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => reset_time_out_reg_n_0,
      I4 => time_out_2ms_reg_n_0,
      I5 => time_tlock_max,
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888BB8B8B8B8"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[1]_i_1_n_0\
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB000000"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_out_100us_reg_n_0,
      I2 => \^gt_rxuserrdy_i\,
      I3 => rx_state(0),
      I4 => \FSM_sequential_rx_state[3]_i_9_n_0\,
      O => \FSM_sequential_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000026AA04AA"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => time_out_2ms_reg_n_0,
      I3 => rx_state(0),
      I4 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[2]_i_1_n_0\
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      O => \FSM_sequential_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_0,
      I2 => rx_state(0),
      I3 => mmcm_lock_reclocked,
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => rx_state(0),
      I1 => init_wait_done_reg_n_0,
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_11_n_0\
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00AB00FFFFFF00"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => \FSM_sequential_rx_state[3]_i_8_n_0\,
      I5 => \FSM_sequential_rx_state[3]_i_9_n_0\,
      O => \FSM_sequential_rx_state[3]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CC4"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => rx_state(3),
      I2 => \^gt_rxuserrdy_i\,
      I3 => rx_state(1),
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111111"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_10_n_0\,
      I1 => \FSM_sequential_rx_state[3]_i_9_n_0\,
      I2 => reset_time_out_reg_n_0,
      I3 => time_tlock_max,
      I4 => rx_state(0),
      I5 => \FSM_sequential_rx_state[3]_i_11_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555775700000000"
    )
        port map (
      I0 => rx_state(0),
      I1 => \FSM_sequential_rx_state[3]_i_9_n_0\,
      I2 => time_out_2ms_reg_n_0,
      I3 => reset_time_out_reg_n_0,
      I4 => rxresetdone_s3,
      I5 => rx_state(1),
      O => \FSM_sequential_rx_state[3]_i_5_n_0\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => rx_state(0),
      I1 => \^gt_rxuserrdy_i\,
      I2 => time_out_100us_reg_n_0,
      I3 => reset_time_out_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_7_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(1),
      I3 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => sync_cplllock_cdc_sync_n_0,
      D => \FSM_sequential_rx_state[0]_i_1_n_0\,
      Q => rx_state(0),
      R => AR(0)
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => sync_cplllock_cdc_sync_n_0,
      D => \FSM_sequential_rx_state[1]_i_1_n_0\,
      Q => rx_state(1),
      R => AR(0)
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => sync_cplllock_cdc_sync_n_0,
      D => \FSM_sequential_rx_state[2]_i_1_n_0\,
      Q => rx_state(2),
      R => AR(0)
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => sync_cplllock_cdc_sync_n_0,
      D => \FSM_sequential_rx_state[3]_i_2_n_0\,
      Q => rx_state(3),
      R => AR(0)
    );
RXDFEAGCHOLD_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => time_out_adapt_reg_n_0,
      I5 => \^gt_rxdfelfhold_i\,
      O => RXDFEAGCHOLD_i_1_n_0
    );
RXDFEAGCHOLD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => RXDFEAGCHOLD_i_1_n_0,
      Q => \^gt_rxdfelfhold_i\,
      R => AR(0)
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF308000000"
    )
        port map (
      I0 => gt_txuserrdy_i,
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => rx_state(2),
      I5 => \^gt_rxuserrdy_i\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt_rxuserrdy_i\,
      R => AR(0)
    );
\adapt_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \adapt_count[0]_i_3_n_0\,
      I1 => \adapt_count[0]_i_4_n_0\,
      I2 => \adapt_count[0]_i_5_n_0\,
      I3 => \adapt_count[0]_i_6_n_0\,
      O => adapt_count
    );
\adapt_count[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => adapt_count_reg(12),
      I1 => adapt_count_reg(21),
      I2 => adapt_count_reg(26),
      I3 => adapt_count_reg(27),
      O => \adapt_count[0]_i_10_n_0\
    );
\adapt_count[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => adapt_count_reg(8),
      I1 => adapt_count_reg(17),
      I2 => adapt_count_reg(16),
      I3 => adapt_count_reg(15),
      O => \adapt_count[0]_i_11_n_0\
    );
\adapt_count[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => adapt_count_reg(0),
      I1 => adapt_count_reg(11),
      I2 => adapt_count_reg(28),
      I3 => adapt_count_reg(30),
      I4 => \adapt_count[0]_i_8_n_0\,
      O => \adapt_count[0]_i_3_n_0\
    );
\adapt_count[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => adapt_count_reg(6),
      I1 => adapt_count_reg(2),
      I2 => adapt_count_reg(1),
      I3 => adapt_count_reg(9),
      I4 => \adapt_count[0]_i_9_n_0\,
      O => \adapt_count[0]_i_4_n_0\
    );
\adapt_count[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => adapt_count_reg(24),
      I1 => adapt_count_reg(23),
      I2 => adapt_count_reg(18),
      I3 => adapt_count_reg(14),
      I4 => \adapt_count[0]_i_10_n_0\,
      O => \adapt_count[0]_i_5_n_0\
    );
\adapt_count[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => adapt_count_reg(31),
      I1 => adapt_count_reg(5),
      I2 => adapt_count_reg(29),
      I3 => adapt_count_reg(20),
      I4 => \adapt_count[0]_i_11_n_0\,
      O => \adapt_count[0]_i_6_n_0\
    );
\adapt_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_count_reg(0),
      O => \adapt_count[0]_i_7_n_0\
    );
\adapt_count[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => adapt_count_reg(3),
      I1 => adapt_count_reg(22),
      I2 => adapt_count_reg(7),
      I3 => adapt_count_reg(13),
      O => \adapt_count[0]_i_8_n_0\
    );
\adapt_count[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => adapt_count_reg(19),
      I1 => adapt_count_reg(25),
      I2 => adapt_count_reg(10),
      I3 => adapt_count_reg(4),
      O => \adapt_count[0]_i_9_n_0\
    );
\adapt_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2_n_7\,
      Q => adapt_count_reg(0),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \adapt_count_reg[0]_i_2_n_0\,
      CO(2) => \adapt_count_reg[0]_i_2_n_1\,
      CO(1) => \adapt_count_reg[0]_i_2_n_2\,
      CO(0) => \adapt_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \adapt_count_reg[0]_i_2_n_4\,
      O(2) => \adapt_count_reg[0]_i_2_n_5\,
      O(1) => \adapt_count_reg[0]_i_2_n_6\,
      O(0) => \adapt_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => adapt_count_reg(3 downto 1),
      S(0) => \adapt_count[0]_i_7_n_0\
    );
\adapt_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1_n_5\,
      Q => adapt_count_reg(10),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1_n_4\,
      Q => adapt_count_reg(11),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1_n_7\,
      Q => adapt_count_reg(12),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[8]_i_1_n_0\,
      CO(3) => \adapt_count_reg[12]_i_1_n_0\,
      CO(2) => \adapt_count_reg[12]_i_1_n_1\,
      CO(1) => \adapt_count_reg[12]_i_1_n_2\,
      CO(0) => \adapt_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[12]_i_1_n_4\,
      O(2) => \adapt_count_reg[12]_i_1_n_5\,
      O(1) => \adapt_count_reg[12]_i_1_n_6\,
      O(0) => \adapt_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(15 downto 12)
    );
\adapt_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1_n_6\,
      Q => adapt_count_reg(13),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1_n_5\,
      Q => adapt_count_reg(14),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[12]_i_1_n_4\,
      Q => adapt_count_reg(15),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1_n_7\,
      Q => adapt_count_reg(16),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[12]_i_1_n_0\,
      CO(3) => \adapt_count_reg[16]_i_1_n_0\,
      CO(2) => \adapt_count_reg[16]_i_1_n_1\,
      CO(1) => \adapt_count_reg[16]_i_1_n_2\,
      CO(0) => \adapt_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[16]_i_1_n_4\,
      O(2) => \adapt_count_reg[16]_i_1_n_5\,
      O(1) => \adapt_count_reg[16]_i_1_n_6\,
      O(0) => \adapt_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(19 downto 16)
    );
\adapt_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1_n_6\,
      Q => adapt_count_reg(17),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1_n_5\,
      Q => adapt_count_reg(18),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[16]_i_1_n_4\,
      Q => adapt_count_reg(19),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2_n_6\,
      Q => adapt_count_reg(1),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1_n_7\,
      Q => adapt_count_reg(20),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[16]_i_1_n_0\,
      CO(3) => \adapt_count_reg[20]_i_1_n_0\,
      CO(2) => \adapt_count_reg[20]_i_1_n_1\,
      CO(1) => \adapt_count_reg[20]_i_1_n_2\,
      CO(0) => \adapt_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[20]_i_1_n_4\,
      O(2) => \adapt_count_reg[20]_i_1_n_5\,
      O(1) => \adapt_count_reg[20]_i_1_n_6\,
      O(0) => \adapt_count_reg[20]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(23 downto 20)
    );
\adapt_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1_n_6\,
      Q => adapt_count_reg(21),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1_n_5\,
      Q => adapt_count_reg(22),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[20]_i_1_n_4\,
      Q => adapt_count_reg(23),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1_n_7\,
      Q => adapt_count_reg(24),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[20]_i_1_n_0\,
      CO(3) => \adapt_count_reg[24]_i_1_n_0\,
      CO(2) => \adapt_count_reg[24]_i_1_n_1\,
      CO(1) => \adapt_count_reg[24]_i_1_n_2\,
      CO(0) => \adapt_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[24]_i_1_n_4\,
      O(2) => \adapt_count_reg[24]_i_1_n_5\,
      O(1) => \adapt_count_reg[24]_i_1_n_6\,
      O(0) => \adapt_count_reg[24]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(27 downto 24)
    );
\adapt_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1_n_6\,
      Q => adapt_count_reg(25),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1_n_5\,
      Q => adapt_count_reg(26),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[24]_i_1_n_4\,
      Q => adapt_count_reg(27),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1_n_7\,
      Q => adapt_count_reg(28),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[24]_i_1_n_0\,
      CO(3) => \NLW_adapt_count_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \adapt_count_reg[28]_i_1_n_1\,
      CO(1) => \adapt_count_reg[28]_i_1_n_2\,
      CO(0) => \adapt_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[28]_i_1_n_4\,
      O(2) => \adapt_count_reg[28]_i_1_n_5\,
      O(1) => \adapt_count_reg[28]_i_1_n_6\,
      O(0) => \adapt_count_reg[28]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(31 downto 28)
    );
\adapt_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1_n_6\,
      Q => adapt_count_reg(29),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2_n_5\,
      Q => adapt_count_reg(2),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1_n_5\,
      Q => adapt_count_reg(30),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[28]_i_1_n_4\,
      Q => adapt_count_reg(31),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[0]_i_2_n_4\,
      Q => adapt_count_reg(3),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1_n_7\,
      Q => adapt_count_reg(4),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[0]_i_2_n_0\,
      CO(3) => \adapt_count_reg[4]_i_1_n_0\,
      CO(2) => \adapt_count_reg[4]_i_1_n_1\,
      CO(1) => \adapt_count_reg[4]_i_1_n_2\,
      CO(0) => \adapt_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[4]_i_1_n_4\,
      O(2) => \adapt_count_reg[4]_i_1_n_5\,
      O(1) => \adapt_count_reg[4]_i_1_n_6\,
      O(0) => \adapt_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(7 downto 4)
    );
\adapt_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1_n_6\,
      Q => adapt_count_reg(5),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1_n_5\,
      Q => adapt_count_reg(6),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[4]_i_1_n_4\,
      Q => adapt_count_reg(7),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1_n_7\,
      Q => adapt_count_reg(8),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \adapt_count_reg[4]_i_1_n_0\,
      CO(3) => \adapt_count_reg[8]_i_1_n_0\,
      CO(2) => \adapt_count_reg[8]_i_1_n_1\,
      CO(1) => \adapt_count_reg[8]_i_1_n_2\,
      CO(0) => \adapt_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \adapt_count_reg[8]_i_1_n_4\,
      O(2) => \adapt_count_reg[8]_i_1_n_5\,
      O(1) => \adapt_count_reg[8]_i_1_n_6\,
      O(0) => \adapt_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => adapt_count_reg(11 downto 8)
    );
\adapt_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => adapt_count,
      D => \adapt_count_reg[8]_i_1_n_6\,
      Q => adapt_count_reg(9),
      R => recclk_mon_count_reset
    );
adapt_count_reset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => sync_cplllock_cdc_sync_n_2,
      Q => recclk_mon_count_reset,
      S => AR(0)
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => AR(0)
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => \^gtrxreset_i_0\,
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => \^gtrxreset_i_0\,
      R => AR(0)
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      O => \p_0_in__3\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => \p_0_in__3\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(3),
      O => \p_0_in__3\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \p_0_in__3\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(4),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(1),
      I5 => \init_wait_count_reg__0\(2),
      O => \p_0_in__3\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      I2 => \init_wait_count_reg__0\(4),
      I3 => \init_wait_count_reg__0\(3),
      I4 => \init_wait_count_reg__0\(5),
      O => \p_0_in__3\(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count_reg__0\(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \init_wait_count_reg__0\(5),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count[7]_i_4__0_n_0\,
      I5 => \init_wait_count_reg__0\(6),
      O => \p_0_in__3\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(2),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__3\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__3\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__3\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__3\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__3\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__3\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__3\(7),
      Q => \init_wait_count_reg__0\(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count_reg__0\(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      CLR => AR(0),
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__4\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__4\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__4\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__4\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      O => \p_0_in__4\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__4\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I2 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__4\(6)
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count_reg__0\(5),
      I2 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I3 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__4\(7)
    );
\mmcm_lock_count[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I3 => \mmcm_lock_count_reg__0\(5),
      I4 => \mmcm_lock_count_reg__0\(7),
      O => \p_0_in__4\(8)
    );
\mmcm_lock_count[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I3 => \mmcm_lock_count_reg__0\(5),
      I4 => \mmcm_lock_count_reg__0\(7),
      I5 => \mmcm_lock_count_reg__0\(9),
      O => \mmcm_lock_count[9]_i_2__0_n_0\
    );
\mmcm_lock_count[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \mmcm_lock_count_reg__0\(5),
      I3 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I4 => \mmcm_lock_count_reg__0\(6),
      I5 => \mmcm_lock_count_reg__0\(8),
      O => \p_0_in__4\(9)
    );
\mmcm_lock_count[9]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(2),
      O => \mmcm_lock_count[9]_i_4__0_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__4\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__4\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__4\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__4\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__4\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__4\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__4\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__4\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__4\(8),
      Q => \mmcm_lock_count_reg__0\(8),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__4\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \mmcm_lock_count_reg__0\(5),
      I3 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I4 => \mmcm_lock_count_reg__0\(6),
      I5 => \mmcm_lock_count_reg__0\(8),
      O => \mmcm_lock_reclocked_i_2__0_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_cdc_sync_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(1),
      O => \reset_time_out_i_2__0_n_0\
    );
reset_time_out_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07DC07CC"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => reset_time_out_reg_0,
      O => reset_time_out_i_4_n_0
    );
reset_time_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => rx_state(0),
      I2 => reset_time_out_reg_0,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rxresetdone_s3,
      O => reset_time_out_i_5_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => sync_cplllock_cdc_sync_n_1,
      Q => reset_time_out_reg_n_0,
      S => AR(0)
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => AR(0)
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => rx_fsm_reset_done_int_0,
      I1 => rx_fsm_reset_done_int_i_3_n_0,
      I2 => rx_state(3),
      I3 => rx_state(2),
      I4 => rx_fsm_reset_done_int,
      O => rx_fsm_reset_done_int_i_1_n_0
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(2),
      I2 => time_out_1us_reg_n_0,
      I3 => reset_time_out_reg_n_0,
      I4 => \^gt_rxuserrdy_i\,
      O => rx_fsm_reset_done_int_0
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003B3BCFCC0000"
    )
        port map (
      I0 => time_out_1us_reg_n_0,
      I1 => \^gt_rxuserrdy_i\,
      I2 => reset_time_out_reg_n_0,
      I3 => time_out_100us_reg_n_0,
      I4 => rx_state(0),
      I5 => rx_state(1),
      O => rx_fsm_reset_done_int_i_3_n_0
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_i_1_n_0,
      Q => rx_fsm_reset_done_int,
      R => AR(0)
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => sync_rx_fsm_reset_done_int_cdc_sync_n_0,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_14\
     port map (
      init_clk_in => init_clk_in,
      \out\ => rxresetdone_s2,
      p_level_in_d1_cdc_from_reg_0 => p_level_in_d1_cdc_from_reg,
      rxfsm_rxresetdone_r => rxfsm_rxresetdone_r
    );
sync_cplllock_cdc_sync: entity work.top_aurora_0_0_aurora_8b10b_0_cdc_sync_15
     port map (
      E(0) => sync_cplllock_cdc_sync_n_0,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[3]_i_3_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[3]_i_4_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \wait_time_cnt[0]_i_2__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => \FSM_sequential_rx_state[3]_i_5_n_0\,
      \FSM_sequential_rx_state_reg[0]_3\ => time_out_2ms_reg_n_0,
      \FSM_sequential_rx_state_reg[3]\ => sync_cplllock_cdc_sync_n_1,
      \FSM_sequential_rx_state_reg[3]_0\ => sync_cplllock_cdc_sync_n_2,
      Q(3 downto 0) => rx_state(3 downto 0),
      init_clk_in => init_clk_in,
      recclk_mon_count_reset => recclk_mon_count_reset,
      reset_time_out_reg => \^gt_rxuserrdy_i\,
      reset_time_out_reg_0 => reset_time_out_i_5_n_0,
      reset_time_out_reg_1 => \reset_time_out_i_2__0_n_0\,
      reset_time_out_reg_2 => reset_time_out_i_4_n_0,
      reset_time_out_reg_3 => reset_time_out_reg_n_0,
      s_level_out_d1_aurora_8b10b_0_cdc_to_reg_0 => s_level_out_d1_aurora_8b10b_0_cdc_to_reg
    );
sync_mmcm_lock_reclocked_cdc_sync: entity work.top_aurora_0_0_aurora_8b10b_0_cdc_sync_16
     port map (
      SR(0) => sync_mmcm_lock_reclocked_cdc_sync_n_0,
      init_clk_in => init_clk_in,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_cdc_sync_n_1,
      mmcm_lock_reclocked_reg_0 => \mmcm_lock_reclocked_i_2__0_n_0\
    );
sync_qplllock_cdc_sync: entity work.top_aurora_0_0_aurora_8b10b_0_cdc_sync_17
     port map (
      init_clk_in => init_clk_in
    );
sync_run_phase_alignment_int_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_18\
     port map (
      init_clk_in => init_clk_in,
      \out\ => run_phase_alignment_int_s2,
      p_level_in_d1_cdc_from_reg_0 => run_phase_alignment_int_reg_n_0,
      s_level_out_d6_reg_0 => p_level_in_d1_cdc_from_reg
    );
sync_rx_fsm_reset_done_int_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_19\
     port map (
      init_clk_in => init_clk_in,
      \out\ => sync_rx_fsm_reset_done_int_cdc_sync_n_0,
      rx_fsm_reset_done_int => rx_fsm_reset_done_int,
      s_level_out_d6_reg_0 => p_level_in_d1_cdc_from_reg
    );
sync_time_out_wait_bypass_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_20\
     port map (
      init_clk_in => init_clk_in,
      \out\ => time_out_wait_bypass_s2,
      p_level_in_d1_cdc_from_reg_0 => time_out_wait_bypass_reg_n_0,
      p_level_in_d1_cdc_from_reg_1 => p_level_in_d1_cdc_from_reg
    );
time_out_100us_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => time_tlock_max_i_4_n_0,
      I1 => time_out_100us_i_2_n_0,
      I2 => time_out_100us_i_3_n_0,
      I3 => time_out_100us_i_4_n_0,
      I4 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(3),
      O => time_out_100us_i_2_n_0
    );
time_out_100us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(10),
      I3 => time_tlock_max_i_2_n_0,
      I4 => time_out_counter_reg(9),
      I5 => time_out_counter_reg(8),
      O => time_out_100us_i_3_n_0
    );
time_out_100us_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(5),
      O => time_out_100us_i_4_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(5),
      I3 => time_out_1us_i_2_n_0,
      I4 => time_out_1us_i_3_n_0,
      I5 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(10),
      I4 => \time_out_counter[0]_i_7_n_0\,
      I5 => time_tlock_max_i_2_n_0,
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(17),
      I2 => time_out_1us_i_4_n_0,
      I3 => time_out_1us_i_5_n_0,
      I4 => time_out_counter_reg(15),
      I5 => time_out_counter_reg(16),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      O => time_out_1us_i_4_n_0
    );
time_out_1us_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(6),
      O => time_out_1us_i_5_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(2),
      I3 => \time_out_counter[0]_i_3__0_n_0\,
      I4 => \time_out_counter[0]_i_4_n_0\,
      I5 => time_out_2ms_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_adapt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
        port map (
      I0 => time_out_adapt_reg_n_0,
      I1 => \adapt_count[0]_i_6_n_0\,
      I2 => \adapt_count[0]_i_5_n_0\,
      I3 => \adapt_count[0]_i_4_n_0\,
      I4 => \adapt_count[0]_i_3_n_0\,
      I5 => recclk_mon_count_reset,
      O => time_out_adapt_i_1_n_0
    );
time_out_adapt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => time_out_adapt_i_1_n_0,
      Q => time_out_adapt_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(2),
      I3 => \time_out_counter[0]_i_3__0_n_0\,
      I4 => \time_out_counter[0]_i_4_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(4),
      I4 => \time_out_counter[0]_i_6__0_n_0\,
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(6),
      I4 => \time_out_counter[0]_i_7_n_0\,
      I5 => \time_out_counter[0]_i_8_n_0\,
      O => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_5_n_0\
    );
\time_out_counter[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(16),
      O => \time_out_counter[0]_i_6__0_n_0\
    );
\time_out_counter[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(14),
      O => \time_out_counter[0]_i_7_n_0\
    );
\time_out_counter[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(8),
      O => \time_out_counter[0]_i_8_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_5_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \wait_bypass_count[0]_i_4__0_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => \time_out_wait_bypass_i_1__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => \time_out_wait_bypass_i_1__0_n_0\,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB00000"
    )
        port map (
      I0 => time_tlock_max_i_2_n_0,
      I1 => time_tlock_max_i_3_n_0,
      I2 => time_out_counter_reg(13),
      I3 => time_tlock_max_i_4_n_0,
      I4 => check_tlock_max_reg_n_0,
      I5 => time_tlock_max,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(11),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_100us_i_4_n_0,
      I1 => time_out_100us_i_2_n_0,
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(9),
      I5 => time_out_counter_reg(8),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(14),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4__0_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_6__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(0),
      I4 => \wait_bypass_count[0]_i_7__0_n_0\,
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_5__0_n_0\
    );
\wait_bypass_count[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => \wait_bypass_count[0]_i_6__0_n_0\
    );
\wait_bypass_count[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => \wait_bypass_count[0]_i_7__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_5__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(3),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10_n_0\
    );
\wait_time_cnt[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__0_n_0\,
      I1 => \wait_time_cnt[0]_i_5__0_n_0\,
      I2 => \wait_time_cnt[0]_i_6__0_n_0\,
      I3 => \wait_time_cnt[0]_i_7__0_n_0\,
      O => \wait_time_cnt[0]_i_2__0_n_0\
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(3),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[0]_i_4__0_n_0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      I1 => wait_time_cnt_reg(10),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[0]_i_5__0_n_0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[0]_i_6__0_n_0\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_7__0_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__0_n_0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__0_n_0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__0_n_0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__0_n_0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__0_n_0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__0_n_0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__0_n_0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__0_n_0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__0_n_0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      S(3) => \wait_time_cnt[0]_i_8_n_0\,
      S(2) => \wait_time_cnt[0]_i_9_n_0\,
      S(1) => \wait_time_cnt[0]_i_10_n_0\,
      S(0) => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_tx_startup_fsm is
  port (
    \out\ : out STD_LOGIC;
    gt_tx_reset_i : out STD_LOGIC;
    cpll_reset_i : out STD_LOGIC;
    gt_txuserrdy_i : out STD_LOGIC;
    CPLL_RESET_reg_0 : out STD_LOGIC;
    s_level_out_d3_reg : out STD_LOGIC;
    s_level_out_d1_aurora_8b10b_0_cdc_to_reg : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    s_level_out_d5_reg : in STD_LOGIC;
    txfsm_txresetdone_r : in STD_LOGIC;
    \init_wait_count_reg[7]_0\ : in STD_LOGIC;
    ack_flag : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_tx_startup_fsm : entity is "aurora_8b10b_0_tx_startup_fsm";
end top_aurora_0_0_aurora_8b10b_0_tx_startup_fsm;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_tx_startup_fsm is
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^cpll_reset_i\ : STD_LOGIC;
  signal \^gt_tx_reset_i\ : STD_LOGIC;
  signal \^gt_txuserrdy_i\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_4_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal run_phase_alignment_int : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_cdc_sync_n_0 : STD_LOGIC;
  signal sync_cplllock_cdc_sync_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_cdc_sync_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_cdc_sync_n_1 : STD_LOGIC;
  signal \time_out_2ms_i_1__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_2_n_0 : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_i_3_n_0 : STD_LOGIC;
  signal time_out_500us_i_4_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal \time_tlock_max_i_1__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_8_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4\ : label is "soft_lutpair129";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of TXUSERRDY_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_4\ : label is "soft_lutpair127";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of run_phase_alignment_int_s3_reg : label is "no";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_5__0\ : label is "soft_lutpair134";
  attribute equivalent_register_removal of time_out_wait_bypass_s3_reg : label is "no";
  attribute SOFT_HLUTNM of \time_tlock_max_i_3__0\ : label is "soft_lutpair134";
  attribute equivalent_register_removal of tx_fsm_reset_done_int_s3_reg : label is "no";
  attribute equivalent_register_removal of txresetdone_s3_reg : label is "no";
begin
  cpll_reset_i <= \^cpll_reset_i\;
  gt_tx_reset_i <= \^gt_tx_reset_i\;
  gt_txuserrdy_i <= \^gt_txuserrdy_i\;
  \out\ <= \^out\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => \^cpll_reset_i\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => CPLL_RESET_i_1_n_0,
      Q => \^cpll_reset_i\,
      R => \init_wait_count_reg[7]_0\
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDDD555"
    )
        port map (
      I0 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I2 => time_out_2ms_reg_n_0,
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      O => \FSM_sequential_tx_state[0]_i_1_n_0\
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0700"
    )
        port map (
      I0 => \FSM_sequential_tx_state[1]_i_2_n_0\,
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(0),
      I4 => tx_state(1),
      O => \FSM_sequential_tx_state[1]_i_1_n_0\
    );
\FSM_sequential_tx_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => reset_time_out,
      O => \FSM_sequential_tx_state[1]_i_2_n_0\
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0414040455555555"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => time_out_2ms_reg_n_0,
      I4 => tx_state(1),
      I5 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFDD"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => reset_time_out,
      I3 => time_tlock_max_reg_n_0,
      I4 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(9),
      I3 => wait_time_cnt_reg(10),
      O => \FSM_sequential_tx_state[3]_i_10_n_0\
    );
\FSM_sequential_tx_state[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(2),
      I3 => wait_time_cnt_reg(3),
      O => \FSM_sequential_tx_state[3]_i_11_n_0\
    );
\FSM_sequential_tx_state[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(4),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(5),
      O => \FSM_sequential_tx_state[3]_i_12_n_0\
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => tx_state(3),
      O => \FSM_sequential_tx_state[3]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_9_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_10_n_0\,
      I2 => \FSM_sequential_tx_state[3]_i_11_n_0\,
      I3 => \FSM_sequential_tx_state[3]_i_12_n_0\,
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0000000000000"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_out_500us_reg_n_0,
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => tx_state(2),
      I5 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(14),
      O => \FSM_sequential_tx_state[3]_i_9_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => sync_cplllock_cdc_sync_n_0,
      D => \FSM_sequential_tx_state[0]_i_1_n_0\,
      Q => tx_state(0),
      R => \init_wait_count_reg[7]_0\
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => sync_cplllock_cdc_sync_n_0,
      D => \FSM_sequential_tx_state[1]_i_1_n_0\,
      Q => tx_state(1),
      R => \init_wait_count_reg[7]_0\
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => sync_cplllock_cdc_sync_n_0,
      D => \FSM_sequential_tx_state[2]_i_1_n_0\,
      Q => tx_state(2),
      R => \init_wait_count_reg[7]_0\
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => sync_cplllock_cdc_sync_n_0,
      D => \FSM_sequential_tx_state[3]_i_2_n_0\,
      Q => tx_state(3),
      R => \init_wait_count_reg[7]_0\
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => \^gt_txuserrdy_i\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt_txuserrdy_i\,
      R => \init_wait_count_reg[7]_0\
    );
flag2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cpll_reset_i\,
      I1 => ack_flag,
      O => CPLL_RESET_reg_0
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(2),
      I4 => \^gt_tx_reset_i\,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => \^gt_tx_reset_i\,
      R => \init_wait_count_reg[7]_0\
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      O => \p_0_in__1\(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => \p_0_in__1\(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(3),
      O => \p_0_in__1\(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(3),
      I5 => \init_wait_count_reg__0\(5),
      O => \p_0_in__1\(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count[7]_i_4_n_0\,
      I2 => \init_wait_count_reg__0\(4),
      I3 => \init_wait_count_reg__0\(3),
      I4 => \init_wait_count_reg__0\(5),
      O => \p_0_in__1\(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count_reg__0\(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \init_wait_count_reg__0\(5),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count[7]_i_4_n_0\,
      I5 => \init_wait_count_reg__0\(6),
      O => \p_0_in__1\(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(2),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => \init_wait_count_reg[7]_0\,
      D => \init_wait_count[0]_i_1_n_0\,
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => \init_wait_count_reg[7]_0\,
      D => \p_0_in__1\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => \init_wait_count_reg[7]_0\,
      D => \p_0_in__1\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => \init_wait_count_reg[7]_0\,
      D => \p_0_in__1\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => \init_wait_count_reg[7]_0\,
      D => \p_0_in__1\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => \init_wait_count_reg[7]_0\,
      D => \p_0_in__1\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => \init_wait_count_reg[7]_0\,
      D => \p_0_in__1\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => \init_wait_count_reg[7]_0\,
      D => \p_0_in__1\(7),
      Q => \init_wait_count_reg__0\(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count_reg__0\(6),
      I5 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      CLR => \init_wait_count_reg[7]_0\,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__2\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__2\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      O => \p_0_in__2\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__2\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__2\(6)
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count_reg__0\(5),
      I2 => \mmcm_lock_count[9]_i_4_n_0\,
      I3 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__2\(7)
    );
\mmcm_lock_count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \mmcm_lock_count[9]_i_4_n_0\,
      I3 => \mmcm_lock_count_reg__0\(5),
      I4 => \mmcm_lock_count_reg__0\(7),
      O => \p_0_in__2\(8)
    );
\mmcm_lock_count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \mmcm_lock_count[9]_i_4_n_0\,
      I3 => \mmcm_lock_count_reg__0\(5),
      I4 => \mmcm_lock_count_reg__0\(7),
      I5 => \mmcm_lock_count_reg__0\(9),
      O => \mmcm_lock_count[9]_i_2_n_0\
    );
\mmcm_lock_count[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \mmcm_lock_count_reg__0\(5),
      I3 => \mmcm_lock_count[9]_i_4_n_0\,
      I4 => \mmcm_lock_count_reg__0\(6),
      I5 => \mmcm_lock_count_reg__0\(8),
      O => \p_0_in__2\(9)
    );
\mmcm_lock_count[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(2),
      O => \mmcm_lock_count[9]_i_4_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__2\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__2\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__2\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__2\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__2\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__2\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__2\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__2\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__2\(8),
      Q => \mmcm_lock_count_reg__0\(8),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__2\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_0
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \mmcm_lock_count_reg__0\(5),
      I3 => \mmcm_lock_count[9]_i_4_n_0\,
      I4 => \mmcm_lock_count_reg__0\(6),
      I5 => \mmcm_lock_count_reg__0\(8),
      O => p_0_in
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => sync_mmcm_lock_reclocked_cdc_sync_n_1,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA3A"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => tx_state(2),
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => \init_wait_count_reg[7]_0\
    );
reset_time_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => sync_cplllock_cdc_sync_n_1,
      Q => reset_time_out,
      R => \init_wait_count_reg[7]_0\
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => run_phase_alignment_int,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int,
      R => \init_wait_count_reg[7]_0\
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_TXRESETDONE_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_7\
     port map (
      init_clk_in => init_clk_in,
      \out\ => txresetdone_s2,
      p_level_in_d1_cdc_from_reg_0 => s_level_out_d5_reg,
      txfsm_txresetdone_r => txfsm_txresetdone_r
    );
sync_cplllock_cdc_sync: entity work.top_aurora_0_0_aurora_8b10b_0_cdc_sync_8
     port map (
      E(0) => sync_cplllock_cdc_sync_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[0]_1\ => \FSM_sequential_tx_state[3]_i_5_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_cdc_sync_n_1,
      \FSM_sequential_tx_state_reg[3]_i_3_0\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3_1\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3_2\ => time_tlock_max_reg_n_0,
      \FSM_sequential_tx_state_reg[3]_i_3_3\ => pll_reset_asserted_reg_n_0,
      Q(3 downto 0) => tx_state(3 downto 0),
      init_clk_in => init_clk_in,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      reset_time_out => reset_time_out,
      reset_time_out_reg => reset_time_out_i_3_n_0,
      s_level_out_d1_aurora_8b10b_0_cdc_to_reg_0 => s_level_out_d1_aurora_8b10b_0_cdc_to_reg,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked_cdc_sync: entity work.top_aurora_0_0_aurora_8b10b_0_cdc_sync_9
     port map (
      SR(0) => sync_mmcm_lock_reclocked_cdc_sync_n_0,
      init_clk_in => init_clk_in,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      mmcm_lock_reclocked_reg => sync_mmcm_lock_reclocked_cdc_sync_n_1,
      p_0_in => p_0_in
    );
sync_qplllock_cdc_sync: entity work.top_aurora_0_0_aurora_8b10b_0_cdc_sync_10
     port map (
      init_clk_in => init_clk_in
    );
sync_run_phase_alignment_int_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_11\
     port map (
      init_clk_in => init_clk_in,
      \out\ => run_phase_alignment_int_s2,
      run_phase_alignment_int => run_phase_alignment_int,
      s_level_out_d5_reg_0 => s_level_out_d5_reg
    );
sync_time_out_wait_bypass_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_12\
     port map (
      init_clk_in => init_clk_in,
      \out\ => time_out_wait_bypass_s2,
      p_level_in_d1_cdc_from_reg_0 => s_level_out_d5_reg,
      time_out_wait_bypass => time_out_wait_bypass
    );
sync_tx_fsm_reset_done_int_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_13\
     port map (
      init_clk_in => init_clk_in,
      \out\ => \^out\,
      s_level_out_d3_reg_0 => s_level_out_d3_reg,
      s_level_out_d5_reg_0 => s_level_out_d5_reg,
      tx_fsm_reset_done_int => tx_fsm_reset_done_int
    );
\time_out_2ms_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms_i_2_n_0,
      I2 => time_out_2ms_i_3_n_0,
      I3 => \time_out_counter[0]_i_5__0_n_0\,
      I4 => \time_out_counter[0]_i_4__0_n_0\,
      I5 => reset_time_out,
      O => \time_out_2ms_i_1__0_n_0\
    );
time_out_2ms_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(0),
      I5 => time_out_counter_reg(5),
      O => time_out_2ms_i_2_n_0
    );
time_out_2ms_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(2),
      O => time_out_2ms_i_3_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \time_out_2ms_i_1__0_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => time_out_500us_i_3_n_0,
      I3 => time_out_500us_i_4_n_0,
      I4 => \time_tlock_max_i_3__0_n_0\,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(4),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      O => time_out_500us_i_3_n_0
    );
time_out_500us_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(8),
      O => time_out_500us_i_4_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \time_out_counter[0]_i_3_n_0\,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(12),
      I3 => \time_out_counter[0]_i_4__0_n_0\,
      I4 => \time_out_counter[0]_i_5__0_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => time_out_2ms_i_3_n_0,
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(0),
      I4 => time_out_counter_reg(5),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(3),
      O => \time_out_counter[0]_i_4__0_n_0\
    );
\time_out_counter[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(4),
      O => \time_out_counter[0]_i_5__0_n_0\
    );
\time_out_counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_6_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_6_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass,
      I1 => tx_fsm_reset_done_int_s3,
      I2 => \wait_bypass_count[0]_i_4_n_0\,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAAE"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_out_counter[0]_i_3_n_0\,
      I2 => \time_tlock_max_i_2__0_n_0\,
      I3 => \time_tlock_max_i_3__0_n_0\,
      I4 => reset_time_out,
      O => \time_tlock_max_i_1__0_n_0\
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(12),
      O => \time_tlock_max_i_2__0_n_0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(11),
      O => \time_tlock_max_i_3__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \time_tlock_max_i_1__0_n_0\,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => tx_fsm_reset_done_int,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => tx_fsm_reset_done_int,
      R => \init_wait_count_reg[7]_0\
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => \^out\,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_4_n_0\,
      I1 => tx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \wait_bypass_count[0]_i_6_n_0\,
      I1 => \wait_bypass_count[0]_i_7_n_0\,
      I2 => wait_bypass_count_reg(2),
      I3 => wait_bypass_count_reg(12),
      I4 => wait_bypass_count_reg(9),
      I5 => \wait_bypass_count[0]_i_8_n_0\,
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_5_n_0\
    );
\wait_bypass_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(8),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(1),
      O => \wait_bypass_count[0]_i_6_n_0\
    );
\wait_bypass_count[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count_reg(6),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(3),
      I3 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_7_n_0\
    );
\wait_bypass_count[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => wait_bypass_count_reg(11),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(10),
      I3 => wait_bypass_count_reg(15),
      I4 => wait_bypass_count_reg(13),
      I5 => wait_bypass_count_reg(16),
      O => \wait_bypass_count[0]_i_8_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_5_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(2),
      O => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_4_n_0\,
      S(2) => \wait_time_cnt[0]_i_5_n_0\,
      S(1) => \wait_time_cnt[0]_i_6_n_0\,
      S(0) => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENA_dly_D : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end top_aurora_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of top_aurora_0_0_blk_mem_gen_prim_width is
  signal ENA_dly : STD_LOGIC;
  signal \^ena_dly_d\ : STD_LOGIC;
  signal POR_A : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "inst/fifo_loop_0/U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "inst/fifo_loop_0/U0/\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
begin
  ENA_dly_D <= \^ena_dly_d\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ENA_dly,
      Q => \^ena_dly_d\,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => POR_A,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_A_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => p_3_out
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => p_3_out,
      Q => POR_A,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_aclk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.top_aurora_0_0_blk_mem_gen_prim_wrapper
     port map (
      D(32 downto 0) => D(32 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0),
      E(0) => E(0),
      ENA_dly_D => \^ena_dly_d\,
      ENB_I => ENB_I,
      POR_A => POR_A,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_empty_i_reg_2 : in STD_LOGIC;
    ram_empty_i_reg_3 : in STD_LOGIC;
    ram_empty_i_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end top_aurora_0_0_rd_status_flags_ss;

architecture STRUCTURE of top_aurora_0_0_rd_status_flags_ss is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.top_aurora_0_0_compare_2
     port map (
      comp0 => comp0,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      ram_empty_i_reg => ram_empty_i_reg_0
    );
c2: entity work.top_aurora_0_0_compare_3
     port map (
      comp0 => comp0,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms_0\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms_0\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms_0\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms_0\,
      \out\ => ram_empty_fb_i,
      ram_empty_fb_i_reg => c2_n_0,
      ram_empty_i_reg => ram_empty_i_reg_1,
      ram_empty_i_reg_0 => ram_empty_i_reg_2,
      ram_empty_i_reg_1 => ram_empty_i_reg_3,
      ram_empty_i_reg_2 => ram_empty_i_reg_4
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_reset_blk_ramfifo is
  port (
    src_rst : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end top_aurora_0_0_reset_blk_ramfifo;

architecture STRUCTURE of top_aurora_0_0_reset_blk_ramfifo is
  signal \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\grstd1.grst_full.grst_f.rst_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(2),
      I1 => sckt_wr_rst_cc(3),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d1_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_d2,
      I1 => rst_wr_reg2,
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      O => p_2_out
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => p_2_out,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.top_aurora_0_0_xpm_cdc_async_rst
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => s_aclk,
      src_arst => src_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_aurora_0_0_reset_blk_ramfifo__parameterized0\ is
  port (
    src_rst : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_aurora_0_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \top_aurora_0_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \top_aurora_0_0_reset_blk_ramfifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dest_rst : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal \^src_rst\ : STD_LOGIC;
  signal wr_rst_busy_i : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\;
  \out\ <= rst_d3;
  src_rst <= \^src_rst\;
  wr_rst_busy <= wr_rst_busy_i;
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d2,
      Q => rst_d3,
      S => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \^src_rst\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => dest_rst,
      Q => \^q\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^q\(0),
      Q => \^q\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^q\(1),
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.top_aurora_0_0_xpm_cdc_sync_rst
     port map (
      dest_clk => s_aclk,
      dest_rst => dest_rst,
      src_rst => \^src_rst\
    );
wr_rst_busy_i_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      I1 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_vio_v3_0_19_probe_out_all is
  port (
    probe_out0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Probe_out_reg_int_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    \^clk\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    s_daddr_o : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \G_PROBE_OUT[0].wr_probe_out_reg[0]_0\ : in STD_LOGIC;
    s_den_o : in STD_LOGIC;
    s_dwe_o : in STD_LOGIC;
    \G_PROBE_OUT[0].wr_probe_out_reg[0]_1\ : in STD_LOGIC;
    \xsdb_wr__0\ : in STD_LOGIC;
    \G_PROBE_OUT[0].wr_probe_out_reg[0]_2\ : in STD_LOGIC;
    internal_cnt_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_vio_v3_0_19_probe_out_all : entity is "vio_v3_0_19_probe_out_all";
end top_aurora_0_0_vio_v3_0_19_probe_out_all;

architecture STRUCTURE of top_aurora_0_0_vio_v3_0_19_probe_out_all is
  signal Bus_Data_out_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Committ_1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Committ_1 : signal is "true";
  signal Committ_2 : STD_LOGIC;
  attribute async_reg of Committ_2 : signal is "true";
  signal \G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0\ : STD_LOGIC;
  signal wr_probe_out : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of Committ_1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of Committ_1_reg : label is "yes";
  attribute ASYNC_REG_boolean of Committ_2_reg : label is std.standard.true;
  attribute KEEP of Committ_2_reg : label is "yes";
begin
Committ_1_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => in0,
      Q => Committ_1,
      R => '0'
    );
Committ_2_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => Committ_1,
      Q => Committ_2,
      R => '0'
    );
\G_PROBE_OUT[0].PROBE_OUT0_INST\: entity work.top_aurora_0_0_vio_v3_0_19_probe_out_one
     port map (
      \Bus_Data_out_int_reg[15]_0\(15 downto 0) => Bus_Data_out_int(15 downto 0),
      CLK => CLK,
      E(0) => wr_probe_out,
      \Probe_out_reg[31]_0\(0) => Committ_2,
      Q(15 downto 0) => Q(15 downto 0),
      SR(0) => SR(0),
      \addr_count_reg[0]_0\ => \G_PROBE_OUT[0].wr_probe_out_reg[0]_0\,
      \^clk\ => \^clk\,
      internal_cnt_rst => internal_cnt_rst,
      probe_out0(31 downto 0) => probe_out0(31 downto 0),
      s_daddr_o(10 downto 0) => s_daddr_o(10 downto 0),
      s_den_o => s_den_o,
      s_dwe_o => s_dwe_o
    );
\G_PROBE_OUT[0].wr_probe_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \G_PROBE_OUT[0].wr_probe_out_reg[0]_1\,
      I1 => \xsdb_wr__0\,
      I2 => s_daddr_o(3),
      I3 => s_daddr_o(0),
      I4 => \G_PROBE_OUT[0].wr_probe_out_reg[0]_2\,
      I5 => \G_PROBE_OUT[0].wr_probe_out_reg[0]_0\,
      O => \G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0\
    );
\G_PROBE_OUT[0].wr_probe_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0\,
      Q => wr_probe_out,
      R => '0'
    );
\Probe_out_reg_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(0),
      Q => \Probe_out_reg_int_reg[15]_0\(0),
      R => '0'
    );
\Probe_out_reg_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(10),
      Q => \Probe_out_reg_int_reg[15]_0\(10),
      R => '0'
    );
\Probe_out_reg_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(11),
      Q => \Probe_out_reg_int_reg[15]_0\(11),
      R => '0'
    );
\Probe_out_reg_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(12),
      Q => \Probe_out_reg_int_reg[15]_0\(12),
      R => '0'
    );
\Probe_out_reg_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(13),
      Q => \Probe_out_reg_int_reg[15]_0\(13),
      R => '0'
    );
\Probe_out_reg_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(14),
      Q => \Probe_out_reg_int_reg[15]_0\(14),
      R => '0'
    );
\Probe_out_reg_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(15),
      Q => \Probe_out_reg_int_reg[15]_0\(15),
      R => '0'
    );
\Probe_out_reg_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(1),
      Q => \Probe_out_reg_int_reg[15]_0\(1),
      R => '0'
    );
\Probe_out_reg_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(2),
      Q => \Probe_out_reg_int_reg[15]_0\(2),
      R => '0'
    );
\Probe_out_reg_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(3),
      Q => \Probe_out_reg_int_reg[15]_0\(3),
      R => '0'
    );
\Probe_out_reg_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(4),
      Q => \Probe_out_reg_int_reg[15]_0\(4),
      R => '0'
    );
\Probe_out_reg_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(5),
      Q => \Probe_out_reg_int_reg[15]_0\(5),
      R => '0'
    );
\Probe_out_reg_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(6),
      Q => \Probe_out_reg_int_reg[15]_0\(6),
      R => '0'
    );
\Probe_out_reg_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(7),
      Q => \Probe_out_reg_int_reg[15]_0\(7),
      R => '0'
    );
\Probe_out_reg_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(8),
      Q => \Probe_out_reg_int_reg[15]_0\(8),
      R => '0'
    );
\Probe_out_reg_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => Bus_Data_out_int(9),
      Q => \Probe_out_reg_int_reg[15]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    axis_wr_eop : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gaf.gaf0.ram_afull_i_reg_0\ : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg_1\ : in STD_LOGIC;
    \gmux.gm[1].gms.ms_1\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_1\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_1\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_1\ : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg_2\ : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg_3\ : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg_4\ : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end top_aurora_0_0_wr_status_flags_ss;

architecture STRUCTURE of top_aurora_0_0_wr_status_flags_ss is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal \^ram_full_fb_i_reg_0\ : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of \gaf.gaf0.ram_afull_i_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gaf.gaf0.ram_afull_i_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gaf.gaf0.ram_afull_i_reg\ : label is "no";
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
  ram_full_fb_i_reg_0 <= \^ram_full_fb_i_reg_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c0: entity work.top_aurora_0_0_compare
     port map (
      comp1 => comp1,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => c0_n_0,
      \out\ => ram_full_fb_i,
      ram_full_i_reg => ram_full_i_reg_0,
      ram_full_i_reg_0 => \gaf.gaf0.ram_afull_i_reg_3\,
      ram_full_i_reg_1 => \gaf.gaf0.ram_afull_i_reg_4\,
      s_axis_tvalid => s_axis_tvalid
    );
c1: entity work.top_aurora_0_0_compare_0
     port map (
      comp1 => comp1,
      \gaf.gaf0.ram_afull_i_reg\ => \gaf.gaf0.ram_afull_i_reg_1\,
      \gaf.gaf0.ram_afull_i_reg_0\ => \gaf.gaf0.ram_afull_i_reg_3\,
      \gaf.gaf0.ram_afull_i_reg_1\ => \gaf.gaf0.ram_afull_i_reg_4\,
      \gaf.gaf0.ram_afull_i_reg_2\ => \^ram_full_fb_i_reg_0\,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms_0\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms_0\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms_0\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms_0\,
      \out\ => ram_afull_i,
      p_0_in => p_0_in,
      p_2_out => p_2_out
    );
\gaf.c2\: entity work.top_aurora_0_0_compare_1
     port map (
      \gaf.gaf0.ram_afull_i_reg\ => \gaf.gaf0.ram_afull_i_reg_2\,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms_1\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms_1\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms_1\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms_1\,
      p_0_in => p_0_in
    );
\gaf.gaf0.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => p_2_out,
      Q => ram_afull_i,
      S => ram_full_fb_i_reg_1
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_afull_i,
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\,
      O => \gaf.gaf0.ram_afull_i_reg_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axis_tlast,
      I1 => s_axis_tvalid,
      I2 => ram_full_fb_i,
      O => axis_wr_eop
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => s_axis_tvalid,
      O => \^ram_full_fb_i_reg_0\
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_fb_i,
      S => ram_full_fb_i_reg_1
    );
ram_full_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_i,
      S => ram_full_fb_i_reg_1
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axis_tready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_AURORA_LANE_4BYTE is
  port (
    lane_up : out STD_LOGIC;
    ena_comma_align_i : out STD_LOGIC;
    consecutive_commas_r : out STD_LOGIC;
    begin_r : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \left_align_select_r_reg[0]\ : out STD_LOGIC;
    \left_align_select_r_reg[1]\ : out STD_LOGIC;
    got_v_i : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    rx_polarity_i : out STD_LOGIC;
    \RX_ECP_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_SCP_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_ECP_reg[0]\ : out STD_LOGIC;
    \RX_PAD_reg[1]\ : out STD_LOGIC;
    hard_err_i : out STD_LOGIC;
    ready_r_reg : out STD_LOGIC;
    \previous_cycle_data_r_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \previous_cycle_control_r_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \word_aligned_data_r_reg[24]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \RX_PE_DATA_V_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SOFT_ERR_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    after_scp_select_c_0 : out STD_LOGIC;
    after_scp_select_c_1 : out STD_LOGIC;
    \TX_DATA_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_cc_i : in STD_LOGIC;
    gen_ecp_i : in STD_LOGIC;
    gen_scp_striped_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_a_i : in STD_LOGIC;
    \left_align_select_r_reg[0]_0\ : in STD_LOGIC;
    \left_align_select_r_reg[1]_0\ : in STD_LOGIC;
    \word_aligned_control_bits_r_reg[3]\ : in STD_LOGIC;
    \word_aligned_control_bits_r_reg[2]\ : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    rx_realign_i : in STD_LOGIC;
    reset_count_r_reg : in STD_LOGIC;
    reset_count_r_reg_0 : in STD_LOGIC;
    RXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_pe_data_v_r_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pad_r_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_v_r_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_r_r_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_k_r_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_pe_data_r_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \word_aligned_data_r_reg[24]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[16]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \soft_err_r_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_AURORA_LANE_4BYTE : entity is "aurora_8b10b_0_AURORA_LANE_4BYTE";
end top_aurora_0_0_aurora_8b10b_0_AURORA_LANE_4BYTE;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_AURORA_LANE_4BYTE is
  signal GEN_SP : STD_LOGIC;
  signal RX_CC : STD_LOGIC;
  signal RX_NEG : STD_LOGIC;
  signal aurora_8b10b_0_lane_init_sm_4byte_i_n_9 : STD_LOGIC;
  signal counter3_r0 : STD_LOGIC;
  signal counter4_r0 : STD_LOGIC;
  signal \^enable_err_detect_i\ : STD_LOGIC;
  signal first_v_received_r : STD_LOGIC;
  signal gen_spa_i : STD_LOGIC;
  signal gen_spa_r : STD_LOGIC;
  signal \^lane_up\ : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r_reg0 : STD_LOGIC;
begin
  enable_err_detect_i <= \^enable_err_detect_i\;
  lane_up <= \^lane_up\;
aurora_8b10b_0_err_detect_4byte_i: entity work.top_aurora_0_0_aurora_8b10b_0_ERR_DETECT_4BYTE
     port map (
      \SOFT_ERR_reg[0]_0\(1 downto 0) => \SOFT_ERR_reg[0]\(1 downto 0),
      SR(0) => SR(0),
      enable_err_detect_i => \^enable_err_detect_i\,
      \good_cnt_r_reg[0]_0\ => \TX_DATA_reg[0]\,
      hard_err_frm_soft_err_reg_0 => aurora_8b10b_0_lane_init_sm_4byte_i_n_9,
      hard_err_gt0 => hard_err_gt0,
      hard_err_i => hard_err_i,
      ready_r_reg0 => ready_r_reg0,
      \soft_err_r_reg[0]_0\(3 downto 0) => \soft_err_r_reg[0]\(3 downto 0)
    );
aurora_8b10b_0_hotplug_i: entity work.top_aurora_0_0_aurora_8b10b_0_hotplug
     port map (
      D(0) => RX_CC,
      SR(0) => SR(0),
      init_clk_in => init_clk_in,
      link_reset_out => link_reset_out,
      p_level_in_d1_cdc_from_reg => \TX_DATA_reg[0]\
    );
aurora_8b10b_0_lane_init_sm_4byte_i: entity work.top_aurora_0_0_aurora_8b10b_0_LANE_INIT_SM_4BYTE
     port map (
      D(3 downto 0) => D(3 downto 0),
      ENABLE_ERR_DETECT_reg_0 => aurora_8b10b_0_lane_init_sm_4byte_i_n_9,
      GEN_SP => GEN_SP,
      RXCHARISK(1 downto 0) => RXCHARISK(3 downto 2),
      RX_NEG => RX_NEG,
      SR(0) => SR(0),
      align_r_reg_0 => ena_comma_align_i,
      begin_r => begin_r,
      consecutive_commas_r => consecutive_commas_r,
      \counter1_r_reg[0]_0\ => \TX_DATA_reg[0]\,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      enable_err_detect_i => \^enable_err_detect_i\,
      first_v_received_r => first_v_received_r,
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      lane_up => \^lane_up\,
      ready_r => ready_r,
      ready_r_reg0 => ready_r_reg0,
      ready_r_reg_0 => ready_r_reg,
      reset_count_r_reg_0 => reset_count_r_reg,
      reset_count_r_reg_1 => reset_count_r_reg_0,
      rx_polarity_i => rx_polarity_i,
      rx_realign_i => rx_realign_i
    );
aurora_8b10b_0_sym_dec_4byte_i: entity work.top_aurora_0_0_aurora_8b10b_0_SYM_DEC_4BYTE
     port map (
      D(0) => RX_CC,
      Q(1 downto 0) => Q(1 downto 0),
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      \RX_ECP_reg[0]_0\ => \RX_ECP_reg[0]\,
      \RX_ECP_reg[1]_0\ => \RX_ECP_reg[1]\,
      RX_NEG => RX_NEG,
      \RX_PAD_reg[1]_0\ => \RX_PAD_reg[1]\,
      \RX_PE_DATA_V_reg[0]_0\(1 downto 0) => \RX_PE_DATA_V_reg[0]\(1 downto 0),
      \RX_SCP_reg[0]_0\(1 downto 0) => \RX_SCP_reg[0]\(1 downto 0),
      after_scp_select_c_0 => after_scp_select_c_0,
      after_scp_select_c_1 => after_scp_select_c_1,
      counter3_r0 => counter3_r0,
      counter4_r0 => counter4_r0,
      first_v_received_r => first_v_received_r,
      gen_spa_i => gen_spa_i,
      got_v_i => got_v_i,
      lane_up => \^lane_up\,
      \left_align_select_r_reg[0]_0\ => \left_align_select_r_reg[0]\,
      \left_align_select_r_reg[0]_1\ => \left_align_select_r_reg[0]_0\,
      \left_align_select_r_reg[1]_0\ => \left_align_select_r_reg[1]\,
      \left_align_select_r_reg[1]_1\ => \left_align_select_r_reg[1]_0\,
      \previous_cycle_control_r_reg[0]_0\(0) => \previous_cycle_control_r_reg[0]\(0),
      \previous_cycle_data_r_reg[7]_0\(5 downto 0) => \previous_cycle_data_r_reg[7]\(5 downto 0),
      ready_r => ready_r,
      \rx_cc_r_reg[1]_0\ => \TX_DATA_reg[0]\,
      \word_aligned_control_bits_r_reg[2]_0\ => \word_aligned_control_bits_r_reg[2]\,
      \word_aligned_control_bits_r_reg[3]_0\ => \word_aligned_control_bits_r_reg[3]\,
      \word_aligned_data_r_reg[0]_0\(7 downto 0) => \word_aligned_data_r_reg[0]\(7 downto 0),
      \word_aligned_data_r_reg[16]_0\(7 downto 0) => \word_aligned_data_r_reg[16]\(7 downto 0),
      \word_aligned_data_r_reg[16]_1\(5 downto 0) => \word_aligned_data_r_reg[16]_0\(5 downto 0),
      \word_aligned_data_r_reg[24]_0\(7 downto 0) => \word_aligned_data_r_reg[24]\(7 downto 0),
      \word_aligned_data_r_reg[24]_1\(7 downto 0) => \word_aligned_data_r_reg[24]_0\(7 downto 0),
      \word_aligned_data_r_reg[8]_0\(7 downto 0) => \word_aligned_data_r_reg[8]\(7 downto 0)
    );
aurora_8b10b_0_sym_gen_4byte_i: entity work.top_aurora_0_0_aurora_8b10b_0_SYM_GEN_4BYTE
     port map (
      GEN_SP => GEN_SP,
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      \TX_DATA_reg[0]_0\ => \TX_DATA_reg[0]\,
      gen_a_i => gen_a_i,
      gen_cc_i => gen_cc_i,
      gen_ecp_i => gen_ecp_i,
      \gen_k_r_reg[0]_0\(3 downto 0) => \gen_k_r_reg[0]\(3 downto 0),
      \gen_pad_r_reg[0]_0\(1 downto 0) => \gen_pad_r_reg[0]\(1 downto 0),
      \gen_r_r_reg[0]_0\(3 downto 0) => \gen_r_r_reg[0]\(3 downto 0),
      gen_scp_striped_i(0) => gen_scp_striped_i(0),
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      \gen_v_r_reg[1]_0\(2 downto 0) => \gen_v_r_reg[1]\(2 downto 0),
      \tx_pe_data_r_reg[0]_0\(31 downto 0) => \tx_pe_data_r_reg[0]\(31 downto 0),
      \tx_pe_data_v_r_reg[0]_0\(1 downto 0) => \tx_pe_data_v_r_reg[0]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_GT_WRAPPER is
  port (
    \out\ : out STD_LOGIC;
    free_clk_in : out STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rx_realign_i : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_resetdone_out : out STD_LOGIC;
    link_reset_r : out STD_LOGIC;
    pll_not_locked_out : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    consecutive_commas_r_reg : out STD_LOGIC;
    free_clk_in_0 : out STD_LOGIC;
    \previous_cycle_data_r_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \left_align_select_r_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \previous_cycle_control_r_reg[0]\ : out STD_LOGIC;
    \left_align_select_r_reg[1]\ : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    s_level_out_d3_reg : out STD_LOGIC;
    rxfsm_rxresetdone_r3_reg_0 : out STD_LOGIC;
    \left_align_select_r_reg[0]_0\ : out STD_LOGIC;
    \left_align_select_r_reg[1]_0\ : out STD_LOGIC;
    p_level_in_d1_cdc_from_reg : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_qpllclk_quad1_out : in STD_LOGIC;
    gt_qpllrefclk_quad1_out : in STD_LOGIC;
    ena_comma_align_i : in STD_LOGIC;
    rx_polarity_i : in STD_LOGIC;
    power_down : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXCHARISK : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gtrxreset_i : in STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    \init_wait_count_reg[7]\ : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    consecutive_commas_r : in STD_LOGIC;
    begin_r : in STD_LOGIC;
    \word_aligned_data_r_reg[16]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \left_align_select_r_reg[0]_1\ : in STD_LOGIC;
    \left_align_select_r_reg[1]_1\ : in STD_LOGIC;
    \word_aligned_control_bits_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \left_align_select_r_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_GT_WRAPPER : entity is "aurora_8b10b_0_GT_WRAPPER";
end top_aurora_0_0_aurora_8b10b_0_GT_WRAPPER;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_GT_WRAPPER is
  signal aurora_8b10b_0_multi_gt_i_n_5 : STD_LOGIC;
  signal aurora_8b10b_0_multi_gt_i_n_7 : STD_LOGIC;
  signal cpll_reset_i : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^free_clk_in\ : STD_LOGIC;
  signal \gt0_aurora_8b10b_0_i/ack_flag\ : STD_LOGIC;
  signal gt0_rxresetdone_r3_reg_srl3_n_0 : STD_LOGIC;
  signal gt0_txresetdone_r3_reg_srl3_n_0 : STD_LOGIC;
  signal gt_rx_reset_i : STD_LOGIC;
  signal gt_rxdfelfhold_i : STD_LOGIC;
  signal gt_rxuserrdy_i : STD_LOGIC;
  signal gt_tx_reset_i : STD_LOGIC;
  signal gt_txresetfsm_i_n_4 : STD_LOGIC;
  signal gt_txuserrdy_i : STD_LOGIC;
  signal gtrxreset_i_0 : STD_LOGIC;
  signal gtrxreset_pulse : STD_LOGIC;
  signal gtrxreset_pulse_i_1_n_0 : STD_LOGIC;
  signal gtrxreset_r1 : STD_LOGIC;
  signal gtrxreset_r2 : STD_LOGIC;
  signal gtrxreset_r3 : STD_LOGIC;
  signal gtrxreset_sync : STD_LOGIC;
  signal \^link_reset_r\ : STD_LOGIC;
  signal link_reset_r2 : STD_LOGIC;
  signal rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rx_cdrlock_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__6_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__6_n_3\ : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_0 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_1 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_2 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_3 : STD_LOGIC;
  signal \rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal \^rx_resetdone_out\ : STD_LOGIC;
  signal rxfsm_rxresetdone_r : STD_LOGIC;
  signal rxfsm_rxresetdone_r2 : STD_LOGIC;
  signal rxfsm_soft_reset_r : STD_LOGIC;
  signal rxfsm_soft_reset_r_i_1_n_0 : STD_LOGIC;
  signal txfsm_txresetdone_r : STD_LOGIC;
  signal \NLW_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_name : string;
  attribute srl_name of gt0_rxresetdone_r3_reg_srl3 : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3 ";
  attribute srl_name of gt0_txresetdone_r3_reg_srl3 : label is "inst/aurora_0/inst/\aurora_8b10b_0_core_i/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of gtrxreset_r1_reg : label is "no";
  attribute equivalent_register_removal of rxfsm_rxresetdone_r2_reg : label is "no";
begin
  free_clk_in <= \^free_clk_in\;
  link_reset_r <= \^link_reset_r\;
  rx_resetdone_out <= \^rx_resetdone_out\;
aurora_8b10b_0_multi_gt_i: entity work.top_aurora_0_0_aurora_8b10b_0_multi_gt
     port map (
      D(3 downto 0) => D(3 downto 0),
      ENABLE_ERR_DETECT_reg(3 downto 0) => ENABLE_ERR_DETECT_reg(3 downto 0),
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      SR(0) => gt_rx_reset_i,
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXDATA(31 downto 0) => TXDATA(31 downto 0),
      ack_flag => \gt0_aurora_8b10b_0_i/ack_flag\,
      begin_r => begin_r,
      consecutive_commas_r => consecutive_commas_r,
      consecutive_commas_r_reg => consecutive_commas_r_reg,
      cpll_reset_i => cpll_reset_i,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drprdy_out => drprdy_out,
      drpwe_in => drpwe_in,
      ena_comma_align_i => ena_comma_align_i,
      enable_err_detect_i => enable_err_detect_i,
      flag2_reg => gt_txresetfsm_i_n_4,
      free_clk_in => aurora_8b10b_0_multi_gt_i_n_5,
      free_clk_in_0 => aurora_8b10b_0_multi_gt_i_n_7,
      free_clk_in_1 => free_clk_in_0,
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_refclk1 => gt_refclk1,
      gt_rxdfelfhold_i => gt_rxdfelfhold_i,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      hard_err_gt0 => hard_err_gt0,
      in0 => \^free_clk_in\,
      init_clk_in => init_clk_in,
      \left_align_select_r_reg[0]\(7 downto 0) => \left_align_select_r_reg[0]\(7 downto 0),
      \left_align_select_r_reg[0]_0\ => \left_align_select_r_reg[0]_0\,
      \left_align_select_r_reg[0]_1\ => \left_align_select_r_reg[0]_1\,
      \left_align_select_r_reg[0]_2\ => \left_align_select_r_reg[0]_2\,
      \left_align_select_r_reg[1]\ => \left_align_select_r_reg[1]\,
      \left_align_select_r_reg[1]_0\ => \left_align_select_r_reg[1]_0\,
      \left_align_select_r_reg[1]_1\ => \left_align_select_r_reg[1]_1\,
      loopback(2 downto 0) => loopback(2 downto 0),
      pll_not_locked_out => pll_not_locked_out,
      power_down => power_down,
      \previous_cycle_control_r_reg[0]\ => \previous_cycle_control_r_reg[0]\,
      \previous_cycle_data_r_reg[7]\(5 downto 0) => \previous_cycle_data_r_reg[7]\(5 downto 0),
      rx_polarity_i => rx_polarity_i,
      rx_realign_i => rx_realign_i,
      rxn => rxn,
      rxp => rxp,
      s_level_out_d1_aurora_8b10b_0_cdc_to_reg => p_level_in_d1_cdc_from_reg,
      tx_out_clk => tx_out_clk,
      txn => txn,
      txp => txp,
      \word_aligned_control_bits_r_reg[2]\(0) => \word_aligned_control_bits_r_reg[2]\(0),
      \word_aligned_data_r_reg[16]\(5 downto 0) => \word_aligned_data_r_reg[16]\(5 downto 0)
    );
gt0_rxresetdone_r3_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => p_level_in_d1_cdc_from_reg,
      D => aurora_8b10b_0_multi_gt_i_n_5,
      Q => gt0_rxresetdone_r3_reg_srl3_n_0
    );
gt0_txresetdone_r3_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => p_level_in_d1_cdc_from_reg,
      D => aurora_8b10b_0_multi_gt_i_n_7,
      Q => gt0_txresetdone_r3_reg_srl3_n_0
    );
gt_rx_reset_i_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_i_0,
      Q => gt_rx_reset_i,
      R => '0'
    );
gt_rxresetdone_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_resetdone_out\,
      O => rxfsm_rxresetdone_r3_reg_0
    );
gt_rxresetfsm_i: entity work.top_aurora_0_0_aurora_8b10b_0_rx_startup_fsm
     port map (
      AR(0) => rxfsm_soft_reset_r,
      gt_rxdfelfhold_i => gt_rxdfelfhold_i,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      gtrxreset_i_0 => gtrxreset_i_0,
      init_clk_in => init_clk_in,
      p_level_in_d1_cdc_from_reg => p_level_in_d1_cdc_from_reg,
      reset_time_out_reg_0 => rx_cdrlocked_reg_n_0,
      rxfsm_rxresetdone_r => rxfsm_rxresetdone_r,
      s_level_out_d1_aurora_8b10b_0_cdc_to_reg => \^free_clk_in\
    );
gt_txresetfsm_i: entity work.top_aurora_0_0_aurora_8b10b_0_tx_startup_fsm
     port map (
      CPLL_RESET_reg_0 => gt_txresetfsm_i_n_4,
      ack_flag => \gt0_aurora_8b10b_0_i/ack_flag\,
      cpll_reset_i => cpll_reset_i,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      init_clk_in => init_clk_in,
      \init_wait_count_reg[7]_0\ => \init_wait_count_reg[7]\,
      \out\ => \out\,
      s_level_out_d1_aurora_8b10b_0_cdc_to_reg => \^free_clk_in\,
      s_level_out_d3_reg => s_level_out_d3_reg,
      s_level_out_d5_reg => p_level_in_d1_cdc_from_reg,
      txfsm_txresetdone_r => txfsm_txresetdone_r
    );
gtrxreset_cdc_sync: entity work.\top_aurora_0_0_aurora_8b10b_0_cdc_sync__parameterized0_6\
     port map (
      gtrxreset_i => gtrxreset_i,
      init_clk_in => init_clk_in,
      \out\ => gtrxreset_sync,
      p_level_in_d1_cdc_from_reg_0 => p_level_in_d1_cdc_from_reg
    );
gtrxreset_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gtrxreset_r2,
      I1 => gtrxreset_r3,
      O => gtrxreset_pulse_i_1_n_0
    );
gtrxreset_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_pulse_i_1_n_0,
      Q => gtrxreset_pulse,
      R => '0'
    );
gtrxreset_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_sync,
      Q => gtrxreset_r1,
      R => '0'
    );
gtrxreset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_r1,
      Q => gtrxreset_r2,
      R => '0'
    );
gtrxreset_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_r2,
      Q => gtrxreset_r3,
      R => '0'
    );
link_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => \^link_reset_r\,
      Q => link_reset_r2,
      R => '0'
    );
link_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_out,
      Q => \^link_reset_r\,
      R => '0'
    );
rx_cdrlock_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rx_cdrlock_counter0_carry_n_0,
      CO(2) => rx_cdrlock_counter0_carry_n_1,
      CO(1) => rx_cdrlock_counter0_carry_n_2,
      CO(0) => rx_cdrlock_counter0_carry_n_3,
      CYINIT => \rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[1]\
    );
\rx_cdrlock_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rx_cdrlock_counter0_carry_n_0,
      CO(3) => \rx_cdrlock_counter0_carry__0_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__0_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__0_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[5]\
    );
\rx_cdrlock_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__0_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__1_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__1_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__1_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[9]\
    );
\rx_cdrlock_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__1_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__2_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__2_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__2_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[13]\
    );
\rx_cdrlock_counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__2_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__3_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__3_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__3_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[17]\
    );
\rx_cdrlock_counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__3_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__4_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__4_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__4_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[21]\
    );
\rx_cdrlock_counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__4_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__5_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__5_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__5_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[25]\
    );
\rx_cdrlock_counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rx_cdrlock_counter0_carry__6_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[29]\
    );
\rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter_reg_n_0_[0]\,
      O => \rx_cdrlock_counter[0]_i_1_n_0\
    );
\rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(10),
      O => rx_cdrlock_counter(10)
    );
\rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \rx_cdrlock_counter[31]_i_5_n_0\,
      O => rx_cdrlock_counter(11)
    );
\rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(12),
      O => rx_cdrlock_counter(12)
    );
\rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(13),
      O => rx_cdrlock_counter(13)
    );
\rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(14),
      O => rx_cdrlock_counter(14)
    );
\rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(15),
      O => rx_cdrlock_counter(15)
    );
\rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(16),
      O => rx_cdrlock_counter(16)
    );
\rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(17),
      O => rx_cdrlock_counter(17)
    );
\rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(18),
      O => rx_cdrlock_counter(18)
    );
\rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(19),
      O => rx_cdrlock_counter(19)
    );
\rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(1),
      O => rx_cdrlock_counter(1)
    );
\rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(20),
      O => rx_cdrlock_counter(20)
    );
\rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(21),
      O => rx_cdrlock_counter(21)
    );
\rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(22),
      O => rx_cdrlock_counter(22)
    );
\rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(23),
      O => rx_cdrlock_counter(23)
    );
\rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(24),
      O => rx_cdrlock_counter(24)
    );
\rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(25),
      O => rx_cdrlock_counter(25)
    );
\rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(26),
      O => rx_cdrlock_counter(26)
    );
\rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(27),
      O => rx_cdrlock_counter(27)
    );
\rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(28),
      O => rx_cdrlock_counter(28)
    );
\rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(29),
      O => rx_cdrlock_counter(29)
    );
\rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(2),
      I1 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \rx_cdrlock_counter[31]_i_5_n_0\,
      O => rx_cdrlock_counter(2)
    );
\rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(30),
      O => rx_cdrlock_counter(30)
    );
\rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(31),
      O => rx_cdrlock_counter(31)
    );
\rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[16]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[17]\,
      I4 => \rx_cdrlock_counter[31]_i_6_n_0\,
      O => \rx_cdrlock_counter[31]_i_2_n_0\
    );
\rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[26]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[27]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[24]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[25]\,
      I4 => \rx_cdrlock_counter[31]_i_7_n_0\,
      O => \rx_cdrlock_counter[31]_i_3_n_0\
    );
\rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[3]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[2]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[1]\,
      I4 => \rx_cdrlock_counter[31]_i_8_n_0\,
      O => \rx_cdrlock_counter[31]_i_4_n_0\
    );
\rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[10]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[11]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[9]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[8]\,
      I4 => \rx_cdrlock_counter[31]_i_9_n_0\,
      O => \rx_cdrlock_counter[31]_i_5_n_0\
    );
\rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[21]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[20]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[23]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[22]\,
      O => \rx_cdrlock_counter[31]_i_6_n_0\
    );
\rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[29]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[28]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[30]\,
      O => \rx_cdrlock_counter[31]_i_7_n_0\
    );
\rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[5]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[4]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[7]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[6]\,
      O => \rx_cdrlock_counter[31]_i_8_n_0\
    );
\rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[13]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[12]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[15]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[14]\,
      O => \rx_cdrlock_counter[31]_i_9_n_0\
    );
\rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(3),
      O => rx_cdrlock_counter(3)
    );
\rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(4),
      O => rx_cdrlock_counter(4)
    );
\rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(5),
      O => rx_cdrlock_counter(5)
    );
\rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \rx_cdrlock_counter[31]_i_5_n_0\,
      O => rx_cdrlock_counter(6)
    );
\rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(7),
      I1 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \rx_cdrlock_counter[31]_i_5_n_0\,
      O => rx_cdrlock_counter(7)
    );
\rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \rx_cdrlock_counter[31]_i_5_n_0\,
      O => rx_cdrlock_counter(8)
    );
\rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(9),
      O => rx_cdrlock_counter(9)
    );
\rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \rx_cdrlock_counter[0]_i_1_n_0\,
      Q => \rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(10),
      Q => \rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(11),
      Q => \rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(12),
      Q => \rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(13),
      Q => \rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(14),
      Q => \rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(15),
      Q => \rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(16),
      Q => \rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(17),
      Q => \rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(18),
      Q => \rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(19),
      Q => \rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(1),
      Q => \rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(20),
      Q => \rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(21),
      Q => \rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(22),
      Q => \rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(23),
      Q => \rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(24),
      Q => \rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(25),
      Q => \rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(26),
      Q => \rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(27),
      Q => \rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(28),
      Q => \rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(29),
      Q => \rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(2),
      Q => \rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(30),
      Q => \rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(31),
      Q => \rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(3),
      Q => \rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(4),
      Q => \rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(5),
      Q => \rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(6),
      Q => \rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(7),
      Q => \rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(8),
      Q => \rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt_rx_reset_i
    );
\rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(9),
      Q => \rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt_rx_reset_i
    );
rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => rx_cdrlocked_reg_n_0,
      I1 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \rx_cdrlock_counter[31]_i_5_n_0\,
      O => rx_cdrlocked_i_1_n_0
    );
rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlocked_i_1_n_0,
      Q => rx_cdrlocked_reg_n_0,
      R => gt_rx_reset_i
    );
rxfsm_rxresetdone_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => rxfsm_rxresetdone_r,
      Q => rxfsm_rxresetdone_r2,
      R => '0'
    );
rxfsm_rxresetdone_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => rxfsm_rxresetdone_r2,
      Q => \^rx_resetdone_out\,
      R => '0'
    );
rxfsm_rxresetdone_r_reg: unisim.vcomponents.FDRE
     port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => gt0_rxresetdone_r3_reg_srl3_n_0,
      Q => rxfsm_rxresetdone_r,
      R => '0'
    );
rxfsm_soft_reset_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => link_reset_r2,
      I1 => gtrxreset_pulse,
      I2 => \init_wait_count_reg[7]\,
      O => rxfsm_soft_reset_r_i_1_n_0
    );
rxfsm_soft_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => rxfsm_soft_reset_r_i_1_n_0,
      Q => rxfsm_soft_reset_r,
      R => '0'
    );
txfsm_txresetdone_r_reg: unisim.vcomponents.FDRE
     port map (
      C => p_level_in_d1_cdc_from_reg,
      CE => '1',
      D => gt0_txresetdone_r3_reg_srl3_n_0,
      Q => txfsm_txresetdone_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_RX_LL is
  port (
    rx_eof : out STD_LOGIC;
    frame_err : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 31 );
    \stage_2_data_r_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \STORAGE_DATA_reg[31]\ : in STD_LOGIC;
    \stage_2_data_r_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage_2_data_r_reg[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stage_2_data_r_reg[24]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IN_FRAME_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_frame_r_reg : in STD_LOGIC;
    after_scp_select_c_1 : in STD_LOGIC;
    after_scp_select_c_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage_1_pad_r_reg : in STD_LOGIC;
    start_rx_i : in STD_LOGIC;
    \DEFRAMED_DATA_V_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \stage_1_ecp_r_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_RX_LL : entity is "aurora_8b10b_0_RX_LL";
end top_aurora_0_0_aurora_8b10b_0_RX_LL;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_RX_LL is
  signal \STORAGE_DATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[10]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[11]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[12]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[13]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[14]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[15]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[16]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[17]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[18]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[19]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[1]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[20]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[21]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[22]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[23]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[24]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[25]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[26]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[27]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[28]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[29]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[2]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[30]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[31]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[3]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[4]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[5]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[6]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[7]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[8]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_DATA[9]_i_1_n_0\ : STD_LOGIC;
  signal STORAGE_SELECT : STD_LOGIC_VECTOR ( 4 to 9 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_ll_pdu_datapath_i_n_22 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_23 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_24 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_25 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_26 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_27 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_28 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_29 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_30 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_31 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_32 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_33 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_34 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_35 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_36 : STD_LOGIC;
  signal rx_ll_pdu_datapath_i_n_37 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \STORAGE_DATA[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \STORAGE_DATA[10]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \STORAGE_DATA[11]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \STORAGE_DATA[12]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \STORAGE_DATA[13]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \STORAGE_DATA[14]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \STORAGE_DATA[15]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \STORAGE_DATA[16]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \STORAGE_DATA[17]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \STORAGE_DATA[18]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \STORAGE_DATA[19]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \STORAGE_DATA[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \STORAGE_DATA[20]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \STORAGE_DATA[21]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \STORAGE_DATA[22]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \STORAGE_DATA[23]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \STORAGE_DATA[24]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \STORAGE_DATA[25]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \STORAGE_DATA[26]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \STORAGE_DATA[27]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \STORAGE_DATA[28]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \STORAGE_DATA[29]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \STORAGE_DATA[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \STORAGE_DATA[30]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \STORAGE_DATA[31]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \STORAGE_DATA[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \STORAGE_DATA[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \STORAGE_DATA[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \STORAGE_DATA[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \STORAGE_DATA[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \STORAGE_DATA[8]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \STORAGE_DATA[9]_i_1\ : label is "soft_lutpair97";
begin
\STORAGE_DATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_22,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(15),
      O => \STORAGE_DATA[0]_i_1_n_0\
    );
\STORAGE_DATA[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_32,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(5),
      O => \STORAGE_DATA[10]_i_1_n_0\
    );
\STORAGE_DATA[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_33,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(4),
      O => \STORAGE_DATA[11]_i_1_n_0\
    );
\STORAGE_DATA[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_34,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(3),
      O => \STORAGE_DATA[12]_i_1_n_0\
    );
\STORAGE_DATA[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_35,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(2),
      O => \STORAGE_DATA[13]_i_1_n_0\
    );
\STORAGE_DATA[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_36,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(1),
      O => \STORAGE_DATA[14]_i_1_n_0\
    );
\STORAGE_DATA[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_37,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(0),
      O => \STORAGE_DATA[15]_i_1_n_0\
    );
\STORAGE_DATA[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_22,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(15),
      O => \STORAGE_DATA[16]_i_1_n_0\
    );
\STORAGE_DATA[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_23,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(14),
      O => \STORAGE_DATA[17]_i_1_n_0\
    );
\STORAGE_DATA[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_24,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(13),
      O => \STORAGE_DATA[18]_i_1_n_0\
    );
\STORAGE_DATA[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_25,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(12),
      O => \STORAGE_DATA[19]_i_1_n_0\
    );
\STORAGE_DATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_23,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(14),
      O => \STORAGE_DATA[1]_i_1_n_0\
    );
\STORAGE_DATA[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_26,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(11),
      O => \STORAGE_DATA[20]_i_1_n_0\
    );
\STORAGE_DATA[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_27,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(10),
      O => \STORAGE_DATA[21]_i_1_n_0\
    );
\STORAGE_DATA[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_28,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(9),
      O => \STORAGE_DATA[22]_i_1_n_0\
    );
\STORAGE_DATA[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_29,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(8),
      O => \STORAGE_DATA[23]_i_1_n_0\
    );
\STORAGE_DATA[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_30,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(7),
      O => \STORAGE_DATA[24]_i_1_n_0\
    );
\STORAGE_DATA[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_31,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(6),
      O => \STORAGE_DATA[25]_i_1_n_0\
    );
\STORAGE_DATA[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_32,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(5),
      O => \STORAGE_DATA[26]_i_1_n_0\
    );
\STORAGE_DATA[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_33,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(4),
      O => \STORAGE_DATA[27]_i_1_n_0\
    );
\STORAGE_DATA[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_34,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(3),
      O => \STORAGE_DATA[28]_i_1_n_0\
    );
\STORAGE_DATA[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_35,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(2),
      O => \STORAGE_DATA[29]_i_1_n_0\
    );
\STORAGE_DATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_24,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(13),
      O => \STORAGE_DATA[2]_i_1_n_0\
    );
\STORAGE_DATA[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_36,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(1),
      O => \STORAGE_DATA[30]_i_1_n_0\
    );
\STORAGE_DATA[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_37,
      I1 => STORAGE_SELECT(9),
      I2 => p_1_in(0),
      O => \STORAGE_DATA[31]_i_1_n_0\
    );
\STORAGE_DATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_25,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(12),
      O => \STORAGE_DATA[3]_i_1_n_0\
    );
\STORAGE_DATA[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_26,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(11),
      O => \STORAGE_DATA[4]_i_1_n_0\
    );
\STORAGE_DATA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_27,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(10),
      O => \STORAGE_DATA[5]_i_1_n_0\
    );
\STORAGE_DATA[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_28,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(9),
      O => \STORAGE_DATA[6]_i_1_n_0\
    );
\STORAGE_DATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_29,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(8),
      O => \STORAGE_DATA[7]_i_1_n_0\
    );
\STORAGE_DATA[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_30,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(7),
      O => \STORAGE_DATA[8]_i_1_n_0\
    );
\STORAGE_DATA[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_ll_pdu_datapath_i_n_31,
      I1 => STORAGE_SELECT(4),
      I2 => p_1_in(6),
      O => \STORAGE_DATA[9]_i_1_n_0\
    );
rx_ll_pdu_datapath_i: entity work.top_aurora_0_0_aurora_8b10b_0_RX_LL_PDU_DATAPATH
     port map (
      D(1 downto 0) => D(1 downto 0),
      \DEFRAMED_DATA_V_reg[0]\(1 downto 0) => \DEFRAMED_DATA_V_reg[0]\(1 downto 0),
      \IN_FRAME_reg[1]\ => \IN_FRAME_reg[1]\,
      \MUXED_DATA_reg[0]\(31 downto 16) => p_1_in(15 downto 0),
      \MUXED_DATA_reg[0]\(15) => rx_ll_pdu_datapath_i_n_22,
      \MUXED_DATA_reg[0]\(14) => rx_ll_pdu_datapath_i_n_23,
      \MUXED_DATA_reg[0]\(13) => rx_ll_pdu_datapath_i_n_24,
      \MUXED_DATA_reg[0]\(12) => rx_ll_pdu_datapath_i_n_25,
      \MUXED_DATA_reg[0]\(11) => rx_ll_pdu_datapath_i_n_26,
      \MUXED_DATA_reg[0]\(10) => rx_ll_pdu_datapath_i_n_27,
      \MUXED_DATA_reg[0]\(9) => rx_ll_pdu_datapath_i_n_28,
      \MUXED_DATA_reg[0]\(8) => rx_ll_pdu_datapath_i_n_29,
      \MUXED_DATA_reg[0]\(7) => rx_ll_pdu_datapath_i_n_30,
      \MUXED_DATA_reg[0]\(6) => rx_ll_pdu_datapath_i_n_31,
      \MUXED_DATA_reg[0]\(5) => rx_ll_pdu_datapath_i_n_32,
      \MUXED_DATA_reg[0]\(4) => rx_ll_pdu_datapath_i_n_33,
      \MUXED_DATA_reg[0]\(3) => rx_ll_pdu_datapath_i_n_34,
      \MUXED_DATA_reg[0]\(2) => rx_ll_pdu_datapath_i_n_35,
      \MUXED_DATA_reg[0]\(1) => rx_ll_pdu_datapath_i_n_36,
      \MUXED_DATA_reg[0]\(0) => rx_ll_pdu_datapath_i_n_37,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      \STORAGE_DATA_reg[0]\(31) => \STORAGE_DATA[0]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(30) => \STORAGE_DATA[1]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(29) => \STORAGE_DATA[2]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(28) => \STORAGE_DATA[3]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(27) => \STORAGE_DATA[4]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(26) => \STORAGE_DATA[5]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(25) => \STORAGE_DATA[6]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(24) => \STORAGE_DATA[7]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(23) => \STORAGE_DATA[8]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(22) => \STORAGE_DATA[9]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(21) => \STORAGE_DATA[10]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(20) => \STORAGE_DATA[11]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(19) => \STORAGE_DATA[12]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(18) => \STORAGE_DATA[13]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(17) => \STORAGE_DATA[14]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(16) => \STORAGE_DATA[15]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(15) => \STORAGE_DATA[16]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(14) => \STORAGE_DATA[17]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(13) => \STORAGE_DATA[18]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(12) => \STORAGE_DATA[19]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(11) => \STORAGE_DATA[20]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(10) => \STORAGE_DATA[21]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(9) => \STORAGE_DATA[22]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(8) => \STORAGE_DATA[23]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(7) => \STORAGE_DATA[24]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(6) => \STORAGE_DATA[25]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(5) => \STORAGE_DATA[26]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(4) => \STORAGE_DATA[27]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(3) => \STORAGE_DATA[28]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(2) => \STORAGE_DATA[29]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(1) => \STORAGE_DATA[30]_i_1_n_0\,
      \STORAGE_DATA_reg[0]\(0) => \STORAGE_DATA[31]_i_1_n_0\,
      \STORAGE_DATA_reg[31]\ => \STORAGE_DATA_reg[31]\,
      STORAGE_SELECT(1) => STORAGE_SELECT(4),
      STORAGE_SELECT(0) => STORAGE_SELECT(9),
      after_scp_select_c_0 => after_scp_select_c_0,
      after_scp_select_c_1 => after_scp_select_c_1,
      frame_err => frame_err,
      in_frame_r_reg => in_frame_r_reg,
      m_axi_rx_tdata(0 to 31) => m_axi_rx_tdata(0 to 31),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      rx_eof => rx_eof,
      \stage_1_ecp_r_reg[0]_0\(1 downto 0) => \stage_1_ecp_r_reg[0]\(1 downto 0),
      stage_1_pad_r_reg_0 => stage_1_pad_r_reg,
      \stage_2_data_r_reg[0]_0\(7 downto 0) => \stage_2_data_r_reg[0]\(7 downto 0),
      \stage_2_data_r_reg[16]_0\(7 downto 0) => \stage_2_data_r_reg[16]\(7 downto 0),
      \stage_2_data_r_reg[24]_0\(7 downto 0) => \stage_2_data_r_reg[24]\(7 downto 0),
      \stage_2_data_r_reg[8]_0\(7 downto 0) => \stage_2_data_r_reg[8]\(7 downto 0),
      start_rx_i => start_rx_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENA_dly_D : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end top_aurora_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of top_aurora_0_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.top_aurora_0_0_blk_mem_gen_prim_width
     port map (
      D(32 downto 0) => D(32 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0),
      E(0) => E(0),
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    empty_fwft_fb_o_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[9]\ : out STD_LOGIC;
    \gc0.count_d1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[6]\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[9]_1\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_1\ : out STD_LOGIC;
    \gc0.count_d1_reg[5]\ : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]_1\ : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_wr_eop_d1 : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    axis_pkt_read : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gmux.gm[4].gms.ms_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ENA_dly_D : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_rd_logic : entity is "rd_logic";
end top_aurora_0_0_rd_logic;

architecture STRUCTURE of top_aurora_0_0_rd_logic is
  signal \gr1.gr1_int.rfwft_n_2\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_5\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_15 : STD_LOGIC;
  signal rpntr_n_16 : STD_LOGIC;
  signal rpntr_n_17 : STD_LOGIC;
  signal rpntr_n_18 : STD_LOGIC;
  signal rpntr_n_19 : STD_LOGIC;
  signal rpntr_n_30 : STD_LOGIC;
  signal rpntr_n_31 : STD_LOGIC;
  signal rpntr_n_32 : STD_LOGIC;
  signal rpntr_n_33 : STD_LOGIC;
  signal rpntr_n_34 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.top_aurora_0_0_rd_fwft
     port map (
      D(9 downto 0) => D(9 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => p_2_out,
      DI(0) => DI(0),
      E(0) => \gr1.gr1_int.rfwft_n_2\,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      Q(8 downto 0) => Q(8 downto 0),
      S(2 downto 0) => S(2 downto 0),
      aempty_fwft_fb_i_reg_0 => \gc0.count_reg[0]\,
      axis_pkt_read => axis_pkt_read,
      axis_wr_eop_d1 => axis_wr_eop_d1,
      empty_fwft_fb_o_i_reg_0 => empty_fwft_fb_o_i_reg,
      empty_fwft_i_reg_0(1 downto 0) => empty_fwft_i_reg(1 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\(0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_0\(1 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_0\(1 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(3 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\(0),
      \gpregsm1.curr_fwft_state_reg[0]_0\ => \gr1.gr1_int.rfwft_n_5\,
      \gpregsm1.curr_fwft_state_reg[1]_0\(0) => E(0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      s_aclk => s_aclk
    );
\grss.rsts\: entity work.top_aurora_0_0_rd_status_flags_ss
     port map (
      \gmux.gm[1].gms.ms\ => rpntr_n_30,
      \gmux.gm[1].gms.ms_0\ => rpntr_n_19,
      \gmux.gm[2].gms.ms\ => rpntr_n_31,
      \gmux.gm[2].gms.ms_0\ => rpntr_n_18,
      \gmux.gm[3].gms.ms\ => rpntr_n_32,
      \gmux.gm[3].gms.ms_0\ => rpntr_n_17,
      \gmux.gm[4].gms.ms\ => rpntr_n_33,
      \gmux.gm[4].gms.ms_0\ => rpntr_n_16,
      \out\ => p_2_out,
      ram_empty_i_reg_0 => rpntr_n_34,
      ram_empty_i_reg_1 => rpntr_n_15,
      ram_empty_i_reg_2 => ram_empty_i_reg,
      ram_empty_i_reg_3 => \gr1.gr1_int.rfwft_n_5\,
      ram_empty_i_reg_4 => \gc0.count_reg[0]\,
      s_aclk => s_aclk
    );
rpntr: entity work.top_aurora_0_0_rd_bin_cntr
     port map (
      E(0) => \gr1.gr1_int.rfwft_n_2\,
      Q(9 downto 0) => \gc0.count_d1_reg[9]_0\(9 downto 0),
      \gc0.count_d1_reg[0]_0\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[0]_1\ => \gc0.count_d1_reg[0]_0\,
      \gc0.count_d1_reg[0]_2\ => \gc0.count_d1_reg[0]_1\,
      \gc0.count_d1_reg[0]_3\ => rpntr_n_30,
      \gc0.count_d1_reg[2]_0\ => \gc0.count_d1_reg[2]\,
      \gc0.count_d1_reg[2]_1\ => \gc0.count_d1_reg[2]_0\,
      \gc0.count_d1_reg[2]_2\ => rpntr_n_31,
      \gc0.count_d1_reg[3]_0\ => \gc0.count_d1_reg[3]\,
      \gc0.count_d1_reg[4]_0\ => \gc0.count_d1_reg[4]\,
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      \gc0.count_d1_reg[4]_2\ => rpntr_n_32,
      \gc0.count_d1_reg[5]_0\ => \gc0.count_d1_reg[5]\,
      \gc0.count_d1_reg[6]_0\ => \gc0.count_d1_reg[6]\,
      \gc0.count_d1_reg[6]_1\ => \gc0.count_d1_reg[6]_0\,
      \gc0.count_d1_reg[6]_2\ => \gc0.count_d1_reg[6]_1\,
      \gc0.count_d1_reg[6]_3\ => rpntr_n_33,
      \gc0.count_d1_reg[8]_0\ => \gc0.count_d1_reg[8]\,
      \gc0.count_d1_reg[9]_0\ => \gc0.count_d1_reg[9]\,
      \gc0.count_d1_reg[9]_1\ => \gc0.count_d1_reg[9]_1\,
      \gc0.count_d1_reg[9]_2\ => rpntr_n_34,
      \gc0.count_reg[0]_0\ => rpntr_n_19,
      \gc0.count_reg[0]_1\ => \gc0.count_reg[0]\,
      \gc0.count_reg[2]_0\ => rpntr_n_18,
      \gc0.count_reg[5]_0\ => rpntr_n_17,
      \gc0.count_reg[6]_0\ => rpntr_n_16,
      \gc0.count_reg[8]_0\ => rpntr_n_15,
      \gmux.gm[4].gms.ms\(9 downto 0) => \gmux.gm[4].gms.ms\(9 downto 0),
      \gmux.gm[4].gms.ms_0\(9 downto 0) => \gmux.gm[4].gms.ms_0\(9 downto 0),
      \gmux.gm[4].gms.ms_1\(9 downto 0) => \gmux.gm[4].gms.ms_1\(9 downto 0),
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_vio_v3_0_19_vio is
  port (
    clk : in STD_LOGIC;
    probe_in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_in1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in32 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in35 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in36 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in37 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in38 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in39 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in40 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in41 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in42 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in43 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in44 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in45 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in46 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in47 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in48 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in49 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in50 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in51 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in52 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in53 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in54 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in55 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in56 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in57 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in58 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in59 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in60 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in61 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in62 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in63 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in64 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in65 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in66 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in67 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in68 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in69 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in70 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in71 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in72 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in73 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in74 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in75 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in76 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in77 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in78 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in79 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in80 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in81 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in82 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in83 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in84 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in85 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in86 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in87 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in88 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in89 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in90 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in91 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in92 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in93 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in94 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in95 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in96 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in97 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in98 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in99 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in100 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in101 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in102 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in103 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in104 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in105 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in106 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in107 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in108 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in109 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in110 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in111 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in112 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in113 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in114 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in115 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in116 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in117 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in118 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in119 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in120 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in121 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in122 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in123 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in124 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in125 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in126 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in127 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in128 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in129 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in130 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in131 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in132 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in133 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in134 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in135 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in136 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in137 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in138 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in139 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in140 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in141 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in142 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in143 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in144 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in145 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in146 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in147 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in148 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in149 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in150 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in151 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in152 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in153 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in154 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in155 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in156 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in157 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in158 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in159 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in160 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in161 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in162 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in163 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in164 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in165 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in166 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in167 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in168 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in169 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in170 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in171 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in172 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in173 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in174 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in175 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in176 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in177 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in178 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in179 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in180 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in181 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in182 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in183 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in184 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in185 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in186 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in187 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in188 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in189 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in190 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in191 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in192 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in193 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in194 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in195 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in196 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in197 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in198 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in199 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in200 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in201 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in202 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in203 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in204 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in205 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in206 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in207 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in208 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in209 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in210 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in211 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in212 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in213 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in214 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in215 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in216 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in217 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in218 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in219 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in220 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in221 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in222 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in223 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in224 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in225 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in226 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in227 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in228 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in229 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in230 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in231 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in232 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in233 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in234 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in235 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in236 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in237 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in238 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in239 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in240 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in241 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in242 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in243 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in244 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in245 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in246 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in247 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in248 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in249 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in250 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in251 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in252 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in253 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in254 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in255 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sl_iport0 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_oport0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    probe_out0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_out1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out32 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out34 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out35 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out37 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out38 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out41 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out42 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out43 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out44 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out45 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out46 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out47 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out48 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out50 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out52 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out55 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out56 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out57 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out59 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out60 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out61 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out62 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out63 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out64 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out65 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out66 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out67 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out68 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out69 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out70 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out71 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out72 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out73 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out74 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out75 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out76 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out77 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out78 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out79 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out80 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out81 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out82 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out83 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out84 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out85 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out86 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out87 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out88 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out89 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out90 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out91 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out92 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out93 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out94 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out95 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out96 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out97 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out98 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out99 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out100 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out101 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out102 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out103 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out104 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out105 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out106 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out107 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out108 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out109 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out110 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out111 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out112 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out113 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out114 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out115 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out116 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out118 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out119 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out120 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out121 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out122 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out123 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out124 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out125 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out126 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out127 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out128 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out129 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out130 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out131 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out132 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out133 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out134 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out135 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out136 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out137 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out138 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out139 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out140 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out141 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out142 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out143 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out144 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out145 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out146 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out147 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out148 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out149 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out150 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out151 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out152 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out153 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out154 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out155 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out156 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out157 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out158 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out159 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out160 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out161 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out162 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out163 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out164 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out165 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out166 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out167 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out168 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out169 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out170 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out171 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out172 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out173 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out174 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out175 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out176 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out177 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out178 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out179 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out180 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out181 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out182 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out183 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out184 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out185 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out186 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out187 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out188 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out189 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out190 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out191 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out192 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out193 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out194 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out195 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out196 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out197 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out198 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out199 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out200 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out201 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out202 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out203 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out204 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out205 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out206 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out207 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out208 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out209 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out210 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out211 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out212 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out213 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out214 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out215 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out216 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out217 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out218 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out219 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out220 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out221 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out222 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out223 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out224 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out225 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out226 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out227 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out228 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out229 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out230 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out231 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out232 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out233 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out234 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out235 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out236 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out237 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out238 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out239 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out240 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out241 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out242 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out243 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out244 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out245 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out246 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out247 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out248 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out249 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out250 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out251 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out252 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out253 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out254 : out STD_LOGIC_VECTOR ( 0 to 0 );
    probe_out255 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_BUILD_REVISION : integer;
  attribute C_BUILD_REVISION of top_aurora_0_0_vio_v3_0_19_vio : entity is 0;
  attribute C_BUS_ADDR_WIDTH : integer;
  attribute C_BUS_ADDR_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 17;
  attribute C_BUS_DATA_WIDTH : integer;
  attribute C_BUS_DATA_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 16;
  attribute C_CORE_INFO1 : string;
  attribute C_CORE_INFO1 of top_aurora_0_0_vio_v3_0_19_vio : entity is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_INFO2 : string;
  attribute C_CORE_INFO2 of top_aurora_0_0_vio_v3_0_19_vio : entity is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_MAJOR_VER : integer;
  attribute C_CORE_MAJOR_VER of top_aurora_0_0_vio_v3_0_19_vio : entity is 2;
  attribute C_CORE_MINOR_ALPHA_VER : integer;
  attribute C_CORE_MINOR_ALPHA_VER of top_aurora_0_0_vio_v3_0_19_vio : entity is 97;
  attribute C_CORE_MINOR_VER : integer;
  attribute C_CORE_MINOR_VER of top_aurora_0_0_vio_v3_0_19_vio : entity is 0;
  attribute C_CORE_TYPE : integer;
  attribute C_CORE_TYPE of top_aurora_0_0_vio_v3_0_19_vio : entity is 2;
  attribute C_CSE_DRV_VER : integer;
  attribute C_CSE_DRV_VER of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_EN_PROBE_IN_ACTIVITY : integer;
  attribute C_EN_PROBE_IN_ACTIVITY of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_EN_SYNCHRONIZATION : integer;
  attribute C_EN_SYNCHRONIZATION of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_MAJOR_VERSION : integer;
  attribute C_MAJOR_VERSION of top_aurora_0_0_vio_v3_0_19_vio : entity is 2013;
  attribute C_MAX_NUM_PROBE : integer;
  attribute C_MAX_NUM_PROBE of top_aurora_0_0_vio_v3_0_19_vio : entity is 256;
  attribute C_MAX_WIDTH_PER_PROBE : integer;
  attribute C_MAX_WIDTH_PER_PROBE of top_aurora_0_0_vio_v3_0_19_vio : entity is 256;
  attribute C_MINOR_VERSION : integer;
  attribute C_MINOR_VERSION of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_NEXT_SLAVE : integer;
  attribute C_NEXT_SLAVE of top_aurora_0_0_vio_v3_0_19_vio : entity is 0;
  attribute C_NUM_PROBE_IN : integer;
  attribute C_NUM_PROBE_IN of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_NUM_PROBE_OUT : integer;
  attribute C_NUM_PROBE_OUT of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PIPE_IFACE : integer;
  attribute C_PIPE_IFACE of top_aurora_0_0_vio_v3_0_19_vio : entity is 0;
  attribute C_PROBE_IN0_WIDTH : integer;
  attribute C_PROBE_IN0_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 32;
  attribute C_PROBE_IN100_WIDTH : integer;
  attribute C_PROBE_IN100_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN101_WIDTH : integer;
  attribute C_PROBE_IN101_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN102_WIDTH : integer;
  attribute C_PROBE_IN102_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN103_WIDTH : integer;
  attribute C_PROBE_IN103_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN104_WIDTH : integer;
  attribute C_PROBE_IN104_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN105_WIDTH : integer;
  attribute C_PROBE_IN105_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN106_WIDTH : integer;
  attribute C_PROBE_IN106_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN107_WIDTH : integer;
  attribute C_PROBE_IN107_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN108_WIDTH : integer;
  attribute C_PROBE_IN108_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN109_WIDTH : integer;
  attribute C_PROBE_IN109_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN10_WIDTH : integer;
  attribute C_PROBE_IN10_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN110_WIDTH : integer;
  attribute C_PROBE_IN110_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN111_WIDTH : integer;
  attribute C_PROBE_IN111_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN112_WIDTH : integer;
  attribute C_PROBE_IN112_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN113_WIDTH : integer;
  attribute C_PROBE_IN113_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN114_WIDTH : integer;
  attribute C_PROBE_IN114_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN115_WIDTH : integer;
  attribute C_PROBE_IN115_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN116_WIDTH : integer;
  attribute C_PROBE_IN116_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN117_WIDTH : integer;
  attribute C_PROBE_IN117_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN118_WIDTH : integer;
  attribute C_PROBE_IN118_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN119_WIDTH : integer;
  attribute C_PROBE_IN119_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN11_WIDTH : integer;
  attribute C_PROBE_IN11_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN120_WIDTH : integer;
  attribute C_PROBE_IN120_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN121_WIDTH : integer;
  attribute C_PROBE_IN121_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN122_WIDTH : integer;
  attribute C_PROBE_IN122_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN123_WIDTH : integer;
  attribute C_PROBE_IN123_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN124_WIDTH : integer;
  attribute C_PROBE_IN124_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN125_WIDTH : integer;
  attribute C_PROBE_IN125_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN126_WIDTH : integer;
  attribute C_PROBE_IN126_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN127_WIDTH : integer;
  attribute C_PROBE_IN127_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN128_WIDTH : integer;
  attribute C_PROBE_IN128_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN129_WIDTH : integer;
  attribute C_PROBE_IN129_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN12_WIDTH : integer;
  attribute C_PROBE_IN12_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN130_WIDTH : integer;
  attribute C_PROBE_IN130_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN131_WIDTH : integer;
  attribute C_PROBE_IN131_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN132_WIDTH : integer;
  attribute C_PROBE_IN132_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN133_WIDTH : integer;
  attribute C_PROBE_IN133_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN134_WIDTH : integer;
  attribute C_PROBE_IN134_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN135_WIDTH : integer;
  attribute C_PROBE_IN135_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN136_WIDTH : integer;
  attribute C_PROBE_IN136_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN137_WIDTH : integer;
  attribute C_PROBE_IN137_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN138_WIDTH : integer;
  attribute C_PROBE_IN138_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN139_WIDTH : integer;
  attribute C_PROBE_IN139_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN13_WIDTH : integer;
  attribute C_PROBE_IN13_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN140_WIDTH : integer;
  attribute C_PROBE_IN140_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN141_WIDTH : integer;
  attribute C_PROBE_IN141_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN142_WIDTH : integer;
  attribute C_PROBE_IN142_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN143_WIDTH : integer;
  attribute C_PROBE_IN143_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN144_WIDTH : integer;
  attribute C_PROBE_IN144_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN145_WIDTH : integer;
  attribute C_PROBE_IN145_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN146_WIDTH : integer;
  attribute C_PROBE_IN146_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN147_WIDTH : integer;
  attribute C_PROBE_IN147_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN148_WIDTH : integer;
  attribute C_PROBE_IN148_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN149_WIDTH : integer;
  attribute C_PROBE_IN149_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN14_WIDTH : integer;
  attribute C_PROBE_IN14_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN150_WIDTH : integer;
  attribute C_PROBE_IN150_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN151_WIDTH : integer;
  attribute C_PROBE_IN151_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN152_WIDTH : integer;
  attribute C_PROBE_IN152_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN153_WIDTH : integer;
  attribute C_PROBE_IN153_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN154_WIDTH : integer;
  attribute C_PROBE_IN154_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN155_WIDTH : integer;
  attribute C_PROBE_IN155_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN156_WIDTH : integer;
  attribute C_PROBE_IN156_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN157_WIDTH : integer;
  attribute C_PROBE_IN157_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN158_WIDTH : integer;
  attribute C_PROBE_IN158_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN159_WIDTH : integer;
  attribute C_PROBE_IN159_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN15_WIDTH : integer;
  attribute C_PROBE_IN15_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN160_WIDTH : integer;
  attribute C_PROBE_IN160_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN161_WIDTH : integer;
  attribute C_PROBE_IN161_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN162_WIDTH : integer;
  attribute C_PROBE_IN162_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN163_WIDTH : integer;
  attribute C_PROBE_IN163_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN164_WIDTH : integer;
  attribute C_PROBE_IN164_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN165_WIDTH : integer;
  attribute C_PROBE_IN165_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN166_WIDTH : integer;
  attribute C_PROBE_IN166_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN167_WIDTH : integer;
  attribute C_PROBE_IN167_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN168_WIDTH : integer;
  attribute C_PROBE_IN168_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN169_WIDTH : integer;
  attribute C_PROBE_IN169_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN16_WIDTH : integer;
  attribute C_PROBE_IN16_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN170_WIDTH : integer;
  attribute C_PROBE_IN170_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN171_WIDTH : integer;
  attribute C_PROBE_IN171_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN172_WIDTH : integer;
  attribute C_PROBE_IN172_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN173_WIDTH : integer;
  attribute C_PROBE_IN173_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN174_WIDTH : integer;
  attribute C_PROBE_IN174_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN175_WIDTH : integer;
  attribute C_PROBE_IN175_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN176_WIDTH : integer;
  attribute C_PROBE_IN176_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN177_WIDTH : integer;
  attribute C_PROBE_IN177_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN178_WIDTH : integer;
  attribute C_PROBE_IN178_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN179_WIDTH : integer;
  attribute C_PROBE_IN179_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN17_WIDTH : integer;
  attribute C_PROBE_IN17_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN180_WIDTH : integer;
  attribute C_PROBE_IN180_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN181_WIDTH : integer;
  attribute C_PROBE_IN181_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN182_WIDTH : integer;
  attribute C_PROBE_IN182_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN183_WIDTH : integer;
  attribute C_PROBE_IN183_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN184_WIDTH : integer;
  attribute C_PROBE_IN184_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN185_WIDTH : integer;
  attribute C_PROBE_IN185_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN186_WIDTH : integer;
  attribute C_PROBE_IN186_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN187_WIDTH : integer;
  attribute C_PROBE_IN187_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN188_WIDTH : integer;
  attribute C_PROBE_IN188_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN189_WIDTH : integer;
  attribute C_PROBE_IN189_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN18_WIDTH : integer;
  attribute C_PROBE_IN18_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN190_WIDTH : integer;
  attribute C_PROBE_IN190_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN191_WIDTH : integer;
  attribute C_PROBE_IN191_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN192_WIDTH : integer;
  attribute C_PROBE_IN192_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN193_WIDTH : integer;
  attribute C_PROBE_IN193_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN194_WIDTH : integer;
  attribute C_PROBE_IN194_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN195_WIDTH : integer;
  attribute C_PROBE_IN195_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN196_WIDTH : integer;
  attribute C_PROBE_IN196_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN197_WIDTH : integer;
  attribute C_PROBE_IN197_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN198_WIDTH : integer;
  attribute C_PROBE_IN198_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN199_WIDTH : integer;
  attribute C_PROBE_IN199_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN19_WIDTH : integer;
  attribute C_PROBE_IN19_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN1_WIDTH : integer;
  attribute C_PROBE_IN1_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN200_WIDTH : integer;
  attribute C_PROBE_IN200_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN201_WIDTH : integer;
  attribute C_PROBE_IN201_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN202_WIDTH : integer;
  attribute C_PROBE_IN202_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN203_WIDTH : integer;
  attribute C_PROBE_IN203_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN204_WIDTH : integer;
  attribute C_PROBE_IN204_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN205_WIDTH : integer;
  attribute C_PROBE_IN205_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN206_WIDTH : integer;
  attribute C_PROBE_IN206_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN207_WIDTH : integer;
  attribute C_PROBE_IN207_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN208_WIDTH : integer;
  attribute C_PROBE_IN208_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN209_WIDTH : integer;
  attribute C_PROBE_IN209_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN20_WIDTH : integer;
  attribute C_PROBE_IN20_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN210_WIDTH : integer;
  attribute C_PROBE_IN210_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN211_WIDTH : integer;
  attribute C_PROBE_IN211_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN212_WIDTH : integer;
  attribute C_PROBE_IN212_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN213_WIDTH : integer;
  attribute C_PROBE_IN213_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN214_WIDTH : integer;
  attribute C_PROBE_IN214_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN215_WIDTH : integer;
  attribute C_PROBE_IN215_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN216_WIDTH : integer;
  attribute C_PROBE_IN216_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN217_WIDTH : integer;
  attribute C_PROBE_IN217_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN218_WIDTH : integer;
  attribute C_PROBE_IN218_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN219_WIDTH : integer;
  attribute C_PROBE_IN219_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN21_WIDTH : integer;
  attribute C_PROBE_IN21_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN220_WIDTH : integer;
  attribute C_PROBE_IN220_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN221_WIDTH : integer;
  attribute C_PROBE_IN221_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN222_WIDTH : integer;
  attribute C_PROBE_IN222_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN223_WIDTH : integer;
  attribute C_PROBE_IN223_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN224_WIDTH : integer;
  attribute C_PROBE_IN224_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN225_WIDTH : integer;
  attribute C_PROBE_IN225_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN226_WIDTH : integer;
  attribute C_PROBE_IN226_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN227_WIDTH : integer;
  attribute C_PROBE_IN227_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN228_WIDTH : integer;
  attribute C_PROBE_IN228_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN229_WIDTH : integer;
  attribute C_PROBE_IN229_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN22_WIDTH : integer;
  attribute C_PROBE_IN22_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN230_WIDTH : integer;
  attribute C_PROBE_IN230_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN231_WIDTH : integer;
  attribute C_PROBE_IN231_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN232_WIDTH : integer;
  attribute C_PROBE_IN232_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN233_WIDTH : integer;
  attribute C_PROBE_IN233_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN234_WIDTH : integer;
  attribute C_PROBE_IN234_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN235_WIDTH : integer;
  attribute C_PROBE_IN235_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN236_WIDTH : integer;
  attribute C_PROBE_IN236_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN237_WIDTH : integer;
  attribute C_PROBE_IN237_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN238_WIDTH : integer;
  attribute C_PROBE_IN238_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN239_WIDTH : integer;
  attribute C_PROBE_IN239_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN23_WIDTH : integer;
  attribute C_PROBE_IN23_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN240_WIDTH : integer;
  attribute C_PROBE_IN240_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN241_WIDTH : integer;
  attribute C_PROBE_IN241_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN242_WIDTH : integer;
  attribute C_PROBE_IN242_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN243_WIDTH : integer;
  attribute C_PROBE_IN243_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN244_WIDTH : integer;
  attribute C_PROBE_IN244_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN245_WIDTH : integer;
  attribute C_PROBE_IN245_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN246_WIDTH : integer;
  attribute C_PROBE_IN246_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN247_WIDTH : integer;
  attribute C_PROBE_IN247_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN248_WIDTH : integer;
  attribute C_PROBE_IN248_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN249_WIDTH : integer;
  attribute C_PROBE_IN249_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN24_WIDTH : integer;
  attribute C_PROBE_IN24_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN250_WIDTH : integer;
  attribute C_PROBE_IN250_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN251_WIDTH : integer;
  attribute C_PROBE_IN251_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN252_WIDTH : integer;
  attribute C_PROBE_IN252_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN253_WIDTH : integer;
  attribute C_PROBE_IN253_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN254_WIDTH : integer;
  attribute C_PROBE_IN254_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN255_WIDTH : integer;
  attribute C_PROBE_IN255_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN25_WIDTH : integer;
  attribute C_PROBE_IN25_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN26_WIDTH : integer;
  attribute C_PROBE_IN26_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN27_WIDTH : integer;
  attribute C_PROBE_IN27_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN28_WIDTH : integer;
  attribute C_PROBE_IN28_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN29_WIDTH : integer;
  attribute C_PROBE_IN29_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN2_WIDTH : integer;
  attribute C_PROBE_IN2_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN30_WIDTH : integer;
  attribute C_PROBE_IN30_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN31_WIDTH : integer;
  attribute C_PROBE_IN31_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN32_WIDTH : integer;
  attribute C_PROBE_IN32_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN33_WIDTH : integer;
  attribute C_PROBE_IN33_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN34_WIDTH : integer;
  attribute C_PROBE_IN34_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN35_WIDTH : integer;
  attribute C_PROBE_IN35_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN36_WIDTH : integer;
  attribute C_PROBE_IN36_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN37_WIDTH : integer;
  attribute C_PROBE_IN37_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN38_WIDTH : integer;
  attribute C_PROBE_IN38_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN39_WIDTH : integer;
  attribute C_PROBE_IN39_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN3_WIDTH : integer;
  attribute C_PROBE_IN3_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN40_WIDTH : integer;
  attribute C_PROBE_IN40_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN41_WIDTH : integer;
  attribute C_PROBE_IN41_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN42_WIDTH : integer;
  attribute C_PROBE_IN42_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN43_WIDTH : integer;
  attribute C_PROBE_IN43_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN44_WIDTH : integer;
  attribute C_PROBE_IN44_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN45_WIDTH : integer;
  attribute C_PROBE_IN45_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN46_WIDTH : integer;
  attribute C_PROBE_IN46_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN47_WIDTH : integer;
  attribute C_PROBE_IN47_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN48_WIDTH : integer;
  attribute C_PROBE_IN48_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN49_WIDTH : integer;
  attribute C_PROBE_IN49_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN4_WIDTH : integer;
  attribute C_PROBE_IN4_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN50_WIDTH : integer;
  attribute C_PROBE_IN50_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN51_WIDTH : integer;
  attribute C_PROBE_IN51_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN52_WIDTH : integer;
  attribute C_PROBE_IN52_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN53_WIDTH : integer;
  attribute C_PROBE_IN53_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN54_WIDTH : integer;
  attribute C_PROBE_IN54_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN55_WIDTH : integer;
  attribute C_PROBE_IN55_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN56_WIDTH : integer;
  attribute C_PROBE_IN56_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN57_WIDTH : integer;
  attribute C_PROBE_IN57_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN58_WIDTH : integer;
  attribute C_PROBE_IN58_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN59_WIDTH : integer;
  attribute C_PROBE_IN59_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN5_WIDTH : integer;
  attribute C_PROBE_IN5_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN60_WIDTH : integer;
  attribute C_PROBE_IN60_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN61_WIDTH : integer;
  attribute C_PROBE_IN61_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN62_WIDTH : integer;
  attribute C_PROBE_IN62_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN63_WIDTH : integer;
  attribute C_PROBE_IN63_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN64_WIDTH : integer;
  attribute C_PROBE_IN64_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN65_WIDTH : integer;
  attribute C_PROBE_IN65_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN66_WIDTH : integer;
  attribute C_PROBE_IN66_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN67_WIDTH : integer;
  attribute C_PROBE_IN67_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN68_WIDTH : integer;
  attribute C_PROBE_IN68_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN69_WIDTH : integer;
  attribute C_PROBE_IN69_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN6_WIDTH : integer;
  attribute C_PROBE_IN6_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN70_WIDTH : integer;
  attribute C_PROBE_IN70_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN71_WIDTH : integer;
  attribute C_PROBE_IN71_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN72_WIDTH : integer;
  attribute C_PROBE_IN72_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN73_WIDTH : integer;
  attribute C_PROBE_IN73_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN74_WIDTH : integer;
  attribute C_PROBE_IN74_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN75_WIDTH : integer;
  attribute C_PROBE_IN75_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN76_WIDTH : integer;
  attribute C_PROBE_IN76_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN77_WIDTH : integer;
  attribute C_PROBE_IN77_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN78_WIDTH : integer;
  attribute C_PROBE_IN78_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN79_WIDTH : integer;
  attribute C_PROBE_IN79_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN7_WIDTH : integer;
  attribute C_PROBE_IN7_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN80_WIDTH : integer;
  attribute C_PROBE_IN80_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN81_WIDTH : integer;
  attribute C_PROBE_IN81_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN82_WIDTH : integer;
  attribute C_PROBE_IN82_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN83_WIDTH : integer;
  attribute C_PROBE_IN83_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN84_WIDTH : integer;
  attribute C_PROBE_IN84_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN85_WIDTH : integer;
  attribute C_PROBE_IN85_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN86_WIDTH : integer;
  attribute C_PROBE_IN86_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN87_WIDTH : integer;
  attribute C_PROBE_IN87_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN88_WIDTH : integer;
  attribute C_PROBE_IN88_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN89_WIDTH : integer;
  attribute C_PROBE_IN89_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN8_WIDTH : integer;
  attribute C_PROBE_IN8_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN90_WIDTH : integer;
  attribute C_PROBE_IN90_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN91_WIDTH : integer;
  attribute C_PROBE_IN91_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN92_WIDTH : integer;
  attribute C_PROBE_IN92_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN93_WIDTH : integer;
  attribute C_PROBE_IN93_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN94_WIDTH : integer;
  attribute C_PROBE_IN94_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN95_WIDTH : integer;
  attribute C_PROBE_IN95_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN96_WIDTH : integer;
  attribute C_PROBE_IN96_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN97_WIDTH : integer;
  attribute C_PROBE_IN97_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN98_WIDTH : integer;
  attribute C_PROBE_IN98_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN99_WIDTH : integer;
  attribute C_PROBE_IN99_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_IN9_WIDTH : integer;
  attribute C_PROBE_IN9_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT0_INIT_VAL : string;
  attribute C_PROBE_OUT0_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "32'b00000000000000000000000000000000";
  attribute C_PROBE_OUT0_WIDTH : integer;
  attribute C_PROBE_OUT0_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 32;
  attribute C_PROBE_OUT100_INIT_VAL : string;
  attribute C_PROBE_OUT100_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT100_WIDTH : integer;
  attribute C_PROBE_OUT100_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT101_INIT_VAL : string;
  attribute C_PROBE_OUT101_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT101_WIDTH : integer;
  attribute C_PROBE_OUT101_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT102_INIT_VAL : string;
  attribute C_PROBE_OUT102_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT102_WIDTH : integer;
  attribute C_PROBE_OUT102_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT103_INIT_VAL : string;
  attribute C_PROBE_OUT103_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT103_WIDTH : integer;
  attribute C_PROBE_OUT103_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT104_INIT_VAL : string;
  attribute C_PROBE_OUT104_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT104_WIDTH : integer;
  attribute C_PROBE_OUT104_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT105_INIT_VAL : string;
  attribute C_PROBE_OUT105_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT105_WIDTH : integer;
  attribute C_PROBE_OUT105_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT106_INIT_VAL : string;
  attribute C_PROBE_OUT106_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT106_WIDTH : integer;
  attribute C_PROBE_OUT106_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT107_INIT_VAL : string;
  attribute C_PROBE_OUT107_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT107_WIDTH : integer;
  attribute C_PROBE_OUT107_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT108_INIT_VAL : string;
  attribute C_PROBE_OUT108_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT108_WIDTH : integer;
  attribute C_PROBE_OUT108_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT109_INIT_VAL : string;
  attribute C_PROBE_OUT109_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT109_WIDTH : integer;
  attribute C_PROBE_OUT109_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT10_INIT_VAL : string;
  attribute C_PROBE_OUT10_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT10_WIDTH : integer;
  attribute C_PROBE_OUT10_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT110_INIT_VAL : string;
  attribute C_PROBE_OUT110_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT110_WIDTH : integer;
  attribute C_PROBE_OUT110_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT111_INIT_VAL : string;
  attribute C_PROBE_OUT111_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT111_WIDTH : integer;
  attribute C_PROBE_OUT111_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT112_INIT_VAL : string;
  attribute C_PROBE_OUT112_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT112_WIDTH : integer;
  attribute C_PROBE_OUT112_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT113_INIT_VAL : string;
  attribute C_PROBE_OUT113_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT113_WIDTH : integer;
  attribute C_PROBE_OUT113_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT114_INIT_VAL : string;
  attribute C_PROBE_OUT114_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT114_WIDTH : integer;
  attribute C_PROBE_OUT114_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT115_INIT_VAL : string;
  attribute C_PROBE_OUT115_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT115_WIDTH : integer;
  attribute C_PROBE_OUT115_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT116_INIT_VAL : string;
  attribute C_PROBE_OUT116_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT116_WIDTH : integer;
  attribute C_PROBE_OUT116_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT117_INIT_VAL : string;
  attribute C_PROBE_OUT117_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT117_WIDTH : integer;
  attribute C_PROBE_OUT117_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT118_INIT_VAL : string;
  attribute C_PROBE_OUT118_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT118_WIDTH : integer;
  attribute C_PROBE_OUT118_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT119_INIT_VAL : string;
  attribute C_PROBE_OUT119_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT119_WIDTH : integer;
  attribute C_PROBE_OUT119_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT11_INIT_VAL : string;
  attribute C_PROBE_OUT11_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT11_WIDTH : integer;
  attribute C_PROBE_OUT11_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT120_INIT_VAL : string;
  attribute C_PROBE_OUT120_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT120_WIDTH : integer;
  attribute C_PROBE_OUT120_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT121_INIT_VAL : string;
  attribute C_PROBE_OUT121_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT121_WIDTH : integer;
  attribute C_PROBE_OUT121_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT122_INIT_VAL : string;
  attribute C_PROBE_OUT122_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT122_WIDTH : integer;
  attribute C_PROBE_OUT122_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT123_INIT_VAL : string;
  attribute C_PROBE_OUT123_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT123_WIDTH : integer;
  attribute C_PROBE_OUT123_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT124_INIT_VAL : string;
  attribute C_PROBE_OUT124_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT124_WIDTH : integer;
  attribute C_PROBE_OUT124_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT125_INIT_VAL : string;
  attribute C_PROBE_OUT125_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT125_WIDTH : integer;
  attribute C_PROBE_OUT125_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT126_INIT_VAL : string;
  attribute C_PROBE_OUT126_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT126_WIDTH : integer;
  attribute C_PROBE_OUT126_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT127_INIT_VAL : string;
  attribute C_PROBE_OUT127_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT127_WIDTH : integer;
  attribute C_PROBE_OUT127_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT128_INIT_VAL : string;
  attribute C_PROBE_OUT128_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT128_WIDTH : integer;
  attribute C_PROBE_OUT128_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT129_INIT_VAL : string;
  attribute C_PROBE_OUT129_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT129_WIDTH : integer;
  attribute C_PROBE_OUT129_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT12_INIT_VAL : string;
  attribute C_PROBE_OUT12_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT12_WIDTH : integer;
  attribute C_PROBE_OUT12_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT130_INIT_VAL : string;
  attribute C_PROBE_OUT130_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT130_WIDTH : integer;
  attribute C_PROBE_OUT130_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT131_INIT_VAL : string;
  attribute C_PROBE_OUT131_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT131_WIDTH : integer;
  attribute C_PROBE_OUT131_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT132_INIT_VAL : string;
  attribute C_PROBE_OUT132_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT132_WIDTH : integer;
  attribute C_PROBE_OUT132_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT133_INIT_VAL : string;
  attribute C_PROBE_OUT133_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT133_WIDTH : integer;
  attribute C_PROBE_OUT133_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT134_INIT_VAL : string;
  attribute C_PROBE_OUT134_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT134_WIDTH : integer;
  attribute C_PROBE_OUT134_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT135_INIT_VAL : string;
  attribute C_PROBE_OUT135_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT135_WIDTH : integer;
  attribute C_PROBE_OUT135_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT136_INIT_VAL : string;
  attribute C_PROBE_OUT136_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT136_WIDTH : integer;
  attribute C_PROBE_OUT136_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT137_INIT_VAL : string;
  attribute C_PROBE_OUT137_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT137_WIDTH : integer;
  attribute C_PROBE_OUT137_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT138_INIT_VAL : string;
  attribute C_PROBE_OUT138_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT138_WIDTH : integer;
  attribute C_PROBE_OUT138_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT139_INIT_VAL : string;
  attribute C_PROBE_OUT139_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT139_WIDTH : integer;
  attribute C_PROBE_OUT139_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT13_INIT_VAL : string;
  attribute C_PROBE_OUT13_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT13_WIDTH : integer;
  attribute C_PROBE_OUT13_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT140_INIT_VAL : string;
  attribute C_PROBE_OUT140_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT140_WIDTH : integer;
  attribute C_PROBE_OUT140_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT141_INIT_VAL : string;
  attribute C_PROBE_OUT141_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT141_WIDTH : integer;
  attribute C_PROBE_OUT141_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT142_INIT_VAL : string;
  attribute C_PROBE_OUT142_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT142_WIDTH : integer;
  attribute C_PROBE_OUT142_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT143_INIT_VAL : string;
  attribute C_PROBE_OUT143_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT143_WIDTH : integer;
  attribute C_PROBE_OUT143_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT144_INIT_VAL : string;
  attribute C_PROBE_OUT144_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT144_WIDTH : integer;
  attribute C_PROBE_OUT144_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT145_INIT_VAL : string;
  attribute C_PROBE_OUT145_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT145_WIDTH : integer;
  attribute C_PROBE_OUT145_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT146_INIT_VAL : string;
  attribute C_PROBE_OUT146_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT146_WIDTH : integer;
  attribute C_PROBE_OUT146_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT147_INIT_VAL : string;
  attribute C_PROBE_OUT147_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT147_WIDTH : integer;
  attribute C_PROBE_OUT147_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT148_INIT_VAL : string;
  attribute C_PROBE_OUT148_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT148_WIDTH : integer;
  attribute C_PROBE_OUT148_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT149_INIT_VAL : string;
  attribute C_PROBE_OUT149_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT149_WIDTH : integer;
  attribute C_PROBE_OUT149_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT14_INIT_VAL : string;
  attribute C_PROBE_OUT14_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT14_WIDTH : integer;
  attribute C_PROBE_OUT14_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT150_INIT_VAL : string;
  attribute C_PROBE_OUT150_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT150_WIDTH : integer;
  attribute C_PROBE_OUT150_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT151_INIT_VAL : string;
  attribute C_PROBE_OUT151_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT151_WIDTH : integer;
  attribute C_PROBE_OUT151_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT152_INIT_VAL : string;
  attribute C_PROBE_OUT152_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT152_WIDTH : integer;
  attribute C_PROBE_OUT152_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT153_INIT_VAL : string;
  attribute C_PROBE_OUT153_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT153_WIDTH : integer;
  attribute C_PROBE_OUT153_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT154_INIT_VAL : string;
  attribute C_PROBE_OUT154_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT154_WIDTH : integer;
  attribute C_PROBE_OUT154_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT155_INIT_VAL : string;
  attribute C_PROBE_OUT155_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT155_WIDTH : integer;
  attribute C_PROBE_OUT155_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT156_INIT_VAL : string;
  attribute C_PROBE_OUT156_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT156_WIDTH : integer;
  attribute C_PROBE_OUT156_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT157_INIT_VAL : string;
  attribute C_PROBE_OUT157_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT157_WIDTH : integer;
  attribute C_PROBE_OUT157_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT158_INIT_VAL : string;
  attribute C_PROBE_OUT158_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT158_WIDTH : integer;
  attribute C_PROBE_OUT158_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT159_INIT_VAL : string;
  attribute C_PROBE_OUT159_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT159_WIDTH : integer;
  attribute C_PROBE_OUT159_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT15_INIT_VAL : string;
  attribute C_PROBE_OUT15_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT15_WIDTH : integer;
  attribute C_PROBE_OUT15_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT160_INIT_VAL : string;
  attribute C_PROBE_OUT160_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT160_WIDTH : integer;
  attribute C_PROBE_OUT160_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT161_INIT_VAL : string;
  attribute C_PROBE_OUT161_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT161_WIDTH : integer;
  attribute C_PROBE_OUT161_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT162_INIT_VAL : string;
  attribute C_PROBE_OUT162_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT162_WIDTH : integer;
  attribute C_PROBE_OUT162_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT163_INIT_VAL : string;
  attribute C_PROBE_OUT163_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT163_WIDTH : integer;
  attribute C_PROBE_OUT163_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT164_INIT_VAL : string;
  attribute C_PROBE_OUT164_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT164_WIDTH : integer;
  attribute C_PROBE_OUT164_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT165_INIT_VAL : string;
  attribute C_PROBE_OUT165_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT165_WIDTH : integer;
  attribute C_PROBE_OUT165_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT166_INIT_VAL : string;
  attribute C_PROBE_OUT166_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT166_WIDTH : integer;
  attribute C_PROBE_OUT166_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT167_INIT_VAL : string;
  attribute C_PROBE_OUT167_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT167_WIDTH : integer;
  attribute C_PROBE_OUT167_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT168_INIT_VAL : string;
  attribute C_PROBE_OUT168_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT168_WIDTH : integer;
  attribute C_PROBE_OUT168_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT169_INIT_VAL : string;
  attribute C_PROBE_OUT169_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT169_WIDTH : integer;
  attribute C_PROBE_OUT169_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT16_INIT_VAL : string;
  attribute C_PROBE_OUT16_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT16_WIDTH : integer;
  attribute C_PROBE_OUT16_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT170_INIT_VAL : string;
  attribute C_PROBE_OUT170_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT170_WIDTH : integer;
  attribute C_PROBE_OUT170_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT171_INIT_VAL : string;
  attribute C_PROBE_OUT171_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT171_WIDTH : integer;
  attribute C_PROBE_OUT171_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT172_INIT_VAL : string;
  attribute C_PROBE_OUT172_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT172_WIDTH : integer;
  attribute C_PROBE_OUT172_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT173_INIT_VAL : string;
  attribute C_PROBE_OUT173_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT173_WIDTH : integer;
  attribute C_PROBE_OUT173_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT174_INIT_VAL : string;
  attribute C_PROBE_OUT174_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT174_WIDTH : integer;
  attribute C_PROBE_OUT174_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT175_INIT_VAL : string;
  attribute C_PROBE_OUT175_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT175_WIDTH : integer;
  attribute C_PROBE_OUT175_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT176_INIT_VAL : string;
  attribute C_PROBE_OUT176_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT176_WIDTH : integer;
  attribute C_PROBE_OUT176_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT177_INIT_VAL : string;
  attribute C_PROBE_OUT177_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT177_WIDTH : integer;
  attribute C_PROBE_OUT177_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT178_INIT_VAL : string;
  attribute C_PROBE_OUT178_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT178_WIDTH : integer;
  attribute C_PROBE_OUT178_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT179_INIT_VAL : string;
  attribute C_PROBE_OUT179_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT179_WIDTH : integer;
  attribute C_PROBE_OUT179_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT17_INIT_VAL : string;
  attribute C_PROBE_OUT17_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT17_WIDTH : integer;
  attribute C_PROBE_OUT17_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT180_INIT_VAL : string;
  attribute C_PROBE_OUT180_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT180_WIDTH : integer;
  attribute C_PROBE_OUT180_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT181_INIT_VAL : string;
  attribute C_PROBE_OUT181_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT181_WIDTH : integer;
  attribute C_PROBE_OUT181_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT182_INIT_VAL : string;
  attribute C_PROBE_OUT182_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT182_WIDTH : integer;
  attribute C_PROBE_OUT182_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT183_INIT_VAL : string;
  attribute C_PROBE_OUT183_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT183_WIDTH : integer;
  attribute C_PROBE_OUT183_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT184_INIT_VAL : string;
  attribute C_PROBE_OUT184_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT184_WIDTH : integer;
  attribute C_PROBE_OUT184_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT185_INIT_VAL : string;
  attribute C_PROBE_OUT185_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT185_WIDTH : integer;
  attribute C_PROBE_OUT185_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT186_INIT_VAL : string;
  attribute C_PROBE_OUT186_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT186_WIDTH : integer;
  attribute C_PROBE_OUT186_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT187_INIT_VAL : string;
  attribute C_PROBE_OUT187_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT187_WIDTH : integer;
  attribute C_PROBE_OUT187_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT188_INIT_VAL : string;
  attribute C_PROBE_OUT188_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT188_WIDTH : integer;
  attribute C_PROBE_OUT188_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT189_INIT_VAL : string;
  attribute C_PROBE_OUT189_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT189_WIDTH : integer;
  attribute C_PROBE_OUT189_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT18_INIT_VAL : string;
  attribute C_PROBE_OUT18_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT18_WIDTH : integer;
  attribute C_PROBE_OUT18_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT190_INIT_VAL : string;
  attribute C_PROBE_OUT190_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT190_WIDTH : integer;
  attribute C_PROBE_OUT190_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT191_INIT_VAL : string;
  attribute C_PROBE_OUT191_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT191_WIDTH : integer;
  attribute C_PROBE_OUT191_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT192_INIT_VAL : string;
  attribute C_PROBE_OUT192_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT192_WIDTH : integer;
  attribute C_PROBE_OUT192_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT193_INIT_VAL : string;
  attribute C_PROBE_OUT193_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT193_WIDTH : integer;
  attribute C_PROBE_OUT193_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT194_INIT_VAL : string;
  attribute C_PROBE_OUT194_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT194_WIDTH : integer;
  attribute C_PROBE_OUT194_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT195_INIT_VAL : string;
  attribute C_PROBE_OUT195_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT195_WIDTH : integer;
  attribute C_PROBE_OUT195_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT196_INIT_VAL : string;
  attribute C_PROBE_OUT196_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT196_WIDTH : integer;
  attribute C_PROBE_OUT196_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT197_INIT_VAL : string;
  attribute C_PROBE_OUT197_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT197_WIDTH : integer;
  attribute C_PROBE_OUT197_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT198_INIT_VAL : string;
  attribute C_PROBE_OUT198_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT198_WIDTH : integer;
  attribute C_PROBE_OUT198_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT199_INIT_VAL : string;
  attribute C_PROBE_OUT199_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT199_WIDTH : integer;
  attribute C_PROBE_OUT199_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT19_INIT_VAL : string;
  attribute C_PROBE_OUT19_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT19_WIDTH : integer;
  attribute C_PROBE_OUT19_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT1_INIT_VAL : string;
  attribute C_PROBE_OUT1_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT1_WIDTH : integer;
  attribute C_PROBE_OUT1_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT200_INIT_VAL : string;
  attribute C_PROBE_OUT200_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT200_WIDTH : integer;
  attribute C_PROBE_OUT200_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT201_INIT_VAL : string;
  attribute C_PROBE_OUT201_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT201_WIDTH : integer;
  attribute C_PROBE_OUT201_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT202_INIT_VAL : string;
  attribute C_PROBE_OUT202_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT202_WIDTH : integer;
  attribute C_PROBE_OUT202_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT203_INIT_VAL : string;
  attribute C_PROBE_OUT203_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT203_WIDTH : integer;
  attribute C_PROBE_OUT203_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT204_INIT_VAL : string;
  attribute C_PROBE_OUT204_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT204_WIDTH : integer;
  attribute C_PROBE_OUT204_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT205_INIT_VAL : string;
  attribute C_PROBE_OUT205_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT205_WIDTH : integer;
  attribute C_PROBE_OUT205_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT206_INIT_VAL : string;
  attribute C_PROBE_OUT206_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT206_WIDTH : integer;
  attribute C_PROBE_OUT206_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT207_INIT_VAL : string;
  attribute C_PROBE_OUT207_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT207_WIDTH : integer;
  attribute C_PROBE_OUT207_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT208_INIT_VAL : string;
  attribute C_PROBE_OUT208_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT208_WIDTH : integer;
  attribute C_PROBE_OUT208_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT209_INIT_VAL : string;
  attribute C_PROBE_OUT209_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT209_WIDTH : integer;
  attribute C_PROBE_OUT209_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT20_INIT_VAL : string;
  attribute C_PROBE_OUT20_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT20_WIDTH : integer;
  attribute C_PROBE_OUT20_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT210_INIT_VAL : string;
  attribute C_PROBE_OUT210_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT210_WIDTH : integer;
  attribute C_PROBE_OUT210_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT211_INIT_VAL : string;
  attribute C_PROBE_OUT211_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT211_WIDTH : integer;
  attribute C_PROBE_OUT211_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT212_INIT_VAL : string;
  attribute C_PROBE_OUT212_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT212_WIDTH : integer;
  attribute C_PROBE_OUT212_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT213_INIT_VAL : string;
  attribute C_PROBE_OUT213_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT213_WIDTH : integer;
  attribute C_PROBE_OUT213_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT214_INIT_VAL : string;
  attribute C_PROBE_OUT214_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT214_WIDTH : integer;
  attribute C_PROBE_OUT214_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT215_INIT_VAL : string;
  attribute C_PROBE_OUT215_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT215_WIDTH : integer;
  attribute C_PROBE_OUT215_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT216_INIT_VAL : string;
  attribute C_PROBE_OUT216_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT216_WIDTH : integer;
  attribute C_PROBE_OUT216_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT217_INIT_VAL : string;
  attribute C_PROBE_OUT217_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT217_WIDTH : integer;
  attribute C_PROBE_OUT217_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT218_INIT_VAL : string;
  attribute C_PROBE_OUT218_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT218_WIDTH : integer;
  attribute C_PROBE_OUT218_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT219_INIT_VAL : string;
  attribute C_PROBE_OUT219_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT219_WIDTH : integer;
  attribute C_PROBE_OUT219_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT21_INIT_VAL : string;
  attribute C_PROBE_OUT21_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT21_WIDTH : integer;
  attribute C_PROBE_OUT21_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT220_INIT_VAL : string;
  attribute C_PROBE_OUT220_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT220_WIDTH : integer;
  attribute C_PROBE_OUT220_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT221_INIT_VAL : string;
  attribute C_PROBE_OUT221_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT221_WIDTH : integer;
  attribute C_PROBE_OUT221_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT222_INIT_VAL : string;
  attribute C_PROBE_OUT222_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT222_WIDTH : integer;
  attribute C_PROBE_OUT222_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT223_INIT_VAL : string;
  attribute C_PROBE_OUT223_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT223_WIDTH : integer;
  attribute C_PROBE_OUT223_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT224_INIT_VAL : string;
  attribute C_PROBE_OUT224_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT224_WIDTH : integer;
  attribute C_PROBE_OUT224_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT225_INIT_VAL : string;
  attribute C_PROBE_OUT225_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT225_WIDTH : integer;
  attribute C_PROBE_OUT225_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT226_INIT_VAL : string;
  attribute C_PROBE_OUT226_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT226_WIDTH : integer;
  attribute C_PROBE_OUT226_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT227_INIT_VAL : string;
  attribute C_PROBE_OUT227_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT227_WIDTH : integer;
  attribute C_PROBE_OUT227_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT228_INIT_VAL : string;
  attribute C_PROBE_OUT228_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT228_WIDTH : integer;
  attribute C_PROBE_OUT228_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT229_INIT_VAL : string;
  attribute C_PROBE_OUT229_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT229_WIDTH : integer;
  attribute C_PROBE_OUT229_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT22_INIT_VAL : string;
  attribute C_PROBE_OUT22_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT22_WIDTH : integer;
  attribute C_PROBE_OUT22_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT230_INIT_VAL : string;
  attribute C_PROBE_OUT230_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT230_WIDTH : integer;
  attribute C_PROBE_OUT230_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT231_INIT_VAL : string;
  attribute C_PROBE_OUT231_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT231_WIDTH : integer;
  attribute C_PROBE_OUT231_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT232_INIT_VAL : string;
  attribute C_PROBE_OUT232_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT232_WIDTH : integer;
  attribute C_PROBE_OUT232_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT233_INIT_VAL : string;
  attribute C_PROBE_OUT233_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT233_WIDTH : integer;
  attribute C_PROBE_OUT233_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT234_INIT_VAL : string;
  attribute C_PROBE_OUT234_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT234_WIDTH : integer;
  attribute C_PROBE_OUT234_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT235_INIT_VAL : string;
  attribute C_PROBE_OUT235_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT235_WIDTH : integer;
  attribute C_PROBE_OUT235_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT236_INIT_VAL : string;
  attribute C_PROBE_OUT236_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT236_WIDTH : integer;
  attribute C_PROBE_OUT236_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT237_INIT_VAL : string;
  attribute C_PROBE_OUT237_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT237_WIDTH : integer;
  attribute C_PROBE_OUT237_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT238_INIT_VAL : string;
  attribute C_PROBE_OUT238_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT238_WIDTH : integer;
  attribute C_PROBE_OUT238_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT239_INIT_VAL : string;
  attribute C_PROBE_OUT239_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT239_WIDTH : integer;
  attribute C_PROBE_OUT239_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT23_INIT_VAL : string;
  attribute C_PROBE_OUT23_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT23_WIDTH : integer;
  attribute C_PROBE_OUT23_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT240_INIT_VAL : string;
  attribute C_PROBE_OUT240_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT240_WIDTH : integer;
  attribute C_PROBE_OUT240_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT241_INIT_VAL : string;
  attribute C_PROBE_OUT241_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT241_WIDTH : integer;
  attribute C_PROBE_OUT241_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT242_INIT_VAL : string;
  attribute C_PROBE_OUT242_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT242_WIDTH : integer;
  attribute C_PROBE_OUT242_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT243_INIT_VAL : string;
  attribute C_PROBE_OUT243_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT243_WIDTH : integer;
  attribute C_PROBE_OUT243_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT244_INIT_VAL : string;
  attribute C_PROBE_OUT244_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT244_WIDTH : integer;
  attribute C_PROBE_OUT244_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT245_INIT_VAL : string;
  attribute C_PROBE_OUT245_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT245_WIDTH : integer;
  attribute C_PROBE_OUT245_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT246_INIT_VAL : string;
  attribute C_PROBE_OUT246_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT246_WIDTH : integer;
  attribute C_PROBE_OUT246_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT247_INIT_VAL : string;
  attribute C_PROBE_OUT247_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT247_WIDTH : integer;
  attribute C_PROBE_OUT247_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT248_INIT_VAL : string;
  attribute C_PROBE_OUT248_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT248_WIDTH : integer;
  attribute C_PROBE_OUT248_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT249_INIT_VAL : string;
  attribute C_PROBE_OUT249_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT249_WIDTH : integer;
  attribute C_PROBE_OUT249_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT24_INIT_VAL : string;
  attribute C_PROBE_OUT24_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT24_WIDTH : integer;
  attribute C_PROBE_OUT24_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT250_INIT_VAL : string;
  attribute C_PROBE_OUT250_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT250_WIDTH : integer;
  attribute C_PROBE_OUT250_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT251_INIT_VAL : string;
  attribute C_PROBE_OUT251_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT251_WIDTH : integer;
  attribute C_PROBE_OUT251_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT252_INIT_VAL : string;
  attribute C_PROBE_OUT252_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT252_WIDTH : integer;
  attribute C_PROBE_OUT252_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT253_INIT_VAL : string;
  attribute C_PROBE_OUT253_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT253_WIDTH : integer;
  attribute C_PROBE_OUT253_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT254_INIT_VAL : string;
  attribute C_PROBE_OUT254_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT254_WIDTH : integer;
  attribute C_PROBE_OUT254_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT255_INIT_VAL : string;
  attribute C_PROBE_OUT255_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT255_WIDTH : integer;
  attribute C_PROBE_OUT255_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT25_INIT_VAL : string;
  attribute C_PROBE_OUT25_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT25_WIDTH : integer;
  attribute C_PROBE_OUT25_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT26_INIT_VAL : string;
  attribute C_PROBE_OUT26_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT26_WIDTH : integer;
  attribute C_PROBE_OUT26_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT27_INIT_VAL : string;
  attribute C_PROBE_OUT27_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT27_WIDTH : integer;
  attribute C_PROBE_OUT27_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT28_INIT_VAL : string;
  attribute C_PROBE_OUT28_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT28_WIDTH : integer;
  attribute C_PROBE_OUT28_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT29_INIT_VAL : string;
  attribute C_PROBE_OUT29_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT29_WIDTH : integer;
  attribute C_PROBE_OUT29_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT2_INIT_VAL : string;
  attribute C_PROBE_OUT2_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT2_WIDTH : integer;
  attribute C_PROBE_OUT2_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT30_INIT_VAL : string;
  attribute C_PROBE_OUT30_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT30_WIDTH : integer;
  attribute C_PROBE_OUT30_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT31_INIT_VAL : string;
  attribute C_PROBE_OUT31_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT31_WIDTH : integer;
  attribute C_PROBE_OUT31_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT32_INIT_VAL : string;
  attribute C_PROBE_OUT32_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT32_WIDTH : integer;
  attribute C_PROBE_OUT32_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT33_INIT_VAL : string;
  attribute C_PROBE_OUT33_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT33_WIDTH : integer;
  attribute C_PROBE_OUT33_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT34_INIT_VAL : string;
  attribute C_PROBE_OUT34_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT34_WIDTH : integer;
  attribute C_PROBE_OUT34_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT35_INIT_VAL : string;
  attribute C_PROBE_OUT35_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT35_WIDTH : integer;
  attribute C_PROBE_OUT35_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT36_INIT_VAL : string;
  attribute C_PROBE_OUT36_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT36_WIDTH : integer;
  attribute C_PROBE_OUT36_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT37_INIT_VAL : string;
  attribute C_PROBE_OUT37_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT37_WIDTH : integer;
  attribute C_PROBE_OUT37_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT38_INIT_VAL : string;
  attribute C_PROBE_OUT38_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT38_WIDTH : integer;
  attribute C_PROBE_OUT38_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT39_INIT_VAL : string;
  attribute C_PROBE_OUT39_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT39_WIDTH : integer;
  attribute C_PROBE_OUT39_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT3_INIT_VAL : string;
  attribute C_PROBE_OUT3_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT3_WIDTH : integer;
  attribute C_PROBE_OUT3_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT40_INIT_VAL : string;
  attribute C_PROBE_OUT40_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT40_WIDTH : integer;
  attribute C_PROBE_OUT40_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT41_INIT_VAL : string;
  attribute C_PROBE_OUT41_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT41_WIDTH : integer;
  attribute C_PROBE_OUT41_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT42_INIT_VAL : string;
  attribute C_PROBE_OUT42_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT42_WIDTH : integer;
  attribute C_PROBE_OUT42_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT43_INIT_VAL : string;
  attribute C_PROBE_OUT43_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT43_WIDTH : integer;
  attribute C_PROBE_OUT43_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT44_INIT_VAL : string;
  attribute C_PROBE_OUT44_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT44_WIDTH : integer;
  attribute C_PROBE_OUT44_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT45_INIT_VAL : string;
  attribute C_PROBE_OUT45_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT45_WIDTH : integer;
  attribute C_PROBE_OUT45_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT46_INIT_VAL : string;
  attribute C_PROBE_OUT46_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT46_WIDTH : integer;
  attribute C_PROBE_OUT46_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT47_INIT_VAL : string;
  attribute C_PROBE_OUT47_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT47_WIDTH : integer;
  attribute C_PROBE_OUT47_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT48_INIT_VAL : string;
  attribute C_PROBE_OUT48_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT48_WIDTH : integer;
  attribute C_PROBE_OUT48_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT49_INIT_VAL : string;
  attribute C_PROBE_OUT49_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT49_WIDTH : integer;
  attribute C_PROBE_OUT49_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT4_INIT_VAL : string;
  attribute C_PROBE_OUT4_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT4_WIDTH : integer;
  attribute C_PROBE_OUT4_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT50_INIT_VAL : string;
  attribute C_PROBE_OUT50_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT50_WIDTH : integer;
  attribute C_PROBE_OUT50_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT51_INIT_VAL : string;
  attribute C_PROBE_OUT51_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT51_WIDTH : integer;
  attribute C_PROBE_OUT51_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT52_INIT_VAL : string;
  attribute C_PROBE_OUT52_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT52_WIDTH : integer;
  attribute C_PROBE_OUT52_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT53_INIT_VAL : string;
  attribute C_PROBE_OUT53_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT53_WIDTH : integer;
  attribute C_PROBE_OUT53_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT54_INIT_VAL : string;
  attribute C_PROBE_OUT54_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT54_WIDTH : integer;
  attribute C_PROBE_OUT54_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT55_INIT_VAL : string;
  attribute C_PROBE_OUT55_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT55_WIDTH : integer;
  attribute C_PROBE_OUT55_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT56_INIT_VAL : string;
  attribute C_PROBE_OUT56_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT56_WIDTH : integer;
  attribute C_PROBE_OUT56_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT57_INIT_VAL : string;
  attribute C_PROBE_OUT57_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT57_WIDTH : integer;
  attribute C_PROBE_OUT57_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT58_INIT_VAL : string;
  attribute C_PROBE_OUT58_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT58_WIDTH : integer;
  attribute C_PROBE_OUT58_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT59_INIT_VAL : string;
  attribute C_PROBE_OUT59_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT59_WIDTH : integer;
  attribute C_PROBE_OUT59_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT5_INIT_VAL : string;
  attribute C_PROBE_OUT5_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT5_WIDTH : integer;
  attribute C_PROBE_OUT5_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT60_INIT_VAL : string;
  attribute C_PROBE_OUT60_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT60_WIDTH : integer;
  attribute C_PROBE_OUT60_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT61_INIT_VAL : string;
  attribute C_PROBE_OUT61_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT61_WIDTH : integer;
  attribute C_PROBE_OUT61_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT62_INIT_VAL : string;
  attribute C_PROBE_OUT62_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT62_WIDTH : integer;
  attribute C_PROBE_OUT62_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT63_INIT_VAL : string;
  attribute C_PROBE_OUT63_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT63_WIDTH : integer;
  attribute C_PROBE_OUT63_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT64_INIT_VAL : string;
  attribute C_PROBE_OUT64_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT64_WIDTH : integer;
  attribute C_PROBE_OUT64_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT65_INIT_VAL : string;
  attribute C_PROBE_OUT65_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT65_WIDTH : integer;
  attribute C_PROBE_OUT65_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT66_INIT_VAL : string;
  attribute C_PROBE_OUT66_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT66_WIDTH : integer;
  attribute C_PROBE_OUT66_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT67_INIT_VAL : string;
  attribute C_PROBE_OUT67_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT67_WIDTH : integer;
  attribute C_PROBE_OUT67_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT68_INIT_VAL : string;
  attribute C_PROBE_OUT68_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT68_WIDTH : integer;
  attribute C_PROBE_OUT68_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT69_INIT_VAL : string;
  attribute C_PROBE_OUT69_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT69_WIDTH : integer;
  attribute C_PROBE_OUT69_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT6_INIT_VAL : string;
  attribute C_PROBE_OUT6_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT6_WIDTH : integer;
  attribute C_PROBE_OUT6_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT70_INIT_VAL : string;
  attribute C_PROBE_OUT70_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT70_WIDTH : integer;
  attribute C_PROBE_OUT70_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT71_INIT_VAL : string;
  attribute C_PROBE_OUT71_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT71_WIDTH : integer;
  attribute C_PROBE_OUT71_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT72_INIT_VAL : string;
  attribute C_PROBE_OUT72_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT72_WIDTH : integer;
  attribute C_PROBE_OUT72_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT73_INIT_VAL : string;
  attribute C_PROBE_OUT73_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT73_WIDTH : integer;
  attribute C_PROBE_OUT73_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT74_INIT_VAL : string;
  attribute C_PROBE_OUT74_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT74_WIDTH : integer;
  attribute C_PROBE_OUT74_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT75_INIT_VAL : string;
  attribute C_PROBE_OUT75_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT75_WIDTH : integer;
  attribute C_PROBE_OUT75_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT76_INIT_VAL : string;
  attribute C_PROBE_OUT76_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT76_WIDTH : integer;
  attribute C_PROBE_OUT76_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT77_INIT_VAL : string;
  attribute C_PROBE_OUT77_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT77_WIDTH : integer;
  attribute C_PROBE_OUT77_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT78_INIT_VAL : string;
  attribute C_PROBE_OUT78_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT78_WIDTH : integer;
  attribute C_PROBE_OUT78_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT79_INIT_VAL : string;
  attribute C_PROBE_OUT79_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT79_WIDTH : integer;
  attribute C_PROBE_OUT79_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT7_INIT_VAL : string;
  attribute C_PROBE_OUT7_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT7_WIDTH : integer;
  attribute C_PROBE_OUT7_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT80_INIT_VAL : string;
  attribute C_PROBE_OUT80_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT80_WIDTH : integer;
  attribute C_PROBE_OUT80_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT81_INIT_VAL : string;
  attribute C_PROBE_OUT81_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT81_WIDTH : integer;
  attribute C_PROBE_OUT81_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT82_INIT_VAL : string;
  attribute C_PROBE_OUT82_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT82_WIDTH : integer;
  attribute C_PROBE_OUT82_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT83_INIT_VAL : string;
  attribute C_PROBE_OUT83_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT83_WIDTH : integer;
  attribute C_PROBE_OUT83_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT84_INIT_VAL : string;
  attribute C_PROBE_OUT84_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT84_WIDTH : integer;
  attribute C_PROBE_OUT84_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT85_INIT_VAL : string;
  attribute C_PROBE_OUT85_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT85_WIDTH : integer;
  attribute C_PROBE_OUT85_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT86_INIT_VAL : string;
  attribute C_PROBE_OUT86_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT86_WIDTH : integer;
  attribute C_PROBE_OUT86_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT87_INIT_VAL : string;
  attribute C_PROBE_OUT87_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT87_WIDTH : integer;
  attribute C_PROBE_OUT87_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT88_INIT_VAL : string;
  attribute C_PROBE_OUT88_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT88_WIDTH : integer;
  attribute C_PROBE_OUT88_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT89_INIT_VAL : string;
  attribute C_PROBE_OUT89_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT89_WIDTH : integer;
  attribute C_PROBE_OUT89_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT8_INIT_VAL : string;
  attribute C_PROBE_OUT8_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT8_WIDTH : integer;
  attribute C_PROBE_OUT8_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT90_INIT_VAL : string;
  attribute C_PROBE_OUT90_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT90_WIDTH : integer;
  attribute C_PROBE_OUT90_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT91_INIT_VAL : string;
  attribute C_PROBE_OUT91_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT91_WIDTH : integer;
  attribute C_PROBE_OUT91_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT92_INIT_VAL : string;
  attribute C_PROBE_OUT92_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT92_WIDTH : integer;
  attribute C_PROBE_OUT92_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT93_INIT_VAL : string;
  attribute C_PROBE_OUT93_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT93_WIDTH : integer;
  attribute C_PROBE_OUT93_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT94_INIT_VAL : string;
  attribute C_PROBE_OUT94_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT94_WIDTH : integer;
  attribute C_PROBE_OUT94_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT95_INIT_VAL : string;
  attribute C_PROBE_OUT95_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT95_WIDTH : integer;
  attribute C_PROBE_OUT95_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT96_INIT_VAL : string;
  attribute C_PROBE_OUT96_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT96_WIDTH : integer;
  attribute C_PROBE_OUT96_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT97_INIT_VAL : string;
  attribute C_PROBE_OUT97_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT97_WIDTH : integer;
  attribute C_PROBE_OUT97_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT98_INIT_VAL : string;
  attribute C_PROBE_OUT98_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT98_WIDTH : integer;
  attribute C_PROBE_OUT98_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT99_INIT_VAL : string;
  attribute C_PROBE_OUT99_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT99_WIDTH : integer;
  attribute C_PROBE_OUT99_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_PROBE_OUT9_INIT_VAL : string;
  attribute C_PROBE_OUT9_INIT_VAL of top_aurora_0_0_vio_v3_0_19_vio : entity is "1'b0";
  attribute C_PROBE_OUT9_WIDTH : integer;
  attribute C_PROBE_OUT9_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_USE_TEST_REG : integer;
  attribute C_USE_TEST_REG of top_aurora_0_0_vio_v3_0_19_vio : entity is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of top_aurora_0_0_vio_v3_0_19_vio : entity is "virtex7";
  attribute C_XLNX_HW_PROBE_INFO : string;
  attribute C_XLNX_HW_PROBE_INFO of top_aurora_0_0_vio_v3_0_19_vio : entity is "DEFAULT";
  attribute C_XSDB_SLAVE_TYPE : integer;
  attribute C_XSDB_SLAVE_TYPE of top_aurora_0_0_vio_v3_0_19_vio : entity is 33;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_aurora_0_0_vio_v3_0_19_vio : entity is "yes";
  attribute LC_HIGH_BIT_POS_PROBE_OUT0 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT0 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000011111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT1 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT1 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT10 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT10 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT100 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT100 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT101 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT101 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT102 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT102 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT103 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT103 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT104 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT104 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT105 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT105 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT106 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT106 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT107 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT107 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT108 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT108 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT109 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT109 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT11 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT11 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT110 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT110 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT111 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT111 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT112 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT112 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT113 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT113 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT114 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT114 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT115 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT115 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT116 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT116 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT117 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT117 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT118 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT118 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT119 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT119 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT12 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT12 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT120 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT120 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT121 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT121 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT122 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT122 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT123 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT123 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT124 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT124 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT125 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT125 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT126 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT126 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT127 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT127 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT128 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT128 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT129 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT129 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT13 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT13 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT130 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT130 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT131 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT131 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT132 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT132 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT133 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT133 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT134 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT134 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT135 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT135 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT136 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT136 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT137 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT137 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT138 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT138 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT139 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT139 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT14 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT14 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT140 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT140 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT141 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT141 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT142 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT142 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT143 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT143 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT144 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT144 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT145 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT145 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT146 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT146 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT147 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT147 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT148 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT148 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT149 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT149 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT15 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT15 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT150 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT150 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT151 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT151 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT152 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT152 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT153 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT153 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT154 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT154 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT155 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT155 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT156 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT156 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT157 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT157 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT158 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT158 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT159 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT159 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT16 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT16 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT160 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT160 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT161 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT161 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT162 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT162 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT163 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT163 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT164 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT164 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT165 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT165 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT166 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT166 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT167 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT167 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT168 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT168 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT169 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT169 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT17 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT17 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT170 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT170 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT171 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT171 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT172 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT172 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT173 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT173 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT174 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT174 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT175 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT175 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT176 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT176 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT177 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT177 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT178 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT178 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT179 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT179 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT18 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT18 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT180 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT180 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT181 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT181 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT182 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT182 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT183 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT183 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT184 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT184 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT185 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT185 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT186 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT186 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT187 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT187 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT188 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT188 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT189 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT189 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT19 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT19 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT190 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT190 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT191 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT191 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT192 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT192 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT193 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT193 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT194 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT194 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT195 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT195 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT196 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT196 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT197 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT197 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT198 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT198 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT199 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT199 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT2 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT2 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT20 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT20 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT200 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT200 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT201 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT201 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT202 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT202 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT203 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT203 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT204 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT204 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT205 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT205 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT206 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT206 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT207 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT207 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT208 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT208 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT209 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT209 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT21 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT21 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT210 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT210 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT211 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT211 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT212 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT212 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT213 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT213 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT214 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT214 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT215 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT215 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT216 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT216 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT217 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT217 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT218 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT218 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT219 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT219 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT22 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT22 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT220 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT220 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT221 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT221 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT222 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT222 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT223 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT223 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT224 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT224 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT225 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT225 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT226 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT226 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT227 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT227 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT228 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT228 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT229 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT229 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT23 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT23 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT230 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT230 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT231 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT231 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT232 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT232 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT233 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT233 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT234 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT234 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT235 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT235 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT236 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT236 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT237 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT237 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT238 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT238 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT239 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT239 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT24 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT24 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT240 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT240 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT241 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT241 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT242 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT242 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT243 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT243 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT244 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT244 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT245 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT245 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT246 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT246 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT247 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT247 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT248 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT248 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT249 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT249 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT25 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT25 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT250 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT250 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT251 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT251 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT252 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT252 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT253 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT253 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT254 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT254 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT255 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT255 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT26 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT26 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT27 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT27 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT28 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT28 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT29 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT29 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT3 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT3 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT30 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT30 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT31 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT31 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT32 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT32 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT33 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT33 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT34 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT34 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT35 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT35 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT36 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT36 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT37 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT37 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT38 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT38 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT39 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT39 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT4 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT4 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT40 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT40 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT41 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT41 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT42 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT42 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT43 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT43 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT44 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT44 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT45 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT45 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT46 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT46 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT47 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT47 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT48 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT48 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT49 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT49 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT5 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT5 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT50 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT50 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT51 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT51 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT52 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT52 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT53 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT53 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT54 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT54 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT55 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT55 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT56 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT56 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT57 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT57 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT58 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT58 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT59 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT59 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT6 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT6 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT60 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT60 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT61 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT61 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT62 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT62 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT63 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT63 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT64 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT64 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT65 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT65 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT66 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT66 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT67 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT67 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT68 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT68 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT69 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT69 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT7 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT7 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT70 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT70 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT71 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT71 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT72 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT72 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT73 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT73 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT74 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT74 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT75 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT75 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT76 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT76 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT77 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT77 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT78 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT78 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT79 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT79 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT8 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT8 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT80 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT80 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT81 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT81 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT82 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT82 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT83 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT83 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT84 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT84 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT85 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT85 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT86 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT86 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT87 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT87 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT88 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT88 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT89 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT89 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT9 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT9 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT90 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT90 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT91 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT91 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT92 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT92 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT93 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT93 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT94 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT94 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT95 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT95 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT96 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT96 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT97 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT97 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT98 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT98 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT99 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT99 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000010";
  attribute LC_LOW_BIT_POS_PROBE_OUT0 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT0 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000000000";
  attribute LC_LOW_BIT_POS_PROBE_OUT1 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT1 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100000";
  attribute LC_LOW_BIT_POS_PROBE_OUT10 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT10 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101001";
  attribute LC_LOW_BIT_POS_PROBE_OUT100 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT100 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000011";
  attribute LC_LOW_BIT_POS_PROBE_OUT101 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT101 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000100";
  attribute LC_LOW_BIT_POS_PROBE_OUT102 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT102 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000101";
  attribute LC_LOW_BIT_POS_PROBE_OUT103 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT103 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000110";
  attribute LC_LOW_BIT_POS_PROBE_OUT104 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT104 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000111";
  attribute LC_LOW_BIT_POS_PROBE_OUT105 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT105 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001000";
  attribute LC_LOW_BIT_POS_PROBE_OUT106 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT106 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001001";
  attribute LC_LOW_BIT_POS_PROBE_OUT107 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT107 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001010";
  attribute LC_LOW_BIT_POS_PROBE_OUT108 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT108 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001011";
  attribute LC_LOW_BIT_POS_PROBE_OUT109 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT109 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001100";
  attribute LC_LOW_BIT_POS_PROBE_OUT11 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT11 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101010";
  attribute LC_LOW_BIT_POS_PROBE_OUT110 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT110 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001101";
  attribute LC_LOW_BIT_POS_PROBE_OUT111 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT111 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001110";
  attribute LC_LOW_BIT_POS_PROBE_OUT112 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT112 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010001111";
  attribute LC_LOW_BIT_POS_PROBE_OUT113 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT113 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010000";
  attribute LC_LOW_BIT_POS_PROBE_OUT114 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT114 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010001";
  attribute LC_LOW_BIT_POS_PROBE_OUT115 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT115 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010010";
  attribute LC_LOW_BIT_POS_PROBE_OUT116 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT116 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010011";
  attribute LC_LOW_BIT_POS_PROBE_OUT117 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT117 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010100";
  attribute LC_LOW_BIT_POS_PROBE_OUT118 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT118 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010101";
  attribute LC_LOW_BIT_POS_PROBE_OUT119 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT119 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010110";
  attribute LC_LOW_BIT_POS_PROBE_OUT12 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT12 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101011";
  attribute LC_LOW_BIT_POS_PROBE_OUT120 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT120 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010010111";
  attribute LC_LOW_BIT_POS_PROBE_OUT121 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT121 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011000";
  attribute LC_LOW_BIT_POS_PROBE_OUT122 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT122 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011001";
  attribute LC_LOW_BIT_POS_PROBE_OUT123 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT123 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011010";
  attribute LC_LOW_BIT_POS_PROBE_OUT124 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT124 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011011";
  attribute LC_LOW_BIT_POS_PROBE_OUT125 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT125 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011100";
  attribute LC_LOW_BIT_POS_PROBE_OUT126 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT126 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011101";
  attribute LC_LOW_BIT_POS_PROBE_OUT127 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT127 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011110";
  attribute LC_LOW_BIT_POS_PROBE_OUT128 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT128 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010011111";
  attribute LC_LOW_BIT_POS_PROBE_OUT129 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT129 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100000";
  attribute LC_LOW_BIT_POS_PROBE_OUT13 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT13 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101100";
  attribute LC_LOW_BIT_POS_PROBE_OUT130 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT130 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100001";
  attribute LC_LOW_BIT_POS_PROBE_OUT131 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT131 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100010";
  attribute LC_LOW_BIT_POS_PROBE_OUT132 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT132 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100011";
  attribute LC_LOW_BIT_POS_PROBE_OUT133 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT133 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100100";
  attribute LC_LOW_BIT_POS_PROBE_OUT134 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT134 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100101";
  attribute LC_LOW_BIT_POS_PROBE_OUT135 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT135 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100110";
  attribute LC_LOW_BIT_POS_PROBE_OUT136 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT136 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010100111";
  attribute LC_LOW_BIT_POS_PROBE_OUT137 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT137 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101000";
  attribute LC_LOW_BIT_POS_PROBE_OUT138 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT138 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101001";
  attribute LC_LOW_BIT_POS_PROBE_OUT139 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT139 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101010";
  attribute LC_LOW_BIT_POS_PROBE_OUT14 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT14 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101101";
  attribute LC_LOW_BIT_POS_PROBE_OUT140 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT140 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101011";
  attribute LC_LOW_BIT_POS_PROBE_OUT141 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT141 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101100";
  attribute LC_LOW_BIT_POS_PROBE_OUT142 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT142 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101101";
  attribute LC_LOW_BIT_POS_PROBE_OUT143 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT143 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101110";
  attribute LC_LOW_BIT_POS_PROBE_OUT144 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT144 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010101111";
  attribute LC_LOW_BIT_POS_PROBE_OUT145 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT145 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110000";
  attribute LC_LOW_BIT_POS_PROBE_OUT146 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT146 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110001";
  attribute LC_LOW_BIT_POS_PROBE_OUT147 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT147 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110010";
  attribute LC_LOW_BIT_POS_PROBE_OUT148 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT148 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110011";
  attribute LC_LOW_BIT_POS_PROBE_OUT149 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT149 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110100";
  attribute LC_LOW_BIT_POS_PROBE_OUT15 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT15 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101110";
  attribute LC_LOW_BIT_POS_PROBE_OUT150 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT150 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110101";
  attribute LC_LOW_BIT_POS_PROBE_OUT151 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT151 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110110";
  attribute LC_LOW_BIT_POS_PROBE_OUT152 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT152 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010110111";
  attribute LC_LOW_BIT_POS_PROBE_OUT153 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT153 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111000";
  attribute LC_LOW_BIT_POS_PROBE_OUT154 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT154 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111001";
  attribute LC_LOW_BIT_POS_PROBE_OUT155 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT155 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111010";
  attribute LC_LOW_BIT_POS_PROBE_OUT156 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT156 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111011";
  attribute LC_LOW_BIT_POS_PROBE_OUT157 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT157 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111100";
  attribute LC_LOW_BIT_POS_PROBE_OUT158 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT158 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111101";
  attribute LC_LOW_BIT_POS_PROBE_OUT159 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT159 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111110";
  attribute LC_LOW_BIT_POS_PROBE_OUT16 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT16 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101111";
  attribute LC_LOW_BIT_POS_PROBE_OUT160 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT160 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010111111";
  attribute LC_LOW_BIT_POS_PROBE_OUT161 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT161 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000000";
  attribute LC_LOW_BIT_POS_PROBE_OUT162 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT162 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000001";
  attribute LC_LOW_BIT_POS_PROBE_OUT163 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT163 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000010";
  attribute LC_LOW_BIT_POS_PROBE_OUT164 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT164 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000011";
  attribute LC_LOW_BIT_POS_PROBE_OUT165 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT165 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000100";
  attribute LC_LOW_BIT_POS_PROBE_OUT166 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT166 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000101";
  attribute LC_LOW_BIT_POS_PROBE_OUT167 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT167 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000110";
  attribute LC_LOW_BIT_POS_PROBE_OUT168 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT168 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011000111";
  attribute LC_LOW_BIT_POS_PROBE_OUT169 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT169 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001000";
  attribute LC_LOW_BIT_POS_PROBE_OUT17 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT17 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110000";
  attribute LC_LOW_BIT_POS_PROBE_OUT170 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT170 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001001";
  attribute LC_LOW_BIT_POS_PROBE_OUT171 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT171 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001010";
  attribute LC_LOW_BIT_POS_PROBE_OUT172 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT172 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001011";
  attribute LC_LOW_BIT_POS_PROBE_OUT173 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT173 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001100";
  attribute LC_LOW_BIT_POS_PROBE_OUT174 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT174 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001101";
  attribute LC_LOW_BIT_POS_PROBE_OUT175 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT175 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001110";
  attribute LC_LOW_BIT_POS_PROBE_OUT176 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT176 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011001111";
  attribute LC_LOW_BIT_POS_PROBE_OUT177 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT177 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010000";
  attribute LC_LOW_BIT_POS_PROBE_OUT178 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT178 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010001";
  attribute LC_LOW_BIT_POS_PROBE_OUT179 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT179 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010010";
  attribute LC_LOW_BIT_POS_PROBE_OUT18 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT18 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110001";
  attribute LC_LOW_BIT_POS_PROBE_OUT180 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT180 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010011";
  attribute LC_LOW_BIT_POS_PROBE_OUT181 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT181 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010100";
  attribute LC_LOW_BIT_POS_PROBE_OUT182 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT182 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010101";
  attribute LC_LOW_BIT_POS_PROBE_OUT183 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT183 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010110";
  attribute LC_LOW_BIT_POS_PROBE_OUT184 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT184 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011010111";
  attribute LC_LOW_BIT_POS_PROBE_OUT185 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT185 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011000";
  attribute LC_LOW_BIT_POS_PROBE_OUT186 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT186 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011001";
  attribute LC_LOW_BIT_POS_PROBE_OUT187 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT187 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011010";
  attribute LC_LOW_BIT_POS_PROBE_OUT188 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT188 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011011";
  attribute LC_LOW_BIT_POS_PROBE_OUT189 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT189 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011100";
  attribute LC_LOW_BIT_POS_PROBE_OUT19 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT19 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110010";
  attribute LC_LOW_BIT_POS_PROBE_OUT190 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT190 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011101";
  attribute LC_LOW_BIT_POS_PROBE_OUT191 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT191 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011110";
  attribute LC_LOW_BIT_POS_PROBE_OUT192 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT192 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011011111";
  attribute LC_LOW_BIT_POS_PROBE_OUT193 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT193 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100000";
  attribute LC_LOW_BIT_POS_PROBE_OUT194 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT194 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100001";
  attribute LC_LOW_BIT_POS_PROBE_OUT195 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT195 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100010";
  attribute LC_LOW_BIT_POS_PROBE_OUT196 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT196 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100011";
  attribute LC_LOW_BIT_POS_PROBE_OUT197 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT197 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100100";
  attribute LC_LOW_BIT_POS_PROBE_OUT198 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT198 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100101";
  attribute LC_LOW_BIT_POS_PROBE_OUT199 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT199 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100110";
  attribute LC_LOW_BIT_POS_PROBE_OUT2 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT2 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100001";
  attribute LC_LOW_BIT_POS_PROBE_OUT20 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT20 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110011";
  attribute LC_LOW_BIT_POS_PROBE_OUT200 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT200 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011100111";
  attribute LC_LOW_BIT_POS_PROBE_OUT201 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT201 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101000";
  attribute LC_LOW_BIT_POS_PROBE_OUT202 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT202 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101001";
  attribute LC_LOW_BIT_POS_PROBE_OUT203 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT203 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101010";
  attribute LC_LOW_BIT_POS_PROBE_OUT204 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT204 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101011";
  attribute LC_LOW_BIT_POS_PROBE_OUT205 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT205 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101100";
  attribute LC_LOW_BIT_POS_PROBE_OUT206 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT206 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101101";
  attribute LC_LOW_BIT_POS_PROBE_OUT207 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT207 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101110";
  attribute LC_LOW_BIT_POS_PROBE_OUT208 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT208 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011101111";
  attribute LC_LOW_BIT_POS_PROBE_OUT209 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT209 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110000";
  attribute LC_LOW_BIT_POS_PROBE_OUT21 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT21 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110100";
  attribute LC_LOW_BIT_POS_PROBE_OUT210 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT210 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110001";
  attribute LC_LOW_BIT_POS_PROBE_OUT211 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT211 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110010";
  attribute LC_LOW_BIT_POS_PROBE_OUT212 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT212 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110011";
  attribute LC_LOW_BIT_POS_PROBE_OUT213 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT213 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110100";
  attribute LC_LOW_BIT_POS_PROBE_OUT214 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT214 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110101";
  attribute LC_LOW_BIT_POS_PROBE_OUT215 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT215 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110110";
  attribute LC_LOW_BIT_POS_PROBE_OUT216 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT216 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011110111";
  attribute LC_LOW_BIT_POS_PROBE_OUT217 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT217 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111000";
  attribute LC_LOW_BIT_POS_PROBE_OUT218 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT218 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111001";
  attribute LC_LOW_BIT_POS_PROBE_OUT219 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT219 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111010";
  attribute LC_LOW_BIT_POS_PROBE_OUT22 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT22 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110101";
  attribute LC_LOW_BIT_POS_PROBE_OUT220 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT220 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111011";
  attribute LC_LOW_BIT_POS_PROBE_OUT221 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT221 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111100";
  attribute LC_LOW_BIT_POS_PROBE_OUT222 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT222 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111101";
  attribute LC_LOW_BIT_POS_PROBE_OUT223 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT223 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111110";
  attribute LC_LOW_BIT_POS_PROBE_OUT224 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT224 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000011111111";
  attribute LC_LOW_BIT_POS_PROBE_OUT225 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT225 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000000";
  attribute LC_LOW_BIT_POS_PROBE_OUT226 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT226 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000001";
  attribute LC_LOW_BIT_POS_PROBE_OUT227 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT227 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000010";
  attribute LC_LOW_BIT_POS_PROBE_OUT228 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT228 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000011";
  attribute LC_LOW_BIT_POS_PROBE_OUT229 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT229 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000100";
  attribute LC_LOW_BIT_POS_PROBE_OUT23 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT23 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110110";
  attribute LC_LOW_BIT_POS_PROBE_OUT230 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT230 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000101";
  attribute LC_LOW_BIT_POS_PROBE_OUT231 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT231 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000110";
  attribute LC_LOW_BIT_POS_PROBE_OUT232 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT232 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100000111";
  attribute LC_LOW_BIT_POS_PROBE_OUT233 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT233 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001000";
  attribute LC_LOW_BIT_POS_PROBE_OUT234 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT234 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001001";
  attribute LC_LOW_BIT_POS_PROBE_OUT235 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT235 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001010";
  attribute LC_LOW_BIT_POS_PROBE_OUT236 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT236 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001011";
  attribute LC_LOW_BIT_POS_PROBE_OUT237 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT237 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001100";
  attribute LC_LOW_BIT_POS_PROBE_OUT238 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT238 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001101";
  attribute LC_LOW_BIT_POS_PROBE_OUT239 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT239 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001110";
  attribute LC_LOW_BIT_POS_PROBE_OUT24 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT24 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000110111";
  attribute LC_LOW_BIT_POS_PROBE_OUT240 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT240 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100001111";
  attribute LC_LOW_BIT_POS_PROBE_OUT241 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT241 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010000";
  attribute LC_LOW_BIT_POS_PROBE_OUT242 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT242 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010001";
  attribute LC_LOW_BIT_POS_PROBE_OUT243 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT243 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010010";
  attribute LC_LOW_BIT_POS_PROBE_OUT244 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT244 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010011";
  attribute LC_LOW_BIT_POS_PROBE_OUT245 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT245 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010100";
  attribute LC_LOW_BIT_POS_PROBE_OUT246 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT246 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010101";
  attribute LC_LOW_BIT_POS_PROBE_OUT247 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT247 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010110";
  attribute LC_LOW_BIT_POS_PROBE_OUT248 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT248 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100010111";
  attribute LC_LOW_BIT_POS_PROBE_OUT249 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT249 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011000";
  attribute LC_LOW_BIT_POS_PROBE_OUT25 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT25 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111000";
  attribute LC_LOW_BIT_POS_PROBE_OUT250 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT250 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011001";
  attribute LC_LOW_BIT_POS_PROBE_OUT251 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT251 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011010";
  attribute LC_LOW_BIT_POS_PROBE_OUT252 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT252 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011011";
  attribute LC_LOW_BIT_POS_PROBE_OUT253 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT253 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011100";
  attribute LC_LOW_BIT_POS_PROBE_OUT254 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT254 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011101";
  attribute LC_LOW_BIT_POS_PROBE_OUT255 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT255 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000100011110";
  attribute LC_LOW_BIT_POS_PROBE_OUT26 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT26 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111001";
  attribute LC_LOW_BIT_POS_PROBE_OUT27 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT27 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111010";
  attribute LC_LOW_BIT_POS_PROBE_OUT28 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT28 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111011";
  attribute LC_LOW_BIT_POS_PROBE_OUT29 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT29 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111100";
  attribute LC_LOW_BIT_POS_PROBE_OUT3 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT3 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100010";
  attribute LC_LOW_BIT_POS_PROBE_OUT30 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT30 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111101";
  attribute LC_LOW_BIT_POS_PROBE_OUT31 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT31 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111110";
  attribute LC_LOW_BIT_POS_PROBE_OUT32 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT32 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000111111";
  attribute LC_LOW_BIT_POS_PROBE_OUT33 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT33 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000000";
  attribute LC_LOW_BIT_POS_PROBE_OUT34 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT34 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000001";
  attribute LC_LOW_BIT_POS_PROBE_OUT35 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT35 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000010";
  attribute LC_LOW_BIT_POS_PROBE_OUT36 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT36 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000011";
  attribute LC_LOW_BIT_POS_PROBE_OUT37 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT37 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000100";
  attribute LC_LOW_BIT_POS_PROBE_OUT38 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT38 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000101";
  attribute LC_LOW_BIT_POS_PROBE_OUT39 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT39 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000110";
  attribute LC_LOW_BIT_POS_PROBE_OUT4 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT4 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100011";
  attribute LC_LOW_BIT_POS_PROBE_OUT40 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT40 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001000111";
  attribute LC_LOW_BIT_POS_PROBE_OUT41 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT41 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001000";
  attribute LC_LOW_BIT_POS_PROBE_OUT42 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT42 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001001";
  attribute LC_LOW_BIT_POS_PROBE_OUT43 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT43 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001010";
  attribute LC_LOW_BIT_POS_PROBE_OUT44 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT44 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001011";
  attribute LC_LOW_BIT_POS_PROBE_OUT45 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT45 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001100";
  attribute LC_LOW_BIT_POS_PROBE_OUT46 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT46 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001101";
  attribute LC_LOW_BIT_POS_PROBE_OUT47 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT47 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001110";
  attribute LC_LOW_BIT_POS_PROBE_OUT48 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT48 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001001111";
  attribute LC_LOW_BIT_POS_PROBE_OUT49 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT49 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010000";
  attribute LC_LOW_BIT_POS_PROBE_OUT5 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT5 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100100";
  attribute LC_LOW_BIT_POS_PROBE_OUT50 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT50 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010001";
  attribute LC_LOW_BIT_POS_PROBE_OUT51 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT51 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010010";
  attribute LC_LOW_BIT_POS_PROBE_OUT52 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT52 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010011";
  attribute LC_LOW_BIT_POS_PROBE_OUT53 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT53 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010100";
  attribute LC_LOW_BIT_POS_PROBE_OUT54 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT54 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010101";
  attribute LC_LOW_BIT_POS_PROBE_OUT55 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT55 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010110";
  attribute LC_LOW_BIT_POS_PROBE_OUT56 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT56 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001010111";
  attribute LC_LOW_BIT_POS_PROBE_OUT57 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT57 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011000";
  attribute LC_LOW_BIT_POS_PROBE_OUT58 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT58 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011001";
  attribute LC_LOW_BIT_POS_PROBE_OUT59 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT59 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011010";
  attribute LC_LOW_BIT_POS_PROBE_OUT6 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT6 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100101";
  attribute LC_LOW_BIT_POS_PROBE_OUT60 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT60 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011011";
  attribute LC_LOW_BIT_POS_PROBE_OUT61 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT61 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011100";
  attribute LC_LOW_BIT_POS_PROBE_OUT62 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT62 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011101";
  attribute LC_LOW_BIT_POS_PROBE_OUT63 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT63 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011110";
  attribute LC_LOW_BIT_POS_PROBE_OUT64 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT64 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001011111";
  attribute LC_LOW_BIT_POS_PROBE_OUT65 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT65 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100000";
  attribute LC_LOW_BIT_POS_PROBE_OUT66 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT66 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100001";
  attribute LC_LOW_BIT_POS_PROBE_OUT67 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT67 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100010";
  attribute LC_LOW_BIT_POS_PROBE_OUT68 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT68 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100011";
  attribute LC_LOW_BIT_POS_PROBE_OUT69 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT69 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100100";
  attribute LC_LOW_BIT_POS_PROBE_OUT7 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT7 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100110";
  attribute LC_LOW_BIT_POS_PROBE_OUT70 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT70 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100101";
  attribute LC_LOW_BIT_POS_PROBE_OUT71 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT71 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100110";
  attribute LC_LOW_BIT_POS_PROBE_OUT72 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT72 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001100111";
  attribute LC_LOW_BIT_POS_PROBE_OUT73 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT73 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101000";
  attribute LC_LOW_BIT_POS_PROBE_OUT74 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT74 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101001";
  attribute LC_LOW_BIT_POS_PROBE_OUT75 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT75 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101010";
  attribute LC_LOW_BIT_POS_PROBE_OUT76 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT76 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101011";
  attribute LC_LOW_BIT_POS_PROBE_OUT77 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT77 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101100";
  attribute LC_LOW_BIT_POS_PROBE_OUT78 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT78 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101101";
  attribute LC_LOW_BIT_POS_PROBE_OUT79 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT79 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101110";
  attribute LC_LOW_BIT_POS_PROBE_OUT8 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT8 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000100111";
  attribute LC_LOW_BIT_POS_PROBE_OUT80 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT80 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001101111";
  attribute LC_LOW_BIT_POS_PROBE_OUT81 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT81 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110000";
  attribute LC_LOW_BIT_POS_PROBE_OUT82 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT82 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110001";
  attribute LC_LOW_BIT_POS_PROBE_OUT83 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT83 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110010";
  attribute LC_LOW_BIT_POS_PROBE_OUT84 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT84 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110011";
  attribute LC_LOW_BIT_POS_PROBE_OUT85 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT85 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110100";
  attribute LC_LOW_BIT_POS_PROBE_OUT86 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT86 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110101";
  attribute LC_LOW_BIT_POS_PROBE_OUT87 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT87 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110110";
  attribute LC_LOW_BIT_POS_PROBE_OUT88 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT88 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001110111";
  attribute LC_LOW_BIT_POS_PROBE_OUT89 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT89 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111000";
  attribute LC_LOW_BIT_POS_PROBE_OUT9 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT9 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000000101000";
  attribute LC_LOW_BIT_POS_PROBE_OUT90 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT90 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111001";
  attribute LC_LOW_BIT_POS_PROBE_OUT91 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT91 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111010";
  attribute LC_LOW_BIT_POS_PROBE_OUT92 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT92 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111011";
  attribute LC_LOW_BIT_POS_PROBE_OUT93 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT93 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111100";
  attribute LC_LOW_BIT_POS_PROBE_OUT94 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT94 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111101";
  attribute LC_LOW_BIT_POS_PROBE_OUT95 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT95 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111110";
  attribute LC_LOW_BIT_POS_PROBE_OUT96 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT96 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000001111111";
  attribute LC_LOW_BIT_POS_PROBE_OUT97 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT97 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000000";
  attribute LC_LOW_BIT_POS_PROBE_OUT98 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT98 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000001";
  attribute LC_LOW_BIT_POS_PROBE_OUT99 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT99 of top_aurora_0_0_vio_v3_0_19_vio : entity is "16'b0000000010000010";
  attribute LC_PROBE_IN_WIDTH_STRING : string;
  attribute LC_PROBE_IN_WIDTH_STRING of top_aurora_0_0_vio_v3_0_19_vio : entity is "2048'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111";
  attribute LC_PROBE_OUT_HIGH_BIT_POS_STRING : string;
  attribute LC_PROBE_OUT_HIGH_BIT_POS_STRING of top_aurora_0_0_vio_v3_0_19_vio : entity is "4096'b0000000100011110000000010001110100000001000111000000000100011011000000010001101000000001000110010000000100011000000000010001011100000001000101100000000100010101000000010001010000000001000100110000000100010010000000010001000100000001000100000000000100001111000000010000111000000001000011010000000100001100000000010000101100000001000010100000000100001001000000010000100000000001000001110000000100000110000000010000010100000001000001000000000100000011000000010000001000000001000000010000000100000000000000001111111100000000111111100000000011111101000000001111110000000000111110110000000011111010000000001111100100000000111110000000000011110111000000001111011000000000111101010000000011110100000000001111001100000000111100100000000011110001000000001111000000000000111011110000000011101110000000001110110100000000111011000000000011101011000000001110101000000000111010010000000011101000000000001110011100000000111001100000000011100101000000001110010000000000111000110000000011100010000000001110000100000000111000000000000011011111000000001101111000000000110111010000000011011100000000001101101100000000110110100000000011011001000000001101100000000000110101110000000011010110000000001101010100000000110101000000000011010011000000001101001000000000110100010000000011010000000000001100111100000000110011100000000011001101000000001100110000000000110010110000000011001010000000001100100100000000110010000000000011000111000000001100011000000000110001010000000011000100000000001100001100000000110000100000000011000001000000001100000000000000101111110000000010111110000000001011110100000000101111000000000010111011000000001011101000000000101110010000000010111000000000001011011100000000101101100000000010110101000000001011010000000000101100110000000010110010000000001011000100000000101100000000000010101111000000001010111000000000101011010000000010101100000000001010101100000000101010100000000010101001000000001010100000000000101001110000000010100110000000001010010100000000101001000000000010100011000000001010001000000000101000010000000010100000000000001001111100000000100111100000000010011101000000001001110000000000100110110000000010011010000000001001100100000000100110000000000010010111000000001001011000000000100101010000000010010100000000001001001100000000100100100000000010010001000000001001000000000000100011110000000010001110000000001000110100000000100011000000000010001011000000001000101000000000100010010000000010001000000000001000011100000000100001100000000010000101000000001000010000000000100000110000000010000010000000001000000100000000100000000000000001111111000000000111111000000000011111010000000001111100000000000111101100000000011110100000000001111001000000000111100000000000011101110000000001110110000000000111010100000000011101000000000001110011000000000111001000000000011100010000000001110000000000000110111100000000011011100000000001101101000000000110110000000000011010110000000001101010000000000110100100000000011010000000000001100111000000000110011000000000011001010000000001100100000000000110001100000000011000100000000001100001000000000110000000000000010111110000000001011110000000000101110100000000010111000000000001011011000000000101101000000000010110010000000001011000000000000101011100000000010101100000000001010101000000000101010000000000010100110000000001010010000000000101000100000000010100000000000001001111000000000100111000000000010011010000000001001100000000000100101100000000010010100000000001001001000000000100100000000000010001110000000001000110000000000100010100000000010001000000000001000011000000000100001000000000010000010000000001000000000000000011111100000000001111100000000000111101000000000011110000000000001110110000000000111010000000000011100100000000001110000000000000110111000000000011011000000000001101010000000000110100000000000011001100000000001100100000000000110001000000000011000000000000001011110000000000101110000000000010110100000000001011000000000000101011000000000010101000000000001010010000000000101000000000000010011100000000001001100000000000100101000000000010010000000000001000110000000000100010000000000010000100000000001000000000000000011111";
  attribute LC_PROBE_OUT_INIT_VAL_STRING : string;
  attribute LC_PROBE_OUT_INIT_VAL_STRING of top_aurora_0_0_vio_v3_0_19_vio : entity is "287'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute LC_PROBE_OUT_LOW_BIT_POS_STRING : string;
  attribute LC_PROBE_OUT_LOW_BIT_POS_STRING of top_aurora_0_0_vio_v3_0_19_vio : entity is "4096'b0000000100011110000000010001110100000001000111000000000100011011000000010001101000000001000110010000000100011000000000010001011100000001000101100000000100010101000000010001010000000001000100110000000100010010000000010001000100000001000100000000000100001111000000010000111000000001000011010000000100001100000000010000101100000001000010100000000100001001000000010000100000000001000001110000000100000110000000010000010100000001000001000000000100000011000000010000001000000001000000010000000100000000000000001111111100000000111111100000000011111101000000001111110000000000111110110000000011111010000000001111100100000000111110000000000011110111000000001111011000000000111101010000000011110100000000001111001100000000111100100000000011110001000000001111000000000000111011110000000011101110000000001110110100000000111011000000000011101011000000001110101000000000111010010000000011101000000000001110011100000000111001100000000011100101000000001110010000000000111000110000000011100010000000001110000100000000111000000000000011011111000000001101111000000000110111010000000011011100000000001101101100000000110110100000000011011001000000001101100000000000110101110000000011010110000000001101010100000000110101000000000011010011000000001101001000000000110100010000000011010000000000001100111100000000110011100000000011001101000000001100110000000000110010110000000011001010000000001100100100000000110010000000000011000111000000001100011000000000110001010000000011000100000000001100001100000000110000100000000011000001000000001100000000000000101111110000000010111110000000001011110100000000101111000000000010111011000000001011101000000000101110010000000010111000000000001011011100000000101101100000000010110101000000001011010000000000101100110000000010110010000000001011000100000000101100000000000010101111000000001010111000000000101011010000000010101100000000001010101100000000101010100000000010101001000000001010100000000000101001110000000010100110000000001010010100000000101001000000000010100011000000001010001000000000101000010000000010100000000000001001111100000000100111100000000010011101000000001001110000000000100110110000000010011010000000001001100100000000100110000000000010010111000000001001011000000000100101010000000010010100000000001001001100000000100100100000000010010001000000001001000000000000100011110000000010001110000000001000110100000000100011000000000010001011000000001000101000000000100010010000000010001000000000001000011100000000100001100000000010000101000000001000010000000000100000110000000010000010000000001000000100000000100000000000000001111111000000000111111000000000011111010000000001111100000000000111101100000000011110100000000001111001000000000111100000000000011101110000000001110110000000000111010100000000011101000000000001110011000000000111001000000000011100010000000001110000000000000110111100000000011011100000000001101101000000000110110000000000011010110000000001101010000000000110100100000000011010000000000001100111000000000110011000000000011001010000000001100100000000000110001100000000011000100000000001100001000000000110000000000000010111110000000001011110000000000101110100000000010111000000000001011011000000000101101000000000010110010000000001011000000000000101011100000000010101100000000001010101000000000101010000000000010100110000000001010010000000000101000100000000010100000000000001001111000000000100111000000000010011010000000001001100000000000100101100000000010010100000000001001001000000000100100000000000010001110000000001000110000000000100010100000000010001000000000001000011000000000100001000000000010000010000000001000000000000000011111100000000001111100000000000111101000000000011110000000000001110110000000000111010000000000011100100000000001110000000000000110111000000000011011000000000001101010000000000110100000000000011001100000000001100100000000000110001000000000011000000000000001011110000000000101110000000000010110100000000001011000000000000101011000000000010101000000000001010010000000000101000000000000010011100000000001001100000000000100101000000000010010000000000001000110000000000100010000000000010000100000000001000000000000000000000";
  attribute LC_PROBE_OUT_WIDTH_STRING : string;
  attribute LC_PROBE_OUT_WIDTH_STRING of top_aurora_0_0_vio_v3_0_19_vio : entity is "2048'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111";
  attribute LC_TOTAL_PROBE_IN_WIDTH : integer;
  attribute LC_TOTAL_PROBE_IN_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 32;
  attribute LC_TOTAL_PROBE_OUT_WIDTH : integer;
  attribute LC_TOTAL_PROBE_OUT_WIDTH of top_aurora_0_0_vio_v3_0_19_vio : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_vio_v3_0_19_vio : entity is "vio_v3_0_19_vio";
  attribute dont_touch : string;
  attribute dont_touch of top_aurora_0_0_vio_v3_0_19_vio : entity is "true";
end top_aurora_0_0_vio_v3_0_19_vio;

architecture STRUCTURE of top_aurora_0_0_vio_v3_0_19_vio is
  signal \<const0>\ : STD_LOGIC;
  signal Bus_Data_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DECODER_INST_n_4 : STD_LOGIC;
  signal DECODER_INST_n_6 : STD_LOGIC;
  signal DECODER_INST_n_7 : STD_LOGIC;
  signal DECODER_INST_n_8 : STD_LOGIC;
  signal DECODER_INST_n_9 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_32 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_33 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_34 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_35 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_36 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_37 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_38 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_39 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_40 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_41 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_42 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_43 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_44 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_45 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_46 : STD_LOGIC;
  signal PROBE_OUT_ALL_INST_n_47 : STD_LOGIC;
  signal bus_addr : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal bus_clk : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of bus_clk : signal is std.standard.true;
  signal \bus_data_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_data_int_reg_n_0_[9]\ : STD_LOGIC;
  signal bus_den : STD_LOGIC;
  signal bus_di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bus_do : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bus_drdy : STD_LOGIC;
  signal bus_dwe : STD_LOGIC;
  signal bus_rst : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal committ : STD_LOGIC;
  signal internal_cnt_rst : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal xsdb_rd : STD_LOGIC;
  signal \xsdb_wr__0\ : STD_LOGIC;
  attribute C_BUILD_REVISION of U_XSDB_SLAVE : label is 0;
  attribute C_CORE_INFO1 of U_XSDB_SLAVE : label is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_INFO2 of U_XSDB_SLAVE : label is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_MAJOR_VER of U_XSDB_SLAVE : label is 2;
  attribute C_CORE_MINOR_VER of U_XSDB_SLAVE : label is 0;
  attribute C_CORE_TYPE of U_XSDB_SLAVE : label is 2;
  attribute C_CSE_DRV_VER of U_XSDB_SLAVE : label is 1;
  attribute C_MAJOR_VERSION of U_XSDB_SLAVE : label is 2013;
  attribute C_MINOR_VERSION of U_XSDB_SLAVE : label is 1;
  attribute C_NEXT_SLAVE of U_XSDB_SLAVE : label is 0;
  attribute C_PIPE_IFACE of U_XSDB_SLAVE : label is 0;
  attribute C_USE_TEST_REG of U_XSDB_SLAVE : label is 1;
  attribute C_XDEVICEFAMILY of U_XSDB_SLAVE : label is "virtex7";
  attribute C_XSDB_SLAVE_TYPE of U_XSDB_SLAVE : label is 33;
  attribute DONT_TOUCH_boolean of U_XSDB_SLAVE : label is std.standard.true;
  attribute dont_touch of sl_iport0 : signal is "true";
  attribute dont_touch of sl_oport0 : signal is "true";
begin
  probe_out1(0) <= \<const0>\;
  probe_out10(0) <= \<const0>\;
  probe_out100(0) <= \<const0>\;
  probe_out101(0) <= \<const0>\;
  probe_out102(0) <= \<const0>\;
  probe_out103(0) <= \<const0>\;
  probe_out104(0) <= \<const0>\;
  probe_out105(0) <= \<const0>\;
  probe_out106(0) <= \<const0>\;
  probe_out107(0) <= \<const0>\;
  probe_out108(0) <= \<const0>\;
  probe_out109(0) <= \<const0>\;
  probe_out11(0) <= \<const0>\;
  probe_out110(0) <= \<const0>\;
  probe_out111(0) <= \<const0>\;
  probe_out112(0) <= \<const0>\;
  probe_out113(0) <= \<const0>\;
  probe_out114(0) <= \<const0>\;
  probe_out115(0) <= \<const0>\;
  probe_out116(0) <= \<const0>\;
  probe_out117(0) <= \<const0>\;
  probe_out118(0) <= \<const0>\;
  probe_out119(0) <= \<const0>\;
  probe_out12(0) <= \<const0>\;
  probe_out120(0) <= \<const0>\;
  probe_out121(0) <= \<const0>\;
  probe_out122(0) <= \<const0>\;
  probe_out123(0) <= \<const0>\;
  probe_out124(0) <= \<const0>\;
  probe_out125(0) <= \<const0>\;
  probe_out126(0) <= \<const0>\;
  probe_out127(0) <= \<const0>\;
  probe_out128(0) <= \<const0>\;
  probe_out129(0) <= \<const0>\;
  probe_out13(0) <= \<const0>\;
  probe_out130(0) <= \<const0>\;
  probe_out131(0) <= \<const0>\;
  probe_out132(0) <= \<const0>\;
  probe_out133(0) <= \<const0>\;
  probe_out134(0) <= \<const0>\;
  probe_out135(0) <= \<const0>\;
  probe_out136(0) <= \<const0>\;
  probe_out137(0) <= \<const0>\;
  probe_out138(0) <= \<const0>\;
  probe_out139(0) <= \<const0>\;
  probe_out14(0) <= \<const0>\;
  probe_out140(0) <= \<const0>\;
  probe_out141(0) <= \<const0>\;
  probe_out142(0) <= \<const0>\;
  probe_out143(0) <= \<const0>\;
  probe_out144(0) <= \<const0>\;
  probe_out145(0) <= \<const0>\;
  probe_out146(0) <= \<const0>\;
  probe_out147(0) <= \<const0>\;
  probe_out148(0) <= \<const0>\;
  probe_out149(0) <= \<const0>\;
  probe_out15(0) <= \<const0>\;
  probe_out150(0) <= \<const0>\;
  probe_out151(0) <= \<const0>\;
  probe_out152(0) <= \<const0>\;
  probe_out153(0) <= \<const0>\;
  probe_out154(0) <= \<const0>\;
  probe_out155(0) <= \<const0>\;
  probe_out156(0) <= \<const0>\;
  probe_out157(0) <= \<const0>\;
  probe_out158(0) <= \<const0>\;
  probe_out159(0) <= \<const0>\;
  probe_out16(0) <= \<const0>\;
  probe_out160(0) <= \<const0>\;
  probe_out161(0) <= \<const0>\;
  probe_out162(0) <= \<const0>\;
  probe_out163(0) <= \<const0>\;
  probe_out164(0) <= \<const0>\;
  probe_out165(0) <= \<const0>\;
  probe_out166(0) <= \<const0>\;
  probe_out167(0) <= \<const0>\;
  probe_out168(0) <= \<const0>\;
  probe_out169(0) <= \<const0>\;
  probe_out17(0) <= \<const0>\;
  probe_out170(0) <= \<const0>\;
  probe_out171(0) <= \<const0>\;
  probe_out172(0) <= \<const0>\;
  probe_out173(0) <= \<const0>\;
  probe_out174(0) <= \<const0>\;
  probe_out175(0) <= \<const0>\;
  probe_out176(0) <= \<const0>\;
  probe_out177(0) <= \<const0>\;
  probe_out178(0) <= \<const0>\;
  probe_out179(0) <= \<const0>\;
  probe_out18(0) <= \<const0>\;
  probe_out180(0) <= \<const0>\;
  probe_out181(0) <= \<const0>\;
  probe_out182(0) <= \<const0>\;
  probe_out183(0) <= \<const0>\;
  probe_out184(0) <= \<const0>\;
  probe_out185(0) <= \<const0>\;
  probe_out186(0) <= \<const0>\;
  probe_out187(0) <= \<const0>\;
  probe_out188(0) <= \<const0>\;
  probe_out189(0) <= \<const0>\;
  probe_out19(0) <= \<const0>\;
  probe_out190(0) <= \<const0>\;
  probe_out191(0) <= \<const0>\;
  probe_out192(0) <= \<const0>\;
  probe_out193(0) <= \<const0>\;
  probe_out194(0) <= \<const0>\;
  probe_out195(0) <= \<const0>\;
  probe_out196(0) <= \<const0>\;
  probe_out197(0) <= \<const0>\;
  probe_out198(0) <= \<const0>\;
  probe_out199(0) <= \<const0>\;
  probe_out2(0) <= \<const0>\;
  probe_out20(0) <= \<const0>\;
  probe_out200(0) <= \<const0>\;
  probe_out201(0) <= \<const0>\;
  probe_out202(0) <= \<const0>\;
  probe_out203(0) <= \<const0>\;
  probe_out204(0) <= \<const0>\;
  probe_out205(0) <= \<const0>\;
  probe_out206(0) <= \<const0>\;
  probe_out207(0) <= \<const0>\;
  probe_out208(0) <= \<const0>\;
  probe_out209(0) <= \<const0>\;
  probe_out21(0) <= \<const0>\;
  probe_out210(0) <= \<const0>\;
  probe_out211(0) <= \<const0>\;
  probe_out212(0) <= \<const0>\;
  probe_out213(0) <= \<const0>\;
  probe_out214(0) <= \<const0>\;
  probe_out215(0) <= \<const0>\;
  probe_out216(0) <= \<const0>\;
  probe_out217(0) <= \<const0>\;
  probe_out218(0) <= \<const0>\;
  probe_out219(0) <= \<const0>\;
  probe_out22(0) <= \<const0>\;
  probe_out220(0) <= \<const0>\;
  probe_out221(0) <= \<const0>\;
  probe_out222(0) <= \<const0>\;
  probe_out223(0) <= \<const0>\;
  probe_out224(0) <= \<const0>\;
  probe_out225(0) <= \<const0>\;
  probe_out226(0) <= \<const0>\;
  probe_out227(0) <= \<const0>\;
  probe_out228(0) <= \<const0>\;
  probe_out229(0) <= \<const0>\;
  probe_out23(0) <= \<const0>\;
  probe_out230(0) <= \<const0>\;
  probe_out231(0) <= \<const0>\;
  probe_out232(0) <= \<const0>\;
  probe_out233(0) <= \<const0>\;
  probe_out234(0) <= \<const0>\;
  probe_out235(0) <= \<const0>\;
  probe_out236(0) <= \<const0>\;
  probe_out237(0) <= \<const0>\;
  probe_out238(0) <= \<const0>\;
  probe_out239(0) <= \<const0>\;
  probe_out24(0) <= \<const0>\;
  probe_out240(0) <= \<const0>\;
  probe_out241(0) <= \<const0>\;
  probe_out242(0) <= \<const0>\;
  probe_out243(0) <= \<const0>\;
  probe_out244(0) <= \<const0>\;
  probe_out245(0) <= \<const0>\;
  probe_out246(0) <= \<const0>\;
  probe_out247(0) <= \<const0>\;
  probe_out248(0) <= \<const0>\;
  probe_out249(0) <= \<const0>\;
  probe_out25(0) <= \<const0>\;
  probe_out250(0) <= \<const0>\;
  probe_out251(0) <= \<const0>\;
  probe_out252(0) <= \<const0>\;
  probe_out253(0) <= \<const0>\;
  probe_out254(0) <= \<const0>\;
  probe_out255(0) <= \<const0>\;
  probe_out26(0) <= \<const0>\;
  probe_out27(0) <= \<const0>\;
  probe_out28(0) <= \<const0>\;
  probe_out29(0) <= \<const0>\;
  probe_out3(0) <= \<const0>\;
  probe_out30(0) <= \<const0>\;
  probe_out31(0) <= \<const0>\;
  probe_out32(0) <= \<const0>\;
  probe_out33(0) <= \<const0>\;
  probe_out34(0) <= \<const0>\;
  probe_out35(0) <= \<const0>\;
  probe_out36(0) <= \<const0>\;
  probe_out37(0) <= \<const0>\;
  probe_out38(0) <= \<const0>\;
  probe_out39(0) <= \<const0>\;
  probe_out4(0) <= \<const0>\;
  probe_out40(0) <= \<const0>\;
  probe_out41(0) <= \<const0>\;
  probe_out42(0) <= \<const0>\;
  probe_out43(0) <= \<const0>\;
  probe_out44(0) <= \<const0>\;
  probe_out45(0) <= \<const0>\;
  probe_out46(0) <= \<const0>\;
  probe_out47(0) <= \<const0>\;
  probe_out48(0) <= \<const0>\;
  probe_out49(0) <= \<const0>\;
  probe_out5(0) <= \<const0>\;
  probe_out50(0) <= \<const0>\;
  probe_out51(0) <= \<const0>\;
  probe_out52(0) <= \<const0>\;
  probe_out53(0) <= \<const0>\;
  probe_out54(0) <= \<const0>\;
  probe_out55(0) <= \<const0>\;
  probe_out56(0) <= \<const0>\;
  probe_out57(0) <= \<const0>\;
  probe_out58(0) <= \<const0>\;
  probe_out59(0) <= \<const0>\;
  probe_out6(0) <= \<const0>\;
  probe_out60(0) <= \<const0>\;
  probe_out61(0) <= \<const0>\;
  probe_out62(0) <= \<const0>\;
  probe_out63(0) <= \<const0>\;
  probe_out64(0) <= \<const0>\;
  probe_out65(0) <= \<const0>\;
  probe_out66(0) <= \<const0>\;
  probe_out67(0) <= \<const0>\;
  probe_out68(0) <= \<const0>\;
  probe_out69(0) <= \<const0>\;
  probe_out7(0) <= \<const0>\;
  probe_out70(0) <= \<const0>\;
  probe_out71(0) <= \<const0>\;
  probe_out72(0) <= \<const0>\;
  probe_out73(0) <= \<const0>\;
  probe_out74(0) <= \<const0>\;
  probe_out75(0) <= \<const0>\;
  probe_out76(0) <= \<const0>\;
  probe_out77(0) <= \<const0>\;
  probe_out78(0) <= \<const0>\;
  probe_out79(0) <= \<const0>\;
  probe_out8(0) <= \<const0>\;
  probe_out80(0) <= \<const0>\;
  probe_out81(0) <= \<const0>\;
  probe_out82(0) <= \<const0>\;
  probe_out83(0) <= \<const0>\;
  probe_out84(0) <= \<const0>\;
  probe_out85(0) <= \<const0>\;
  probe_out86(0) <= \<const0>\;
  probe_out87(0) <= \<const0>\;
  probe_out88(0) <= \<const0>\;
  probe_out89(0) <= \<const0>\;
  probe_out9(0) <= \<const0>\;
  probe_out90(0) <= \<const0>\;
  probe_out91(0) <= \<const0>\;
  probe_out92(0) <= \<const0>\;
  probe_out93(0) <= \<const0>\;
  probe_out94(0) <= \<const0>\;
  probe_out95(0) <= \<const0>\;
  probe_out96(0) <= \<const0>\;
  probe_out97(0) <= \<const0>\;
  probe_out98(0) <= \<const0>\;
  probe_out99(0) <= \<const0>\;
DECODER_INST: entity work.top_aurora_0_0_vio_v3_0_19_decoder
     port map (
      \Bus_data_out_reg[15]_0\(15 downto 0) => bus_do(15 downto 0),
      \Bus_data_out_reg[15]_1\(15 downto 0) => Bus_Data_out(15 downto 0),
      \Bus_data_out_reg[15]_2\(15) => PROBE_OUT_ALL_INST_n_32,
      \Bus_data_out_reg[15]_2\(14) => PROBE_OUT_ALL_INST_n_33,
      \Bus_data_out_reg[15]_2\(13) => PROBE_OUT_ALL_INST_n_34,
      \Bus_data_out_reg[15]_2\(12) => PROBE_OUT_ALL_INST_n_35,
      \Bus_data_out_reg[15]_2\(11) => PROBE_OUT_ALL_INST_n_36,
      \Bus_data_out_reg[15]_2\(10) => PROBE_OUT_ALL_INST_n_37,
      \Bus_data_out_reg[15]_2\(9) => PROBE_OUT_ALL_INST_n_38,
      \Bus_data_out_reg[15]_2\(8) => PROBE_OUT_ALL_INST_n_39,
      \Bus_data_out_reg[15]_2\(7) => PROBE_OUT_ALL_INST_n_40,
      \Bus_data_out_reg[15]_2\(6) => PROBE_OUT_ALL_INST_n_41,
      \Bus_data_out_reg[15]_2\(5) => PROBE_OUT_ALL_INST_n_42,
      \Bus_data_out_reg[15]_2\(4) => PROBE_OUT_ALL_INST_n_43,
      \Bus_data_out_reg[15]_2\(3) => PROBE_OUT_ALL_INST_n_44,
      \Bus_data_out_reg[15]_2\(2) => PROBE_OUT_ALL_INST_n_45,
      \Bus_data_out_reg[15]_2\(1) => PROBE_OUT_ALL_INST_n_46,
      \Bus_data_out_reg[15]_2\(0) => PROBE_OUT_ALL_INST_n_47,
      CLK => bus_clk,
      E(0) => DECODER_INST_n_9,
      Q(15) => \bus_data_int_reg_n_0_[15]\,
      Q(14) => \bus_data_int_reg_n_0_[14]\,
      Q(13) => \bus_data_int_reg_n_0_[13]\,
      Q(12) => \bus_data_int_reg_n_0_[12]\,
      Q(11) => \bus_data_int_reg_n_0_[11]\,
      Q(10) => \bus_data_int_reg_n_0_[10]\,
      Q(9) => \bus_data_int_reg_n_0_[9]\,
      Q(8) => \bus_data_int_reg_n_0_[8]\,
      Q(7) => \bus_data_int_reg_n_0_[7]\,
      Q(6) => \bus_data_int_reg_n_0_[6]\,
      Q(5) => \bus_data_int_reg_n_0_[5]\,
      Q(4) => \bus_data_int_reg_n_0_[4]\,
      Q(3) => \bus_data_int_reg_n_0_[3]\,
      Q(2) => \bus_data_int_reg_n_0_[2]\,
      Q(1) => p_0_in,
      Q(0) => \bus_data_int_reg_n_0_[0]\,
      Read_int_i_7_0 => DECODER_INST_n_7,
      Read_int_i_7_1 => DECODER_INST_n_8,
      SR(0) => clear,
      in0 => committ,
      internal_cnt_rst => internal_cnt_rst,
      s_daddr_o(16 downto 0) => bus_addr(16 downto 0),
      s_den_o => bus_den,
      s_drdy_i => bus_drdy,
      s_dwe_o => bus_dwe,
      s_rst_o => bus_rst,
      \wr_en[2]_i_2_0\ => DECODER_INST_n_4,
      \wr_en[2]_i_4_0\ => DECODER_INST_n_6,
      xsdb_rd => xsdb_rd,
      \xsdb_wr__0\ => \xsdb_wr__0\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
PROBE_IN_INST: entity work.top_aurora_0_0_vio_v3_0_19_probe_in_one
     port map (
      CLK => bus_clk,
      E(0) => DECODER_INST_n_9,
      Q(15 downto 0) => Bus_Data_out(15 downto 0),
      Read_int_reg_0 => DECODER_INST_n_8,
      \^clk\ => clk,
      internal_cnt_rst => internal_cnt_rst,
      probe_in0(31 downto 0) => probe_in0(31 downto 0),
      s_daddr_o(16 downto 0) => bus_addr(16 downto 0),
      s_den_o => bus_den,
      s_dwe_o => bus_dwe,
      s_rst_o => bus_rst,
      xsdb_rd => xsdb_rd
    );
PROBE_OUT_ALL_INST: entity work.top_aurora_0_0_vio_v3_0_19_probe_out_all
     port map (
      CLK => bus_clk,
      \G_PROBE_OUT[0].wr_probe_out_reg[0]_0\ => DECODER_INST_n_4,
      \G_PROBE_OUT[0].wr_probe_out_reg[0]_1\ => DECODER_INST_n_7,
      \G_PROBE_OUT[0].wr_probe_out_reg[0]_2\ => DECODER_INST_n_6,
      \Probe_out_reg_int_reg[15]_0\(15) => PROBE_OUT_ALL_INST_n_32,
      \Probe_out_reg_int_reg[15]_0\(14) => PROBE_OUT_ALL_INST_n_33,
      \Probe_out_reg_int_reg[15]_0\(13) => PROBE_OUT_ALL_INST_n_34,
      \Probe_out_reg_int_reg[15]_0\(12) => PROBE_OUT_ALL_INST_n_35,
      \Probe_out_reg_int_reg[15]_0\(11) => PROBE_OUT_ALL_INST_n_36,
      \Probe_out_reg_int_reg[15]_0\(10) => PROBE_OUT_ALL_INST_n_37,
      \Probe_out_reg_int_reg[15]_0\(9) => PROBE_OUT_ALL_INST_n_38,
      \Probe_out_reg_int_reg[15]_0\(8) => PROBE_OUT_ALL_INST_n_39,
      \Probe_out_reg_int_reg[15]_0\(7) => PROBE_OUT_ALL_INST_n_40,
      \Probe_out_reg_int_reg[15]_0\(6) => PROBE_OUT_ALL_INST_n_41,
      \Probe_out_reg_int_reg[15]_0\(5) => PROBE_OUT_ALL_INST_n_42,
      \Probe_out_reg_int_reg[15]_0\(4) => PROBE_OUT_ALL_INST_n_43,
      \Probe_out_reg_int_reg[15]_0\(3) => PROBE_OUT_ALL_INST_n_44,
      \Probe_out_reg_int_reg[15]_0\(2) => PROBE_OUT_ALL_INST_n_45,
      \Probe_out_reg_int_reg[15]_0\(1) => PROBE_OUT_ALL_INST_n_46,
      \Probe_out_reg_int_reg[15]_0\(0) => PROBE_OUT_ALL_INST_n_47,
      Q(15) => \bus_data_int_reg_n_0_[15]\,
      Q(14) => \bus_data_int_reg_n_0_[14]\,
      Q(13) => \bus_data_int_reg_n_0_[13]\,
      Q(12) => \bus_data_int_reg_n_0_[12]\,
      Q(11) => \bus_data_int_reg_n_0_[11]\,
      Q(10) => \bus_data_int_reg_n_0_[10]\,
      Q(9) => \bus_data_int_reg_n_0_[9]\,
      Q(8) => \bus_data_int_reg_n_0_[8]\,
      Q(7) => \bus_data_int_reg_n_0_[7]\,
      Q(6) => \bus_data_int_reg_n_0_[6]\,
      Q(5) => \bus_data_int_reg_n_0_[5]\,
      Q(4) => \bus_data_int_reg_n_0_[4]\,
      Q(3) => \bus_data_int_reg_n_0_[3]\,
      Q(2) => \bus_data_int_reg_n_0_[2]\,
      Q(1) => p_0_in,
      Q(0) => \bus_data_int_reg_n_0_[0]\,
      SR(0) => clear,
      \^clk\ => clk,
      in0 => committ,
      internal_cnt_rst => internal_cnt_rst,
      probe_out0(31 downto 0) => probe_out0(31 downto 0),
      s_daddr_o(10 downto 3) => bus_addr(15 downto 8),
      s_daddr_o(2 downto 0) => bus_addr(3 downto 1),
      s_den_o => bus_den,
      s_dwe_o => bus_dwe,
      \xsdb_wr__0\ => \xsdb_wr__0\
    );
U_XSDB_SLAVE: entity work.top_aurora_0_0_xsdbs_v1_0_2_xsdbs
     port map (
      s_daddr_o(16 downto 0) => bus_addr(16 downto 0),
      s_dclk_o => bus_clk,
      s_den_o => bus_den,
      s_di_o(15 downto 0) => bus_di(15 downto 0),
      s_do_i(15 downto 0) => bus_do(15 downto 0),
      s_drdy_i => bus_drdy,
      s_dwe_o => bus_dwe,
      s_rst_o => bus_rst,
      sl_iport_i(36 downto 0) => sl_iport0(36 downto 0),
      sl_oport_o(16 downto 0) => sl_oport0(16 downto 0)
    );
\bus_data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(0),
      Q => \bus_data_int_reg_n_0_[0]\,
      R => '0'
    );
\bus_data_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(10),
      Q => \bus_data_int_reg_n_0_[10]\,
      R => '0'
    );
\bus_data_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(11),
      Q => \bus_data_int_reg_n_0_[11]\,
      R => '0'
    );
\bus_data_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(12),
      Q => \bus_data_int_reg_n_0_[12]\,
      R => '0'
    );
\bus_data_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(13),
      Q => \bus_data_int_reg_n_0_[13]\,
      R => '0'
    );
\bus_data_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(14),
      Q => \bus_data_int_reg_n_0_[14]\,
      R => '0'
    );
\bus_data_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(15),
      Q => \bus_data_int_reg_n_0_[15]\,
      R => '0'
    );
\bus_data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(1),
      Q => p_0_in,
      R => '0'
    );
\bus_data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(2),
      Q => \bus_data_int_reg_n_0_[2]\,
      R => '0'
    );
\bus_data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(3),
      Q => \bus_data_int_reg_n_0_[3]\,
      R => '0'
    );
\bus_data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(4),
      Q => \bus_data_int_reg_n_0_[4]\,
      R => '0'
    );
\bus_data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(5),
      Q => \bus_data_int_reg_n_0_[5]\,
      R => '0'
    );
\bus_data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(6),
      Q => \bus_data_int_reg_n_0_[6]\,
      R => '0'
    );
\bus_data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(7),
      Q => \bus_data_int_reg_n_0_[7]\,
      R => '0'
    );
\bus_data_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(8),
      Q => \bus_data_int_reg_n_0_[8]\,
      R => '0'
    );
\bus_data_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => bus_clk,
      CE => '1',
      D => bus_di(9),
      Q => \bus_data_int_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    axis_wr_eop : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gaf.gaf0.ram_afull_i_reg\ : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    \gcc0.gc1.gsym.count_d1_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg_0\ : in STD_LOGIC;
    \gmux.gm[1].gms.ms_1\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_1\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_1\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_1\ : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg_1\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_reg[0]\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg_2\ : in STD_LOGIC;
    \gaf.gaf0.ram_afull_i_reg_3\ : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_wr_logic : entity is "wr_logic";
end top_aurora_0_0_wr_logic;

architecture STRUCTURE of top_aurora_0_0_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.top_aurora_0_0_wr_status_flags_ss
     port map (
      E(0) => \^e\(0),
      axis_wr_eop => axis_wr_eop,
      \gaf.gaf0.ram_afull_i_reg_0\ => \gaf.gaf0.ram_afull_i_reg\,
      \gaf.gaf0.ram_afull_i_reg_1\ => \gaf.gaf0.ram_afull_i_reg_0\,
      \gaf.gaf0.ram_afull_i_reg_2\ => \gaf.gaf0.ram_afull_i_reg_1\,
      \gaf.gaf0.ram_afull_i_reg_3\ => \gaf.gaf0.ram_afull_i_reg_2\,
      \gaf.gaf0.ram_afull_i_reg_4\ => \gaf.gaf0.ram_afull_i_reg_3\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\,
      \gmux.gm[1].gms.ms\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms_0\,
      \gmux.gm[1].gms.ms_1\ => \gmux.gm[1].gms.ms_1\,
      \gmux.gm[2].gms.ms\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms_0\,
      \gmux.gm[2].gms.ms_1\ => \gmux.gm[2].gms.ms_1\,
      \gmux.gm[3].gms.ms\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms_0\,
      \gmux.gm[3].gms.ms_1\ => \gmux.gm[3].gms.ms_1\,
      \gmux.gm[4].gms.ms\ => \gmux.gm[4].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms_0\,
      \gmux.gm[4].gms.ms_1\ => \gmux.gm[4].gms.ms_1\,
      \out\ => \out\,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      ram_full_fb_i_reg_1 => \gcc0.gc1.gsym.count_reg[0]\,
      ram_full_i_reg_0 => ram_full_i_reg,
      s_aclk => s_aclk,
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
wpntr: entity work.top_aurora_0_0_wr_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(9 downto 0) => Q(9 downto 0),
      \gcc0.gc1.gsym.count_d1_reg[9]_0\(9 downto 0) => \gcc0.gc1.gsym.count_d1_reg[9]\(9 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[9]_0\(9 downto 0) => \gcc0.gc1.gsym.count_d2_reg[9]\(9 downto 0),
      \gcc0.gc1.gsym.count_reg[0]_0\ => \gcc0.gc1.gsym.count_reg[0]\,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_core is
  port (
    sys_reset_out : out STD_LOGIC;
    pll_not_locked_out : out STD_LOGIC;
    tx_lock : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    tx_resetdone_out : out STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_resetdone_out : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    frame_err : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 31 );
    s_axi_tx_tready : out STD_LOGIC;
    \prepare_count_r_reg[9]\ : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    \init_wait_count_reg[7]\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_qpllclk_quad1_out : in STD_LOGIC;
    gt_qpllrefclk_quad1_out : in STD_LOGIC;
    power_down : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 31 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_core : entity is "aurora_8b10b_0_core";
end top_aurora_0_0_aurora_8b10b_0_core;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_core is
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_10 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_14 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_19 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_20 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_22 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_23 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_24 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_25 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_26 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_27 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_28 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_62 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_63 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_64 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_65 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_66 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_67 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_68 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_69 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_70 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_71 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_72 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_73 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_74 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_75 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_76 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_77 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_82 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_83 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_84 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_85 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_86 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_87 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_88 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_89 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_9 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_90 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_91 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_92 : STD_LOGIC;
  signal aurora_8b10b_0_aurora_lane_4byte_0_i_n_93 : STD_LOGIC;
  signal \aurora_8b10b_0_err_detect_4byte_i/hard_err_gt0\ : STD_LOGIC;
  signal \aurora_8b10b_0_err_detect_4byte_i/p_6_out\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \aurora_8b10b_0_lane_init_sm_4byte_i/begin_r\ : STD_LOGIC;
  signal \aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r\ : STD_LOGIC;
  signal \aurora_8b10b_0_sym_dec_4byte_i/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \aurora_8b10b_0_sym_dec_4byte_i/previous_cycle_control_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_to_ll_pdu_i_n_0 : STD_LOGIC;
  signal \^channel_up\ : STD_LOGIC;
  signal do_cc_i : STD_LOGIC;
  signal ena_comma_align_i : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal gen_a_i : STD_LOGIC;
  signal gen_cc_i : STD_LOGIC;
  signal gen_ecp_i : STD_LOGIC;
  signal gen_k_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal gen_pad_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal gen_r_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal gen_scp_striped_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gen_v_i : STD_LOGIC_VECTOR ( 1 to 3 );
  signal got_v_i : STD_LOGIC;
  signal gt_wrapper_i_n_67 : STD_LOGIC;
  signal gt_wrapper_i_n_69 : STD_LOGIC;
  signal gt_wrapper_i_n_70 : STD_LOGIC;
  signal gt_wrapper_i_n_71 : STD_LOGIC;
  signal gt_wrapper_i_n_72 : STD_LOGIC;
  signal gt_wrapper_i_n_73 : STD_LOGIC;
  signal gt_wrapper_i_n_74 : STD_LOGIC;
  signal gt_wrapper_i_n_75 : STD_LOGIC;
  signal gt_wrapper_i_n_76 : STD_LOGIC;
  signal gt_wrapper_i_n_77 : STD_LOGIC;
  signal gt_wrapper_i_n_78 : STD_LOGIC;
  signal gt_wrapper_i_n_79 : STD_LOGIC;
  signal gt_wrapper_i_n_80 : STD_LOGIC;
  signal gt_wrapper_i_n_81 : STD_LOGIC;
  signal gt_wrapper_i_n_82 : STD_LOGIC;
  signal gt_wrapper_i_n_83 : STD_LOGIC;
  signal gt_wrapper_i_n_84 : STD_LOGIC;
  signal gt_wrapper_i_n_85 : STD_LOGIC;
  signal gt_wrapper_i_n_86 : STD_LOGIC;
  signal gt_wrapper_i_n_87 : STD_LOGIC;
  signal gt_wrapper_i_n_89 : STD_LOGIC;
  signal gt_wrapper_i_n_90 : STD_LOGIC;
  signal gt_wrapper_i_n_91 : STD_LOGIC;
  signal gt_wrapper_i_n_92 : STD_LOGIC;
  signal gtrxreset_i : STD_LOGIC;
  signal hard_err_i : STD_LOGIC;
  signal \^lane_up\ : STD_LOGIC;
  signal \^link_reset_out\ : STD_LOGIC;
  signal link_reset_r : STD_LOGIC;
  signal new_pkt_r : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal reset_lanes_i : STD_LOGIC;
  signal rx_char_is_comma_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_char_is_k_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_data_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_ecp_striped_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_eof : STD_LOGIC;
  signal \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/after_scp_select_c_0\ : STD_LOGIC;
  signal \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/after_scp_select_c_1\ : STD_LOGIC;
  signal rx_ll_rst : STD_LOGIC;
  signal rx_pe_data_v_striped_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_polarity_i : STD_LOGIC;
  signal rx_realign_i : STD_LOGIC;
  signal rx_rem_int : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_scp_striped_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal soft_err_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal start_rx_i : STD_LOGIC;
  signal \^sys_reset_out\ : STD_LOGIC;
  signal tx_char_is_k_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_data_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tx_dst_rdy : STD_LOGIC;
  signal \^tx_lock\ : STD_LOGIC;
  signal tx_pe_data_i : STD_LOGIC_VECTOR ( 0 to 31 );
  signal tx_pe_data_v_i : STD_LOGIC_VECTOR ( 0 to 1 );
begin
  channel_up <= \^channel_up\;
  lane_up <= \^lane_up\;
  link_reset_out <= \^link_reset_out\;
  sys_reset_out <= \^sys_reset_out\;
  tx_lock <= \^tx_lock\;
aurora_8b10b_0_aurora_lane_4byte_0_i: entity work.top_aurora_0_0_aurora_8b10b_0_AURORA_LANE_4BYTE
     port map (
      D(3 downto 0) => rx_char_is_comma_i(3 downto 0),
      Q(1) => rx_ecp_striped_i(0),
      Q(0) => rx_ecp_striped_i(1),
      RXCHARISK(3 downto 0) => rx_char_is_k_i(3 downto 0),
      RXDATA(31 downto 0) => rx_data_i(31 downto 0),
      \RX_ECP_reg[0]\ => aurora_8b10b_0_aurora_lane_4byte_0_i_n_19,
      \RX_ECP_reg[1]\ => aurora_8b10b_0_aurora_lane_4byte_0_i_n_14,
      \RX_PAD_reg[1]\ => aurora_8b10b_0_aurora_lane_4byte_0_i_n_20,
      \RX_PE_DATA_V_reg[0]\(1) => rx_pe_data_v_striped_i(0),
      \RX_PE_DATA_V_reg[0]\(0) => rx_pe_data_v_striped_i(1),
      \RX_SCP_reg[0]\(1) => rx_scp_striped_i(0),
      \RX_SCP_reg[0]\(0) => rx_scp_striped_i(1),
      \SOFT_ERR_reg[0]\(1) => soft_err_i(0),
      \SOFT_ERR_reg[0]\(0) => soft_err_i(1),
      SR(0) => reset_lanes_i,
      TXCHARISK(3 downto 0) => tx_char_is_k_i(3 downto 0),
      TXDATA(31 downto 0) => tx_data_i(31 downto 0),
      \TX_DATA_reg[0]\ => \prepare_count_r_reg[9]\,
      after_scp_select_c_0 => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/after_scp_select_c_0\,
      after_scp_select_c_1 => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/after_scp_select_c_1\,
      begin_r => \aurora_8b10b_0_lane_init_sm_4byte_i/begin_r\,
      consecutive_commas_r => \aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r\,
      ena_comma_align_i => ena_comma_align_i,
      enable_err_detect_i => enable_err_detect_i,
      gen_a_i => gen_a_i,
      gen_cc_i => gen_cc_i,
      gen_ecp_i => gen_ecp_i,
      \gen_k_r_reg[0]\(3) => gen_k_i(0),
      \gen_k_r_reg[0]\(2) => gen_k_i(1),
      \gen_k_r_reg[0]\(1) => gen_k_i(2),
      \gen_k_r_reg[0]\(0) => gen_k_i(3),
      \gen_pad_r_reg[0]\(1) => gen_pad_i(0),
      \gen_pad_r_reg[0]\(0) => gen_pad_i(1),
      \gen_r_r_reg[0]\(3) => gen_r_i(0),
      \gen_r_r_reg[0]\(2) => gen_r_i(1),
      \gen_r_r_reg[0]\(1) => gen_r_i(2),
      \gen_r_r_reg[0]\(0) => gen_r_i(3),
      gen_scp_striped_i(0) => gen_scp_striped_i(0),
      \gen_v_r_reg[1]\(2) => gen_v_i(1),
      \gen_v_r_reg[1]\(1) => gen_v_i(2),
      \gen_v_r_reg[1]\(0) => gen_v_i(3),
      got_v_i => got_v_i,
      hard_err_gt0 => \aurora_8b10b_0_err_detect_4byte_i/hard_err_gt0\,
      hard_err_i => hard_err_i,
      init_clk_in => init_clk_in,
      lane_up => \^lane_up\,
      \left_align_select_r_reg[0]\ => aurora_8b10b_0_aurora_lane_4byte_0_i_n_9,
      \left_align_select_r_reg[0]_0\ => gt_wrapper_i_n_91,
      \left_align_select_r_reg[1]\ => aurora_8b10b_0_aurora_lane_4byte_0_i_n_10,
      \left_align_select_r_reg[1]_0\ => gt_wrapper_i_n_92,
      link_reset_out => \^link_reset_out\,
      \previous_cycle_control_r_reg[0]\(0) => \aurora_8b10b_0_sym_dec_4byte_i/previous_cycle_control_r\(0),
      \previous_cycle_data_r_reg[7]\(5) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_23,
      \previous_cycle_data_r_reg[7]\(4) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_24,
      \previous_cycle_data_r_reg[7]\(3) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_25,
      \previous_cycle_data_r_reg[7]\(2) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_26,
      \previous_cycle_data_r_reg[7]\(1) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_27,
      \previous_cycle_data_r_reg[7]\(0) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_28,
      ready_r_reg => aurora_8b10b_0_aurora_lane_4byte_0_i_n_22,
      reset_count_r_reg => gt_wrapper_i_n_71,
      reset_count_r_reg_0 => gt_wrapper_i_n_70,
      rx_polarity_i => rx_polarity_i,
      rx_realign_i => rx_realign_i,
      \soft_err_r_reg[0]\(3) => \aurora_8b10b_0_err_detect_4byte_i/p_6_out\(3),
      \soft_err_r_reg[0]\(2) => gt_wrapper_i_n_67,
      \soft_err_r_reg[0]\(1) => \aurora_8b10b_0_err_detect_4byte_i/p_6_out\(1),
      \soft_err_r_reg[0]\(0) => gt_wrapper_i_n_69,
      \tx_pe_data_r_reg[0]\(31) => tx_pe_data_i(0),
      \tx_pe_data_r_reg[0]\(30) => tx_pe_data_i(1),
      \tx_pe_data_r_reg[0]\(29) => tx_pe_data_i(2),
      \tx_pe_data_r_reg[0]\(28) => tx_pe_data_i(3),
      \tx_pe_data_r_reg[0]\(27) => tx_pe_data_i(4),
      \tx_pe_data_r_reg[0]\(26) => tx_pe_data_i(5),
      \tx_pe_data_r_reg[0]\(25) => tx_pe_data_i(6),
      \tx_pe_data_r_reg[0]\(24) => tx_pe_data_i(7),
      \tx_pe_data_r_reg[0]\(23) => tx_pe_data_i(8),
      \tx_pe_data_r_reg[0]\(22) => tx_pe_data_i(9),
      \tx_pe_data_r_reg[0]\(21) => tx_pe_data_i(10),
      \tx_pe_data_r_reg[0]\(20) => tx_pe_data_i(11),
      \tx_pe_data_r_reg[0]\(19) => tx_pe_data_i(12),
      \tx_pe_data_r_reg[0]\(18) => tx_pe_data_i(13),
      \tx_pe_data_r_reg[0]\(17) => tx_pe_data_i(14),
      \tx_pe_data_r_reg[0]\(16) => tx_pe_data_i(15),
      \tx_pe_data_r_reg[0]\(15) => tx_pe_data_i(16),
      \tx_pe_data_r_reg[0]\(14) => tx_pe_data_i(17),
      \tx_pe_data_r_reg[0]\(13) => tx_pe_data_i(18),
      \tx_pe_data_r_reg[0]\(12) => tx_pe_data_i(19),
      \tx_pe_data_r_reg[0]\(11) => tx_pe_data_i(20),
      \tx_pe_data_r_reg[0]\(10) => tx_pe_data_i(21),
      \tx_pe_data_r_reg[0]\(9) => tx_pe_data_i(22),
      \tx_pe_data_r_reg[0]\(8) => tx_pe_data_i(23),
      \tx_pe_data_r_reg[0]\(7) => tx_pe_data_i(24),
      \tx_pe_data_r_reg[0]\(6) => tx_pe_data_i(25),
      \tx_pe_data_r_reg[0]\(5) => tx_pe_data_i(26),
      \tx_pe_data_r_reg[0]\(4) => tx_pe_data_i(27),
      \tx_pe_data_r_reg[0]\(3) => tx_pe_data_i(28),
      \tx_pe_data_r_reg[0]\(2) => tx_pe_data_i(29),
      \tx_pe_data_r_reg[0]\(1) => tx_pe_data_i(30),
      \tx_pe_data_r_reg[0]\(0) => tx_pe_data_i(31),
      \tx_pe_data_v_r_reg[0]\(1) => tx_pe_data_v_i(0),
      \tx_pe_data_v_r_reg[0]\(0) => tx_pe_data_v_i(1),
      \word_aligned_control_bits_r_reg[2]\ => gt_wrapper_i_n_86,
      \word_aligned_control_bits_r_reg[3]\ => gt_wrapper_i_n_87,
      \word_aligned_data_r_reg[0]\(7) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_86,
      \word_aligned_data_r_reg[0]\(6) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_87,
      \word_aligned_data_r_reg[0]\(5) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_88,
      \word_aligned_data_r_reg[0]\(4) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_89,
      \word_aligned_data_r_reg[0]\(3) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_90,
      \word_aligned_data_r_reg[0]\(2) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_91,
      \word_aligned_data_r_reg[0]\(1) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_92,
      \word_aligned_data_r_reg[0]\(0) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_93,
      \word_aligned_data_r_reg[16]\(7) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_70,
      \word_aligned_data_r_reg[16]\(6) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_71,
      \word_aligned_data_r_reg[16]\(5) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_72,
      \word_aligned_data_r_reg[16]\(4) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_73,
      \word_aligned_data_r_reg[16]\(3) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_74,
      \word_aligned_data_r_reg[16]\(2) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_75,
      \word_aligned_data_r_reg[16]\(1) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_76,
      \word_aligned_data_r_reg[16]\(0) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_77,
      \word_aligned_data_r_reg[16]_0\(5) => gt_wrapper_i_n_72,
      \word_aligned_data_r_reg[16]_0\(4) => gt_wrapper_i_n_73,
      \word_aligned_data_r_reg[16]_0\(3) => gt_wrapper_i_n_74,
      \word_aligned_data_r_reg[16]_0\(2) => gt_wrapper_i_n_75,
      \word_aligned_data_r_reg[16]_0\(1) => gt_wrapper_i_n_76,
      \word_aligned_data_r_reg[16]_0\(0) => gt_wrapper_i_n_77,
      \word_aligned_data_r_reg[24]\(7) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_62,
      \word_aligned_data_r_reg[24]\(6) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_63,
      \word_aligned_data_r_reg[24]\(5) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_64,
      \word_aligned_data_r_reg[24]\(4) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_65,
      \word_aligned_data_r_reg[24]\(3) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_66,
      \word_aligned_data_r_reg[24]\(2) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_67,
      \word_aligned_data_r_reg[24]\(1) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_68,
      \word_aligned_data_r_reg[24]\(0) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_69,
      \word_aligned_data_r_reg[24]_0\(7) => gt_wrapper_i_n_78,
      \word_aligned_data_r_reg[24]_0\(6) => gt_wrapper_i_n_79,
      \word_aligned_data_r_reg[24]_0\(5) => gt_wrapper_i_n_80,
      \word_aligned_data_r_reg[24]_0\(4) => gt_wrapper_i_n_81,
      \word_aligned_data_r_reg[24]_0\(3) => gt_wrapper_i_n_82,
      \word_aligned_data_r_reg[24]_0\(2) => gt_wrapper_i_n_83,
      \word_aligned_data_r_reg[24]_0\(1) => gt_wrapper_i_n_84,
      \word_aligned_data_r_reg[24]_0\(0) => gt_wrapper_i_n_85,
      \word_aligned_data_r_reg[8]\(7 downto 4) => \aurora_8b10b_0_sym_dec_4byte_i/p_0_in\(3 downto 0),
      \word_aligned_data_r_reg[8]\(3) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_82,
      \word_aligned_data_r_reg[8]\(2) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_83,
      \word_aligned_data_r_reg[8]\(1) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_84,
      \word_aligned_data_r_reg[8]\(0) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_85
    );
aurora_8b10b_0_global_logic_i: entity work.top_aurora_0_0_aurora_8b10b_0_GLOBAL_LOGIC
     port map (
      D(1) => soft_err_i(0),
      D(0) => soft_err_i(1),
      SR(0) => reset_lanes_i,
      START_RX_reg(0) => rx_ll_rst,
      channel_up => \^channel_up\,
      \down_count_r_reg[0]\ => \prepare_count_r_reg[9]\,
      \downcounter_r_reg[0]\(0) => \^sys_reset_out\,
      gen_a_i => gen_a_i,
      gen_k_flop_0_i(3) => gen_k_i(0),
      gen_k_flop_0_i(2) => gen_k_i(1),
      gen_k_flop_0_i(1) => gen_k_i(2),
      gen_k_flop_0_i(0) => gen_k_i(3),
      gen_r_flop_0_i(3) => gen_r_i(0),
      gen_r_flop_0_i(2) => gen_r_i(1),
      gen_r_flop_0_i(1) => gen_r_i(2),
      gen_r_flop_0_i(0) => gen_r_i(3),
      gen_v_flop_1_i(2) => gen_v_i(1),
      gen_v_flop_1_i(1) => gen_v_i(2),
      gen_v_flop_1_i(0) => gen_v_i(3),
      got_v_i => got_v_i,
      gtrxreset_i => gtrxreset_i,
      hard_err => hard_err,
      hard_err_i => hard_err_i,
      lane_up => \^lane_up\,
      p_0_in => p_0_in,
      power_down => power_down,
      soft_err => soft_err,
      start_rx_i => start_rx_i
    );
aurora_8b10b_0_rx_ll_i: entity work.top_aurora_0_0_aurora_8b10b_0_RX_LL
     port map (
      D(1) => rx_scp_striped_i(0),
      D(0) => rx_scp_striped_i(1),
      \DEFRAMED_DATA_V_reg[0]\(1) => rx_pe_data_v_striped_i(0),
      \DEFRAMED_DATA_V_reg[0]\(0) => rx_pe_data_v_striped_i(1),
      \IN_FRAME_reg[1]\ => aurora_8b10b_0_aurora_lane_4byte_0_i_n_19,
      Q(1) => rx_rem_int(0),
      Q(0) => rx_rem_int(1),
      SR(0) => rx_ll_rst,
      \STORAGE_DATA_reg[31]\ => \prepare_count_r_reg[9]\,
      after_scp_select_c_0 => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/after_scp_select_c_0\,
      after_scp_select_c_1 => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/after_scp_select_c_1\,
      frame_err => frame_err,
      in_frame_r_reg => aurora_8b10b_0_aurora_lane_4byte_0_i_n_14,
      m_axi_rx_tdata(0 to 31) => m_axi_rx_tdata(0 to 31),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      rx_eof => rx_eof,
      \stage_1_ecp_r_reg[0]\(1) => rx_ecp_striped_i(0),
      \stage_1_ecp_r_reg[0]\(0) => rx_ecp_striped_i(1),
      stage_1_pad_r_reg => aurora_8b10b_0_aurora_lane_4byte_0_i_n_20,
      \stage_2_data_r_reg[0]\(7) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_86,
      \stage_2_data_r_reg[0]\(6) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_87,
      \stage_2_data_r_reg[0]\(5) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_88,
      \stage_2_data_r_reg[0]\(4) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_89,
      \stage_2_data_r_reg[0]\(3) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_90,
      \stage_2_data_r_reg[0]\(2) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_91,
      \stage_2_data_r_reg[0]\(1) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_92,
      \stage_2_data_r_reg[0]\(0) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_93,
      \stage_2_data_r_reg[16]\(7) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_70,
      \stage_2_data_r_reg[16]\(6) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_71,
      \stage_2_data_r_reg[16]\(5) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_72,
      \stage_2_data_r_reg[16]\(4) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_73,
      \stage_2_data_r_reg[16]\(3) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_74,
      \stage_2_data_r_reg[16]\(2) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_75,
      \stage_2_data_r_reg[16]\(1) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_76,
      \stage_2_data_r_reg[16]\(0) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_77,
      \stage_2_data_r_reg[24]\(7) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_62,
      \stage_2_data_r_reg[24]\(6) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_63,
      \stage_2_data_r_reg[24]\(5) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_64,
      \stage_2_data_r_reg[24]\(4) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_65,
      \stage_2_data_r_reg[24]\(3) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_66,
      \stage_2_data_r_reg[24]\(2) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_67,
      \stage_2_data_r_reg[24]\(1) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_68,
      \stage_2_data_r_reg[24]\(0) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_69,
      \stage_2_data_r_reg[8]\(7 downto 4) => \aurora_8b10b_0_sym_dec_4byte_i/p_0_in\(3 downto 0),
      \stage_2_data_r_reg[8]\(3) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_82,
      \stage_2_data_r_reg[8]\(2) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_83,
      \stage_2_data_r_reg[8]\(1) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_84,
      \stage_2_data_r_reg[8]\(0) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_85,
      start_rx_i => start_rx_i
    );
aurora_8b10b_0_tx_ll_i: entity work.top_aurora_0_0_aurora_8b10b_0_TX_LL
     port map (
      \GEN_PAD_reg[0]\(1) => gen_pad_i(0),
      \GEN_PAD_reg[0]\(0) => gen_pad_i(1),
      Q => do_cc_i,
      \TX_PE_DATA_V_reg[0]\(1) => tx_pe_data_v_i(0),
      \TX_PE_DATA_V_reg[0]\(0) => tx_pe_data_v_i(1),
      \TX_PE_DATA_reg[0]\(31) => tx_pe_data_i(0),
      \TX_PE_DATA_reg[0]\(30) => tx_pe_data_i(1),
      \TX_PE_DATA_reg[0]\(29) => tx_pe_data_i(2),
      \TX_PE_DATA_reg[0]\(28) => tx_pe_data_i(3),
      \TX_PE_DATA_reg[0]\(27) => tx_pe_data_i(4),
      \TX_PE_DATA_reg[0]\(26) => tx_pe_data_i(5),
      \TX_PE_DATA_reg[0]\(25) => tx_pe_data_i(6),
      \TX_PE_DATA_reg[0]\(24) => tx_pe_data_i(7),
      \TX_PE_DATA_reg[0]\(23) => tx_pe_data_i(8),
      \TX_PE_DATA_reg[0]\(22) => tx_pe_data_i(9),
      \TX_PE_DATA_reg[0]\(21) => tx_pe_data_i(10),
      \TX_PE_DATA_reg[0]\(20) => tx_pe_data_i(11),
      \TX_PE_DATA_reg[0]\(19) => tx_pe_data_i(12),
      \TX_PE_DATA_reg[0]\(18) => tx_pe_data_i(13),
      \TX_PE_DATA_reg[0]\(17) => tx_pe_data_i(14),
      \TX_PE_DATA_reg[0]\(16) => tx_pe_data_i(15),
      \TX_PE_DATA_reg[0]\(15) => tx_pe_data_i(16),
      \TX_PE_DATA_reg[0]\(14) => tx_pe_data_i(17),
      \TX_PE_DATA_reg[0]\(13) => tx_pe_data_i(18),
      \TX_PE_DATA_reg[0]\(12) => tx_pe_data_i(19),
      \TX_PE_DATA_reg[0]\(11) => tx_pe_data_i(20),
      \TX_PE_DATA_reg[0]\(10) => tx_pe_data_i(21),
      \TX_PE_DATA_reg[0]\(9) => tx_pe_data_i(22),
      \TX_PE_DATA_reg[0]\(8) => tx_pe_data_i(23),
      \TX_PE_DATA_reg[0]\(7) => tx_pe_data_i(24),
      \TX_PE_DATA_reg[0]\(6) => tx_pe_data_i(25),
      \TX_PE_DATA_reg[0]\(5) => tx_pe_data_i(26),
      \TX_PE_DATA_reg[0]\(4) => tx_pe_data_i(27),
      \TX_PE_DATA_reg[0]\(3) => tx_pe_data_i(28),
      \TX_PE_DATA_reg[0]\(2) => tx_pe_data_i(29),
      \TX_PE_DATA_reg[0]\(1) => tx_pe_data_i(30),
      \TX_PE_DATA_reg[0]\(0) => tx_pe_data_i(31),
      gen_cc_i => gen_cc_i,
      gen_ecp_i => gen_ecp_i,
      gen_scp_striped_i(0) => gen_scp_striped_i(0),
      p_0_in => p_0_in,
      s_axi_tx_tdata(0 to 31) => s_axi_tx_tdata(0 to 31),
      s_axi_tx_tkeep(0 to 3) => s_axi_tx_tkeep(0 to 3),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      tx_dst_rdy => tx_dst_rdy,
      \tx_pe_data_r_reg[0]\ => \prepare_count_r_reg[9]\,
      \tx_pe_data_v_r_reg[1]\ => axi_to_ll_pdu_i_n_0
    );
axi_to_ll_pdu_i: entity work.top_aurora_0_0_aurora_8b10b_0_AXI_TO_LL
     port map (
      new_pkt_r => new_pkt_r,
      new_pkt_r_reg_0 => axi_to_ll_pdu_i_n_0,
      new_pkt_r_reg_1 => \prepare_count_r_reg[9]\
    );
core_reset_logic_i: entity work.top_aurora_0_0_aurora_8b10b_0_RESET_LOGIC
     port map (
      SR(0) => \^sys_reset_out\,
      channel_up => \^channel_up\,
      gt_rxresetdone_r2_reg_0 => gt_wrapper_i_n_90,
      gt_txresetdone_r2_reg_0 => gt_wrapper_i_n_89,
      in0 => in0,
      init_clk_in => init_clk_in,
      link_reset_r => link_reset_r,
      new_pkt_r => new_pkt_r,
      new_pkt_r_reg => axi_to_ll_pdu_i_n_0,
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      s_level_out_d5_reg => \prepare_count_r_reg[9]\,
      tx_dst_rdy => tx_dst_rdy,
      tx_lock_comb_r_reg_0 => \^tx_lock\
    );
gt_wrapper_i: entity work.top_aurora_0_0_aurora_8b10b_0_GT_WRAPPER
     port map (
      D(3 downto 0) => rx_char_is_comma_i(3 downto 0),
      ENABLE_ERR_DETECT_reg(3) => \aurora_8b10b_0_err_detect_4byte_i/p_6_out\(3),
      ENABLE_ERR_DETECT_reg(2) => gt_wrapper_i_n_67,
      ENABLE_ERR_DETECT_reg(1) => \aurora_8b10b_0_err_detect_4byte_i/p_6_out\(1),
      ENABLE_ERR_DETECT_reg(0) => gt_wrapper_i_n_69,
      RXCHARISK(3 downto 0) => rx_char_is_k_i(3 downto 0),
      RXDATA(31 downto 0) => rx_data_i(31 downto 0),
      TXCHARISK(3 downto 0) => tx_char_is_k_i(3 downto 0),
      TXDATA(31 downto 0) => tx_data_i(31 downto 0),
      begin_r => \aurora_8b10b_0_lane_init_sm_4byte_i/begin_r\,
      consecutive_commas_r => \aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r\,
      consecutive_commas_r_reg => gt_wrapper_i_n_70,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drprdy_out => drprdy_out,
      drpwe_in => drpwe_in,
      ena_comma_align_i => ena_comma_align_i,
      enable_err_detect_i => enable_err_detect_i,
      free_clk_in => \^tx_lock\,
      free_clk_in_0 => gt_wrapper_i_n_71,
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_refclk1 => gt_refclk1,
      gtrxreset_i => gtrxreset_i,
      hard_err_gt0 => \aurora_8b10b_0_err_detect_4byte_i/hard_err_gt0\,
      init_clk_in => init_clk_in,
      \init_wait_count_reg[7]\ => \init_wait_count_reg[7]\,
      \left_align_select_r_reg[0]\(7) => gt_wrapper_i_n_78,
      \left_align_select_r_reg[0]\(6) => gt_wrapper_i_n_79,
      \left_align_select_r_reg[0]\(5) => gt_wrapper_i_n_80,
      \left_align_select_r_reg[0]\(4) => gt_wrapper_i_n_81,
      \left_align_select_r_reg[0]\(3) => gt_wrapper_i_n_82,
      \left_align_select_r_reg[0]\(2) => gt_wrapper_i_n_83,
      \left_align_select_r_reg[0]\(1) => gt_wrapper_i_n_84,
      \left_align_select_r_reg[0]\(0) => gt_wrapper_i_n_85,
      \left_align_select_r_reg[0]_0\ => gt_wrapper_i_n_91,
      \left_align_select_r_reg[0]_1\ => aurora_8b10b_0_aurora_lane_4byte_0_i_n_9,
      \left_align_select_r_reg[0]_2\ => aurora_8b10b_0_aurora_lane_4byte_0_i_n_22,
      \left_align_select_r_reg[1]\ => gt_wrapper_i_n_87,
      \left_align_select_r_reg[1]_0\ => gt_wrapper_i_n_92,
      \left_align_select_r_reg[1]_1\ => aurora_8b10b_0_aurora_lane_4byte_0_i_n_10,
      link_reset_out => \^link_reset_out\,
      link_reset_r => link_reset_r,
      loopback(2 downto 0) => loopback(2 downto 0),
      \out\ => tx_resetdone_out,
      p_level_in_d1_cdc_from_reg => \prepare_count_r_reg[9]\,
      pll_not_locked_out => pll_not_locked_out,
      power_down => power_down,
      \previous_cycle_control_r_reg[0]\ => gt_wrapper_i_n_86,
      \previous_cycle_data_r_reg[7]\(5) => gt_wrapper_i_n_72,
      \previous_cycle_data_r_reg[7]\(4) => gt_wrapper_i_n_73,
      \previous_cycle_data_r_reg[7]\(3) => gt_wrapper_i_n_74,
      \previous_cycle_data_r_reg[7]\(2) => gt_wrapper_i_n_75,
      \previous_cycle_data_r_reg[7]\(1) => gt_wrapper_i_n_76,
      \previous_cycle_data_r_reg[7]\(0) => gt_wrapper_i_n_77,
      rx_polarity_i => rx_polarity_i,
      rx_realign_i => rx_realign_i,
      rx_resetdone_out => rx_resetdone_out,
      rxfsm_rxresetdone_r3_reg_0 => gt_wrapper_i_n_90,
      rxn => rxn,
      rxp => rxp,
      s_level_out_d3_reg => gt_wrapper_i_n_89,
      tx_out_clk => tx_out_clk,
      txn => txn,
      txp => txp,
      \word_aligned_control_bits_r_reg[2]\(0) => \aurora_8b10b_0_sym_dec_4byte_i/previous_cycle_control_r\(0),
      \word_aligned_data_r_reg[16]\(5) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_23,
      \word_aligned_data_r_reg[16]\(4) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_24,
      \word_aligned_data_r_reg[16]\(3) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_25,
      \word_aligned_data_r_reg[16]\(2) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_26,
      \word_aligned_data_r_reg[16]\(1) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_27,
      \word_aligned_data_r_reg[16]\(0) => aurora_8b10b_0_aurora_lane_4byte_0_i_n_28
    );
hpcnt_reset_cdc_sync: entity work.top_aurora_0_0_aurora_8b10b_0_cdc_sync_5
     port map (
      in0 => in0,
      init_clk_in => init_clk_in
    );
ll_to_axi_pdu_i: entity work.top_aurora_0_0_aurora_8b10b_0_LL_TO_AXI
     port map (
      Q(1) => rx_rem_int(0),
      Q(0) => rx_rem_int(1),
      m_axi_rx_tkeep(2 downto 0) => m_axi_rx_tkeep(2 downto 0),
      rx_eof => rx_eof
    );
standard_cc_module_i: entity work.top_aurora_0_0_aurora_8b10b_0_STANDARD_CC_MODULE
     port map (
      Q => do_cc_i,
      SR(0) => \^sys_reset_out\,
      \prepare_count_r_reg[9]_0\ => \prepare_count_r_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_vio_aurora is
  port (
    clk : in STD_LOGIC;
    probe_in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe_out0 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_aurora_0_0_vio_aurora : entity is "vio_aurora,vio,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_vio_aurora : entity is "vio_aurora";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_aurora_0_0_vio_aurora : entity is "vio,Vivado 2018.3";
end top_aurora_0_0_vio_aurora;

architecture STRUCTURE of top_aurora_0_0_vio_aurora is
  signal NLW_inst_probe_out1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out100_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out101_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out102_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out103_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out104_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out105_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out106_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out107_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out108_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out109_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out110_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out111_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out112_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out113_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out114_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out115_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out116_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out117_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out118_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out119_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out120_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out121_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out122_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out123_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out124_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out125_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out126_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out127_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out128_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out129_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out130_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out131_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out132_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out133_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out134_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out135_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out136_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out137_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out138_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out139_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out140_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out141_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out142_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out143_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out144_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out145_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out146_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out147_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out148_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out149_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out150_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out151_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out152_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out153_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out154_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out155_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out156_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out157_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out158_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out159_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out160_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out161_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out162_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out163_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out164_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out165_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out166_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out167_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out168_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out169_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out170_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out171_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out172_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out173_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out174_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out175_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out176_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out177_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out178_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out179_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out180_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out181_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out182_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out183_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out184_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out185_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out186_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out187_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out188_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out189_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out190_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out191_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out192_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out193_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out194_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out195_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out196_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out197_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out198_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out199_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out200_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out201_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out202_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out203_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out204_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out205_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out206_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out207_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out208_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out209_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out210_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out211_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out212_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out213_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out214_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out215_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out216_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out217_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out218_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out219_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out220_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out221_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out222_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out223_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out224_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out225_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out226_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out227_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out228_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out229_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out230_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out231_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out232_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out233_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out234_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out235_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out236_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out237_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out238_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out239_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out240_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out241_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out242_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out243_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out244_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out245_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out246_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out247_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out248_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out249_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out250_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out251_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out252_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out253_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out254_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out255_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out32_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out33_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out34_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out35_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out36_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out37_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out38_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out39_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out40_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out41_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out42_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out43_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out44_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out45_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out46_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out47_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out48_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out49_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out50_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out51_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out52_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out53_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out54_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out55_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out56_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out57_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out58_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out59_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out60_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out61_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out62_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out63_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out64_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out65_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out66_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out67_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out68_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out69_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out70_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out71_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out72_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out73_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out74_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out75_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out76_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out77_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out78_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out79_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out80_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out81_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out82_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out83_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out84_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out85_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out86_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out87_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out88_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out89_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out90_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out91_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out92_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out93_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out94_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out95_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out96_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out97_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out98_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_probe_out99_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sl_oport0_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute C_BUILD_REVISION : integer;
  attribute C_BUILD_REVISION of inst : label is 0;
  attribute C_BUS_ADDR_WIDTH : integer;
  attribute C_BUS_ADDR_WIDTH of inst : label is 17;
  attribute C_BUS_DATA_WIDTH : integer;
  attribute C_BUS_DATA_WIDTH of inst : label is 16;
  attribute C_CORE_INFO1 : string;
  attribute C_CORE_INFO1 of inst : label is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_INFO2 : string;
  attribute C_CORE_INFO2 of inst : label is "128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_CORE_MAJOR_VER : integer;
  attribute C_CORE_MAJOR_VER of inst : label is 2;
  attribute C_CORE_MINOR_ALPHA_VER : integer;
  attribute C_CORE_MINOR_ALPHA_VER of inst : label is 97;
  attribute C_CORE_MINOR_VER : integer;
  attribute C_CORE_MINOR_VER of inst : label is 0;
  attribute C_CORE_TYPE : integer;
  attribute C_CORE_TYPE of inst : label is 2;
  attribute C_CSE_DRV_VER : integer;
  attribute C_CSE_DRV_VER of inst : label is 1;
  attribute C_EN_PROBE_IN_ACTIVITY : integer;
  attribute C_EN_PROBE_IN_ACTIVITY of inst : label is 1;
  attribute C_EN_SYNCHRONIZATION : integer;
  attribute C_EN_SYNCHRONIZATION of inst : label is 1;
  attribute C_MAJOR_VERSION : integer;
  attribute C_MAJOR_VERSION of inst : label is 2013;
  attribute C_MAX_NUM_PROBE : integer;
  attribute C_MAX_NUM_PROBE of inst : label is 256;
  attribute C_MAX_WIDTH_PER_PROBE : integer;
  attribute C_MAX_WIDTH_PER_PROBE of inst : label is 256;
  attribute C_MINOR_VERSION : integer;
  attribute C_MINOR_VERSION of inst : label is 1;
  attribute C_NEXT_SLAVE : integer;
  attribute C_NEXT_SLAVE of inst : label is 0;
  attribute C_NUM_PROBE_IN : integer;
  attribute C_NUM_PROBE_IN of inst : label is 1;
  attribute C_NUM_PROBE_OUT : integer;
  attribute C_NUM_PROBE_OUT of inst : label is 1;
  attribute C_PIPE_IFACE : integer;
  attribute C_PIPE_IFACE of inst : label is 0;
  attribute C_PROBE_IN0_WIDTH : integer;
  attribute C_PROBE_IN0_WIDTH of inst : label is 32;
  attribute C_PROBE_IN100_WIDTH : integer;
  attribute C_PROBE_IN100_WIDTH of inst : label is 1;
  attribute C_PROBE_IN101_WIDTH : integer;
  attribute C_PROBE_IN101_WIDTH of inst : label is 1;
  attribute C_PROBE_IN102_WIDTH : integer;
  attribute C_PROBE_IN102_WIDTH of inst : label is 1;
  attribute C_PROBE_IN103_WIDTH : integer;
  attribute C_PROBE_IN103_WIDTH of inst : label is 1;
  attribute C_PROBE_IN104_WIDTH : integer;
  attribute C_PROBE_IN104_WIDTH of inst : label is 1;
  attribute C_PROBE_IN105_WIDTH : integer;
  attribute C_PROBE_IN105_WIDTH of inst : label is 1;
  attribute C_PROBE_IN106_WIDTH : integer;
  attribute C_PROBE_IN106_WIDTH of inst : label is 1;
  attribute C_PROBE_IN107_WIDTH : integer;
  attribute C_PROBE_IN107_WIDTH of inst : label is 1;
  attribute C_PROBE_IN108_WIDTH : integer;
  attribute C_PROBE_IN108_WIDTH of inst : label is 1;
  attribute C_PROBE_IN109_WIDTH : integer;
  attribute C_PROBE_IN109_WIDTH of inst : label is 1;
  attribute C_PROBE_IN10_WIDTH : integer;
  attribute C_PROBE_IN10_WIDTH of inst : label is 1;
  attribute C_PROBE_IN110_WIDTH : integer;
  attribute C_PROBE_IN110_WIDTH of inst : label is 1;
  attribute C_PROBE_IN111_WIDTH : integer;
  attribute C_PROBE_IN111_WIDTH of inst : label is 1;
  attribute C_PROBE_IN112_WIDTH : integer;
  attribute C_PROBE_IN112_WIDTH of inst : label is 1;
  attribute C_PROBE_IN113_WIDTH : integer;
  attribute C_PROBE_IN113_WIDTH of inst : label is 1;
  attribute C_PROBE_IN114_WIDTH : integer;
  attribute C_PROBE_IN114_WIDTH of inst : label is 1;
  attribute C_PROBE_IN115_WIDTH : integer;
  attribute C_PROBE_IN115_WIDTH of inst : label is 1;
  attribute C_PROBE_IN116_WIDTH : integer;
  attribute C_PROBE_IN116_WIDTH of inst : label is 1;
  attribute C_PROBE_IN117_WIDTH : integer;
  attribute C_PROBE_IN117_WIDTH of inst : label is 1;
  attribute C_PROBE_IN118_WIDTH : integer;
  attribute C_PROBE_IN118_WIDTH of inst : label is 1;
  attribute C_PROBE_IN119_WIDTH : integer;
  attribute C_PROBE_IN119_WIDTH of inst : label is 1;
  attribute C_PROBE_IN11_WIDTH : integer;
  attribute C_PROBE_IN11_WIDTH of inst : label is 1;
  attribute C_PROBE_IN120_WIDTH : integer;
  attribute C_PROBE_IN120_WIDTH of inst : label is 1;
  attribute C_PROBE_IN121_WIDTH : integer;
  attribute C_PROBE_IN121_WIDTH of inst : label is 1;
  attribute C_PROBE_IN122_WIDTH : integer;
  attribute C_PROBE_IN122_WIDTH of inst : label is 1;
  attribute C_PROBE_IN123_WIDTH : integer;
  attribute C_PROBE_IN123_WIDTH of inst : label is 1;
  attribute C_PROBE_IN124_WIDTH : integer;
  attribute C_PROBE_IN124_WIDTH of inst : label is 1;
  attribute C_PROBE_IN125_WIDTH : integer;
  attribute C_PROBE_IN125_WIDTH of inst : label is 1;
  attribute C_PROBE_IN126_WIDTH : integer;
  attribute C_PROBE_IN126_WIDTH of inst : label is 1;
  attribute C_PROBE_IN127_WIDTH : integer;
  attribute C_PROBE_IN127_WIDTH of inst : label is 1;
  attribute C_PROBE_IN128_WIDTH : integer;
  attribute C_PROBE_IN128_WIDTH of inst : label is 1;
  attribute C_PROBE_IN129_WIDTH : integer;
  attribute C_PROBE_IN129_WIDTH of inst : label is 1;
  attribute C_PROBE_IN12_WIDTH : integer;
  attribute C_PROBE_IN12_WIDTH of inst : label is 1;
  attribute C_PROBE_IN130_WIDTH : integer;
  attribute C_PROBE_IN130_WIDTH of inst : label is 1;
  attribute C_PROBE_IN131_WIDTH : integer;
  attribute C_PROBE_IN131_WIDTH of inst : label is 1;
  attribute C_PROBE_IN132_WIDTH : integer;
  attribute C_PROBE_IN132_WIDTH of inst : label is 1;
  attribute C_PROBE_IN133_WIDTH : integer;
  attribute C_PROBE_IN133_WIDTH of inst : label is 1;
  attribute C_PROBE_IN134_WIDTH : integer;
  attribute C_PROBE_IN134_WIDTH of inst : label is 1;
  attribute C_PROBE_IN135_WIDTH : integer;
  attribute C_PROBE_IN135_WIDTH of inst : label is 1;
  attribute C_PROBE_IN136_WIDTH : integer;
  attribute C_PROBE_IN136_WIDTH of inst : label is 1;
  attribute C_PROBE_IN137_WIDTH : integer;
  attribute C_PROBE_IN137_WIDTH of inst : label is 1;
  attribute C_PROBE_IN138_WIDTH : integer;
  attribute C_PROBE_IN138_WIDTH of inst : label is 1;
  attribute C_PROBE_IN139_WIDTH : integer;
  attribute C_PROBE_IN139_WIDTH of inst : label is 1;
  attribute C_PROBE_IN13_WIDTH : integer;
  attribute C_PROBE_IN13_WIDTH of inst : label is 1;
  attribute C_PROBE_IN140_WIDTH : integer;
  attribute C_PROBE_IN140_WIDTH of inst : label is 1;
  attribute C_PROBE_IN141_WIDTH : integer;
  attribute C_PROBE_IN141_WIDTH of inst : label is 1;
  attribute C_PROBE_IN142_WIDTH : integer;
  attribute C_PROBE_IN142_WIDTH of inst : label is 1;
  attribute C_PROBE_IN143_WIDTH : integer;
  attribute C_PROBE_IN143_WIDTH of inst : label is 1;
  attribute C_PROBE_IN144_WIDTH : integer;
  attribute C_PROBE_IN144_WIDTH of inst : label is 1;
  attribute C_PROBE_IN145_WIDTH : integer;
  attribute C_PROBE_IN145_WIDTH of inst : label is 1;
  attribute C_PROBE_IN146_WIDTH : integer;
  attribute C_PROBE_IN146_WIDTH of inst : label is 1;
  attribute C_PROBE_IN147_WIDTH : integer;
  attribute C_PROBE_IN147_WIDTH of inst : label is 1;
  attribute C_PROBE_IN148_WIDTH : integer;
  attribute C_PROBE_IN148_WIDTH of inst : label is 1;
  attribute C_PROBE_IN149_WIDTH : integer;
  attribute C_PROBE_IN149_WIDTH of inst : label is 1;
  attribute C_PROBE_IN14_WIDTH : integer;
  attribute C_PROBE_IN14_WIDTH of inst : label is 1;
  attribute C_PROBE_IN150_WIDTH : integer;
  attribute C_PROBE_IN150_WIDTH of inst : label is 1;
  attribute C_PROBE_IN151_WIDTH : integer;
  attribute C_PROBE_IN151_WIDTH of inst : label is 1;
  attribute C_PROBE_IN152_WIDTH : integer;
  attribute C_PROBE_IN152_WIDTH of inst : label is 1;
  attribute C_PROBE_IN153_WIDTH : integer;
  attribute C_PROBE_IN153_WIDTH of inst : label is 1;
  attribute C_PROBE_IN154_WIDTH : integer;
  attribute C_PROBE_IN154_WIDTH of inst : label is 1;
  attribute C_PROBE_IN155_WIDTH : integer;
  attribute C_PROBE_IN155_WIDTH of inst : label is 1;
  attribute C_PROBE_IN156_WIDTH : integer;
  attribute C_PROBE_IN156_WIDTH of inst : label is 1;
  attribute C_PROBE_IN157_WIDTH : integer;
  attribute C_PROBE_IN157_WIDTH of inst : label is 1;
  attribute C_PROBE_IN158_WIDTH : integer;
  attribute C_PROBE_IN158_WIDTH of inst : label is 1;
  attribute C_PROBE_IN159_WIDTH : integer;
  attribute C_PROBE_IN159_WIDTH of inst : label is 1;
  attribute C_PROBE_IN15_WIDTH : integer;
  attribute C_PROBE_IN15_WIDTH of inst : label is 1;
  attribute C_PROBE_IN160_WIDTH : integer;
  attribute C_PROBE_IN160_WIDTH of inst : label is 1;
  attribute C_PROBE_IN161_WIDTH : integer;
  attribute C_PROBE_IN161_WIDTH of inst : label is 1;
  attribute C_PROBE_IN162_WIDTH : integer;
  attribute C_PROBE_IN162_WIDTH of inst : label is 1;
  attribute C_PROBE_IN163_WIDTH : integer;
  attribute C_PROBE_IN163_WIDTH of inst : label is 1;
  attribute C_PROBE_IN164_WIDTH : integer;
  attribute C_PROBE_IN164_WIDTH of inst : label is 1;
  attribute C_PROBE_IN165_WIDTH : integer;
  attribute C_PROBE_IN165_WIDTH of inst : label is 1;
  attribute C_PROBE_IN166_WIDTH : integer;
  attribute C_PROBE_IN166_WIDTH of inst : label is 1;
  attribute C_PROBE_IN167_WIDTH : integer;
  attribute C_PROBE_IN167_WIDTH of inst : label is 1;
  attribute C_PROBE_IN168_WIDTH : integer;
  attribute C_PROBE_IN168_WIDTH of inst : label is 1;
  attribute C_PROBE_IN169_WIDTH : integer;
  attribute C_PROBE_IN169_WIDTH of inst : label is 1;
  attribute C_PROBE_IN16_WIDTH : integer;
  attribute C_PROBE_IN16_WIDTH of inst : label is 1;
  attribute C_PROBE_IN170_WIDTH : integer;
  attribute C_PROBE_IN170_WIDTH of inst : label is 1;
  attribute C_PROBE_IN171_WIDTH : integer;
  attribute C_PROBE_IN171_WIDTH of inst : label is 1;
  attribute C_PROBE_IN172_WIDTH : integer;
  attribute C_PROBE_IN172_WIDTH of inst : label is 1;
  attribute C_PROBE_IN173_WIDTH : integer;
  attribute C_PROBE_IN173_WIDTH of inst : label is 1;
  attribute C_PROBE_IN174_WIDTH : integer;
  attribute C_PROBE_IN174_WIDTH of inst : label is 1;
  attribute C_PROBE_IN175_WIDTH : integer;
  attribute C_PROBE_IN175_WIDTH of inst : label is 1;
  attribute C_PROBE_IN176_WIDTH : integer;
  attribute C_PROBE_IN176_WIDTH of inst : label is 1;
  attribute C_PROBE_IN177_WIDTH : integer;
  attribute C_PROBE_IN177_WIDTH of inst : label is 1;
  attribute C_PROBE_IN178_WIDTH : integer;
  attribute C_PROBE_IN178_WIDTH of inst : label is 1;
  attribute C_PROBE_IN179_WIDTH : integer;
  attribute C_PROBE_IN179_WIDTH of inst : label is 1;
  attribute C_PROBE_IN17_WIDTH : integer;
  attribute C_PROBE_IN17_WIDTH of inst : label is 1;
  attribute C_PROBE_IN180_WIDTH : integer;
  attribute C_PROBE_IN180_WIDTH of inst : label is 1;
  attribute C_PROBE_IN181_WIDTH : integer;
  attribute C_PROBE_IN181_WIDTH of inst : label is 1;
  attribute C_PROBE_IN182_WIDTH : integer;
  attribute C_PROBE_IN182_WIDTH of inst : label is 1;
  attribute C_PROBE_IN183_WIDTH : integer;
  attribute C_PROBE_IN183_WIDTH of inst : label is 1;
  attribute C_PROBE_IN184_WIDTH : integer;
  attribute C_PROBE_IN184_WIDTH of inst : label is 1;
  attribute C_PROBE_IN185_WIDTH : integer;
  attribute C_PROBE_IN185_WIDTH of inst : label is 1;
  attribute C_PROBE_IN186_WIDTH : integer;
  attribute C_PROBE_IN186_WIDTH of inst : label is 1;
  attribute C_PROBE_IN187_WIDTH : integer;
  attribute C_PROBE_IN187_WIDTH of inst : label is 1;
  attribute C_PROBE_IN188_WIDTH : integer;
  attribute C_PROBE_IN188_WIDTH of inst : label is 1;
  attribute C_PROBE_IN189_WIDTH : integer;
  attribute C_PROBE_IN189_WIDTH of inst : label is 1;
  attribute C_PROBE_IN18_WIDTH : integer;
  attribute C_PROBE_IN18_WIDTH of inst : label is 1;
  attribute C_PROBE_IN190_WIDTH : integer;
  attribute C_PROBE_IN190_WIDTH of inst : label is 1;
  attribute C_PROBE_IN191_WIDTH : integer;
  attribute C_PROBE_IN191_WIDTH of inst : label is 1;
  attribute C_PROBE_IN192_WIDTH : integer;
  attribute C_PROBE_IN192_WIDTH of inst : label is 1;
  attribute C_PROBE_IN193_WIDTH : integer;
  attribute C_PROBE_IN193_WIDTH of inst : label is 1;
  attribute C_PROBE_IN194_WIDTH : integer;
  attribute C_PROBE_IN194_WIDTH of inst : label is 1;
  attribute C_PROBE_IN195_WIDTH : integer;
  attribute C_PROBE_IN195_WIDTH of inst : label is 1;
  attribute C_PROBE_IN196_WIDTH : integer;
  attribute C_PROBE_IN196_WIDTH of inst : label is 1;
  attribute C_PROBE_IN197_WIDTH : integer;
  attribute C_PROBE_IN197_WIDTH of inst : label is 1;
  attribute C_PROBE_IN198_WIDTH : integer;
  attribute C_PROBE_IN198_WIDTH of inst : label is 1;
  attribute C_PROBE_IN199_WIDTH : integer;
  attribute C_PROBE_IN199_WIDTH of inst : label is 1;
  attribute C_PROBE_IN19_WIDTH : integer;
  attribute C_PROBE_IN19_WIDTH of inst : label is 1;
  attribute C_PROBE_IN1_WIDTH : integer;
  attribute C_PROBE_IN1_WIDTH of inst : label is 1;
  attribute C_PROBE_IN200_WIDTH : integer;
  attribute C_PROBE_IN200_WIDTH of inst : label is 1;
  attribute C_PROBE_IN201_WIDTH : integer;
  attribute C_PROBE_IN201_WIDTH of inst : label is 1;
  attribute C_PROBE_IN202_WIDTH : integer;
  attribute C_PROBE_IN202_WIDTH of inst : label is 1;
  attribute C_PROBE_IN203_WIDTH : integer;
  attribute C_PROBE_IN203_WIDTH of inst : label is 1;
  attribute C_PROBE_IN204_WIDTH : integer;
  attribute C_PROBE_IN204_WIDTH of inst : label is 1;
  attribute C_PROBE_IN205_WIDTH : integer;
  attribute C_PROBE_IN205_WIDTH of inst : label is 1;
  attribute C_PROBE_IN206_WIDTH : integer;
  attribute C_PROBE_IN206_WIDTH of inst : label is 1;
  attribute C_PROBE_IN207_WIDTH : integer;
  attribute C_PROBE_IN207_WIDTH of inst : label is 1;
  attribute C_PROBE_IN208_WIDTH : integer;
  attribute C_PROBE_IN208_WIDTH of inst : label is 1;
  attribute C_PROBE_IN209_WIDTH : integer;
  attribute C_PROBE_IN209_WIDTH of inst : label is 1;
  attribute C_PROBE_IN20_WIDTH : integer;
  attribute C_PROBE_IN20_WIDTH of inst : label is 1;
  attribute C_PROBE_IN210_WIDTH : integer;
  attribute C_PROBE_IN210_WIDTH of inst : label is 1;
  attribute C_PROBE_IN211_WIDTH : integer;
  attribute C_PROBE_IN211_WIDTH of inst : label is 1;
  attribute C_PROBE_IN212_WIDTH : integer;
  attribute C_PROBE_IN212_WIDTH of inst : label is 1;
  attribute C_PROBE_IN213_WIDTH : integer;
  attribute C_PROBE_IN213_WIDTH of inst : label is 1;
  attribute C_PROBE_IN214_WIDTH : integer;
  attribute C_PROBE_IN214_WIDTH of inst : label is 1;
  attribute C_PROBE_IN215_WIDTH : integer;
  attribute C_PROBE_IN215_WIDTH of inst : label is 1;
  attribute C_PROBE_IN216_WIDTH : integer;
  attribute C_PROBE_IN216_WIDTH of inst : label is 1;
  attribute C_PROBE_IN217_WIDTH : integer;
  attribute C_PROBE_IN217_WIDTH of inst : label is 1;
  attribute C_PROBE_IN218_WIDTH : integer;
  attribute C_PROBE_IN218_WIDTH of inst : label is 1;
  attribute C_PROBE_IN219_WIDTH : integer;
  attribute C_PROBE_IN219_WIDTH of inst : label is 1;
  attribute C_PROBE_IN21_WIDTH : integer;
  attribute C_PROBE_IN21_WIDTH of inst : label is 1;
  attribute C_PROBE_IN220_WIDTH : integer;
  attribute C_PROBE_IN220_WIDTH of inst : label is 1;
  attribute C_PROBE_IN221_WIDTH : integer;
  attribute C_PROBE_IN221_WIDTH of inst : label is 1;
  attribute C_PROBE_IN222_WIDTH : integer;
  attribute C_PROBE_IN222_WIDTH of inst : label is 1;
  attribute C_PROBE_IN223_WIDTH : integer;
  attribute C_PROBE_IN223_WIDTH of inst : label is 1;
  attribute C_PROBE_IN224_WIDTH : integer;
  attribute C_PROBE_IN224_WIDTH of inst : label is 1;
  attribute C_PROBE_IN225_WIDTH : integer;
  attribute C_PROBE_IN225_WIDTH of inst : label is 1;
  attribute C_PROBE_IN226_WIDTH : integer;
  attribute C_PROBE_IN226_WIDTH of inst : label is 1;
  attribute C_PROBE_IN227_WIDTH : integer;
  attribute C_PROBE_IN227_WIDTH of inst : label is 1;
  attribute C_PROBE_IN228_WIDTH : integer;
  attribute C_PROBE_IN228_WIDTH of inst : label is 1;
  attribute C_PROBE_IN229_WIDTH : integer;
  attribute C_PROBE_IN229_WIDTH of inst : label is 1;
  attribute C_PROBE_IN22_WIDTH : integer;
  attribute C_PROBE_IN22_WIDTH of inst : label is 1;
  attribute C_PROBE_IN230_WIDTH : integer;
  attribute C_PROBE_IN230_WIDTH of inst : label is 1;
  attribute C_PROBE_IN231_WIDTH : integer;
  attribute C_PROBE_IN231_WIDTH of inst : label is 1;
  attribute C_PROBE_IN232_WIDTH : integer;
  attribute C_PROBE_IN232_WIDTH of inst : label is 1;
  attribute C_PROBE_IN233_WIDTH : integer;
  attribute C_PROBE_IN233_WIDTH of inst : label is 1;
  attribute C_PROBE_IN234_WIDTH : integer;
  attribute C_PROBE_IN234_WIDTH of inst : label is 1;
  attribute C_PROBE_IN235_WIDTH : integer;
  attribute C_PROBE_IN235_WIDTH of inst : label is 1;
  attribute C_PROBE_IN236_WIDTH : integer;
  attribute C_PROBE_IN236_WIDTH of inst : label is 1;
  attribute C_PROBE_IN237_WIDTH : integer;
  attribute C_PROBE_IN237_WIDTH of inst : label is 1;
  attribute C_PROBE_IN238_WIDTH : integer;
  attribute C_PROBE_IN238_WIDTH of inst : label is 1;
  attribute C_PROBE_IN239_WIDTH : integer;
  attribute C_PROBE_IN239_WIDTH of inst : label is 1;
  attribute C_PROBE_IN23_WIDTH : integer;
  attribute C_PROBE_IN23_WIDTH of inst : label is 1;
  attribute C_PROBE_IN240_WIDTH : integer;
  attribute C_PROBE_IN240_WIDTH of inst : label is 1;
  attribute C_PROBE_IN241_WIDTH : integer;
  attribute C_PROBE_IN241_WIDTH of inst : label is 1;
  attribute C_PROBE_IN242_WIDTH : integer;
  attribute C_PROBE_IN242_WIDTH of inst : label is 1;
  attribute C_PROBE_IN243_WIDTH : integer;
  attribute C_PROBE_IN243_WIDTH of inst : label is 1;
  attribute C_PROBE_IN244_WIDTH : integer;
  attribute C_PROBE_IN244_WIDTH of inst : label is 1;
  attribute C_PROBE_IN245_WIDTH : integer;
  attribute C_PROBE_IN245_WIDTH of inst : label is 1;
  attribute C_PROBE_IN246_WIDTH : integer;
  attribute C_PROBE_IN246_WIDTH of inst : label is 1;
  attribute C_PROBE_IN247_WIDTH : integer;
  attribute C_PROBE_IN247_WIDTH of inst : label is 1;
  attribute C_PROBE_IN248_WIDTH : integer;
  attribute C_PROBE_IN248_WIDTH of inst : label is 1;
  attribute C_PROBE_IN249_WIDTH : integer;
  attribute C_PROBE_IN249_WIDTH of inst : label is 1;
  attribute C_PROBE_IN24_WIDTH : integer;
  attribute C_PROBE_IN24_WIDTH of inst : label is 1;
  attribute C_PROBE_IN250_WIDTH : integer;
  attribute C_PROBE_IN250_WIDTH of inst : label is 1;
  attribute C_PROBE_IN251_WIDTH : integer;
  attribute C_PROBE_IN251_WIDTH of inst : label is 1;
  attribute C_PROBE_IN252_WIDTH : integer;
  attribute C_PROBE_IN252_WIDTH of inst : label is 1;
  attribute C_PROBE_IN253_WIDTH : integer;
  attribute C_PROBE_IN253_WIDTH of inst : label is 1;
  attribute C_PROBE_IN254_WIDTH : integer;
  attribute C_PROBE_IN254_WIDTH of inst : label is 1;
  attribute C_PROBE_IN255_WIDTH : integer;
  attribute C_PROBE_IN255_WIDTH of inst : label is 1;
  attribute C_PROBE_IN25_WIDTH : integer;
  attribute C_PROBE_IN25_WIDTH of inst : label is 1;
  attribute C_PROBE_IN26_WIDTH : integer;
  attribute C_PROBE_IN26_WIDTH of inst : label is 1;
  attribute C_PROBE_IN27_WIDTH : integer;
  attribute C_PROBE_IN27_WIDTH of inst : label is 1;
  attribute C_PROBE_IN28_WIDTH : integer;
  attribute C_PROBE_IN28_WIDTH of inst : label is 1;
  attribute C_PROBE_IN29_WIDTH : integer;
  attribute C_PROBE_IN29_WIDTH of inst : label is 1;
  attribute C_PROBE_IN2_WIDTH : integer;
  attribute C_PROBE_IN2_WIDTH of inst : label is 1;
  attribute C_PROBE_IN30_WIDTH : integer;
  attribute C_PROBE_IN30_WIDTH of inst : label is 1;
  attribute C_PROBE_IN31_WIDTH : integer;
  attribute C_PROBE_IN31_WIDTH of inst : label is 1;
  attribute C_PROBE_IN32_WIDTH : integer;
  attribute C_PROBE_IN32_WIDTH of inst : label is 1;
  attribute C_PROBE_IN33_WIDTH : integer;
  attribute C_PROBE_IN33_WIDTH of inst : label is 1;
  attribute C_PROBE_IN34_WIDTH : integer;
  attribute C_PROBE_IN34_WIDTH of inst : label is 1;
  attribute C_PROBE_IN35_WIDTH : integer;
  attribute C_PROBE_IN35_WIDTH of inst : label is 1;
  attribute C_PROBE_IN36_WIDTH : integer;
  attribute C_PROBE_IN36_WIDTH of inst : label is 1;
  attribute C_PROBE_IN37_WIDTH : integer;
  attribute C_PROBE_IN37_WIDTH of inst : label is 1;
  attribute C_PROBE_IN38_WIDTH : integer;
  attribute C_PROBE_IN38_WIDTH of inst : label is 1;
  attribute C_PROBE_IN39_WIDTH : integer;
  attribute C_PROBE_IN39_WIDTH of inst : label is 1;
  attribute C_PROBE_IN3_WIDTH : integer;
  attribute C_PROBE_IN3_WIDTH of inst : label is 1;
  attribute C_PROBE_IN40_WIDTH : integer;
  attribute C_PROBE_IN40_WIDTH of inst : label is 1;
  attribute C_PROBE_IN41_WIDTH : integer;
  attribute C_PROBE_IN41_WIDTH of inst : label is 1;
  attribute C_PROBE_IN42_WIDTH : integer;
  attribute C_PROBE_IN42_WIDTH of inst : label is 1;
  attribute C_PROBE_IN43_WIDTH : integer;
  attribute C_PROBE_IN43_WIDTH of inst : label is 1;
  attribute C_PROBE_IN44_WIDTH : integer;
  attribute C_PROBE_IN44_WIDTH of inst : label is 1;
  attribute C_PROBE_IN45_WIDTH : integer;
  attribute C_PROBE_IN45_WIDTH of inst : label is 1;
  attribute C_PROBE_IN46_WIDTH : integer;
  attribute C_PROBE_IN46_WIDTH of inst : label is 1;
  attribute C_PROBE_IN47_WIDTH : integer;
  attribute C_PROBE_IN47_WIDTH of inst : label is 1;
  attribute C_PROBE_IN48_WIDTH : integer;
  attribute C_PROBE_IN48_WIDTH of inst : label is 1;
  attribute C_PROBE_IN49_WIDTH : integer;
  attribute C_PROBE_IN49_WIDTH of inst : label is 1;
  attribute C_PROBE_IN4_WIDTH : integer;
  attribute C_PROBE_IN4_WIDTH of inst : label is 1;
  attribute C_PROBE_IN50_WIDTH : integer;
  attribute C_PROBE_IN50_WIDTH of inst : label is 1;
  attribute C_PROBE_IN51_WIDTH : integer;
  attribute C_PROBE_IN51_WIDTH of inst : label is 1;
  attribute C_PROBE_IN52_WIDTH : integer;
  attribute C_PROBE_IN52_WIDTH of inst : label is 1;
  attribute C_PROBE_IN53_WIDTH : integer;
  attribute C_PROBE_IN53_WIDTH of inst : label is 1;
  attribute C_PROBE_IN54_WIDTH : integer;
  attribute C_PROBE_IN54_WIDTH of inst : label is 1;
  attribute C_PROBE_IN55_WIDTH : integer;
  attribute C_PROBE_IN55_WIDTH of inst : label is 1;
  attribute C_PROBE_IN56_WIDTH : integer;
  attribute C_PROBE_IN56_WIDTH of inst : label is 1;
  attribute C_PROBE_IN57_WIDTH : integer;
  attribute C_PROBE_IN57_WIDTH of inst : label is 1;
  attribute C_PROBE_IN58_WIDTH : integer;
  attribute C_PROBE_IN58_WIDTH of inst : label is 1;
  attribute C_PROBE_IN59_WIDTH : integer;
  attribute C_PROBE_IN59_WIDTH of inst : label is 1;
  attribute C_PROBE_IN5_WIDTH : integer;
  attribute C_PROBE_IN5_WIDTH of inst : label is 1;
  attribute C_PROBE_IN60_WIDTH : integer;
  attribute C_PROBE_IN60_WIDTH of inst : label is 1;
  attribute C_PROBE_IN61_WIDTH : integer;
  attribute C_PROBE_IN61_WIDTH of inst : label is 1;
  attribute C_PROBE_IN62_WIDTH : integer;
  attribute C_PROBE_IN62_WIDTH of inst : label is 1;
  attribute C_PROBE_IN63_WIDTH : integer;
  attribute C_PROBE_IN63_WIDTH of inst : label is 1;
  attribute C_PROBE_IN64_WIDTH : integer;
  attribute C_PROBE_IN64_WIDTH of inst : label is 1;
  attribute C_PROBE_IN65_WIDTH : integer;
  attribute C_PROBE_IN65_WIDTH of inst : label is 1;
  attribute C_PROBE_IN66_WIDTH : integer;
  attribute C_PROBE_IN66_WIDTH of inst : label is 1;
  attribute C_PROBE_IN67_WIDTH : integer;
  attribute C_PROBE_IN67_WIDTH of inst : label is 1;
  attribute C_PROBE_IN68_WIDTH : integer;
  attribute C_PROBE_IN68_WIDTH of inst : label is 1;
  attribute C_PROBE_IN69_WIDTH : integer;
  attribute C_PROBE_IN69_WIDTH of inst : label is 1;
  attribute C_PROBE_IN6_WIDTH : integer;
  attribute C_PROBE_IN6_WIDTH of inst : label is 1;
  attribute C_PROBE_IN70_WIDTH : integer;
  attribute C_PROBE_IN70_WIDTH of inst : label is 1;
  attribute C_PROBE_IN71_WIDTH : integer;
  attribute C_PROBE_IN71_WIDTH of inst : label is 1;
  attribute C_PROBE_IN72_WIDTH : integer;
  attribute C_PROBE_IN72_WIDTH of inst : label is 1;
  attribute C_PROBE_IN73_WIDTH : integer;
  attribute C_PROBE_IN73_WIDTH of inst : label is 1;
  attribute C_PROBE_IN74_WIDTH : integer;
  attribute C_PROBE_IN74_WIDTH of inst : label is 1;
  attribute C_PROBE_IN75_WIDTH : integer;
  attribute C_PROBE_IN75_WIDTH of inst : label is 1;
  attribute C_PROBE_IN76_WIDTH : integer;
  attribute C_PROBE_IN76_WIDTH of inst : label is 1;
  attribute C_PROBE_IN77_WIDTH : integer;
  attribute C_PROBE_IN77_WIDTH of inst : label is 1;
  attribute C_PROBE_IN78_WIDTH : integer;
  attribute C_PROBE_IN78_WIDTH of inst : label is 1;
  attribute C_PROBE_IN79_WIDTH : integer;
  attribute C_PROBE_IN79_WIDTH of inst : label is 1;
  attribute C_PROBE_IN7_WIDTH : integer;
  attribute C_PROBE_IN7_WIDTH of inst : label is 1;
  attribute C_PROBE_IN80_WIDTH : integer;
  attribute C_PROBE_IN80_WIDTH of inst : label is 1;
  attribute C_PROBE_IN81_WIDTH : integer;
  attribute C_PROBE_IN81_WIDTH of inst : label is 1;
  attribute C_PROBE_IN82_WIDTH : integer;
  attribute C_PROBE_IN82_WIDTH of inst : label is 1;
  attribute C_PROBE_IN83_WIDTH : integer;
  attribute C_PROBE_IN83_WIDTH of inst : label is 1;
  attribute C_PROBE_IN84_WIDTH : integer;
  attribute C_PROBE_IN84_WIDTH of inst : label is 1;
  attribute C_PROBE_IN85_WIDTH : integer;
  attribute C_PROBE_IN85_WIDTH of inst : label is 1;
  attribute C_PROBE_IN86_WIDTH : integer;
  attribute C_PROBE_IN86_WIDTH of inst : label is 1;
  attribute C_PROBE_IN87_WIDTH : integer;
  attribute C_PROBE_IN87_WIDTH of inst : label is 1;
  attribute C_PROBE_IN88_WIDTH : integer;
  attribute C_PROBE_IN88_WIDTH of inst : label is 1;
  attribute C_PROBE_IN89_WIDTH : integer;
  attribute C_PROBE_IN89_WIDTH of inst : label is 1;
  attribute C_PROBE_IN8_WIDTH : integer;
  attribute C_PROBE_IN8_WIDTH of inst : label is 1;
  attribute C_PROBE_IN90_WIDTH : integer;
  attribute C_PROBE_IN90_WIDTH of inst : label is 1;
  attribute C_PROBE_IN91_WIDTH : integer;
  attribute C_PROBE_IN91_WIDTH of inst : label is 1;
  attribute C_PROBE_IN92_WIDTH : integer;
  attribute C_PROBE_IN92_WIDTH of inst : label is 1;
  attribute C_PROBE_IN93_WIDTH : integer;
  attribute C_PROBE_IN93_WIDTH of inst : label is 1;
  attribute C_PROBE_IN94_WIDTH : integer;
  attribute C_PROBE_IN94_WIDTH of inst : label is 1;
  attribute C_PROBE_IN95_WIDTH : integer;
  attribute C_PROBE_IN95_WIDTH of inst : label is 1;
  attribute C_PROBE_IN96_WIDTH : integer;
  attribute C_PROBE_IN96_WIDTH of inst : label is 1;
  attribute C_PROBE_IN97_WIDTH : integer;
  attribute C_PROBE_IN97_WIDTH of inst : label is 1;
  attribute C_PROBE_IN98_WIDTH : integer;
  attribute C_PROBE_IN98_WIDTH of inst : label is 1;
  attribute C_PROBE_IN99_WIDTH : integer;
  attribute C_PROBE_IN99_WIDTH of inst : label is 1;
  attribute C_PROBE_IN9_WIDTH : integer;
  attribute C_PROBE_IN9_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT0_INIT_VAL : string;
  attribute C_PROBE_OUT0_INIT_VAL of inst : label is "32'b00000000000000000000000000000000";
  attribute C_PROBE_OUT0_WIDTH : integer;
  attribute C_PROBE_OUT0_WIDTH of inst : label is 32;
  attribute C_PROBE_OUT100_INIT_VAL : string;
  attribute C_PROBE_OUT100_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT100_WIDTH : integer;
  attribute C_PROBE_OUT100_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT101_INIT_VAL : string;
  attribute C_PROBE_OUT101_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT101_WIDTH : integer;
  attribute C_PROBE_OUT101_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT102_INIT_VAL : string;
  attribute C_PROBE_OUT102_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT102_WIDTH : integer;
  attribute C_PROBE_OUT102_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT103_INIT_VAL : string;
  attribute C_PROBE_OUT103_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT103_WIDTH : integer;
  attribute C_PROBE_OUT103_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT104_INIT_VAL : string;
  attribute C_PROBE_OUT104_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT104_WIDTH : integer;
  attribute C_PROBE_OUT104_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT105_INIT_VAL : string;
  attribute C_PROBE_OUT105_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT105_WIDTH : integer;
  attribute C_PROBE_OUT105_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT106_INIT_VAL : string;
  attribute C_PROBE_OUT106_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT106_WIDTH : integer;
  attribute C_PROBE_OUT106_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT107_INIT_VAL : string;
  attribute C_PROBE_OUT107_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT107_WIDTH : integer;
  attribute C_PROBE_OUT107_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT108_INIT_VAL : string;
  attribute C_PROBE_OUT108_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT108_WIDTH : integer;
  attribute C_PROBE_OUT108_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT109_INIT_VAL : string;
  attribute C_PROBE_OUT109_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT109_WIDTH : integer;
  attribute C_PROBE_OUT109_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT10_INIT_VAL : string;
  attribute C_PROBE_OUT10_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT10_WIDTH : integer;
  attribute C_PROBE_OUT10_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT110_INIT_VAL : string;
  attribute C_PROBE_OUT110_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT110_WIDTH : integer;
  attribute C_PROBE_OUT110_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT111_INIT_VAL : string;
  attribute C_PROBE_OUT111_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT111_WIDTH : integer;
  attribute C_PROBE_OUT111_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT112_INIT_VAL : string;
  attribute C_PROBE_OUT112_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT112_WIDTH : integer;
  attribute C_PROBE_OUT112_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT113_INIT_VAL : string;
  attribute C_PROBE_OUT113_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT113_WIDTH : integer;
  attribute C_PROBE_OUT113_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT114_INIT_VAL : string;
  attribute C_PROBE_OUT114_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT114_WIDTH : integer;
  attribute C_PROBE_OUT114_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT115_INIT_VAL : string;
  attribute C_PROBE_OUT115_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT115_WIDTH : integer;
  attribute C_PROBE_OUT115_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT116_INIT_VAL : string;
  attribute C_PROBE_OUT116_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT116_WIDTH : integer;
  attribute C_PROBE_OUT116_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT117_INIT_VAL : string;
  attribute C_PROBE_OUT117_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT117_WIDTH : integer;
  attribute C_PROBE_OUT117_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT118_INIT_VAL : string;
  attribute C_PROBE_OUT118_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT118_WIDTH : integer;
  attribute C_PROBE_OUT118_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT119_INIT_VAL : string;
  attribute C_PROBE_OUT119_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT119_WIDTH : integer;
  attribute C_PROBE_OUT119_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT11_INIT_VAL : string;
  attribute C_PROBE_OUT11_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT11_WIDTH : integer;
  attribute C_PROBE_OUT11_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT120_INIT_VAL : string;
  attribute C_PROBE_OUT120_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT120_WIDTH : integer;
  attribute C_PROBE_OUT120_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT121_INIT_VAL : string;
  attribute C_PROBE_OUT121_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT121_WIDTH : integer;
  attribute C_PROBE_OUT121_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT122_INIT_VAL : string;
  attribute C_PROBE_OUT122_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT122_WIDTH : integer;
  attribute C_PROBE_OUT122_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT123_INIT_VAL : string;
  attribute C_PROBE_OUT123_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT123_WIDTH : integer;
  attribute C_PROBE_OUT123_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT124_INIT_VAL : string;
  attribute C_PROBE_OUT124_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT124_WIDTH : integer;
  attribute C_PROBE_OUT124_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT125_INIT_VAL : string;
  attribute C_PROBE_OUT125_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT125_WIDTH : integer;
  attribute C_PROBE_OUT125_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT126_INIT_VAL : string;
  attribute C_PROBE_OUT126_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT126_WIDTH : integer;
  attribute C_PROBE_OUT126_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT127_INIT_VAL : string;
  attribute C_PROBE_OUT127_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT127_WIDTH : integer;
  attribute C_PROBE_OUT127_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT128_INIT_VAL : string;
  attribute C_PROBE_OUT128_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT128_WIDTH : integer;
  attribute C_PROBE_OUT128_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT129_INIT_VAL : string;
  attribute C_PROBE_OUT129_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT129_WIDTH : integer;
  attribute C_PROBE_OUT129_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT12_INIT_VAL : string;
  attribute C_PROBE_OUT12_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT12_WIDTH : integer;
  attribute C_PROBE_OUT12_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT130_INIT_VAL : string;
  attribute C_PROBE_OUT130_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT130_WIDTH : integer;
  attribute C_PROBE_OUT130_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT131_INIT_VAL : string;
  attribute C_PROBE_OUT131_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT131_WIDTH : integer;
  attribute C_PROBE_OUT131_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT132_INIT_VAL : string;
  attribute C_PROBE_OUT132_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT132_WIDTH : integer;
  attribute C_PROBE_OUT132_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT133_INIT_VAL : string;
  attribute C_PROBE_OUT133_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT133_WIDTH : integer;
  attribute C_PROBE_OUT133_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT134_INIT_VAL : string;
  attribute C_PROBE_OUT134_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT134_WIDTH : integer;
  attribute C_PROBE_OUT134_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT135_INIT_VAL : string;
  attribute C_PROBE_OUT135_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT135_WIDTH : integer;
  attribute C_PROBE_OUT135_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT136_INIT_VAL : string;
  attribute C_PROBE_OUT136_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT136_WIDTH : integer;
  attribute C_PROBE_OUT136_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT137_INIT_VAL : string;
  attribute C_PROBE_OUT137_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT137_WIDTH : integer;
  attribute C_PROBE_OUT137_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT138_INIT_VAL : string;
  attribute C_PROBE_OUT138_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT138_WIDTH : integer;
  attribute C_PROBE_OUT138_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT139_INIT_VAL : string;
  attribute C_PROBE_OUT139_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT139_WIDTH : integer;
  attribute C_PROBE_OUT139_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT13_INIT_VAL : string;
  attribute C_PROBE_OUT13_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT13_WIDTH : integer;
  attribute C_PROBE_OUT13_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT140_INIT_VAL : string;
  attribute C_PROBE_OUT140_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT140_WIDTH : integer;
  attribute C_PROBE_OUT140_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT141_INIT_VAL : string;
  attribute C_PROBE_OUT141_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT141_WIDTH : integer;
  attribute C_PROBE_OUT141_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT142_INIT_VAL : string;
  attribute C_PROBE_OUT142_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT142_WIDTH : integer;
  attribute C_PROBE_OUT142_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT143_INIT_VAL : string;
  attribute C_PROBE_OUT143_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT143_WIDTH : integer;
  attribute C_PROBE_OUT143_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT144_INIT_VAL : string;
  attribute C_PROBE_OUT144_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT144_WIDTH : integer;
  attribute C_PROBE_OUT144_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT145_INIT_VAL : string;
  attribute C_PROBE_OUT145_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT145_WIDTH : integer;
  attribute C_PROBE_OUT145_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT146_INIT_VAL : string;
  attribute C_PROBE_OUT146_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT146_WIDTH : integer;
  attribute C_PROBE_OUT146_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT147_INIT_VAL : string;
  attribute C_PROBE_OUT147_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT147_WIDTH : integer;
  attribute C_PROBE_OUT147_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT148_INIT_VAL : string;
  attribute C_PROBE_OUT148_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT148_WIDTH : integer;
  attribute C_PROBE_OUT148_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT149_INIT_VAL : string;
  attribute C_PROBE_OUT149_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT149_WIDTH : integer;
  attribute C_PROBE_OUT149_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT14_INIT_VAL : string;
  attribute C_PROBE_OUT14_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT14_WIDTH : integer;
  attribute C_PROBE_OUT14_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT150_INIT_VAL : string;
  attribute C_PROBE_OUT150_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT150_WIDTH : integer;
  attribute C_PROBE_OUT150_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT151_INIT_VAL : string;
  attribute C_PROBE_OUT151_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT151_WIDTH : integer;
  attribute C_PROBE_OUT151_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT152_INIT_VAL : string;
  attribute C_PROBE_OUT152_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT152_WIDTH : integer;
  attribute C_PROBE_OUT152_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT153_INIT_VAL : string;
  attribute C_PROBE_OUT153_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT153_WIDTH : integer;
  attribute C_PROBE_OUT153_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT154_INIT_VAL : string;
  attribute C_PROBE_OUT154_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT154_WIDTH : integer;
  attribute C_PROBE_OUT154_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT155_INIT_VAL : string;
  attribute C_PROBE_OUT155_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT155_WIDTH : integer;
  attribute C_PROBE_OUT155_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT156_INIT_VAL : string;
  attribute C_PROBE_OUT156_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT156_WIDTH : integer;
  attribute C_PROBE_OUT156_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT157_INIT_VAL : string;
  attribute C_PROBE_OUT157_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT157_WIDTH : integer;
  attribute C_PROBE_OUT157_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT158_INIT_VAL : string;
  attribute C_PROBE_OUT158_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT158_WIDTH : integer;
  attribute C_PROBE_OUT158_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT159_INIT_VAL : string;
  attribute C_PROBE_OUT159_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT159_WIDTH : integer;
  attribute C_PROBE_OUT159_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT15_INIT_VAL : string;
  attribute C_PROBE_OUT15_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT15_WIDTH : integer;
  attribute C_PROBE_OUT15_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT160_INIT_VAL : string;
  attribute C_PROBE_OUT160_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT160_WIDTH : integer;
  attribute C_PROBE_OUT160_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT161_INIT_VAL : string;
  attribute C_PROBE_OUT161_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT161_WIDTH : integer;
  attribute C_PROBE_OUT161_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT162_INIT_VAL : string;
  attribute C_PROBE_OUT162_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT162_WIDTH : integer;
  attribute C_PROBE_OUT162_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT163_INIT_VAL : string;
  attribute C_PROBE_OUT163_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT163_WIDTH : integer;
  attribute C_PROBE_OUT163_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT164_INIT_VAL : string;
  attribute C_PROBE_OUT164_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT164_WIDTH : integer;
  attribute C_PROBE_OUT164_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT165_INIT_VAL : string;
  attribute C_PROBE_OUT165_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT165_WIDTH : integer;
  attribute C_PROBE_OUT165_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT166_INIT_VAL : string;
  attribute C_PROBE_OUT166_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT166_WIDTH : integer;
  attribute C_PROBE_OUT166_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT167_INIT_VAL : string;
  attribute C_PROBE_OUT167_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT167_WIDTH : integer;
  attribute C_PROBE_OUT167_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT168_INIT_VAL : string;
  attribute C_PROBE_OUT168_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT168_WIDTH : integer;
  attribute C_PROBE_OUT168_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT169_INIT_VAL : string;
  attribute C_PROBE_OUT169_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT169_WIDTH : integer;
  attribute C_PROBE_OUT169_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT16_INIT_VAL : string;
  attribute C_PROBE_OUT16_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT16_WIDTH : integer;
  attribute C_PROBE_OUT16_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT170_INIT_VAL : string;
  attribute C_PROBE_OUT170_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT170_WIDTH : integer;
  attribute C_PROBE_OUT170_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT171_INIT_VAL : string;
  attribute C_PROBE_OUT171_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT171_WIDTH : integer;
  attribute C_PROBE_OUT171_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT172_INIT_VAL : string;
  attribute C_PROBE_OUT172_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT172_WIDTH : integer;
  attribute C_PROBE_OUT172_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT173_INIT_VAL : string;
  attribute C_PROBE_OUT173_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT173_WIDTH : integer;
  attribute C_PROBE_OUT173_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT174_INIT_VAL : string;
  attribute C_PROBE_OUT174_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT174_WIDTH : integer;
  attribute C_PROBE_OUT174_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT175_INIT_VAL : string;
  attribute C_PROBE_OUT175_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT175_WIDTH : integer;
  attribute C_PROBE_OUT175_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT176_INIT_VAL : string;
  attribute C_PROBE_OUT176_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT176_WIDTH : integer;
  attribute C_PROBE_OUT176_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT177_INIT_VAL : string;
  attribute C_PROBE_OUT177_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT177_WIDTH : integer;
  attribute C_PROBE_OUT177_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT178_INIT_VAL : string;
  attribute C_PROBE_OUT178_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT178_WIDTH : integer;
  attribute C_PROBE_OUT178_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT179_INIT_VAL : string;
  attribute C_PROBE_OUT179_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT179_WIDTH : integer;
  attribute C_PROBE_OUT179_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT17_INIT_VAL : string;
  attribute C_PROBE_OUT17_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT17_WIDTH : integer;
  attribute C_PROBE_OUT17_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT180_INIT_VAL : string;
  attribute C_PROBE_OUT180_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT180_WIDTH : integer;
  attribute C_PROBE_OUT180_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT181_INIT_VAL : string;
  attribute C_PROBE_OUT181_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT181_WIDTH : integer;
  attribute C_PROBE_OUT181_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT182_INIT_VAL : string;
  attribute C_PROBE_OUT182_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT182_WIDTH : integer;
  attribute C_PROBE_OUT182_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT183_INIT_VAL : string;
  attribute C_PROBE_OUT183_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT183_WIDTH : integer;
  attribute C_PROBE_OUT183_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT184_INIT_VAL : string;
  attribute C_PROBE_OUT184_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT184_WIDTH : integer;
  attribute C_PROBE_OUT184_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT185_INIT_VAL : string;
  attribute C_PROBE_OUT185_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT185_WIDTH : integer;
  attribute C_PROBE_OUT185_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT186_INIT_VAL : string;
  attribute C_PROBE_OUT186_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT186_WIDTH : integer;
  attribute C_PROBE_OUT186_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT187_INIT_VAL : string;
  attribute C_PROBE_OUT187_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT187_WIDTH : integer;
  attribute C_PROBE_OUT187_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT188_INIT_VAL : string;
  attribute C_PROBE_OUT188_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT188_WIDTH : integer;
  attribute C_PROBE_OUT188_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT189_INIT_VAL : string;
  attribute C_PROBE_OUT189_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT189_WIDTH : integer;
  attribute C_PROBE_OUT189_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT18_INIT_VAL : string;
  attribute C_PROBE_OUT18_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT18_WIDTH : integer;
  attribute C_PROBE_OUT18_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT190_INIT_VAL : string;
  attribute C_PROBE_OUT190_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT190_WIDTH : integer;
  attribute C_PROBE_OUT190_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT191_INIT_VAL : string;
  attribute C_PROBE_OUT191_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT191_WIDTH : integer;
  attribute C_PROBE_OUT191_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT192_INIT_VAL : string;
  attribute C_PROBE_OUT192_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT192_WIDTH : integer;
  attribute C_PROBE_OUT192_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT193_INIT_VAL : string;
  attribute C_PROBE_OUT193_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT193_WIDTH : integer;
  attribute C_PROBE_OUT193_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT194_INIT_VAL : string;
  attribute C_PROBE_OUT194_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT194_WIDTH : integer;
  attribute C_PROBE_OUT194_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT195_INIT_VAL : string;
  attribute C_PROBE_OUT195_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT195_WIDTH : integer;
  attribute C_PROBE_OUT195_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT196_INIT_VAL : string;
  attribute C_PROBE_OUT196_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT196_WIDTH : integer;
  attribute C_PROBE_OUT196_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT197_INIT_VAL : string;
  attribute C_PROBE_OUT197_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT197_WIDTH : integer;
  attribute C_PROBE_OUT197_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT198_INIT_VAL : string;
  attribute C_PROBE_OUT198_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT198_WIDTH : integer;
  attribute C_PROBE_OUT198_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT199_INIT_VAL : string;
  attribute C_PROBE_OUT199_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT199_WIDTH : integer;
  attribute C_PROBE_OUT199_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT19_INIT_VAL : string;
  attribute C_PROBE_OUT19_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT19_WIDTH : integer;
  attribute C_PROBE_OUT19_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT1_INIT_VAL : string;
  attribute C_PROBE_OUT1_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT1_WIDTH : integer;
  attribute C_PROBE_OUT1_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT200_INIT_VAL : string;
  attribute C_PROBE_OUT200_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT200_WIDTH : integer;
  attribute C_PROBE_OUT200_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT201_INIT_VAL : string;
  attribute C_PROBE_OUT201_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT201_WIDTH : integer;
  attribute C_PROBE_OUT201_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT202_INIT_VAL : string;
  attribute C_PROBE_OUT202_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT202_WIDTH : integer;
  attribute C_PROBE_OUT202_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT203_INIT_VAL : string;
  attribute C_PROBE_OUT203_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT203_WIDTH : integer;
  attribute C_PROBE_OUT203_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT204_INIT_VAL : string;
  attribute C_PROBE_OUT204_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT204_WIDTH : integer;
  attribute C_PROBE_OUT204_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT205_INIT_VAL : string;
  attribute C_PROBE_OUT205_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT205_WIDTH : integer;
  attribute C_PROBE_OUT205_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT206_INIT_VAL : string;
  attribute C_PROBE_OUT206_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT206_WIDTH : integer;
  attribute C_PROBE_OUT206_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT207_INIT_VAL : string;
  attribute C_PROBE_OUT207_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT207_WIDTH : integer;
  attribute C_PROBE_OUT207_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT208_INIT_VAL : string;
  attribute C_PROBE_OUT208_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT208_WIDTH : integer;
  attribute C_PROBE_OUT208_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT209_INIT_VAL : string;
  attribute C_PROBE_OUT209_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT209_WIDTH : integer;
  attribute C_PROBE_OUT209_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT20_INIT_VAL : string;
  attribute C_PROBE_OUT20_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT20_WIDTH : integer;
  attribute C_PROBE_OUT20_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT210_INIT_VAL : string;
  attribute C_PROBE_OUT210_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT210_WIDTH : integer;
  attribute C_PROBE_OUT210_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT211_INIT_VAL : string;
  attribute C_PROBE_OUT211_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT211_WIDTH : integer;
  attribute C_PROBE_OUT211_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT212_INIT_VAL : string;
  attribute C_PROBE_OUT212_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT212_WIDTH : integer;
  attribute C_PROBE_OUT212_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT213_INIT_VAL : string;
  attribute C_PROBE_OUT213_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT213_WIDTH : integer;
  attribute C_PROBE_OUT213_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT214_INIT_VAL : string;
  attribute C_PROBE_OUT214_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT214_WIDTH : integer;
  attribute C_PROBE_OUT214_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT215_INIT_VAL : string;
  attribute C_PROBE_OUT215_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT215_WIDTH : integer;
  attribute C_PROBE_OUT215_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT216_INIT_VAL : string;
  attribute C_PROBE_OUT216_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT216_WIDTH : integer;
  attribute C_PROBE_OUT216_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT217_INIT_VAL : string;
  attribute C_PROBE_OUT217_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT217_WIDTH : integer;
  attribute C_PROBE_OUT217_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT218_INIT_VAL : string;
  attribute C_PROBE_OUT218_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT218_WIDTH : integer;
  attribute C_PROBE_OUT218_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT219_INIT_VAL : string;
  attribute C_PROBE_OUT219_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT219_WIDTH : integer;
  attribute C_PROBE_OUT219_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT21_INIT_VAL : string;
  attribute C_PROBE_OUT21_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT21_WIDTH : integer;
  attribute C_PROBE_OUT21_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT220_INIT_VAL : string;
  attribute C_PROBE_OUT220_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT220_WIDTH : integer;
  attribute C_PROBE_OUT220_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT221_INIT_VAL : string;
  attribute C_PROBE_OUT221_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT221_WIDTH : integer;
  attribute C_PROBE_OUT221_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT222_INIT_VAL : string;
  attribute C_PROBE_OUT222_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT222_WIDTH : integer;
  attribute C_PROBE_OUT222_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT223_INIT_VAL : string;
  attribute C_PROBE_OUT223_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT223_WIDTH : integer;
  attribute C_PROBE_OUT223_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT224_INIT_VAL : string;
  attribute C_PROBE_OUT224_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT224_WIDTH : integer;
  attribute C_PROBE_OUT224_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT225_INIT_VAL : string;
  attribute C_PROBE_OUT225_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT225_WIDTH : integer;
  attribute C_PROBE_OUT225_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT226_INIT_VAL : string;
  attribute C_PROBE_OUT226_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT226_WIDTH : integer;
  attribute C_PROBE_OUT226_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT227_INIT_VAL : string;
  attribute C_PROBE_OUT227_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT227_WIDTH : integer;
  attribute C_PROBE_OUT227_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT228_INIT_VAL : string;
  attribute C_PROBE_OUT228_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT228_WIDTH : integer;
  attribute C_PROBE_OUT228_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT229_INIT_VAL : string;
  attribute C_PROBE_OUT229_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT229_WIDTH : integer;
  attribute C_PROBE_OUT229_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT22_INIT_VAL : string;
  attribute C_PROBE_OUT22_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT22_WIDTH : integer;
  attribute C_PROBE_OUT22_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT230_INIT_VAL : string;
  attribute C_PROBE_OUT230_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT230_WIDTH : integer;
  attribute C_PROBE_OUT230_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT231_INIT_VAL : string;
  attribute C_PROBE_OUT231_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT231_WIDTH : integer;
  attribute C_PROBE_OUT231_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT232_INIT_VAL : string;
  attribute C_PROBE_OUT232_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT232_WIDTH : integer;
  attribute C_PROBE_OUT232_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT233_INIT_VAL : string;
  attribute C_PROBE_OUT233_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT233_WIDTH : integer;
  attribute C_PROBE_OUT233_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT234_INIT_VAL : string;
  attribute C_PROBE_OUT234_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT234_WIDTH : integer;
  attribute C_PROBE_OUT234_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT235_INIT_VAL : string;
  attribute C_PROBE_OUT235_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT235_WIDTH : integer;
  attribute C_PROBE_OUT235_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT236_INIT_VAL : string;
  attribute C_PROBE_OUT236_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT236_WIDTH : integer;
  attribute C_PROBE_OUT236_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT237_INIT_VAL : string;
  attribute C_PROBE_OUT237_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT237_WIDTH : integer;
  attribute C_PROBE_OUT237_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT238_INIT_VAL : string;
  attribute C_PROBE_OUT238_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT238_WIDTH : integer;
  attribute C_PROBE_OUT238_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT239_INIT_VAL : string;
  attribute C_PROBE_OUT239_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT239_WIDTH : integer;
  attribute C_PROBE_OUT239_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT23_INIT_VAL : string;
  attribute C_PROBE_OUT23_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT23_WIDTH : integer;
  attribute C_PROBE_OUT23_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT240_INIT_VAL : string;
  attribute C_PROBE_OUT240_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT240_WIDTH : integer;
  attribute C_PROBE_OUT240_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT241_INIT_VAL : string;
  attribute C_PROBE_OUT241_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT241_WIDTH : integer;
  attribute C_PROBE_OUT241_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT242_INIT_VAL : string;
  attribute C_PROBE_OUT242_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT242_WIDTH : integer;
  attribute C_PROBE_OUT242_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT243_INIT_VAL : string;
  attribute C_PROBE_OUT243_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT243_WIDTH : integer;
  attribute C_PROBE_OUT243_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT244_INIT_VAL : string;
  attribute C_PROBE_OUT244_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT244_WIDTH : integer;
  attribute C_PROBE_OUT244_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT245_INIT_VAL : string;
  attribute C_PROBE_OUT245_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT245_WIDTH : integer;
  attribute C_PROBE_OUT245_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT246_INIT_VAL : string;
  attribute C_PROBE_OUT246_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT246_WIDTH : integer;
  attribute C_PROBE_OUT246_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT247_INIT_VAL : string;
  attribute C_PROBE_OUT247_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT247_WIDTH : integer;
  attribute C_PROBE_OUT247_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT248_INIT_VAL : string;
  attribute C_PROBE_OUT248_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT248_WIDTH : integer;
  attribute C_PROBE_OUT248_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT249_INIT_VAL : string;
  attribute C_PROBE_OUT249_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT249_WIDTH : integer;
  attribute C_PROBE_OUT249_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT24_INIT_VAL : string;
  attribute C_PROBE_OUT24_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT24_WIDTH : integer;
  attribute C_PROBE_OUT24_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT250_INIT_VAL : string;
  attribute C_PROBE_OUT250_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT250_WIDTH : integer;
  attribute C_PROBE_OUT250_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT251_INIT_VAL : string;
  attribute C_PROBE_OUT251_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT251_WIDTH : integer;
  attribute C_PROBE_OUT251_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT252_INIT_VAL : string;
  attribute C_PROBE_OUT252_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT252_WIDTH : integer;
  attribute C_PROBE_OUT252_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT253_INIT_VAL : string;
  attribute C_PROBE_OUT253_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT253_WIDTH : integer;
  attribute C_PROBE_OUT253_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT254_INIT_VAL : string;
  attribute C_PROBE_OUT254_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT254_WIDTH : integer;
  attribute C_PROBE_OUT254_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT255_INIT_VAL : string;
  attribute C_PROBE_OUT255_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT255_WIDTH : integer;
  attribute C_PROBE_OUT255_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT25_INIT_VAL : string;
  attribute C_PROBE_OUT25_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT25_WIDTH : integer;
  attribute C_PROBE_OUT25_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT26_INIT_VAL : string;
  attribute C_PROBE_OUT26_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT26_WIDTH : integer;
  attribute C_PROBE_OUT26_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT27_INIT_VAL : string;
  attribute C_PROBE_OUT27_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT27_WIDTH : integer;
  attribute C_PROBE_OUT27_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT28_INIT_VAL : string;
  attribute C_PROBE_OUT28_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT28_WIDTH : integer;
  attribute C_PROBE_OUT28_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT29_INIT_VAL : string;
  attribute C_PROBE_OUT29_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT29_WIDTH : integer;
  attribute C_PROBE_OUT29_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT2_INIT_VAL : string;
  attribute C_PROBE_OUT2_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT2_WIDTH : integer;
  attribute C_PROBE_OUT2_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT30_INIT_VAL : string;
  attribute C_PROBE_OUT30_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT30_WIDTH : integer;
  attribute C_PROBE_OUT30_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT31_INIT_VAL : string;
  attribute C_PROBE_OUT31_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT31_WIDTH : integer;
  attribute C_PROBE_OUT31_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT32_INIT_VAL : string;
  attribute C_PROBE_OUT32_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT32_WIDTH : integer;
  attribute C_PROBE_OUT32_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT33_INIT_VAL : string;
  attribute C_PROBE_OUT33_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT33_WIDTH : integer;
  attribute C_PROBE_OUT33_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT34_INIT_VAL : string;
  attribute C_PROBE_OUT34_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT34_WIDTH : integer;
  attribute C_PROBE_OUT34_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT35_INIT_VAL : string;
  attribute C_PROBE_OUT35_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT35_WIDTH : integer;
  attribute C_PROBE_OUT35_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT36_INIT_VAL : string;
  attribute C_PROBE_OUT36_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT36_WIDTH : integer;
  attribute C_PROBE_OUT36_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT37_INIT_VAL : string;
  attribute C_PROBE_OUT37_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT37_WIDTH : integer;
  attribute C_PROBE_OUT37_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT38_INIT_VAL : string;
  attribute C_PROBE_OUT38_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT38_WIDTH : integer;
  attribute C_PROBE_OUT38_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT39_INIT_VAL : string;
  attribute C_PROBE_OUT39_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT39_WIDTH : integer;
  attribute C_PROBE_OUT39_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT3_INIT_VAL : string;
  attribute C_PROBE_OUT3_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT3_WIDTH : integer;
  attribute C_PROBE_OUT3_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT40_INIT_VAL : string;
  attribute C_PROBE_OUT40_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT40_WIDTH : integer;
  attribute C_PROBE_OUT40_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT41_INIT_VAL : string;
  attribute C_PROBE_OUT41_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT41_WIDTH : integer;
  attribute C_PROBE_OUT41_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT42_INIT_VAL : string;
  attribute C_PROBE_OUT42_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT42_WIDTH : integer;
  attribute C_PROBE_OUT42_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT43_INIT_VAL : string;
  attribute C_PROBE_OUT43_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT43_WIDTH : integer;
  attribute C_PROBE_OUT43_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT44_INIT_VAL : string;
  attribute C_PROBE_OUT44_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT44_WIDTH : integer;
  attribute C_PROBE_OUT44_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT45_INIT_VAL : string;
  attribute C_PROBE_OUT45_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT45_WIDTH : integer;
  attribute C_PROBE_OUT45_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT46_INIT_VAL : string;
  attribute C_PROBE_OUT46_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT46_WIDTH : integer;
  attribute C_PROBE_OUT46_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT47_INIT_VAL : string;
  attribute C_PROBE_OUT47_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT47_WIDTH : integer;
  attribute C_PROBE_OUT47_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT48_INIT_VAL : string;
  attribute C_PROBE_OUT48_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT48_WIDTH : integer;
  attribute C_PROBE_OUT48_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT49_INIT_VAL : string;
  attribute C_PROBE_OUT49_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT49_WIDTH : integer;
  attribute C_PROBE_OUT49_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT4_INIT_VAL : string;
  attribute C_PROBE_OUT4_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT4_WIDTH : integer;
  attribute C_PROBE_OUT4_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT50_INIT_VAL : string;
  attribute C_PROBE_OUT50_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT50_WIDTH : integer;
  attribute C_PROBE_OUT50_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT51_INIT_VAL : string;
  attribute C_PROBE_OUT51_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT51_WIDTH : integer;
  attribute C_PROBE_OUT51_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT52_INIT_VAL : string;
  attribute C_PROBE_OUT52_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT52_WIDTH : integer;
  attribute C_PROBE_OUT52_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT53_INIT_VAL : string;
  attribute C_PROBE_OUT53_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT53_WIDTH : integer;
  attribute C_PROBE_OUT53_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT54_INIT_VAL : string;
  attribute C_PROBE_OUT54_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT54_WIDTH : integer;
  attribute C_PROBE_OUT54_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT55_INIT_VAL : string;
  attribute C_PROBE_OUT55_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT55_WIDTH : integer;
  attribute C_PROBE_OUT55_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT56_INIT_VAL : string;
  attribute C_PROBE_OUT56_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT56_WIDTH : integer;
  attribute C_PROBE_OUT56_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT57_INIT_VAL : string;
  attribute C_PROBE_OUT57_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT57_WIDTH : integer;
  attribute C_PROBE_OUT57_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT58_INIT_VAL : string;
  attribute C_PROBE_OUT58_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT58_WIDTH : integer;
  attribute C_PROBE_OUT58_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT59_INIT_VAL : string;
  attribute C_PROBE_OUT59_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT59_WIDTH : integer;
  attribute C_PROBE_OUT59_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT5_INIT_VAL : string;
  attribute C_PROBE_OUT5_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT5_WIDTH : integer;
  attribute C_PROBE_OUT5_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT60_INIT_VAL : string;
  attribute C_PROBE_OUT60_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT60_WIDTH : integer;
  attribute C_PROBE_OUT60_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT61_INIT_VAL : string;
  attribute C_PROBE_OUT61_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT61_WIDTH : integer;
  attribute C_PROBE_OUT61_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT62_INIT_VAL : string;
  attribute C_PROBE_OUT62_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT62_WIDTH : integer;
  attribute C_PROBE_OUT62_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT63_INIT_VAL : string;
  attribute C_PROBE_OUT63_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT63_WIDTH : integer;
  attribute C_PROBE_OUT63_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT64_INIT_VAL : string;
  attribute C_PROBE_OUT64_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT64_WIDTH : integer;
  attribute C_PROBE_OUT64_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT65_INIT_VAL : string;
  attribute C_PROBE_OUT65_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT65_WIDTH : integer;
  attribute C_PROBE_OUT65_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT66_INIT_VAL : string;
  attribute C_PROBE_OUT66_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT66_WIDTH : integer;
  attribute C_PROBE_OUT66_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT67_INIT_VAL : string;
  attribute C_PROBE_OUT67_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT67_WIDTH : integer;
  attribute C_PROBE_OUT67_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT68_INIT_VAL : string;
  attribute C_PROBE_OUT68_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT68_WIDTH : integer;
  attribute C_PROBE_OUT68_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT69_INIT_VAL : string;
  attribute C_PROBE_OUT69_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT69_WIDTH : integer;
  attribute C_PROBE_OUT69_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT6_INIT_VAL : string;
  attribute C_PROBE_OUT6_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT6_WIDTH : integer;
  attribute C_PROBE_OUT6_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT70_INIT_VAL : string;
  attribute C_PROBE_OUT70_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT70_WIDTH : integer;
  attribute C_PROBE_OUT70_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT71_INIT_VAL : string;
  attribute C_PROBE_OUT71_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT71_WIDTH : integer;
  attribute C_PROBE_OUT71_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT72_INIT_VAL : string;
  attribute C_PROBE_OUT72_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT72_WIDTH : integer;
  attribute C_PROBE_OUT72_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT73_INIT_VAL : string;
  attribute C_PROBE_OUT73_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT73_WIDTH : integer;
  attribute C_PROBE_OUT73_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT74_INIT_VAL : string;
  attribute C_PROBE_OUT74_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT74_WIDTH : integer;
  attribute C_PROBE_OUT74_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT75_INIT_VAL : string;
  attribute C_PROBE_OUT75_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT75_WIDTH : integer;
  attribute C_PROBE_OUT75_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT76_INIT_VAL : string;
  attribute C_PROBE_OUT76_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT76_WIDTH : integer;
  attribute C_PROBE_OUT76_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT77_INIT_VAL : string;
  attribute C_PROBE_OUT77_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT77_WIDTH : integer;
  attribute C_PROBE_OUT77_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT78_INIT_VAL : string;
  attribute C_PROBE_OUT78_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT78_WIDTH : integer;
  attribute C_PROBE_OUT78_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT79_INIT_VAL : string;
  attribute C_PROBE_OUT79_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT79_WIDTH : integer;
  attribute C_PROBE_OUT79_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT7_INIT_VAL : string;
  attribute C_PROBE_OUT7_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT7_WIDTH : integer;
  attribute C_PROBE_OUT7_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT80_INIT_VAL : string;
  attribute C_PROBE_OUT80_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT80_WIDTH : integer;
  attribute C_PROBE_OUT80_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT81_INIT_VAL : string;
  attribute C_PROBE_OUT81_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT81_WIDTH : integer;
  attribute C_PROBE_OUT81_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT82_INIT_VAL : string;
  attribute C_PROBE_OUT82_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT82_WIDTH : integer;
  attribute C_PROBE_OUT82_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT83_INIT_VAL : string;
  attribute C_PROBE_OUT83_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT83_WIDTH : integer;
  attribute C_PROBE_OUT83_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT84_INIT_VAL : string;
  attribute C_PROBE_OUT84_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT84_WIDTH : integer;
  attribute C_PROBE_OUT84_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT85_INIT_VAL : string;
  attribute C_PROBE_OUT85_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT85_WIDTH : integer;
  attribute C_PROBE_OUT85_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT86_INIT_VAL : string;
  attribute C_PROBE_OUT86_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT86_WIDTH : integer;
  attribute C_PROBE_OUT86_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT87_INIT_VAL : string;
  attribute C_PROBE_OUT87_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT87_WIDTH : integer;
  attribute C_PROBE_OUT87_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT88_INIT_VAL : string;
  attribute C_PROBE_OUT88_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT88_WIDTH : integer;
  attribute C_PROBE_OUT88_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT89_INIT_VAL : string;
  attribute C_PROBE_OUT89_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT89_WIDTH : integer;
  attribute C_PROBE_OUT89_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT8_INIT_VAL : string;
  attribute C_PROBE_OUT8_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT8_WIDTH : integer;
  attribute C_PROBE_OUT8_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT90_INIT_VAL : string;
  attribute C_PROBE_OUT90_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT90_WIDTH : integer;
  attribute C_PROBE_OUT90_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT91_INIT_VAL : string;
  attribute C_PROBE_OUT91_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT91_WIDTH : integer;
  attribute C_PROBE_OUT91_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT92_INIT_VAL : string;
  attribute C_PROBE_OUT92_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT92_WIDTH : integer;
  attribute C_PROBE_OUT92_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT93_INIT_VAL : string;
  attribute C_PROBE_OUT93_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT93_WIDTH : integer;
  attribute C_PROBE_OUT93_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT94_INIT_VAL : string;
  attribute C_PROBE_OUT94_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT94_WIDTH : integer;
  attribute C_PROBE_OUT94_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT95_INIT_VAL : string;
  attribute C_PROBE_OUT95_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT95_WIDTH : integer;
  attribute C_PROBE_OUT95_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT96_INIT_VAL : string;
  attribute C_PROBE_OUT96_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT96_WIDTH : integer;
  attribute C_PROBE_OUT96_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT97_INIT_VAL : string;
  attribute C_PROBE_OUT97_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT97_WIDTH : integer;
  attribute C_PROBE_OUT97_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT98_INIT_VAL : string;
  attribute C_PROBE_OUT98_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT98_WIDTH : integer;
  attribute C_PROBE_OUT98_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT99_INIT_VAL : string;
  attribute C_PROBE_OUT99_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT99_WIDTH : integer;
  attribute C_PROBE_OUT99_WIDTH of inst : label is 1;
  attribute C_PROBE_OUT9_INIT_VAL : string;
  attribute C_PROBE_OUT9_INIT_VAL of inst : label is "1'b0";
  attribute C_PROBE_OUT9_WIDTH : integer;
  attribute C_PROBE_OUT9_WIDTH of inst : label is 1;
  attribute C_USE_TEST_REG : integer;
  attribute C_USE_TEST_REG of inst : label is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of inst : label is "virtex7";
  attribute C_XLNX_HW_PROBE_INFO : string;
  attribute C_XLNX_HW_PROBE_INFO of inst : label is "DEFAULT";
  attribute C_XSDB_SLAVE_TYPE : integer;
  attribute C_XSDB_SLAVE_TYPE of inst : label is 33;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of inst : label is std.standard.true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute LC_HIGH_BIT_POS_PROBE_OUT0 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT0 of inst : label is "16'b0000000000011111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT1 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT1 of inst : label is "16'b0000000000100000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT10 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT10 of inst : label is "16'b0000000000101001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT100 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT100 of inst : label is "16'b0000000010000011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT101 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT101 of inst : label is "16'b0000000010000100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT102 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT102 of inst : label is "16'b0000000010000101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT103 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT103 of inst : label is "16'b0000000010000110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT104 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT104 of inst : label is "16'b0000000010000111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT105 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT105 of inst : label is "16'b0000000010001000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT106 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT106 of inst : label is "16'b0000000010001001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT107 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT107 of inst : label is "16'b0000000010001010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT108 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT108 of inst : label is "16'b0000000010001011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT109 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT109 of inst : label is "16'b0000000010001100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT11 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT11 of inst : label is "16'b0000000000101010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT110 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT110 of inst : label is "16'b0000000010001101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT111 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT111 of inst : label is "16'b0000000010001110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT112 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT112 of inst : label is "16'b0000000010001111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT113 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT113 of inst : label is "16'b0000000010010000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT114 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT114 of inst : label is "16'b0000000010010001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT115 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT115 of inst : label is "16'b0000000010010010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT116 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT116 of inst : label is "16'b0000000010010011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT117 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT117 of inst : label is "16'b0000000010010100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT118 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT118 of inst : label is "16'b0000000010010101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT119 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT119 of inst : label is "16'b0000000010010110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT12 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT12 of inst : label is "16'b0000000000101011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT120 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT120 of inst : label is "16'b0000000010010111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT121 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT121 of inst : label is "16'b0000000010011000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT122 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT122 of inst : label is "16'b0000000010011001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT123 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT123 of inst : label is "16'b0000000010011010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT124 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT124 of inst : label is "16'b0000000010011011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT125 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT125 of inst : label is "16'b0000000010011100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT126 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT126 of inst : label is "16'b0000000010011101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT127 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT127 of inst : label is "16'b0000000010011110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT128 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT128 of inst : label is "16'b0000000010011111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT129 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT129 of inst : label is "16'b0000000010100000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT13 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT13 of inst : label is "16'b0000000000101100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT130 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT130 of inst : label is "16'b0000000010100001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT131 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT131 of inst : label is "16'b0000000010100010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT132 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT132 of inst : label is "16'b0000000010100011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT133 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT133 of inst : label is "16'b0000000010100100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT134 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT134 of inst : label is "16'b0000000010100101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT135 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT135 of inst : label is "16'b0000000010100110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT136 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT136 of inst : label is "16'b0000000010100111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT137 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT137 of inst : label is "16'b0000000010101000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT138 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT138 of inst : label is "16'b0000000010101001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT139 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT139 of inst : label is "16'b0000000010101010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT14 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT14 of inst : label is "16'b0000000000101101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT140 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT140 of inst : label is "16'b0000000010101011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT141 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT141 of inst : label is "16'b0000000010101100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT142 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT142 of inst : label is "16'b0000000010101101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT143 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT143 of inst : label is "16'b0000000010101110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT144 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT144 of inst : label is "16'b0000000010101111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT145 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT145 of inst : label is "16'b0000000010110000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT146 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT146 of inst : label is "16'b0000000010110001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT147 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT147 of inst : label is "16'b0000000010110010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT148 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT148 of inst : label is "16'b0000000010110011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT149 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT149 of inst : label is "16'b0000000010110100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT15 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT15 of inst : label is "16'b0000000000101110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT150 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT150 of inst : label is "16'b0000000010110101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT151 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT151 of inst : label is "16'b0000000010110110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT152 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT152 of inst : label is "16'b0000000010110111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT153 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT153 of inst : label is "16'b0000000010111000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT154 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT154 of inst : label is "16'b0000000010111001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT155 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT155 of inst : label is "16'b0000000010111010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT156 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT156 of inst : label is "16'b0000000010111011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT157 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT157 of inst : label is "16'b0000000010111100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT158 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT158 of inst : label is "16'b0000000010111101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT159 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT159 of inst : label is "16'b0000000010111110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT16 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT16 of inst : label is "16'b0000000000101111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT160 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT160 of inst : label is "16'b0000000010111111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT161 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT161 of inst : label is "16'b0000000011000000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT162 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT162 of inst : label is "16'b0000000011000001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT163 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT163 of inst : label is "16'b0000000011000010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT164 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT164 of inst : label is "16'b0000000011000011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT165 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT165 of inst : label is "16'b0000000011000100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT166 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT166 of inst : label is "16'b0000000011000101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT167 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT167 of inst : label is "16'b0000000011000110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT168 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT168 of inst : label is "16'b0000000011000111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT169 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT169 of inst : label is "16'b0000000011001000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT17 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT17 of inst : label is "16'b0000000000110000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT170 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT170 of inst : label is "16'b0000000011001001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT171 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT171 of inst : label is "16'b0000000011001010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT172 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT172 of inst : label is "16'b0000000011001011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT173 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT173 of inst : label is "16'b0000000011001100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT174 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT174 of inst : label is "16'b0000000011001101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT175 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT175 of inst : label is "16'b0000000011001110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT176 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT176 of inst : label is "16'b0000000011001111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT177 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT177 of inst : label is "16'b0000000011010000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT178 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT178 of inst : label is "16'b0000000011010001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT179 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT179 of inst : label is "16'b0000000011010010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT18 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT18 of inst : label is "16'b0000000000110001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT180 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT180 of inst : label is "16'b0000000011010011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT181 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT181 of inst : label is "16'b0000000011010100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT182 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT182 of inst : label is "16'b0000000011010101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT183 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT183 of inst : label is "16'b0000000011010110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT184 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT184 of inst : label is "16'b0000000011010111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT185 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT185 of inst : label is "16'b0000000011011000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT186 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT186 of inst : label is "16'b0000000011011001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT187 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT187 of inst : label is "16'b0000000011011010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT188 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT188 of inst : label is "16'b0000000011011011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT189 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT189 of inst : label is "16'b0000000011011100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT19 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT19 of inst : label is "16'b0000000000110010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT190 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT190 of inst : label is "16'b0000000011011101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT191 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT191 of inst : label is "16'b0000000011011110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT192 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT192 of inst : label is "16'b0000000011011111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT193 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT193 of inst : label is "16'b0000000011100000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT194 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT194 of inst : label is "16'b0000000011100001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT195 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT195 of inst : label is "16'b0000000011100010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT196 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT196 of inst : label is "16'b0000000011100011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT197 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT197 of inst : label is "16'b0000000011100100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT198 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT198 of inst : label is "16'b0000000011100101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT199 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT199 of inst : label is "16'b0000000011100110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT2 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT2 of inst : label is "16'b0000000000100001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT20 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT20 of inst : label is "16'b0000000000110011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT200 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT200 of inst : label is "16'b0000000011100111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT201 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT201 of inst : label is "16'b0000000011101000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT202 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT202 of inst : label is "16'b0000000011101001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT203 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT203 of inst : label is "16'b0000000011101010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT204 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT204 of inst : label is "16'b0000000011101011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT205 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT205 of inst : label is "16'b0000000011101100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT206 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT206 of inst : label is "16'b0000000011101101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT207 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT207 of inst : label is "16'b0000000011101110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT208 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT208 of inst : label is "16'b0000000011101111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT209 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT209 of inst : label is "16'b0000000011110000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT21 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT21 of inst : label is "16'b0000000000110100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT210 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT210 of inst : label is "16'b0000000011110001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT211 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT211 of inst : label is "16'b0000000011110010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT212 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT212 of inst : label is "16'b0000000011110011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT213 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT213 of inst : label is "16'b0000000011110100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT214 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT214 of inst : label is "16'b0000000011110101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT215 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT215 of inst : label is "16'b0000000011110110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT216 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT216 of inst : label is "16'b0000000011110111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT217 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT217 of inst : label is "16'b0000000011111000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT218 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT218 of inst : label is "16'b0000000011111001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT219 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT219 of inst : label is "16'b0000000011111010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT22 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT22 of inst : label is "16'b0000000000110101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT220 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT220 of inst : label is "16'b0000000011111011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT221 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT221 of inst : label is "16'b0000000011111100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT222 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT222 of inst : label is "16'b0000000011111101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT223 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT223 of inst : label is "16'b0000000011111110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT224 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT224 of inst : label is "16'b0000000011111111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT225 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT225 of inst : label is "16'b0000000100000000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT226 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT226 of inst : label is "16'b0000000100000001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT227 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT227 of inst : label is "16'b0000000100000010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT228 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT228 of inst : label is "16'b0000000100000011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT229 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT229 of inst : label is "16'b0000000100000100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT23 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT23 of inst : label is "16'b0000000000110110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT230 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT230 of inst : label is "16'b0000000100000101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT231 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT231 of inst : label is "16'b0000000100000110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT232 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT232 of inst : label is "16'b0000000100000111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT233 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT233 of inst : label is "16'b0000000100001000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT234 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT234 of inst : label is "16'b0000000100001001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT235 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT235 of inst : label is "16'b0000000100001010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT236 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT236 of inst : label is "16'b0000000100001011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT237 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT237 of inst : label is "16'b0000000100001100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT238 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT238 of inst : label is "16'b0000000100001101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT239 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT239 of inst : label is "16'b0000000100001110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT24 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT24 of inst : label is "16'b0000000000110111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT240 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT240 of inst : label is "16'b0000000100001111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT241 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT241 of inst : label is "16'b0000000100010000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT242 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT242 of inst : label is "16'b0000000100010001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT243 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT243 of inst : label is "16'b0000000100010010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT244 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT244 of inst : label is "16'b0000000100010011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT245 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT245 of inst : label is "16'b0000000100010100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT246 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT246 of inst : label is "16'b0000000100010101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT247 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT247 of inst : label is "16'b0000000100010110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT248 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT248 of inst : label is "16'b0000000100010111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT249 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT249 of inst : label is "16'b0000000100011000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT25 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT25 of inst : label is "16'b0000000000111000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT250 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT250 of inst : label is "16'b0000000100011001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT251 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT251 of inst : label is "16'b0000000100011010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT252 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT252 of inst : label is "16'b0000000100011011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT253 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT253 of inst : label is "16'b0000000100011100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT254 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT254 of inst : label is "16'b0000000100011101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT255 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT255 of inst : label is "16'b0000000100011110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT26 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT26 of inst : label is "16'b0000000000111001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT27 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT27 of inst : label is "16'b0000000000111010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT28 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT28 of inst : label is "16'b0000000000111011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT29 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT29 of inst : label is "16'b0000000000111100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT3 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT3 of inst : label is "16'b0000000000100010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT30 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT30 of inst : label is "16'b0000000000111101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT31 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT31 of inst : label is "16'b0000000000111110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT32 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT32 of inst : label is "16'b0000000000111111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT33 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT33 of inst : label is "16'b0000000001000000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT34 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT34 of inst : label is "16'b0000000001000001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT35 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT35 of inst : label is "16'b0000000001000010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT36 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT36 of inst : label is "16'b0000000001000011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT37 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT37 of inst : label is "16'b0000000001000100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT38 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT38 of inst : label is "16'b0000000001000101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT39 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT39 of inst : label is "16'b0000000001000110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT4 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT4 of inst : label is "16'b0000000000100011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT40 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT40 of inst : label is "16'b0000000001000111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT41 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT41 of inst : label is "16'b0000000001001000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT42 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT42 of inst : label is "16'b0000000001001001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT43 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT43 of inst : label is "16'b0000000001001010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT44 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT44 of inst : label is "16'b0000000001001011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT45 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT45 of inst : label is "16'b0000000001001100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT46 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT46 of inst : label is "16'b0000000001001101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT47 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT47 of inst : label is "16'b0000000001001110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT48 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT48 of inst : label is "16'b0000000001001111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT49 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT49 of inst : label is "16'b0000000001010000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT5 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT5 of inst : label is "16'b0000000000100100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT50 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT50 of inst : label is "16'b0000000001010001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT51 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT51 of inst : label is "16'b0000000001010010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT52 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT52 of inst : label is "16'b0000000001010011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT53 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT53 of inst : label is "16'b0000000001010100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT54 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT54 of inst : label is "16'b0000000001010101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT55 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT55 of inst : label is "16'b0000000001010110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT56 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT56 of inst : label is "16'b0000000001010111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT57 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT57 of inst : label is "16'b0000000001011000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT58 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT58 of inst : label is "16'b0000000001011001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT59 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT59 of inst : label is "16'b0000000001011010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT6 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT6 of inst : label is "16'b0000000000100101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT60 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT60 of inst : label is "16'b0000000001011011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT61 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT61 of inst : label is "16'b0000000001011100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT62 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT62 of inst : label is "16'b0000000001011101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT63 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT63 of inst : label is "16'b0000000001011110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT64 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT64 of inst : label is "16'b0000000001011111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT65 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT65 of inst : label is "16'b0000000001100000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT66 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT66 of inst : label is "16'b0000000001100001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT67 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT67 of inst : label is "16'b0000000001100010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT68 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT68 of inst : label is "16'b0000000001100011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT69 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT69 of inst : label is "16'b0000000001100100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT7 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT7 of inst : label is "16'b0000000000100110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT70 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT70 of inst : label is "16'b0000000001100101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT71 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT71 of inst : label is "16'b0000000001100110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT72 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT72 of inst : label is "16'b0000000001100111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT73 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT73 of inst : label is "16'b0000000001101000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT74 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT74 of inst : label is "16'b0000000001101001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT75 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT75 of inst : label is "16'b0000000001101010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT76 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT76 of inst : label is "16'b0000000001101011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT77 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT77 of inst : label is "16'b0000000001101100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT78 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT78 of inst : label is "16'b0000000001101101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT79 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT79 of inst : label is "16'b0000000001101110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT8 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT8 of inst : label is "16'b0000000000100111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT80 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT80 of inst : label is "16'b0000000001101111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT81 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT81 of inst : label is "16'b0000000001110000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT82 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT82 of inst : label is "16'b0000000001110001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT83 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT83 of inst : label is "16'b0000000001110010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT84 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT84 of inst : label is "16'b0000000001110011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT85 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT85 of inst : label is "16'b0000000001110100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT86 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT86 of inst : label is "16'b0000000001110101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT87 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT87 of inst : label is "16'b0000000001110110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT88 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT88 of inst : label is "16'b0000000001110111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT89 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT89 of inst : label is "16'b0000000001111000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT9 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT9 of inst : label is "16'b0000000000101000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT90 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT90 of inst : label is "16'b0000000001111001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT91 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT91 of inst : label is "16'b0000000001111010";
  attribute LC_HIGH_BIT_POS_PROBE_OUT92 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT92 of inst : label is "16'b0000000001111011";
  attribute LC_HIGH_BIT_POS_PROBE_OUT93 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT93 of inst : label is "16'b0000000001111100";
  attribute LC_HIGH_BIT_POS_PROBE_OUT94 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT94 of inst : label is "16'b0000000001111101";
  attribute LC_HIGH_BIT_POS_PROBE_OUT95 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT95 of inst : label is "16'b0000000001111110";
  attribute LC_HIGH_BIT_POS_PROBE_OUT96 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT96 of inst : label is "16'b0000000001111111";
  attribute LC_HIGH_BIT_POS_PROBE_OUT97 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT97 of inst : label is "16'b0000000010000000";
  attribute LC_HIGH_BIT_POS_PROBE_OUT98 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT98 of inst : label is "16'b0000000010000001";
  attribute LC_HIGH_BIT_POS_PROBE_OUT99 : string;
  attribute LC_HIGH_BIT_POS_PROBE_OUT99 of inst : label is "16'b0000000010000010";
  attribute LC_LOW_BIT_POS_PROBE_OUT0 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT0 of inst : label is "16'b0000000000000000";
  attribute LC_LOW_BIT_POS_PROBE_OUT1 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT1 of inst : label is "16'b0000000000100000";
  attribute LC_LOW_BIT_POS_PROBE_OUT10 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT10 of inst : label is "16'b0000000000101001";
  attribute LC_LOW_BIT_POS_PROBE_OUT100 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT100 of inst : label is "16'b0000000010000011";
  attribute LC_LOW_BIT_POS_PROBE_OUT101 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT101 of inst : label is "16'b0000000010000100";
  attribute LC_LOW_BIT_POS_PROBE_OUT102 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT102 of inst : label is "16'b0000000010000101";
  attribute LC_LOW_BIT_POS_PROBE_OUT103 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT103 of inst : label is "16'b0000000010000110";
  attribute LC_LOW_BIT_POS_PROBE_OUT104 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT104 of inst : label is "16'b0000000010000111";
  attribute LC_LOW_BIT_POS_PROBE_OUT105 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT105 of inst : label is "16'b0000000010001000";
  attribute LC_LOW_BIT_POS_PROBE_OUT106 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT106 of inst : label is "16'b0000000010001001";
  attribute LC_LOW_BIT_POS_PROBE_OUT107 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT107 of inst : label is "16'b0000000010001010";
  attribute LC_LOW_BIT_POS_PROBE_OUT108 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT108 of inst : label is "16'b0000000010001011";
  attribute LC_LOW_BIT_POS_PROBE_OUT109 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT109 of inst : label is "16'b0000000010001100";
  attribute LC_LOW_BIT_POS_PROBE_OUT11 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT11 of inst : label is "16'b0000000000101010";
  attribute LC_LOW_BIT_POS_PROBE_OUT110 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT110 of inst : label is "16'b0000000010001101";
  attribute LC_LOW_BIT_POS_PROBE_OUT111 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT111 of inst : label is "16'b0000000010001110";
  attribute LC_LOW_BIT_POS_PROBE_OUT112 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT112 of inst : label is "16'b0000000010001111";
  attribute LC_LOW_BIT_POS_PROBE_OUT113 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT113 of inst : label is "16'b0000000010010000";
  attribute LC_LOW_BIT_POS_PROBE_OUT114 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT114 of inst : label is "16'b0000000010010001";
  attribute LC_LOW_BIT_POS_PROBE_OUT115 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT115 of inst : label is "16'b0000000010010010";
  attribute LC_LOW_BIT_POS_PROBE_OUT116 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT116 of inst : label is "16'b0000000010010011";
  attribute LC_LOW_BIT_POS_PROBE_OUT117 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT117 of inst : label is "16'b0000000010010100";
  attribute LC_LOW_BIT_POS_PROBE_OUT118 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT118 of inst : label is "16'b0000000010010101";
  attribute LC_LOW_BIT_POS_PROBE_OUT119 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT119 of inst : label is "16'b0000000010010110";
  attribute LC_LOW_BIT_POS_PROBE_OUT12 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT12 of inst : label is "16'b0000000000101011";
  attribute LC_LOW_BIT_POS_PROBE_OUT120 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT120 of inst : label is "16'b0000000010010111";
  attribute LC_LOW_BIT_POS_PROBE_OUT121 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT121 of inst : label is "16'b0000000010011000";
  attribute LC_LOW_BIT_POS_PROBE_OUT122 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT122 of inst : label is "16'b0000000010011001";
  attribute LC_LOW_BIT_POS_PROBE_OUT123 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT123 of inst : label is "16'b0000000010011010";
  attribute LC_LOW_BIT_POS_PROBE_OUT124 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT124 of inst : label is "16'b0000000010011011";
  attribute LC_LOW_BIT_POS_PROBE_OUT125 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT125 of inst : label is "16'b0000000010011100";
  attribute LC_LOW_BIT_POS_PROBE_OUT126 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT126 of inst : label is "16'b0000000010011101";
  attribute LC_LOW_BIT_POS_PROBE_OUT127 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT127 of inst : label is "16'b0000000010011110";
  attribute LC_LOW_BIT_POS_PROBE_OUT128 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT128 of inst : label is "16'b0000000010011111";
  attribute LC_LOW_BIT_POS_PROBE_OUT129 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT129 of inst : label is "16'b0000000010100000";
  attribute LC_LOW_BIT_POS_PROBE_OUT13 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT13 of inst : label is "16'b0000000000101100";
  attribute LC_LOW_BIT_POS_PROBE_OUT130 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT130 of inst : label is "16'b0000000010100001";
  attribute LC_LOW_BIT_POS_PROBE_OUT131 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT131 of inst : label is "16'b0000000010100010";
  attribute LC_LOW_BIT_POS_PROBE_OUT132 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT132 of inst : label is "16'b0000000010100011";
  attribute LC_LOW_BIT_POS_PROBE_OUT133 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT133 of inst : label is "16'b0000000010100100";
  attribute LC_LOW_BIT_POS_PROBE_OUT134 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT134 of inst : label is "16'b0000000010100101";
  attribute LC_LOW_BIT_POS_PROBE_OUT135 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT135 of inst : label is "16'b0000000010100110";
  attribute LC_LOW_BIT_POS_PROBE_OUT136 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT136 of inst : label is "16'b0000000010100111";
  attribute LC_LOW_BIT_POS_PROBE_OUT137 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT137 of inst : label is "16'b0000000010101000";
  attribute LC_LOW_BIT_POS_PROBE_OUT138 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT138 of inst : label is "16'b0000000010101001";
  attribute LC_LOW_BIT_POS_PROBE_OUT139 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT139 of inst : label is "16'b0000000010101010";
  attribute LC_LOW_BIT_POS_PROBE_OUT14 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT14 of inst : label is "16'b0000000000101101";
  attribute LC_LOW_BIT_POS_PROBE_OUT140 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT140 of inst : label is "16'b0000000010101011";
  attribute LC_LOW_BIT_POS_PROBE_OUT141 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT141 of inst : label is "16'b0000000010101100";
  attribute LC_LOW_BIT_POS_PROBE_OUT142 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT142 of inst : label is "16'b0000000010101101";
  attribute LC_LOW_BIT_POS_PROBE_OUT143 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT143 of inst : label is "16'b0000000010101110";
  attribute LC_LOW_BIT_POS_PROBE_OUT144 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT144 of inst : label is "16'b0000000010101111";
  attribute LC_LOW_BIT_POS_PROBE_OUT145 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT145 of inst : label is "16'b0000000010110000";
  attribute LC_LOW_BIT_POS_PROBE_OUT146 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT146 of inst : label is "16'b0000000010110001";
  attribute LC_LOW_BIT_POS_PROBE_OUT147 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT147 of inst : label is "16'b0000000010110010";
  attribute LC_LOW_BIT_POS_PROBE_OUT148 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT148 of inst : label is "16'b0000000010110011";
  attribute LC_LOW_BIT_POS_PROBE_OUT149 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT149 of inst : label is "16'b0000000010110100";
  attribute LC_LOW_BIT_POS_PROBE_OUT15 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT15 of inst : label is "16'b0000000000101110";
  attribute LC_LOW_BIT_POS_PROBE_OUT150 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT150 of inst : label is "16'b0000000010110101";
  attribute LC_LOW_BIT_POS_PROBE_OUT151 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT151 of inst : label is "16'b0000000010110110";
  attribute LC_LOW_BIT_POS_PROBE_OUT152 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT152 of inst : label is "16'b0000000010110111";
  attribute LC_LOW_BIT_POS_PROBE_OUT153 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT153 of inst : label is "16'b0000000010111000";
  attribute LC_LOW_BIT_POS_PROBE_OUT154 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT154 of inst : label is "16'b0000000010111001";
  attribute LC_LOW_BIT_POS_PROBE_OUT155 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT155 of inst : label is "16'b0000000010111010";
  attribute LC_LOW_BIT_POS_PROBE_OUT156 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT156 of inst : label is "16'b0000000010111011";
  attribute LC_LOW_BIT_POS_PROBE_OUT157 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT157 of inst : label is "16'b0000000010111100";
  attribute LC_LOW_BIT_POS_PROBE_OUT158 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT158 of inst : label is "16'b0000000010111101";
  attribute LC_LOW_BIT_POS_PROBE_OUT159 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT159 of inst : label is "16'b0000000010111110";
  attribute LC_LOW_BIT_POS_PROBE_OUT16 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT16 of inst : label is "16'b0000000000101111";
  attribute LC_LOW_BIT_POS_PROBE_OUT160 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT160 of inst : label is "16'b0000000010111111";
  attribute LC_LOW_BIT_POS_PROBE_OUT161 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT161 of inst : label is "16'b0000000011000000";
  attribute LC_LOW_BIT_POS_PROBE_OUT162 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT162 of inst : label is "16'b0000000011000001";
  attribute LC_LOW_BIT_POS_PROBE_OUT163 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT163 of inst : label is "16'b0000000011000010";
  attribute LC_LOW_BIT_POS_PROBE_OUT164 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT164 of inst : label is "16'b0000000011000011";
  attribute LC_LOW_BIT_POS_PROBE_OUT165 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT165 of inst : label is "16'b0000000011000100";
  attribute LC_LOW_BIT_POS_PROBE_OUT166 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT166 of inst : label is "16'b0000000011000101";
  attribute LC_LOW_BIT_POS_PROBE_OUT167 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT167 of inst : label is "16'b0000000011000110";
  attribute LC_LOW_BIT_POS_PROBE_OUT168 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT168 of inst : label is "16'b0000000011000111";
  attribute LC_LOW_BIT_POS_PROBE_OUT169 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT169 of inst : label is "16'b0000000011001000";
  attribute LC_LOW_BIT_POS_PROBE_OUT17 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT17 of inst : label is "16'b0000000000110000";
  attribute LC_LOW_BIT_POS_PROBE_OUT170 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT170 of inst : label is "16'b0000000011001001";
  attribute LC_LOW_BIT_POS_PROBE_OUT171 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT171 of inst : label is "16'b0000000011001010";
  attribute LC_LOW_BIT_POS_PROBE_OUT172 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT172 of inst : label is "16'b0000000011001011";
  attribute LC_LOW_BIT_POS_PROBE_OUT173 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT173 of inst : label is "16'b0000000011001100";
  attribute LC_LOW_BIT_POS_PROBE_OUT174 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT174 of inst : label is "16'b0000000011001101";
  attribute LC_LOW_BIT_POS_PROBE_OUT175 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT175 of inst : label is "16'b0000000011001110";
  attribute LC_LOW_BIT_POS_PROBE_OUT176 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT176 of inst : label is "16'b0000000011001111";
  attribute LC_LOW_BIT_POS_PROBE_OUT177 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT177 of inst : label is "16'b0000000011010000";
  attribute LC_LOW_BIT_POS_PROBE_OUT178 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT178 of inst : label is "16'b0000000011010001";
  attribute LC_LOW_BIT_POS_PROBE_OUT179 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT179 of inst : label is "16'b0000000011010010";
  attribute LC_LOW_BIT_POS_PROBE_OUT18 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT18 of inst : label is "16'b0000000000110001";
  attribute LC_LOW_BIT_POS_PROBE_OUT180 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT180 of inst : label is "16'b0000000011010011";
  attribute LC_LOW_BIT_POS_PROBE_OUT181 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT181 of inst : label is "16'b0000000011010100";
  attribute LC_LOW_BIT_POS_PROBE_OUT182 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT182 of inst : label is "16'b0000000011010101";
  attribute LC_LOW_BIT_POS_PROBE_OUT183 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT183 of inst : label is "16'b0000000011010110";
  attribute LC_LOW_BIT_POS_PROBE_OUT184 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT184 of inst : label is "16'b0000000011010111";
  attribute LC_LOW_BIT_POS_PROBE_OUT185 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT185 of inst : label is "16'b0000000011011000";
  attribute LC_LOW_BIT_POS_PROBE_OUT186 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT186 of inst : label is "16'b0000000011011001";
  attribute LC_LOW_BIT_POS_PROBE_OUT187 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT187 of inst : label is "16'b0000000011011010";
  attribute LC_LOW_BIT_POS_PROBE_OUT188 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT188 of inst : label is "16'b0000000011011011";
  attribute LC_LOW_BIT_POS_PROBE_OUT189 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT189 of inst : label is "16'b0000000011011100";
  attribute LC_LOW_BIT_POS_PROBE_OUT19 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT19 of inst : label is "16'b0000000000110010";
  attribute LC_LOW_BIT_POS_PROBE_OUT190 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT190 of inst : label is "16'b0000000011011101";
  attribute LC_LOW_BIT_POS_PROBE_OUT191 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT191 of inst : label is "16'b0000000011011110";
  attribute LC_LOW_BIT_POS_PROBE_OUT192 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT192 of inst : label is "16'b0000000011011111";
  attribute LC_LOW_BIT_POS_PROBE_OUT193 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT193 of inst : label is "16'b0000000011100000";
  attribute LC_LOW_BIT_POS_PROBE_OUT194 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT194 of inst : label is "16'b0000000011100001";
  attribute LC_LOW_BIT_POS_PROBE_OUT195 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT195 of inst : label is "16'b0000000011100010";
  attribute LC_LOW_BIT_POS_PROBE_OUT196 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT196 of inst : label is "16'b0000000011100011";
  attribute LC_LOW_BIT_POS_PROBE_OUT197 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT197 of inst : label is "16'b0000000011100100";
  attribute LC_LOW_BIT_POS_PROBE_OUT198 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT198 of inst : label is "16'b0000000011100101";
  attribute LC_LOW_BIT_POS_PROBE_OUT199 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT199 of inst : label is "16'b0000000011100110";
  attribute LC_LOW_BIT_POS_PROBE_OUT2 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT2 of inst : label is "16'b0000000000100001";
  attribute LC_LOW_BIT_POS_PROBE_OUT20 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT20 of inst : label is "16'b0000000000110011";
  attribute LC_LOW_BIT_POS_PROBE_OUT200 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT200 of inst : label is "16'b0000000011100111";
  attribute LC_LOW_BIT_POS_PROBE_OUT201 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT201 of inst : label is "16'b0000000011101000";
  attribute LC_LOW_BIT_POS_PROBE_OUT202 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT202 of inst : label is "16'b0000000011101001";
  attribute LC_LOW_BIT_POS_PROBE_OUT203 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT203 of inst : label is "16'b0000000011101010";
  attribute LC_LOW_BIT_POS_PROBE_OUT204 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT204 of inst : label is "16'b0000000011101011";
  attribute LC_LOW_BIT_POS_PROBE_OUT205 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT205 of inst : label is "16'b0000000011101100";
  attribute LC_LOW_BIT_POS_PROBE_OUT206 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT206 of inst : label is "16'b0000000011101101";
  attribute LC_LOW_BIT_POS_PROBE_OUT207 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT207 of inst : label is "16'b0000000011101110";
  attribute LC_LOW_BIT_POS_PROBE_OUT208 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT208 of inst : label is "16'b0000000011101111";
  attribute LC_LOW_BIT_POS_PROBE_OUT209 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT209 of inst : label is "16'b0000000011110000";
  attribute LC_LOW_BIT_POS_PROBE_OUT21 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT21 of inst : label is "16'b0000000000110100";
  attribute LC_LOW_BIT_POS_PROBE_OUT210 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT210 of inst : label is "16'b0000000011110001";
  attribute LC_LOW_BIT_POS_PROBE_OUT211 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT211 of inst : label is "16'b0000000011110010";
  attribute LC_LOW_BIT_POS_PROBE_OUT212 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT212 of inst : label is "16'b0000000011110011";
  attribute LC_LOW_BIT_POS_PROBE_OUT213 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT213 of inst : label is "16'b0000000011110100";
  attribute LC_LOW_BIT_POS_PROBE_OUT214 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT214 of inst : label is "16'b0000000011110101";
  attribute LC_LOW_BIT_POS_PROBE_OUT215 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT215 of inst : label is "16'b0000000011110110";
  attribute LC_LOW_BIT_POS_PROBE_OUT216 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT216 of inst : label is "16'b0000000011110111";
  attribute LC_LOW_BIT_POS_PROBE_OUT217 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT217 of inst : label is "16'b0000000011111000";
  attribute LC_LOW_BIT_POS_PROBE_OUT218 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT218 of inst : label is "16'b0000000011111001";
  attribute LC_LOW_BIT_POS_PROBE_OUT219 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT219 of inst : label is "16'b0000000011111010";
  attribute LC_LOW_BIT_POS_PROBE_OUT22 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT22 of inst : label is "16'b0000000000110101";
  attribute LC_LOW_BIT_POS_PROBE_OUT220 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT220 of inst : label is "16'b0000000011111011";
  attribute LC_LOW_BIT_POS_PROBE_OUT221 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT221 of inst : label is "16'b0000000011111100";
  attribute LC_LOW_BIT_POS_PROBE_OUT222 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT222 of inst : label is "16'b0000000011111101";
  attribute LC_LOW_BIT_POS_PROBE_OUT223 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT223 of inst : label is "16'b0000000011111110";
  attribute LC_LOW_BIT_POS_PROBE_OUT224 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT224 of inst : label is "16'b0000000011111111";
  attribute LC_LOW_BIT_POS_PROBE_OUT225 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT225 of inst : label is "16'b0000000100000000";
  attribute LC_LOW_BIT_POS_PROBE_OUT226 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT226 of inst : label is "16'b0000000100000001";
  attribute LC_LOW_BIT_POS_PROBE_OUT227 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT227 of inst : label is "16'b0000000100000010";
  attribute LC_LOW_BIT_POS_PROBE_OUT228 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT228 of inst : label is "16'b0000000100000011";
  attribute LC_LOW_BIT_POS_PROBE_OUT229 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT229 of inst : label is "16'b0000000100000100";
  attribute LC_LOW_BIT_POS_PROBE_OUT23 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT23 of inst : label is "16'b0000000000110110";
  attribute LC_LOW_BIT_POS_PROBE_OUT230 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT230 of inst : label is "16'b0000000100000101";
  attribute LC_LOW_BIT_POS_PROBE_OUT231 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT231 of inst : label is "16'b0000000100000110";
  attribute LC_LOW_BIT_POS_PROBE_OUT232 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT232 of inst : label is "16'b0000000100000111";
  attribute LC_LOW_BIT_POS_PROBE_OUT233 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT233 of inst : label is "16'b0000000100001000";
  attribute LC_LOW_BIT_POS_PROBE_OUT234 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT234 of inst : label is "16'b0000000100001001";
  attribute LC_LOW_BIT_POS_PROBE_OUT235 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT235 of inst : label is "16'b0000000100001010";
  attribute LC_LOW_BIT_POS_PROBE_OUT236 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT236 of inst : label is "16'b0000000100001011";
  attribute LC_LOW_BIT_POS_PROBE_OUT237 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT237 of inst : label is "16'b0000000100001100";
  attribute LC_LOW_BIT_POS_PROBE_OUT238 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT238 of inst : label is "16'b0000000100001101";
  attribute LC_LOW_BIT_POS_PROBE_OUT239 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT239 of inst : label is "16'b0000000100001110";
  attribute LC_LOW_BIT_POS_PROBE_OUT24 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT24 of inst : label is "16'b0000000000110111";
  attribute LC_LOW_BIT_POS_PROBE_OUT240 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT240 of inst : label is "16'b0000000100001111";
  attribute LC_LOW_BIT_POS_PROBE_OUT241 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT241 of inst : label is "16'b0000000100010000";
  attribute LC_LOW_BIT_POS_PROBE_OUT242 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT242 of inst : label is "16'b0000000100010001";
  attribute LC_LOW_BIT_POS_PROBE_OUT243 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT243 of inst : label is "16'b0000000100010010";
  attribute LC_LOW_BIT_POS_PROBE_OUT244 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT244 of inst : label is "16'b0000000100010011";
  attribute LC_LOW_BIT_POS_PROBE_OUT245 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT245 of inst : label is "16'b0000000100010100";
  attribute LC_LOW_BIT_POS_PROBE_OUT246 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT246 of inst : label is "16'b0000000100010101";
  attribute LC_LOW_BIT_POS_PROBE_OUT247 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT247 of inst : label is "16'b0000000100010110";
  attribute LC_LOW_BIT_POS_PROBE_OUT248 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT248 of inst : label is "16'b0000000100010111";
  attribute LC_LOW_BIT_POS_PROBE_OUT249 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT249 of inst : label is "16'b0000000100011000";
  attribute LC_LOW_BIT_POS_PROBE_OUT25 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT25 of inst : label is "16'b0000000000111000";
  attribute LC_LOW_BIT_POS_PROBE_OUT250 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT250 of inst : label is "16'b0000000100011001";
  attribute LC_LOW_BIT_POS_PROBE_OUT251 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT251 of inst : label is "16'b0000000100011010";
  attribute LC_LOW_BIT_POS_PROBE_OUT252 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT252 of inst : label is "16'b0000000100011011";
  attribute LC_LOW_BIT_POS_PROBE_OUT253 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT253 of inst : label is "16'b0000000100011100";
  attribute LC_LOW_BIT_POS_PROBE_OUT254 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT254 of inst : label is "16'b0000000100011101";
  attribute LC_LOW_BIT_POS_PROBE_OUT255 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT255 of inst : label is "16'b0000000100011110";
  attribute LC_LOW_BIT_POS_PROBE_OUT26 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT26 of inst : label is "16'b0000000000111001";
  attribute LC_LOW_BIT_POS_PROBE_OUT27 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT27 of inst : label is "16'b0000000000111010";
  attribute LC_LOW_BIT_POS_PROBE_OUT28 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT28 of inst : label is "16'b0000000000111011";
  attribute LC_LOW_BIT_POS_PROBE_OUT29 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT29 of inst : label is "16'b0000000000111100";
  attribute LC_LOW_BIT_POS_PROBE_OUT3 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT3 of inst : label is "16'b0000000000100010";
  attribute LC_LOW_BIT_POS_PROBE_OUT30 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT30 of inst : label is "16'b0000000000111101";
  attribute LC_LOW_BIT_POS_PROBE_OUT31 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT31 of inst : label is "16'b0000000000111110";
  attribute LC_LOW_BIT_POS_PROBE_OUT32 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT32 of inst : label is "16'b0000000000111111";
  attribute LC_LOW_BIT_POS_PROBE_OUT33 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT33 of inst : label is "16'b0000000001000000";
  attribute LC_LOW_BIT_POS_PROBE_OUT34 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT34 of inst : label is "16'b0000000001000001";
  attribute LC_LOW_BIT_POS_PROBE_OUT35 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT35 of inst : label is "16'b0000000001000010";
  attribute LC_LOW_BIT_POS_PROBE_OUT36 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT36 of inst : label is "16'b0000000001000011";
  attribute LC_LOW_BIT_POS_PROBE_OUT37 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT37 of inst : label is "16'b0000000001000100";
  attribute LC_LOW_BIT_POS_PROBE_OUT38 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT38 of inst : label is "16'b0000000001000101";
  attribute LC_LOW_BIT_POS_PROBE_OUT39 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT39 of inst : label is "16'b0000000001000110";
  attribute LC_LOW_BIT_POS_PROBE_OUT4 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT4 of inst : label is "16'b0000000000100011";
  attribute LC_LOW_BIT_POS_PROBE_OUT40 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT40 of inst : label is "16'b0000000001000111";
  attribute LC_LOW_BIT_POS_PROBE_OUT41 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT41 of inst : label is "16'b0000000001001000";
  attribute LC_LOW_BIT_POS_PROBE_OUT42 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT42 of inst : label is "16'b0000000001001001";
  attribute LC_LOW_BIT_POS_PROBE_OUT43 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT43 of inst : label is "16'b0000000001001010";
  attribute LC_LOW_BIT_POS_PROBE_OUT44 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT44 of inst : label is "16'b0000000001001011";
  attribute LC_LOW_BIT_POS_PROBE_OUT45 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT45 of inst : label is "16'b0000000001001100";
  attribute LC_LOW_BIT_POS_PROBE_OUT46 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT46 of inst : label is "16'b0000000001001101";
  attribute LC_LOW_BIT_POS_PROBE_OUT47 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT47 of inst : label is "16'b0000000001001110";
  attribute LC_LOW_BIT_POS_PROBE_OUT48 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT48 of inst : label is "16'b0000000001001111";
  attribute LC_LOW_BIT_POS_PROBE_OUT49 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT49 of inst : label is "16'b0000000001010000";
  attribute LC_LOW_BIT_POS_PROBE_OUT5 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT5 of inst : label is "16'b0000000000100100";
  attribute LC_LOW_BIT_POS_PROBE_OUT50 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT50 of inst : label is "16'b0000000001010001";
  attribute LC_LOW_BIT_POS_PROBE_OUT51 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT51 of inst : label is "16'b0000000001010010";
  attribute LC_LOW_BIT_POS_PROBE_OUT52 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT52 of inst : label is "16'b0000000001010011";
  attribute LC_LOW_BIT_POS_PROBE_OUT53 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT53 of inst : label is "16'b0000000001010100";
  attribute LC_LOW_BIT_POS_PROBE_OUT54 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT54 of inst : label is "16'b0000000001010101";
  attribute LC_LOW_BIT_POS_PROBE_OUT55 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT55 of inst : label is "16'b0000000001010110";
  attribute LC_LOW_BIT_POS_PROBE_OUT56 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT56 of inst : label is "16'b0000000001010111";
  attribute LC_LOW_BIT_POS_PROBE_OUT57 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT57 of inst : label is "16'b0000000001011000";
  attribute LC_LOW_BIT_POS_PROBE_OUT58 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT58 of inst : label is "16'b0000000001011001";
  attribute LC_LOW_BIT_POS_PROBE_OUT59 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT59 of inst : label is "16'b0000000001011010";
  attribute LC_LOW_BIT_POS_PROBE_OUT6 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT6 of inst : label is "16'b0000000000100101";
  attribute LC_LOW_BIT_POS_PROBE_OUT60 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT60 of inst : label is "16'b0000000001011011";
  attribute LC_LOW_BIT_POS_PROBE_OUT61 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT61 of inst : label is "16'b0000000001011100";
  attribute LC_LOW_BIT_POS_PROBE_OUT62 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT62 of inst : label is "16'b0000000001011101";
  attribute LC_LOW_BIT_POS_PROBE_OUT63 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT63 of inst : label is "16'b0000000001011110";
  attribute LC_LOW_BIT_POS_PROBE_OUT64 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT64 of inst : label is "16'b0000000001011111";
  attribute LC_LOW_BIT_POS_PROBE_OUT65 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT65 of inst : label is "16'b0000000001100000";
  attribute LC_LOW_BIT_POS_PROBE_OUT66 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT66 of inst : label is "16'b0000000001100001";
  attribute LC_LOW_BIT_POS_PROBE_OUT67 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT67 of inst : label is "16'b0000000001100010";
  attribute LC_LOW_BIT_POS_PROBE_OUT68 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT68 of inst : label is "16'b0000000001100011";
  attribute LC_LOW_BIT_POS_PROBE_OUT69 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT69 of inst : label is "16'b0000000001100100";
  attribute LC_LOW_BIT_POS_PROBE_OUT7 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT7 of inst : label is "16'b0000000000100110";
  attribute LC_LOW_BIT_POS_PROBE_OUT70 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT70 of inst : label is "16'b0000000001100101";
  attribute LC_LOW_BIT_POS_PROBE_OUT71 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT71 of inst : label is "16'b0000000001100110";
  attribute LC_LOW_BIT_POS_PROBE_OUT72 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT72 of inst : label is "16'b0000000001100111";
  attribute LC_LOW_BIT_POS_PROBE_OUT73 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT73 of inst : label is "16'b0000000001101000";
  attribute LC_LOW_BIT_POS_PROBE_OUT74 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT74 of inst : label is "16'b0000000001101001";
  attribute LC_LOW_BIT_POS_PROBE_OUT75 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT75 of inst : label is "16'b0000000001101010";
  attribute LC_LOW_BIT_POS_PROBE_OUT76 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT76 of inst : label is "16'b0000000001101011";
  attribute LC_LOW_BIT_POS_PROBE_OUT77 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT77 of inst : label is "16'b0000000001101100";
  attribute LC_LOW_BIT_POS_PROBE_OUT78 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT78 of inst : label is "16'b0000000001101101";
  attribute LC_LOW_BIT_POS_PROBE_OUT79 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT79 of inst : label is "16'b0000000001101110";
  attribute LC_LOW_BIT_POS_PROBE_OUT8 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT8 of inst : label is "16'b0000000000100111";
  attribute LC_LOW_BIT_POS_PROBE_OUT80 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT80 of inst : label is "16'b0000000001101111";
  attribute LC_LOW_BIT_POS_PROBE_OUT81 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT81 of inst : label is "16'b0000000001110000";
  attribute LC_LOW_BIT_POS_PROBE_OUT82 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT82 of inst : label is "16'b0000000001110001";
  attribute LC_LOW_BIT_POS_PROBE_OUT83 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT83 of inst : label is "16'b0000000001110010";
  attribute LC_LOW_BIT_POS_PROBE_OUT84 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT84 of inst : label is "16'b0000000001110011";
  attribute LC_LOW_BIT_POS_PROBE_OUT85 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT85 of inst : label is "16'b0000000001110100";
  attribute LC_LOW_BIT_POS_PROBE_OUT86 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT86 of inst : label is "16'b0000000001110101";
  attribute LC_LOW_BIT_POS_PROBE_OUT87 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT87 of inst : label is "16'b0000000001110110";
  attribute LC_LOW_BIT_POS_PROBE_OUT88 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT88 of inst : label is "16'b0000000001110111";
  attribute LC_LOW_BIT_POS_PROBE_OUT89 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT89 of inst : label is "16'b0000000001111000";
  attribute LC_LOW_BIT_POS_PROBE_OUT9 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT9 of inst : label is "16'b0000000000101000";
  attribute LC_LOW_BIT_POS_PROBE_OUT90 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT90 of inst : label is "16'b0000000001111001";
  attribute LC_LOW_BIT_POS_PROBE_OUT91 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT91 of inst : label is "16'b0000000001111010";
  attribute LC_LOW_BIT_POS_PROBE_OUT92 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT92 of inst : label is "16'b0000000001111011";
  attribute LC_LOW_BIT_POS_PROBE_OUT93 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT93 of inst : label is "16'b0000000001111100";
  attribute LC_LOW_BIT_POS_PROBE_OUT94 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT94 of inst : label is "16'b0000000001111101";
  attribute LC_LOW_BIT_POS_PROBE_OUT95 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT95 of inst : label is "16'b0000000001111110";
  attribute LC_LOW_BIT_POS_PROBE_OUT96 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT96 of inst : label is "16'b0000000001111111";
  attribute LC_LOW_BIT_POS_PROBE_OUT97 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT97 of inst : label is "16'b0000000010000000";
  attribute LC_LOW_BIT_POS_PROBE_OUT98 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT98 of inst : label is "16'b0000000010000001";
  attribute LC_LOW_BIT_POS_PROBE_OUT99 : string;
  attribute LC_LOW_BIT_POS_PROBE_OUT99 of inst : label is "16'b0000000010000010";
  attribute LC_PROBE_IN_WIDTH_STRING : string;
  attribute LC_PROBE_IN_WIDTH_STRING of inst : label is "2048'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111";
  attribute LC_PROBE_OUT_HIGH_BIT_POS_STRING : string;
  attribute LC_PROBE_OUT_HIGH_BIT_POS_STRING of inst : label is "4096'b0000000100011110000000010001110100000001000111000000000100011011000000010001101000000001000110010000000100011000000000010001011100000001000101100000000100010101000000010001010000000001000100110000000100010010000000010001000100000001000100000000000100001111000000010000111000000001000011010000000100001100000000010000101100000001000010100000000100001001000000010000100000000001000001110000000100000110000000010000010100000001000001000000000100000011000000010000001000000001000000010000000100000000000000001111111100000000111111100000000011111101000000001111110000000000111110110000000011111010000000001111100100000000111110000000000011110111000000001111011000000000111101010000000011110100000000001111001100000000111100100000000011110001000000001111000000000000111011110000000011101110000000001110110100000000111011000000000011101011000000001110101000000000111010010000000011101000000000001110011100000000111001100000000011100101000000001110010000000000111000110000000011100010000000001110000100000000111000000000000011011111000000001101111000000000110111010000000011011100000000001101101100000000110110100000000011011001000000001101100000000000110101110000000011010110000000001101010100000000110101000000000011010011000000001101001000000000110100010000000011010000000000001100111100000000110011100000000011001101000000001100110000000000110010110000000011001010000000001100100100000000110010000000000011000111000000001100011000000000110001010000000011000100000000001100001100000000110000100000000011000001000000001100000000000000101111110000000010111110000000001011110100000000101111000000000010111011000000001011101000000000101110010000000010111000000000001011011100000000101101100000000010110101000000001011010000000000101100110000000010110010000000001011000100000000101100000000000010101111000000001010111000000000101011010000000010101100000000001010101100000000101010100000000010101001000000001010100000000000101001110000000010100110000000001010010100000000101001000000000010100011000000001010001000000000101000010000000010100000000000001001111100000000100111100000000010011101000000001001110000000000100110110000000010011010000000001001100100000000100110000000000010010111000000001001011000000000100101010000000010010100000000001001001100000000100100100000000010010001000000001001000000000000100011110000000010001110000000001000110100000000100011000000000010001011000000001000101000000000100010010000000010001000000000001000011100000000100001100000000010000101000000001000010000000000100000110000000010000010000000001000000100000000100000000000000001111111000000000111111000000000011111010000000001111100000000000111101100000000011110100000000001111001000000000111100000000000011101110000000001110110000000000111010100000000011101000000000001110011000000000111001000000000011100010000000001110000000000000110111100000000011011100000000001101101000000000110110000000000011010110000000001101010000000000110100100000000011010000000000001100111000000000110011000000000011001010000000001100100000000000110001100000000011000100000000001100001000000000110000000000000010111110000000001011110000000000101110100000000010111000000000001011011000000000101101000000000010110010000000001011000000000000101011100000000010101100000000001010101000000000101010000000000010100110000000001010010000000000101000100000000010100000000000001001111000000000100111000000000010011010000000001001100000000000100101100000000010010100000000001001001000000000100100000000000010001110000000001000110000000000100010100000000010001000000000001000011000000000100001000000000010000010000000001000000000000000011111100000000001111100000000000111101000000000011110000000000001110110000000000111010000000000011100100000000001110000000000000110111000000000011011000000000001101010000000000110100000000000011001100000000001100100000000000110001000000000011000000000000001011110000000000101110000000000010110100000000001011000000000000101011000000000010101000000000001010010000000000101000000000000010011100000000001001100000000000100101000000000010010000000000001000110000000000100010000000000010000100000000001000000000000000011111";
  attribute LC_PROBE_OUT_INIT_VAL_STRING : string;
  attribute LC_PROBE_OUT_INIT_VAL_STRING of inst : label is "287'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute LC_PROBE_OUT_LOW_BIT_POS_STRING : string;
  attribute LC_PROBE_OUT_LOW_BIT_POS_STRING of inst : label is "4096'b0000000100011110000000010001110100000001000111000000000100011011000000010001101000000001000110010000000100011000000000010001011100000001000101100000000100010101000000010001010000000001000100110000000100010010000000010001000100000001000100000000000100001111000000010000111000000001000011010000000100001100000000010000101100000001000010100000000100001001000000010000100000000001000001110000000100000110000000010000010100000001000001000000000100000011000000010000001000000001000000010000000100000000000000001111111100000000111111100000000011111101000000001111110000000000111110110000000011111010000000001111100100000000111110000000000011110111000000001111011000000000111101010000000011110100000000001111001100000000111100100000000011110001000000001111000000000000111011110000000011101110000000001110110100000000111011000000000011101011000000001110101000000000111010010000000011101000000000001110011100000000111001100000000011100101000000001110010000000000111000110000000011100010000000001110000100000000111000000000000011011111000000001101111000000000110111010000000011011100000000001101101100000000110110100000000011011001000000001101100000000000110101110000000011010110000000001101010100000000110101000000000011010011000000001101001000000000110100010000000011010000000000001100111100000000110011100000000011001101000000001100110000000000110010110000000011001010000000001100100100000000110010000000000011000111000000001100011000000000110001010000000011000100000000001100001100000000110000100000000011000001000000001100000000000000101111110000000010111110000000001011110100000000101111000000000010111011000000001011101000000000101110010000000010111000000000001011011100000000101101100000000010110101000000001011010000000000101100110000000010110010000000001011000100000000101100000000000010101111000000001010111000000000101011010000000010101100000000001010101100000000101010100000000010101001000000001010100000000000101001110000000010100110000000001010010100000000101001000000000010100011000000001010001000000000101000010000000010100000000000001001111100000000100111100000000010011101000000001001110000000000100110110000000010011010000000001001100100000000100110000000000010010111000000001001011000000000100101010000000010010100000000001001001100000000100100100000000010010001000000001001000000000000100011110000000010001110000000001000110100000000100011000000000010001011000000001000101000000000100010010000000010001000000000001000011100000000100001100000000010000101000000001000010000000000100000110000000010000010000000001000000100000000100000000000000001111111000000000111111000000000011111010000000001111100000000000111101100000000011110100000000001111001000000000111100000000000011101110000000001110110000000000111010100000000011101000000000001110011000000000111001000000000011100010000000001110000000000000110111100000000011011100000000001101101000000000110110000000000011010110000000001101010000000000110100100000000011010000000000001100111000000000110011000000000011001010000000001100100000000000110001100000000011000100000000001100001000000000110000000000000010111110000000001011110000000000101110100000000010111000000000001011011000000000101101000000000010110010000000001011000000000000101011100000000010101100000000001010101000000000101010000000000010100110000000001010010000000000101000100000000010100000000000001001111000000000100111000000000010011010000000001001100000000000100101100000000010010100000000001001001000000000100100000000000010001110000000001000110000000000100010100000000010001000000000001000011000000000100001000000000010000010000000001000000000000000011111100000000001111100000000000111101000000000011110000000000001110110000000000111010000000000011100100000000001110000000000000110111000000000011011000000000001101010000000000110100000000000011001100000000001100100000000000110001000000000011000000000000001011110000000000101110000000000010110100000000001011000000000000101011000000000010101000000000001010010000000000101000000000000010011100000000001001100000000000100101000000000010010000000000001000110000000000100010000000000010000100000000001000000000000000000000";
  attribute LC_PROBE_OUT_WIDTH_STRING : string;
  attribute LC_PROBE_OUT_WIDTH_STRING of inst : label is "2048'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111";
  attribute LC_TOTAL_PROBE_IN_WIDTH : integer;
  attribute LC_TOTAL_PROBE_IN_WIDTH of inst : label is 32;
  attribute LC_TOTAL_PROBE_OUT_WIDTH : integer;
  attribute LC_TOTAL_PROBE_OUT_WIDTH of inst : label is 32;
  attribute syn_noprune : string;
  attribute syn_noprune of inst : label is "1";
begin
inst: entity work.top_aurora_0_0_vio_v3_0_19_vio
     port map (
      clk => clk,
      probe_in0(31 downto 0) => probe_in0(31 downto 0),
      probe_in1(0) => '0',
      probe_in10(0) => '0',
      probe_in100(0) => '0',
      probe_in101(0) => '0',
      probe_in102(0) => '0',
      probe_in103(0) => '0',
      probe_in104(0) => '0',
      probe_in105(0) => '0',
      probe_in106(0) => '0',
      probe_in107(0) => '0',
      probe_in108(0) => '0',
      probe_in109(0) => '0',
      probe_in11(0) => '0',
      probe_in110(0) => '0',
      probe_in111(0) => '0',
      probe_in112(0) => '0',
      probe_in113(0) => '0',
      probe_in114(0) => '0',
      probe_in115(0) => '0',
      probe_in116(0) => '0',
      probe_in117(0) => '0',
      probe_in118(0) => '0',
      probe_in119(0) => '0',
      probe_in12(0) => '0',
      probe_in120(0) => '0',
      probe_in121(0) => '0',
      probe_in122(0) => '0',
      probe_in123(0) => '0',
      probe_in124(0) => '0',
      probe_in125(0) => '0',
      probe_in126(0) => '0',
      probe_in127(0) => '0',
      probe_in128(0) => '0',
      probe_in129(0) => '0',
      probe_in13(0) => '0',
      probe_in130(0) => '0',
      probe_in131(0) => '0',
      probe_in132(0) => '0',
      probe_in133(0) => '0',
      probe_in134(0) => '0',
      probe_in135(0) => '0',
      probe_in136(0) => '0',
      probe_in137(0) => '0',
      probe_in138(0) => '0',
      probe_in139(0) => '0',
      probe_in14(0) => '0',
      probe_in140(0) => '0',
      probe_in141(0) => '0',
      probe_in142(0) => '0',
      probe_in143(0) => '0',
      probe_in144(0) => '0',
      probe_in145(0) => '0',
      probe_in146(0) => '0',
      probe_in147(0) => '0',
      probe_in148(0) => '0',
      probe_in149(0) => '0',
      probe_in15(0) => '0',
      probe_in150(0) => '0',
      probe_in151(0) => '0',
      probe_in152(0) => '0',
      probe_in153(0) => '0',
      probe_in154(0) => '0',
      probe_in155(0) => '0',
      probe_in156(0) => '0',
      probe_in157(0) => '0',
      probe_in158(0) => '0',
      probe_in159(0) => '0',
      probe_in16(0) => '0',
      probe_in160(0) => '0',
      probe_in161(0) => '0',
      probe_in162(0) => '0',
      probe_in163(0) => '0',
      probe_in164(0) => '0',
      probe_in165(0) => '0',
      probe_in166(0) => '0',
      probe_in167(0) => '0',
      probe_in168(0) => '0',
      probe_in169(0) => '0',
      probe_in17(0) => '0',
      probe_in170(0) => '0',
      probe_in171(0) => '0',
      probe_in172(0) => '0',
      probe_in173(0) => '0',
      probe_in174(0) => '0',
      probe_in175(0) => '0',
      probe_in176(0) => '0',
      probe_in177(0) => '0',
      probe_in178(0) => '0',
      probe_in179(0) => '0',
      probe_in18(0) => '0',
      probe_in180(0) => '0',
      probe_in181(0) => '0',
      probe_in182(0) => '0',
      probe_in183(0) => '0',
      probe_in184(0) => '0',
      probe_in185(0) => '0',
      probe_in186(0) => '0',
      probe_in187(0) => '0',
      probe_in188(0) => '0',
      probe_in189(0) => '0',
      probe_in19(0) => '0',
      probe_in190(0) => '0',
      probe_in191(0) => '0',
      probe_in192(0) => '0',
      probe_in193(0) => '0',
      probe_in194(0) => '0',
      probe_in195(0) => '0',
      probe_in196(0) => '0',
      probe_in197(0) => '0',
      probe_in198(0) => '0',
      probe_in199(0) => '0',
      probe_in2(0) => '0',
      probe_in20(0) => '0',
      probe_in200(0) => '0',
      probe_in201(0) => '0',
      probe_in202(0) => '0',
      probe_in203(0) => '0',
      probe_in204(0) => '0',
      probe_in205(0) => '0',
      probe_in206(0) => '0',
      probe_in207(0) => '0',
      probe_in208(0) => '0',
      probe_in209(0) => '0',
      probe_in21(0) => '0',
      probe_in210(0) => '0',
      probe_in211(0) => '0',
      probe_in212(0) => '0',
      probe_in213(0) => '0',
      probe_in214(0) => '0',
      probe_in215(0) => '0',
      probe_in216(0) => '0',
      probe_in217(0) => '0',
      probe_in218(0) => '0',
      probe_in219(0) => '0',
      probe_in22(0) => '0',
      probe_in220(0) => '0',
      probe_in221(0) => '0',
      probe_in222(0) => '0',
      probe_in223(0) => '0',
      probe_in224(0) => '0',
      probe_in225(0) => '0',
      probe_in226(0) => '0',
      probe_in227(0) => '0',
      probe_in228(0) => '0',
      probe_in229(0) => '0',
      probe_in23(0) => '0',
      probe_in230(0) => '0',
      probe_in231(0) => '0',
      probe_in232(0) => '0',
      probe_in233(0) => '0',
      probe_in234(0) => '0',
      probe_in235(0) => '0',
      probe_in236(0) => '0',
      probe_in237(0) => '0',
      probe_in238(0) => '0',
      probe_in239(0) => '0',
      probe_in24(0) => '0',
      probe_in240(0) => '0',
      probe_in241(0) => '0',
      probe_in242(0) => '0',
      probe_in243(0) => '0',
      probe_in244(0) => '0',
      probe_in245(0) => '0',
      probe_in246(0) => '0',
      probe_in247(0) => '0',
      probe_in248(0) => '0',
      probe_in249(0) => '0',
      probe_in25(0) => '0',
      probe_in250(0) => '0',
      probe_in251(0) => '0',
      probe_in252(0) => '0',
      probe_in253(0) => '0',
      probe_in254(0) => '0',
      probe_in255(0) => '0',
      probe_in26(0) => '0',
      probe_in27(0) => '0',
      probe_in28(0) => '0',
      probe_in29(0) => '0',
      probe_in3(0) => '0',
      probe_in30(0) => '0',
      probe_in31(0) => '0',
      probe_in32(0) => '0',
      probe_in33(0) => '0',
      probe_in34(0) => '0',
      probe_in35(0) => '0',
      probe_in36(0) => '0',
      probe_in37(0) => '0',
      probe_in38(0) => '0',
      probe_in39(0) => '0',
      probe_in4(0) => '0',
      probe_in40(0) => '0',
      probe_in41(0) => '0',
      probe_in42(0) => '0',
      probe_in43(0) => '0',
      probe_in44(0) => '0',
      probe_in45(0) => '0',
      probe_in46(0) => '0',
      probe_in47(0) => '0',
      probe_in48(0) => '0',
      probe_in49(0) => '0',
      probe_in5(0) => '0',
      probe_in50(0) => '0',
      probe_in51(0) => '0',
      probe_in52(0) => '0',
      probe_in53(0) => '0',
      probe_in54(0) => '0',
      probe_in55(0) => '0',
      probe_in56(0) => '0',
      probe_in57(0) => '0',
      probe_in58(0) => '0',
      probe_in59(0) => '0',
      probe_in6(0) => '0',
      probe_in60(0) => '0',
      probe_in61(0) => '0',
      probe_in62(0) => '0',
      probe_in63(0) => '0',
      probe_in64(0) => '0',
      probe_in65(0) => '0',
      probe_in66(0) => '0',
      probe_in67(0) => '0',
      probe_in68(0) => '0',
      probe_in69(0) => '0',
      probe_in7(0) => '0',
      probe_in70(0) => '0',
      probe_in71(0) => '0',
      probe_in72(0) => '0',
      probe_in73(0) => '0',
      probe_in74(0) => '0',
      probe_in75(0) => '0',
      probe_in76(0) => '0',
      probe_in77(0) => '0',
      probe_in78(0) => '0',
      probe_in79(0) => '0',
      probe_in8(0) => '0',
      probe_in80(0) => '0',
      probe_in81(0) => '0',
      probe_in82(0) => '0',
      probe_in83(0) => '0',
      probe_in84(0) => '0',
      probe_in85(0) => '0',
      probe_in86(0) => '0',
      probe_in87(0) => '0',
      probe_in88(0) => '0',
      probe_in89(0) => '0',
      probe_in9(0) => '0',
      probe_in90(0) => '0',
      probe_in91(0) => '0',
      probe_in92(0) => '0',
      probe_in93(0) => '0',
      probe_in94(0) => '0',
      probe_in95(0) => '0',
      probe_in96(0) => '0',
      probe_in97(0) => '0',
      probe_in98(0) => '0',
      probe_in99(0) => '0',
      probe_out0(31 downto 0) => probe_out0(31 downto 0),
      probe_out1(0) => NLW_inst_probe_out1_UNCONNECTED(0),
      probe_out10(0) => NLW_inst_probe_out10_UNCONNECTED(0),
      probe_out100(0) => NLW_inst_probe_out100_UNCONNECTED(0),
      probe_out101(0) => NLW_inst_probe_out101_UNCONNECTED(0),
      probe_out102(0) => NLW_inst_probe_out102_UNCONNECTED(0),
      probe_out103(0) => NLW_inst_probe_out103_UNCONNECTED(0),
      probe_out104(0) => NLW_inst_probe_out104_UNCONNECTED(0),
      probe_out105(0) => NLW_inst_probe_out105_UNCONNECTED(0),
      probe_out106(0) => NLW_inst_probe_out106_UNCONNECTED(0),
      probe_out107(0) => NLW_inst_probe_out107_UNCONNECTED(0),
      probe_out108(0) => NLW_inst_probe_out108_UNCONNECTED(0),
      probe_out109(0) => NLW_inst_probe_out109_UNCONNECTED(0),
      probe_out11(0) => NLW_inst_probe_out11_UNCONNECTED(0),
      probe_out110(0) => NLW_inst_probe_out110_UNCONNECTED(0),
      probe_out111(0) => NLW_inst_probe_out111_UNCONNECTED(0),
      probe_out112(0) => NLW_inst_probe_out112_UNCONNECTED(0),
      probe_out113(0) => NLW_inst_probe_out113_UNCONNECTED(0),
      probe_out114(0) => NLW_inst_probe_out114_UNCONNECTED(0),
      probe_out115(0) => NLW_inst_probe_out115_UNCONNECTED(0),
      probe_out116(0) => NLW_inst_probe_out116_UNCONNECTED(0),
      probe_out117(0) => NLW_inst_probe_out117_UNCONNECTED(0),
      probe_out118(0) => NLW_inst_probe_out118_UNCONNECTED(0),
      probe_out119(0) => NLW_inst_probe_out119_UNCONNECTED(0),
      probe_out12(0) => NLW_inst_probe_out12_UNCONNECTED(0),
      probe_out120(0) => NLW_inst_probe_out120_UNCONNECTED(0),
      probe_out121(0) => NLW_inst_probe_out121_UNCONNECTED(0),
      probe_out122(0) => NLW_inst_probe_out122_UNCONNECTED(0),
      probe_out123(0) => NLW_inst_probe_out123_UNCONNECTED(0),
      probe_out124(0) => NLW_inst_probe_out124_UNCONNECTED(0),
      probe_out125(0) => NLW_inst_probe_out125_UNCONNECTED(0),
      probe_out126(0) => NLW_inst_probe_out126_UNCONNECTED(0),
      probe_out127(0) => NLW_inst_probe_out127_UNCONNECTED(0),
      probe_out128(0) => NLW_inst_probe_out128_UNCONNECTED(0),
      probe_out129(0) => NLW_inst_probe_out129_UNCONNECTED(0),
      probe_out13(0) => NLW_inst_probe_out13_UNCONNECTED(0),
      probe_out130(0) => NLW_inst_probe_out130_UNCONNECTED(0),
      probe_out131(0) => NLW_inst_probe_out131_UNCONNECTED(0),
      probe_out132(0) => NLW_inst_probe_out132_UNCONNECTED(0),
      probe_out133(0) => NLW_inst_probe_out133_UNCONNECTED(0),
      probe_out134(0) => NLW_inst_probe_out134_UNCONNECTED(0),
      probe_out135(0) => NLW_inst_probe_out135_UNCONNECTED(0),
      probe_out136(0) => NLW_inst_probe_out136_UNCONNECTED(0),
      probe_out137(0) => NLW_inst_probe_out137_UNCONNECTED(0),
      probe_out138(0) => NLW_inst_probe_out138_UNCONNECTED(0),
      probe_out139(0) => NLW_inst_probe_out139_UNCONNECTED(0),
      probe_out14(0) => NLW_inst_probe_out14_UNCONNECTED(0),
      probe_out140(0) => NLW_inst_probe_out140_UNCONNECTED(0),
      probe_out141(0) => NLW_inst_probe_out141_UNCONNECTED(0),
      probe_out142(0) => NLW_inst_probe_out142_UNCONNECTED(0),
      probe_out143(0) => NLW_inst_probe_out143_UNCONNECTED(0),
      probe_out144(0) => NLW_inst_probe_out144_UNCONNECTED(0),
      probe_out145(0) => NLW_inst_probe_out145_UNCONNECTED(0),
      probe_out146(0) => NLW_inst_probe_out146_UNCONNECTED(0),
      probe_out147(0) => NLW_inst_probe_out147_UNCONNECTED(0),
      probe_out148(0) => NLW_inst_probe_out148_UNCONNECTED(0),
      probe_out149(0) => NLW_inst_probe_out149_UNCONNECTED(0),
      probe_out15(0) => NLW_inst_probe_out15_UNCONNECTED(0),
      probe_out150(0) => NLW_inst_probe_out150_UNCONNECTED(0),
      probe_out151(0) => NLW_inst_probe_out151_UNCONNECTED(0),
      probe_out152(0) => NLW_inst_probe_out152_UNCONNECTED(0),
      probe_out153(0) => NLW_inst_probe_out153_UNCONNECTED(0),
      probe_out154(0) => NLW_inst_probe_out154_UNCONNECTED(0),
      probe_out155(0) => NLW_inst_probe_out155_UNCONNECTED(0),
      probe_out156(0) => NLW_inst_probe_out156_UNCONNECTED(0),
      probe_out157(0) => NLW_inst_probe_out157_UNCONNECTED(0),
      probe_out158(0) => NLW_inst_probe_out158_UNCONNECTED(0),
      probe_out159(0) => NLW_inst_probe_out159_UNCONNECTED(0),
      probe_out16(0) => NLW_inst_probe_out16_UNCONNECTED(0),
      probe_out160(0) => NLW_inst_probe_out160_UNCONNECTED(0),
      probe_out161(0) => NLW_inst_probe_out161_UNCONNECTED(0),
      probe_out162(0) => NLW_inst_probe_out162_UNCONNECTED(0),
      probe_out163(0) => NLW_inst_probe_out163_UNCONNECTED(0),
      probe_out164(0) => NLW_inst_probe_out164_UNCONNECTED(0),
      probe_out165(0) => NLW_inst_probe_out165_UNCONNECTED(0),
      probe_out166(0) => NLW_inst_probe_out166_UNCONNECTED(0),
      probe_out167(0) => NLW_inst_probe_out167_UNCONNECTED(0),
      probe_out168(0) => NLW_inst_probe_out168_UNCONNECTED(0),
      probe_out169(0) => NLW_inst_probe_out169_UNCONNECTED(0),
      probe_out17(0) => NLW_inst_probe_out17_UNCONNECTED(0),
      probe_out170(0) => NLW_inst_probe_out170_UNCONNECTED(0),
      probe_out171(0) => NLW_inst_probe_out171_UNCONNECTED(0),
      probe_out172(0) => NLW_inst_probe_out172_UNCONNECTED(0),
      probe_out173(0) => NLW_inst_probe_out173_UNCONNECTED(0),
      probe_out174(0) => NLW_inst_probe_out174_UNCONNECTED(0),
      probe_out175(0) => NLW_inst_probe_out175_UNCONNECTED(0),
      probe_out176(0) => NLW_inst_probe_out176_UNCONNECTED(0),
      probe_out177(0) => NLW_inst_probe_out177_UNCONNECTED(0),
      probe_out178(0) => NLW_inst_probe_out178_UNCONNECTED(0),
      probe_out179(0) => NLW_inst_probe_out179_UNCONNECTED(0),
      probe_out18(0) => NLW_inst_probe_out18_UNCONNECTED(0),
      probe_out180(0) => NLW_inst_probe_out180_UNCONNECTED(0),
      probe_out181(0) => NLW_inst_probe_out181_UNCONNECTED(0),
      probe_out182(0) => NLW_inst_probe_out182_UNCONNECTED(0),
      probe_out183(0) => NLW_inst_probe_out183_UNCONNECTED(0),
      probe_out184(0) => NLW_inst_probe_out184_UNCONNECTED(0),
      probe_out185(0) => NLW_inst_probe_out185_UNCONNECTED(0),
      probe_out186(0) => NLW_inst_probe_out186_UNCONNECTED(0),
      probe_out187(0) => NLW_inst_probe_out187_UNCONNECTED(0),
      probe_out188(0) => NLW_inst_probe_out188_UNCONNECTED(0),
      probe_out189(0) => NLW_inst_probe_out189_UNCONNECTED(0),
      probe_out19(0) => NLW_inst_probe_out19_UNCONNECTED(0),
      probe_out190(0) => NLW_inst_probe_out190_UNCONNECTED(0),
      probe_out191(0) => NLW_inst_probe_out191_UNCONNECTED(0),
      probe_out192(0) => NLW_inst_probe_out192_UNCONNECTED(0),
      probe_out193(0) => NLW_inst_probe_out193_UNCONNECTED(0),
      probe_out194(0) => NLW_inst_probe_out194_UNCONNECTED(0),
      probe_out195(0) => NLW_inst_probe_out195_UNCONNECTED(0),
      probe_out196(0) => NLW_inst_probe_out196_UNCONNECTED(0),
      probe_out197(0) => NLW_inst_probe_out197_UNCONNECTED(0),
      probe_out198(0) => NLW_inst_probe_out198_UNCONNECTED(0),
      probe_out199(0) => NLW_inst_probe_out199_UNCONNECTED(0),
      probe_out2(0) => NLW_inst_probe_out2_UNCONNECTED(0),
      probe_out20(0) => NLW_inst_probe_out20_UNCONNECTED(0),
      probe_out200(0) => NLW_inst_probe_out200_UNCONNECTED(0),
      probe_out201(0) => NLW_inst_probe_out201_UNCONNECTED(0),
      probe_out202(0) => NLW_inst_probe_out202_UNCONNECTED(0),
      probe_out203(0) => NLW_inst_probe_out203_UNCONNECTED(0),
      probe_out204(0) => NLW_inst_probe_out204_UNCONNECTED(0),
      probe_out205(0) => NLW_inst_probe_out205_UNCONNECTED(0),
      probe_out206(0) => NLW_inst_probe_out206_UNCONNECTED(0),
      probe_out207(0) => NLW_inst_probe_out207_UNCONNECTED(0),
      probe_out208(0) => NLW_inst_probe_out208_UNCONNECTED(0),
      probe_out209(0) => NLW_inst_probe_out209_UNCONNECTED(0),
      probe_out21(0) => NLW_inst_probe_out21_UNCONNECTED(0),
      probe_out210(0) => NLW_inst_probe_out210_UNCONNECTED(0),
      probe_out211(0) => NLW_inst_probe_out211_UNCONNECTED(0),
      probe_out212(0) => NLW_inst_probe_out212_UNCONNECTED(0),
      probe_out213(0) => NLW_inst_probe_out213_UNCONNECTED(0),
      probe_out214(0) => NLW_inst_probe_out214_UNCONNECTED(0),
      probe_out215(0) => NLW_inst_probe_out215_UNCONNECTED(0),
      probe_out216(0) => NLW_inst_probe_out216_UNCONNECTED(0),
      probe_out217(0) => NLW_inst_probe_out217_UNCONNECTED(0),
      probe_out218(0) => NLW_inst_probe_out218_UNCONNECTED(0),
      probe_out219(0) => NLW_inst_probe_out219_UNCONNECTED(0),
      probe_out22(0) => NLW_inst_probe_out22_UNCONNECTED(0),
      probe_out220(0) => NLW_inst_probe_out220_UNCONNECTED(0),
      probe_out221(0) => NLW_inst_probe_out221_UNCONNECTED(0),
      probe_out222(0) => NLW_inst_probe_out222_UNCONNECTED(0),
      probe_out223(0) => NLW_inst_probe_out223_UNCONNECTED(0),
      probe_out224(0) => NLW_inst_probe_out224_UNCONNECTED(0),
      probe_out225(0) => NLW_inst_probe_out225_UNCONNECTED(0),
      probe_out226(0) => NLW_inst_probe_out226_UNCONNECTED(0),
      probe_out227(0) => NLW_inst_probe_out227_UNCONNECTED(0),
      probe_out228(0) => NLW_inst_probe_out228_UNCONNECTED(0),
      probe_out229(0) => NLW_inst_probe_out229_UNCONNECTED(0),
      probe_out23(0) => NLW_inst_probe_out23_UNCONNECTED(0),
      probe_out230(0) => NLW_inst_probe_out230_UNCONNECTED(0),
      probe_out231(0) => NLW_inst_probe_out231_UNCONNECTED(0),
      probe_out232(0) => NLW_inst_probe_out232_UNCONNECTED(0),
      probe_out233(0) => NLW_inst_probe_out233_UNCONNECTED(0),
      probe_out234(0) => NLW_inst_probe_out234_UNCONNECTED(0),
      probe_out235(0) => NLW_inst_probe_out235_UNCONNECTED(0),
      probe_out236(0) => NLW_inst_probe_out236_UNCONNECTED(0),
      probe_out237(0) => NLW_inst_probe_out237_UNCONNECTED(0),
      probe_out238(0) => NLW_inst_probe_out238_UNCONNECTED(0),
      probe_out239(0) => NLW_inst_probe_out239_UNCONNECTED(0),
      probe_out24(0) => NLW_inst_probe_out24_UNCONNECTED(0),
      probe_out240(0) => NLW_inst_probe_out240_UNCONNECTED(0),
      probe_out241(0) => NLW_inst_probe_out241_UNCONNECTED(0),
      probe_out242(0) => NLW_inst_probe_out242_UNCONNECTED(0),
      probe_out243(0) => NLW_inst_probe_out243_UNCONNECTED(0),
      probe_out244(0) => NLW_inst_probe_out244_UNCONNECTED(0),
      probe_out245(0) => NLW_inst_probe_out245_UNCONNECTED(0),
      probe_out246(0) => NLW_inst_probe_out246_UNCONNECTED(0),
      probe_out247(0) => NLW_inst_probe_out247_UNCONNECTED(0),
      probe_out248(0) => NLW_inst_probe_out248_UNCONNECTED(0),
      probe_out249(0) => NLW_inst_probe_out249_UNCONNECTED(0),
      probe_out25(0) => NLW_inst_probe_out25_UNCONNECTED(0),
      probe_out250(0) => NLW_inst_probe_out250_UNCONNECTED(0),
      probe_out251(0) => NLW_inst_probe_out251_UNCONNECTED(0),
      probe_out252(0) => NLW_inst_probe_out252_UNCONNECTED(0),
      probe_out253(0) => NLW_inst_probe_out253_UNCONNECTED(0),
      probe_out254(0) => NLW_inst_probe_out254_UNCONNECTED(0),
      probe_out255(0) => NLW_inst_probe_out255_UNCONNECTED(0),
      probe_out26(0) => NLW_inst_probe_out26_UNCONNECTED(0),
      probe_out27(0) => NLW_inst_probe_out27_UNCONNECTED(0),
      probe_out28(0) => NLW_inst_probe_out28_UNCONNECTED(0),
      probe_out29(0) => NLW_inst_probe_out29_UNCONNECTED(0),
      probe_out3(0) => NLW_inst_probe_out3_UNCONNECTED(0),
      probe_out30(0) => NLW_inst_probe_out30_UNCONNECTED(0),
      probe_out31(0) => NLW_inst_probe_out31_UNCONNECTED(0),
      probe_out32(0) => NLW_inst_probe_out32_UNCONNECTED(0),
      probe_out33(0) => NLW_inst_probe_out33_UNCONNECTED(0),
      probe_out34(0) => NLW_inst_probe_out34_UNCONNECTED(0),
      probe_out35(0) => NLW_inst_probe_out35_UNCONNECTED(0),
      probe_out36(0) => NLW_inst_probe_out36_UNCONNECTED(0),
      probe_out37(0) => NLW_inst_probe_out37_UNCONNECTED(0),
      probe_out38(0) => NLW_inst_probe_out38_UNCONNECTED(0),
      probe_out39(0) => NLW_inst_probe_out39_UNCONNECTED(0),
      probe_out4(0) => NLW_inst_probe_out4_UNCONNECTED(0),
      probe_out40(0) => NLW_inst_probe_out40_UNCONNECTED(0),
      probe_out41(0) => NLW_inst_probe_out41_UNCONNECTED(0),
      probe_out42(0) => NLW_inst_probe_out42_UNCONNECTED(0),
      probe_out43(0) => NLW_inst_probe_out43_UNCONNECTED(0),
      probe_out44(0) => NLW_inst_probe_out44_UNCONNECTED(0),
      probe_out45(0) => NLW_inst_probe_out45_UNCONNECTED(0),
      probe_out46(0) => NLW_inst_probe_out46_UNCONNECTED(0),
      probe_out47(0) => NLW_inst_probe_out47_UNCONNECTED(0),
      probe_out48(0) => NLW_inst_probe_out48_UNCONNECTED(0),
      probe_out49(0) => NLW_inst_probe_out49_UNCONNECTED(0),
      probe_out5(0) => NLW_inst_probe_out5_UNCONNECTED(0),
      probe_out50(0) => NLW_inst_probe_out50_UNCONNECTED(0),
      probe_out51(0) => NLW_inst_probe_out51_UNCONNECTED(0),
      probe_out52(0) => NLW_inst_probe_out52_UNCONNECTED(0),
      probe_out53(0) => NLW_inst_probe_out53_UNCONNECTED(0),
      probe_out54(0) => NLW_inst_probe_out54_UNCONNECTED(0),
      probe_out55(0) => NLW_inst_probe_out55_UNCONNECTED(0),
      probe_out56(0) => NLW_inst_probe_out56_UNCONNECTED(0),
      probe_out57(0) => NLW_inst_probe_out57_UNCONNECTED(0),
      probe_out58(0) => NLW_inst_probe_out58_UNCONNECTED(0),
      probe_out59(0) => NLW_inst_probe_out59_UNCONNECTED(0),
      probe_out6(0) => NLW_inst_probe_out6_UNCONNECTED(0),
      probe_out60(0) => NLW_inst_probe_out60_UNCONNECTED(0),
      probe_out61(0) => NLW_inst_probe_out61_UNCONNECTED(0),
      probe_out62(0) => NLW_inst_probe_out62_UNCONNECTED(0),
      probe_out63(0) => NLW_inst_probe_out63_UNCONNECTED(0),
      probe_out64(0) => NLW_inst_probe_out64_UNCONNECTED(0),
      probe_out65(0) => NLW_inst_probe_out65_UNCONNECTED(0),
      probe_out66(0) => NLW_inst_probe_out66_UNCONNECTED(0),
      probe_out67(0) => NLW_inst_probe_out67_UNCONNECTED(0),
      probe_out68(0) => NLW_inst_probe_out68_UNCONNECTED(0),
      probe_out69(0) => NLW_inst_probe_out69_UNCONNECTED(0),
      probe_out7(0) => NLW_inst_probe_out7_UNCONNECTED(0),
      probe_out70(0) => NLW_inst_probe_out70_UNCONNECTED(0),
      probe_out71(0) => NLW_inst_probe_out71_UNCONNECTED(0),
      probe_out72(0) => NLW_inst_probe_out72_UNCONNECTED(0),
      probe_out73(0) => NLW_inst_probe_out73_UNCONNECTED(0),
      probe_out74(0) => NLW_inst_probe_out74_UNCONNECTED(0),
      probe_out75(0) => NLW_inst_probe_out75_UNCONNECTED(0),
      probe_out76(0) => NLW_inst_probe_out76_UNCONNECTED(0),
      probe_out77(0) => NLW_inst_probe_out77_UNCONNECTED(0),
      probe_out78(0) => NLW_inst_probe_out78_UNCONNECTED(0),
      probe_out79(0) => NLW_inst_probe_out79_UNCONNECTED(0),
      probe_out8(0) => NLW_inst_probe_out8_UNCONNECTED(0),
      probe_out80(0) => NLW_inst_probe_out80_UNCONNECTED(0),
      probe_out81(0) => NLW_inst_probe_out81_UNCONNECTED(0),
      probe_out82(0) => NLW_inst_probe_out82_UNCONNECTED(0),
      probe_out83(0) => NLW_inst_probe_out83_UNCONNECTED(0),
      probe_out84(0) => NLW_inst_probe_out84_UNCONNECTED(0),
      probe_out85(0) => NLW_inst_probe_out85_UNCONNECTED(0),
      probe_out86(0) => NLW_inst_probe_out86_UNCONNECTED(0),
      probe_out87(0) => NLW_inst_probe_out87_UNCONNECTED(0),
      probe_out88(0) => NLW_inst_probe_out88_UNCONNECTED(0),
      probe_out89(0) => NLW_inst_probe_out89_UNCONNECTED(0),
      probe_out9(0) => NLW_inst_probe_out9_UNCONNECTED(0),
      probe_out90(0) => NLW_inst_probe_out90_UNCONNECTED(0),
      probe_out91(0) => NLW_inst_probe_out91_UNCONNECTED(0),
      probe_out92(0) => NLW_inst_probe_out92_UNCONNECTED(0),
      probe_out93(0) => NLW_inst_probe_out93_UNCONNECTED(0),
      probe_out94(0) => NLW_inst_probe_out94_UNCONNECTED(0),
      probe_out95(0) => NLW_inst_probe_out95_UNCONNECTED(0),
      probe_out96(0) => NLW_inst_probe_out96_UNCONNECTED(0),
      probe_out97(0) => NLW_inst_probe_out97_UNCONNECTED(0),
      probe_out98(0) => NLW_inst_probe_out98_UNCONNECTED(0),
      probe_out99(0) => NLW_inst_probe_out99_UNCONNECTED(0),
      sl_iport0(36 downto 0) => B"0000000000000000000000000000000000000",
      sl_oport0(16 downto 0) => NLW_inst_sl_oport0_UNCONNECTED(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENA_dly_D : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end top_aurora_0_0_blk_mem_gen_top;

architecture STRUCTURE of top_aurora_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.top_aurora_0_0_blk_mem_gen_generic_cstr
     port map (
      D(32 downto 0) => D(32 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0),
      E(0) => E(0),
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0_support is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 31 );
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 3 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 31 );
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 3 );
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    frame_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    gt_reset : in STD_LOGIC;
    reset : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_lock : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    tx_resetdone_out : out STD_LOGIC;
    rx_resetdone_out : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    gt0_qplllock_out : out STD_LOGIC;
    gt0_qpllrefclklost_out : out STD_LOGIC;
    gt_qpllclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclk_quad1_out : out STD_LOGIC;
    pll_not_locked_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0_support : entity is "aurora_8b10b_0_support";
end top_aurora_0_0_aurora_8b10b_0_support;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0_support is
  signal \<const1>\ : STD_LOGIC;
  signal \^gt_qpllclk_quad1_out\ : STD_LOGIC;
  signal \^gt_qpllrefclk_quad1_out\ : STD_LOGIC;
  signal \^gt_reset_out\ : STD_LOGIC;
  signal gt_reset_sync_init_clk : STD_LOGIC;
  signal \^m_axi_rx_tkeep\ : STD_LOGIC_VECTOR ( 1 to 3 );
  signal reset_sync_user_clk : STD_LOGIC;
  signal system_reset_i : STD_LOGIC;
  signal tx_out_clk_i : STD_LOGIC;
  signal \^user_clk_out\ : STD_LOGIC;
begin
  gt_qpllclk_quad1_out <= \^gt_qpllclk_quad1_out\;
  gt_qpllrefclk_quad1_out <= \^gt_qpllrefclk_quad1_out\;
  gt_reset_out <= \^gt_reset_out\;
  m_axi_rx_tkeep(0) <= \<const1>\;
  m_axi_rx_tkeep(1 to 3) <= \^m_axi_rx_tkeep\(1 to 3);
  sync_clk_out <= \^user_clk_out\;
  user_clk_out <= \^user_clk_out\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
aurora_8b10b_0_core_i: entity work.top_aurora_0_0_aurora_8b10b_0_core
     port map (
      channel_up => channel_up,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drprdy_out => drprdy_out,
      drpwe_in => drpwe_in,
      frame_err => frame_err,
      gt_qpllclk_quad1_out => \^gt_qpllclk_quad1_out\,
      gt_qpllrefclk_quad1_out => \^gt_qpllrefclk_quad1_out\,
      gt_refclk1 => gt_refclk1,
      hard_err => hard_err,
      in0 => system_reset_i,
      init_clk_in => init_clk_in,
      \init_wait_count_reg[7]\ => \^gt_reset_out\,
      lane_up => lane_up,
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      m_axi_rx_tdata(0 to 31) => m_axi_rx_tdata(0 to 31),
      m_axi_rx_tkeep(2) => \^m_axi_rx_tkeep\(1),
      m_axi_rx_tkeep(1) => \^m_axi_rx_tkeep\(2),
      m_axi_rx_tkeep(0) => \^m_axi_rx_tkeep\(3),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      pll_not_locked_out => pll_not_locked_out,
      power_down => power_down,
      \prepare_count_r_reg[9]\ => \^user_clk_out\,
      rx_resetdone_out => rx_resetdone_out,
      rxn => rxn,
      rxp => rxp,
      s_axi_tx_tdata(0 to 31) => s_axi_tx_tdata(0 to 31),
      s_axi_tx_tkeep(0 to 3) => s_axi_tx_tkeep(0 to 3),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      soft_err => soft_err,
      sys_reset_out => sys_reset_out,
      tx_lock => tx_lock,
      tx_out_clk => tx_out_clk_i,
      tx_resetdone_out => tx_resetdone_out,
      txn => txn,
      txp => txp
    );
clock_module_i: entity work.top_aurora_0_0_aurora_8b10b_0_CLOCK_MODULE
     port map (
      free_clk_in => \^user_clk_out\,
      tx_out_clk => tx_out_clk_i
    );
gt_common_support: entity work.top_aurora_0_0_aurora_8b10b_0_gt_common_wrapper
     port map (
      gt0_qplllock_out => gt0_qplllock_out,
      gt0_qpllrefclklost_out => gt0_qpllrefclklost_out,
      gt_qpllclk_quad1_out => \^gt_qpllclk_quad1_out\,
      gt_qpllrefclk_quad1_out => \^gt_qpllrefclk_quad1_out\,
      gt_refclk1 => gt_refclk1,
      init_clk_in => init_clk_in
    );
gt_reset_cdc_sync: entity work.top_aurora_0_0_aurora_8b10b_0_cdc_sync
     port map (
      D(0) => gt_reset_sync_init_clk,
      gt_reset => gt_reset,
      init_clk_in => init_clk_in
    );
reset_sync_user_clk_cdc_sync: entity work.top_aurora_0_0_aurora_8b10b_0_cdc_sync_4
     port map (
      D(0) => reset_sync_user_clk,
      reset => reset,
      s_level_out_d5_reg_0 => \^user_clk_out\
    );
support_reset_logic_i: entity work.top_aurora_0_0_aurora_8b10b_0_SUPPORT_RESET_LOGIC
     port map (
      D(0) => reset_sync_user_clk,
      \debounce_gt_rst_r_reg[0]_0\(0) => gt_reset_sync_init_clk,
      gt_reset_out => \^gt_reset_out\,
      in0 => system_reset_i,
      init_clk_in => init_clk_in,
      s_level_out_d6_reg => \^user_clk_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_blk_mem_gen_v8_4_2_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENA_dly_D : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end top_aurora_0_0_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of top_aurora_0_0_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.top_aurora_0_0_blk_mem_gen_top
     port map (
      D(32 downto 0) => D(32 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0),
      E(0) => E(0),
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora_8b10b_0 is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 31 );
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 3 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 31 );
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 0 to 3 );
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    frame_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    gt_reset : in STD_LOGIC;
    reset : in STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_lock : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    tx_resetdone_out : out STD_LOGIC;
    rx_resetdone_out : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    gt0_qplllock_out : out STD_LOGIC;
    gt0_qpllrefclklost_out : out STD_LOGIC;
    gt_qpllclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclk_quad1_out : out STD_LOGIC;
    pll_not_locked_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora_8b10b_0 : entity is "aurora_8b10b_0";
end top_aurora_0_0_aurora_8b10b_0;

architecture STRUCTURE of top_aurora_0_0_aurora_8b10b_0 is
begin
inst: entity work.top_aurora_0_0_aurora_8b10b_0_support
     port map (
      channel_up => channel_up,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drprdy_out => drprdy_out,
      drpwe_in => drpwe_in,
      frame_err => frame_err,
      gt0_qplllock_out => gt0_qplllock_out,
      gt0_qpllrefclklost_out => gt0_qpllrefclklost_out,
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_refclk1 => gt_refclk1,
      gt_reset => gt_reset,
      gt_reset_out => gt_reset_out,
      hard_err => hard_err,
      init_clk_in => init_clk_in,
      lane_up => lane_up,
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      m_axi_rx_tdata(0 to 31) => m_axi_rx_tdata(0 to 31),
      m_axi_rx_tkeep(0 to 3) => m_axi_rx_tkeep(0 to 3),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      pll_not_locked_out => pll_not_locked_out,
      power_down => power_down,
      reset => reset,
      rx_resetdone_out => rx_resetdone_out,
      rxn => rxn,
      rxp => rxp,
      s_axi_tx_tdata(0 to 31) => s_axi_tx_tdata(0 to 31),
      s_axi_tx_tkeep(0 to 3) => s_axi_tx_tkeep(0 to 3),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      soft_err => soft_err,
      sync_clk_out => sync_clk_out,
      sys_reset_out => sys_reset_out,
      tx_lock => tx_lock,
      tx_resetdone_out => tx_resetdone_out,
      txn => txn,
      txp => txp,
      user_clk_out => user_clk_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_blk_mem_gen_v8_4_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENA_dly_D : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
end top_aurora_0_0_blk_mem_gen_v8_4_2;

architecture STRUCTURE of top_aurora_0_0_blk_mem_gen_v8_4_2 is
begin
inst_blk_mem_gen: entity work.top_aurora_0_0_blk_mem_gen_v8_4_2_synth
     port map (
      D(32 downto 0) => D(32 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0),
      E(0) => E(0),
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_memory is
  port (
    ENA_dly_D : out STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_pkt_read : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\ : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_1\ : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_2\ : in STD_LOGIC;
    axis_wr_eop_d1 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[32]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_memory : entity is "memory";
end top_aurora_0_0_memory;

architecture STRUCTURE of top_aurora_0_0_memory is
  signal doutb : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_2_n_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
begin
  \goreg_bm.dout_i_reg[32]_0\(32 downto 0) <= \^goreg_bm.dout_i_reg[32]_0\(32 downto 0);
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBBFFB8"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_2_n_0\,
      I1 => Q(0),
      I2 => axis_pkt_read,
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\,
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\,
      I5 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_1\,
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[32]_0\(0),
      I1 => axis_pkt_read,
      I2 => m_axis_tready,
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_2\,
      I4 => axis_wr_eop_d1,
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_2_n_0\
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.top_aurora_0_0_blk_mem_gen_v8_4_2
     port map (
      D(32 downto 0) => doutb(32 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0),
      E(0) => E(0),
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tvalid => s_axis_tvalid
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(0),
      Q => \^goreg_bm.dout_i_reg[32]_0\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(10),
      Q => \^goreg_bm.dout_i_reg[32]_0\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(11),
      Q => \^goreg_bm.dout_i_reg[32]_0\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(12),
      Q => \^goreg_bm.dout_i_reg[32]_0\(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(13),
      Q => \^goreg_bm.dout_i_reg[32]_0\(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(14),
      Q => \^goreg_bm.dout_i_reg[32]_0\(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(15),
      Q => \^goreg_bm.dout_i_reg[32]_0\(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(16),
      Q => \^goreg_bm.dout_i_reg[32]_0\(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(17),
      Q => \^goreg_bm.dout_i_reg[32]_0\(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(18),
      Q => \^goreg_bm.dout_i_reg[32]_0\(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(19),
      Q => \^goreg_bm.dout_i_reg[32]_0\(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(1),
      Q => \^goreg_bm.dout_i_reg[32]_0\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(20),
      Q => \^goreg_bm.dout_i_reg[32]_0\(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(21),
      Q => \^goreg_bm.dout_i_reg[32]_0\(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(22),
      Q => \^goreg_bm.dout_i_reg[32]_0\(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(23),
      Q => \^goreg_bm.dout_i_reg[32]_0\(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(24),
      Q => \^goreg_bm.dout_i_reg[32]_0\(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(25),
      Q => \^goreg_bm.dout_i_reg[32]_0\(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(26),
      Q => \^goreg_bm.dout_i_reg[32]_0\(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(27),
      Q => \^goreg_bm.dout_i_reg[32]_0\(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(28),
      Q => \^goreg_bm.dout_i_reg[32]_0\(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(29),
      Q => \^goreg_bm.dout_i_reg[32]_0\(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(2),
      Q => \^goreg_bm.dout_i_reg[32]_0\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(30),
      Q => \^goreg_bm.dout_i_reg[32]_0\(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(31),
      Q => \^goreg_bm.dout_i_reg[32]_0\(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(32),
      Q => \^goreg_bm.dout_i_reg[32]_0\(32),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(3),
      Q => \^goreg_bm.dout_i_reg[32]_0\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(4),
      Q => \^goreg_bm.dout_i_reg[32]_0\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(5),
      Q => \^goreg_bm.dout_i_reg[32]_0\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(6),
      Q => \^goreg_bm.dout_i_reg[32]_0\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(7),
      Q => \^goreg_bm.dout_i_reg[32]_0\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(8),
      Q => \^goreg_bm.dout_i_reg[32]_0\(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \goreg_bm.dout_i_reg[32]_1\(0),
      D => doutb(9),
      Q => \^goreg_bm.dout_i_reg[32]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_fifo_generator_ramfifo is
  port (
    src_rst : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\ : out STD_LOGIC;
    axis_wr_eop : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tready : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_wr_eop_d1 : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    axis_pkt_read : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end top_aurora_0_0_fifo_generator_ramfifo;

architecture STRUCTURE of top_aurora_0_0_fifo_generator_ramfifo is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_i : STD_LOGIC;
  signal empty_fb_axis : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_10_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_19_out : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal rstblk_n_5 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  SR(0) <= \^sr\(0);
  \goreg_bm.dout_i_reg[32]\(32 downto 0) <= \^goreg_bm.dout_i_reg[32]\(32 downto 0);
\gntv_or_sync_fifo.gl0.rd\: entity work.top_aurora_0_0_rd_logic
     port map (
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      E(0) => dout_i,
      ENA_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      Q(8 downto 0) => Q(8 downto 0),
      S(2 downto 0) => S(2 downto 0),
      axis_pkt_read => axis_pkt_read,
      axis_wr_eop_d1 => axis_wr_eop_d1,
      empty_fwft_fb_o_i_reg => empty_fb_axis,
      empty_fwft_i_reg(1) => rstblk_n_4,
      empty_fwft_i_reg(0) => rstblk_n_5,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\(0) => \^goreg_bm.dout_i_reg[32]\(0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]_0\(1 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\(1 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(3 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\(0) => E(0),
      \gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \gc0.count_d1_reg[0]_0\ => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gc0.count_d1_reg[0]_1\ => \gntv_or_sync_fifo.gl0.rd_n_27\,
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_16\,
      \gc0.count_d1_reg[2]_0\ => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_26\,
      \gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.rd_n_15\,
      \gc0.count_d1_reg[4]_0\ => \gntv_or_sync_fifo.gl0.rd_n_20\,
      \gc0.count_d1_reg[5]\ => \gntv_or_sync_fifo.gl0.rd_n_25\,
      \gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.rd_n_14\,
      \gc0.count_d1_reg[6]_0\ => \gntv_or_sync_fifo.gl0.rd_n_19\,
      \gc0.count_d1_reg[6]_1\ => \gntv_or_sync_fifo.gl0.rd_n_24\,
      \gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.rd_n_18\,
      \gc0.count_d1_reg[9]\ => \gntv_or_sync_fifo.gl0.rd_n_3\,
      \gc0.count_d1_reg[9]_0\(9 downto 0) => p_0_out(9 downto 0),
      \gc0.count_d1_reg[9]_1\ => \gntv_or_sync_fifo.gl0.rd_n_23\,
      \gc0.count_reg[0]\ => \^sr\(0),
      \gmux.gm[4].gms.ms\(9 downto 0) => p_12_out(9 downto 0),
      \gmux.gm[4].gms.ms_0\(9 downto 0) => p_13_out(9 downto 0),
      \gmux.gm[4].gms.ms_1\(9 downto 0) => wr_pntr_plus2(9 downto 0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      \out\ => p_10_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_2\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      s_aclk => s_aclk
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.top_aurora_0_0_wr_logic
     port map (
      E(0) => p_19_out,
      Q(9 downto 0) => wr_pntr_plus2(9 downto 0),
      axis_wr_eop => axis_wr_eop,
      \gaf.gaf0.ram_afull_i_reg\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gaf.gaf0.ram_afull_i_reg_0\ => \gntv_or_sync_fifo.gl0.rd_n_18\,
      \gaf.gaf0.ram_afull_i_reg_1\ => \gntv_or_sync_fifo.gl0.rd_n_23\,
      \gaf.gaf0.ram_afull_i_reg_2\ => rst_full_gen_i,
      \gaf.gaf0.ram_afull_i_reg_3\ => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ => p_10_out,
      \gcc0.gc1.gsym.count_d1_reg[9]\(9 downto 0) => p_13_out(9 downto 0),
      \gcc0.gc1.gsym.count_d2_reg[9]\(9 downto 0) => p_12_out(9 downto 0),
      \gcc0.gc1.gsym.count_reg[0]\ => \^sr\(0),
      \gmux.gm[1].gms.ms\ => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \gmux.gm[1].gms.ms_0\ => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gmux.gm[1].gms.ms_1\ => \gntv_or_sync_fifo.gl0.rd_n_27\,
      \gmux.gm[2].gms.ms\ => \gntv_or_sync_fifo.gl0.rd_n_16\,
      \gmux.gm[2].gms.ms_0\ => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \gmux.gm[2].gms.ms_1\ => \gntv_or_sync_fifo.gl0.rd_n_26\,
      \gmux.gm[3].gms.ms\ => \gntv_or_sync_fifo.gl0.rd_n_15\,
      \gmux.gm[3].gms.ms_0\ => \gntv_or_sync_fifo.gl0.rd_n_20\,
      \gmux.gm[3].gms.ms_1\ => \gntv_or_sync_fifo.gl0.rd_n_25\,
      \gmux.gm[4].gms.ms\ => \gntv_or_sync_fifo.gl0.rd_n_14\,
      \gmux.gm[4].gms.ms_0\ => \gntv_or_sync_fifo.gl0.rd_n_19\,
      \gmux.gm[4].gms.ms_1\ => \gntv_or_sync_fifo.gl0.rd_n_24\,
      \out\ => p_0_in,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_3\,
      s_aclk => s_aclk,
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
\gntv_or_sync_fifo.mem\: entity work.top_aurora_0_0_memory
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => p_12_out(9 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9 downto 0) => p_0_out(9 downto 0),
      E(0) => p_19_out,
      ENA_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      Q(0) => Q(0),
      axis_pkt_read => axis_pkt_read,
      axis_wr_eop_d1 => axis_wr_eop_d1,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_0\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_1\ => \^sr\(0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg_2\ => empty_fb_axis,
      \goreg_bm.dout_i_reg[32]_0\(32 downto 0) => \^goreg_bm.dout_i_reg[32]\(32 downto 0),
      \goreg_bm.dout_i_reg[32]_1\(0) => dout_i,
      m_axis_tready => m_axis_tready,
      \out\ => p_0_in,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tvalid => s_axis_tvalid
    );
rstblk: entity work.\top_aurora_0_0_reset_blk_ramfifo__parameterized0\
     port map (
      Q(1) => rstblk_n_4,
      Q(0) => rstblk_n_5,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0\ => \^sr\(0),
      \out\ => rst_full_gen_i,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      src_rst => src_rst,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_fifo_generator_top is
  port (
    src_rst : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    sckt_wr_rst_o_axis : out STD_LOGIC;
    \goreg_bm.dout_i_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\ : out STD_LOGIC;
    axis_wr_eop : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tready : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_wr_eop_d1 : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    axis_pkt_read : in STD_LOGIC;
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_fifo_generator_top : entity is "fifo_generator_top";
end top_aurora_0_0_fifo_generator_top;

architecture STRUCTURE of top_aurora_0_0_fifo_generator_top is
begin
\grf.rf\: entity work.top_aurora_0_0_fifo_generator_ramfifo
     port map (
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      S(2 downto 0) => S(2 downto 0),
      SR(0) => sckt_wr_rst_o_axis,
      axis_pkt_read => axis_pkt_read,
      axis_wr_eop => axis_wr_eop,
      axis_wr_eop_d1 => axis_wr_eop_d1,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\(1 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\(1 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(3 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(3 downto 0),
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\,
      \goreg_bm.dout_i_reg[32]\(32 downto 0) => \goreg_bm.dout_i_reg[32]\(32 downto 0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      src_rst => src_rst,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_fifo_generator_v13_2_3_synth is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_fifo_generator_v13_2_3_synth : entity is "fifo_generator_v13_2_3_synth";
end top_aurora_0_0_fifo_generator_v13_2_3_synth;

architecture STRUCTURE of top_aurora_0_0_fifo_generator_v13_2_3_synth is
  signal axis_pkt_read : STD_LOGIC;
  signal axis_wr_eop : STD_LOGIC;
  signal axis_wr_eop_d1 : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_36\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_38\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_40\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_41\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_42\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_43\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_44\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_45\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_46\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_47\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_48\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.axisf_n_49\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[10]_i_4_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_3_n_0\ : STD_LOGIC;
  signal \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_5_n_0\ : STD_LOGIC;
  signal inverted_reset : STD_LOGIC;
  signal sckt_wr_rst_o_axis : STD_LOGIC;
begin
\gaxis_fifo.gaxisf.axisf\: entity work.top_aurora_0_0_fifo_generator_top
     port map (
      D(9) => \gaxis_fifo.gaxisf.axisf_n_40\,
      D(8) => \gaxis_fifo.gaxisf.axisf_n_41\,
      D(7) => \gaxis_fifo.gaxisf.axisf_n_42\,
      D(6) => \gaxis_fifo.gaxisf.axisf_n_43\,
      D(5) => \gaxis_fifo.gaxisf.axisf_n_44\,
      D(4) => \gaxis_fifo.gaxisf.axisf_n_45\,
      D(3) => \gaxis_fifo.gaxisf.axisf_n_46\,
      D(2) => \gaxis_fifo.gaxisf.axisf_n_47\,
      D(1) => \gaxis_fifo.gaxisf.axisf_n_48\,
      D(0) => \gaxis_fifo.gaxisf.axisf_n_49\,
      DI(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_2_n_0\,
      E(0) => \gaxis_fifo.gaxisf.axisf_n_38\,
      Q(8 downto 0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(8 downto 0),
      S(2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_3_n_0\,
      S(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_4_n_0\,
      S(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_5_n_0\,
      axis_pkt_read => axis_pkt_read,
      axis_wr_eop => axis_wr_eop,
      axis_wr_eop_d1 => axis_wr_eop_d1,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\ => \gaxis_fifo.gaxisf.axisf_n_36\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[10]_i_3_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[10]_i_4_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(3) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_2_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(2) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_3_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(1) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_4_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\(0) => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_5_n_0\,
      \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\ => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_3_n_0\,
      \goreg_bm.dout_i_reg[32]\(32 downto 0) => Q(32 downto 0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      sckt_wr_rst_o_axis => sckt_wr_rst_o_axis,
      src_rst => inverted_reset,
      wr_rst_busy => wr_rst_busy
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(0),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(9),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(10),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[10]_i_3_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(8),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(9),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[10]_i_4_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(1),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_2_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(3),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(4),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_3_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(2),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(3),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_4_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(1),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(2),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[4]_i_5_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(7),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(8),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_2_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(6),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(7),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_3_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(5),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(6),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_4_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(4),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(5),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[8]_i_5_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_38\,
      D => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(0),
      R => sckt_wr_rst_o_axis
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_38\,
      D => \gaxis_fifo.gaxisf.axisf_n_40\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(10),
      R => sckt_wr_rst_o_axis
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_38\,
      D => \gaxis_fifo.gaxisf.axisf_n_49\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(1),
      R => sckt_wr_rst_o_axis
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_38\,
      D => \gaxis_fifo.gaxisf.axisf_n_48\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(2),
      R => sckt_wr_rst_o_axis
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_38\,
      D => \gaxis_fifo.gaxisf.axisf_n_47\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(3),
      R => sckt_wr_rst_o_axis
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_38\,
      D => \gaxis_fifo.gaxisf.axisf_n_46\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(4),
      R => sckt_wr_rst_o_axis
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_38\,
      D => \gaxis_fifo.gaxisf.axisf_n_45\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(5),
      R => sckt_wr_rst_o_axis
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_38\,
      D => \gaxis_fifo.gaxisf.axisf_n_44\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(6),
      R => sckt_wr_rst_o_axis
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_38\,
      D => \gaxis_fifo.gaxisf.axisf_n_43\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(7),
      R => sckt_wr_rst_o_axis
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_38\,
      D => \gaxis_fifo.gaxisf.axisf_n_42\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(8),
      R => sckt_wr_rst_o_axis
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gaxis_fifo.gaxisf.axisf_n_38\,
      D => \gaxis_fifo.gaxisf.axisf_n_41\,
      Q => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(9),
      R => sckt_wr_rst_o_axis
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_5_n_0\,
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(5),
      I2 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(6),
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(3),
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(4),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_3_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(9),
      I1 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(10),
      I2 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(7),
      I3 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(8),
      I4 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(2),
      I5 => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg__0\(1),
      O => \gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_i_5_n_0\
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_read_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \gaxis_fifo.gaxisf.axisf_n_36\,
      Q => axis_pkt_read,
      R => '0'
    );
\gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_wr_eop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => axis_wr_eop,
      Q => axis_wr_eop_d1,
      R => sckt_wr_rst_o_axis
    );
\reset_gen_cc.rstblk_cc\: entity work.top_aurora_0_0_reset_blk_ramfifo
     port map (
      s_aclk => s_aclk,
      src_rst => inverted_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_fifo_generator_v13_2_3 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 33;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of top_aurora_0_0_fifo_generator_v13_2_3 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of top_aurora_0_0_fifo_generator_v13_2_3 : entity is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of top_aurora_0_0_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of top_aurora_0_0_fifo_generator_v13_2_3 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_fifo_generator_v13_2_3 : entity is "fifo_generator_v13_2_3";
end top_aurora_0_0_fifo_generator_v13_2_3;

architecture STRUCTURE of top_aurora_0_0_fifo_generator_v13_2_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const1>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const1>\;
  full <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const1>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.top_aurora_0_0_fifo_generator_v13_2_3_synth
     port map (
      Q(32 downto 1) => m_axis_tdata(31 downto 0),
      Q(0) => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_fifo_loop is
  port (
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_aurora_0_0_fifo_loop : entity is "fifo_loop,fifo_generator_v13_2_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_aurora_0_0_fifo_loop : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_fifo_loop : entity is "fifo_loop";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_aurora_0_0_fifo_loop : entity is "fifo_generator_v13_2_3,Vivado 2018.3";
end top_aurora_0_0_fifo_loop;

architecture STRUCTURE of top_aurora_0_0_fifo_loop is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 1;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 1;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 33;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 1;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 1;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axis_tvalid : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_aclk : signal is "xilinx.com:signal:clock:1.0 slave_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_aclk : signal is "XIL_INTERFACENAME slave_aclk, ASSOCIATED_BUSIF S_AXIS:S_AXI, ASSOCIATED_RESET s_aresetn, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_aresetn : signal is "xilinx.com:signal:reset:1.0 slave_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_aresetn : signal is "XIL_INTERFACENAME slave_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_PARAMETER of s_axis_tvalid : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
begin
U0: entity work.top_aurora_0_0_fifo_generator_v13_2_3
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => NLW_U0_dout_UNCONNECTED(17 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(3 downto 0) => NLW_U0_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(3 downto 0) => NLW_U0_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(0) => NLW_U0_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => m_axis_tvalid,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => s_aclk,
      s_aclk_en => '0',
      s_aresetn => s_aresetn,
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s_axis_tvalid,
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0_aurora is
  port (
    SFP_RX_P : in STD_LOGIC;
    SFP_RX_N : in STD_LOGIC;
    SFP_TX_P : out STD_LOGIC;
    SFP_TX_N : out STD_LOGIC;
    SFP_TX_DISABLE_N : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    free_clk_in : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    reset : in STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  attribute ADDR_CTRL_LOOPBACK : string;
  attribute ADDR_CTRL_LOOPBACK of top_aurora_0_0_aurora : entity is "4'b0000";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_aurora_0_0_aurora : entity is "aurora";
end top_aurora_0_0_aurora;

architecture STRUCTURE of top_aurora_0_0_aurora is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal S_AXI_ARREADY0 : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal S_AXI_AWREADY0 : STD_LOGIC;
  signal S_AXI_AWREADY_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal S_AXI_BVALID_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \S_AXI_RDATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal S_AXI_RVALID_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal S_AXI_WREADY0 : STD_LOGIC;
  signal fifo_loop_0_i_1_n_0 : STD_LOGIC;
  signal m_axis_aurora_tdata : STD_LOGIC_VECTOR ( 0 to 31 );
  signal m_axis_aurora_tlast : STD_LOGIC;
  signal m_axis_aurora_tvalid : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axi_araddr\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal s_axis_aurora_tdata : STD_LOGIC_VECTOR ( 0 to 31 );
  signal s_axis_aurora_tlast : STD_LOGIC;
  signal s_axis_aurora_tready : STD_LOGIC;
  signal s_axis_aurora_tvalid : STD_LOGIC;
  signal s_axis_loop_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_axis_loop_tlast : STD_LOGIC;
  signal s_axis_loop_tvalid : STD_LOGIC;
  signal slv_ctrl_loopback_i_1_n_0 : STD_LOGIC;
  signal slv_ctrl_loopback_i_2_n_0 : STD_LOGIC;
  signal \^sys_reset_out\ : STD_LOGIC;
  signal \^user_clk_out\ : STD_LOGIC;
  signal vio_in0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of vio_in0 : signal is std.standard.true;
  signal vio_out0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of vio_out0 : signal is std.standard.true;
  signal NLW_aurora_0_channel_up_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_frame_err_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_gt0_qplllock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_gt0_qpllrefclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_gt_qpllclk_quad1_out_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_gt_qpllrefclk_quad1_out_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_gt_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_hard_err_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_lane_up_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_link_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_pll_not_locked_out_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_rx_resetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_soft_err_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_sync_clk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_tx_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_tx_resetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_0_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_aurora_0_m_axi_rx_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_fifo_loop_0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_loop_0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_loop_0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fifo_loop_0 : label is "fifo_loop,fifo_generator_v13_2_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of fifo_loop_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fifo_loop_0 : label is "fifo_generator_v13_2_3,Vivado 2018.3";
  attribute CHECK_LICENSE_TYPE of vio_aurora : label is "vio_aurora,vio,{}";
  attribute X_CORE_INFO of vio_aurora : label is "vio,Vivado 2018.3";
begin
  SFP_TX_DISABLE_N <= \<const1>\;
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_BVALID <= \^s_axi_bvalid\;
  S_AXI_RDATA(31) <= \<const0>\;
  S_AXI_RDATA(30) <= \<const0>\;
  S_AXI_RDATA(29) <= \<const0>\;
  S_AXI_RDATA(28) <= \<const0>\;
  S_AXI_RDATA(27) <= \<const0>\;
  S_AXI_RDATA(26) <= \<const0>\;
  S_AXI_RDATA(25) <= \<const0>\;
  S_AXI_RDATA(24) <= \<const0>\;
  S_AXI_RDATA(23) <= \<const0>\;
  S_AXI_RDATA(22) <= \<const0>\;
  S_AXI_RDATA(21) <= \<const0>\;
  S_AXI_RDATA(20) <= \<const0>\;
  S_AXI_RDATA(19) <= \<const0>\;
  S_AXI_RDATA(18) <= \<const0>\;
  S_AXI_RDATA(17) <= \<const0>\;
  S_AXI_RDATA(16) <= \<const0>\;
  S_AXI_RDATA(15) <= \<const0>\;
  S_AXI_RDATA(14) <= \<const0>\;
  S_AXI_RDATA(13) <= \<const0>\;
  S_AXI_RDATA(12) <= \<const0>\;
  S_AXI_RDATA(11) <= \<const0>\;
  S_AXI_RDATA(10) <= \<const0>\;
  S_AXI_RDATA(9) <= \<const0>\;
  S_AXI_RDATA(8) <= \<const0>\;
  S_AXI_RDATA(7) <= \<const0>\;
  S_AXI_RDATA(6) <= \<const0>\;
  S_AXI_RDATA(5) <= \<const0>\;
  S_AXI_RDATA(4) <= \<const0>\;
  S_AXI_RDATA(3) <= \<const0>\;
  S_AXI_RDATA(2) <= \<const0>\;
  S_AXI_RDATA(1) <= \<const0>\;
  S_AXI_RDATA(0) <= \^s_axi_rdata\(0);
  S_AXI_RVALID <= \^s_axi_rvalid\;
  S_AXI_WREADY <= \^s_axi_wready\;
  m_axis_tlast <= \<const0>\;
  sys_reset_out <= \^sys_reset_out\;
  user_clk_out <= \^user_clk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
S_AXI_ARREADY_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ARVALID,
      I1 => \^s_axi_arready\,
      O => S_AXI_ARREADY0
    );
S_AXI_ARREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => '1',
      D => S_AXI_ARREADY0,
      Q => \^s_axi_arready\,
      R => S_AXI_AWREADY_i_1_n_0
    );
S_AXI_AWREADY_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_ARESETN,
      O => S_AXI_AWREADY_i_1_n_0
    );
S_AXI_AWREADY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => S_AXI_AWVALID,
      I2 => S_AXI_WVALID,
      O => S_AXI_AWREADY0
    );
S_AXI_AWREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => '1',
      D => S_AXI_AWREADY0,
      Q => \^s_axi_awready\,
      R => S_AXI_AWREADY_i_1_n_0
    );
S_AXI_BVALID_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => \^s_axi_wready\,
      I2 => \^s_axi_awready\,
      I3 => S_AXI_WVALID,
      I4 => S_AXI_BREADY,
      I5 => \^s_axi_bvalid\,
      O => S_AXI_BVALID_i_1_n_0
    );
S_AXI_BVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => '1',
      D => S_AXI_BVALID_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => S_AXI_AWREADY_i_1_n_0
    );
\S_AXI_RDATA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => vio_in0(0),
      I1 => \^s_axi_araddr\(4),
      I2 => \^s_axi_araddr\(5),
      I3 => \^s_axi_araddr\(2),
      I4 => \^s_axi_araddr\(3),
      I5 => S_AXI_ARESETN,
      O => \S_AXI_RDATA[0]_i_1_n_0\
    );
\S_AXI_RDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => '1',
      D => \S_AXI_RDATA[0]_i_1_n_0\,
      Q => \^s_axi_rdata\(0),
      R => '0'
    );
S_AXI_RVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02F2"
    )
        port map (
      I0 => S_AXI_ARVALID,
      I1 => \^s_axi_arready\,
      I2 => \^s_axi_rvalid\,
      I3 => S_AXI_RREADY,
      O => S_AXI_RVALID_i_1_n_0
    );
S_AXI_RVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => '1',
      D => S_AXI_RVALID_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => S_AXI_AWREADY_i_1_n_0
    );
S_AXI_WREADY_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => S_AXI_AWVALID,
      I2 => S_AXI_WVALID,
      O => S_AXI_WREADY0
    );
S_AXI_WREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => '1',
      D => S_AXI_WREADY0,
      Q => \^s_axi_wready\,
      R => S_AXI_AWREADY_i_1_n_0
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
aurora_0: entity work.top_aurora_0_0_aurora_8b10b_0
     port map (
      channel_up => NLW_aurora_0_channel_up_UNCONNECTED,
      drpaddr_in(8 downto 0) => B"000000000",
      drpclk_in => free_clk_in,
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_out(15 downto 0) => NLW_aurora_0_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_in => '0',
      drprdy_out => NLW_aurora_0_drprdy_out_UNCONNECTED,
      drpwe_in => '0',
      frame_err => NLW_aurora_0_frame_err_UNCONNECTED,
      gt0_qplllock_out => NLW_aurora_0_gt0_qplllock_out_UNCONNECTED,
      gt0_qpllrefclklost_out => NLW_aurora_0_gt0_qpllrefclklost_out_UNCONNECTED,
      gt_qpllclk_quad1_out => NLW_aurora_0_gt_qpllclk_quad1_out_UNCONNECTED,
      gt_qpllrefclk_quad1_out => NLW_aurora_0_gt_qpllrefclk_quad1_out_UNCONNECTED,
      gt_refclk1 => gt_refclk1,
      gt_reset => reset,
      gt_reset_out => NLW_aurora_0_gt_reset_out_UNCONNECTED,
      hard_err => NLW_aurora_0_hard_err_UNCONNECTED,
      init_clk_in => free_clk_in,
      lane_up => NLW_aurora_0_lane_up_UNCONNECTED,
      link_reset_out => NLW_aurora_0_link_reset_out_UNCONNECTED,
      loopback(2 downto 0) => B"000",
      m_axi_rx_tdata(0 to 31) => m_axis_aurora_tdata(0 to 31),
      m_axi_rx_tkeep(0 to 3) => NLW_aurora_0_m_axi_rx_tkeep_UNCONNECTED(0 to 3),
      m_axi_rx_tlast => m_axis_aurora_tlast,
      m_axi_rx_tvalid => m_axis_aurora_tvalid,
      pll_not_locked_out => NLW_aurora_0_pll_not_locked_out_UNCONNECTED,
      power_down => '0',
      reset => reset,
      rx_resetdone_out => NLW_aurora_0_rx_resetdone_out_UNCONNECTED,
      rxn => SFP_RX_N,
      rxp => SFP_RX_P,
      s_axi_tx_tdata(0 to 31) => s_axis_aurora_tdata(0 to 31),
      s_axi_tx_tkeep(0 to 3) => B"0000",
      s_axi_tx_tlast => s_axis_aurora_tlast,
      s_axi_tx_tready => s_axis_aurora_tready,
      s_axi_tx_tvalid => s_axis_aurora_tvalid,
      soft_err => NLW_aurora_0_soft_err_UNCONNECTED,
      sync_clk_out => NLW_aurora_0_sync_clk_out_UNCONNECTED,
      sys_reset_out => \^sys_reset_out\,
      tx_lock => NLW_aurora_0_tx_lock_UNCONNECTED,
      tx_resetdone_out => NLW_aurora_0_tx_resetdone_out_UNCONNECTED,
      txn => SFP_TX_N,
      txp => SFP_TX_P,
      user_clk_out => \^user_clk_out\
    );
fifo_loop_0: entity work.top_aurora_0_0_fifo_loop
     port map (
      m_axis_tdata(31 downto 0) => s_axis_loop_tdata(31 downto 0),
      m_axis_tlast => s_axis_loop_tlast,
      m_axis_tready => s_axis_aurora_tready,
      m_axis_tvalid => s_axis_loop_tvalid,
      rd_rst_busy => NLW_fifo_loop_0_rd_rst_busy_UNCONNECTED,
      s_aclk => \^user_clk_out\,
      s_aresetn => fifo_loop_0_i_1_n_0,
      s_axis_tdata(31) => m_axis_aurora_tdata(0),
      s_axis_tdata(30) => m_axis_aurora_tdata(1),
      s_axis_tdata(29) => m_axis_aurora_tdata(2),
      s_axis_tdata(28) => m_axis_aurora_tdata(3),
      s_axis_tdata(27) => m_axis_aurora_tdata(4),
      s_axis_tdata(26) => m_axis_aurora_tdata(5),
      s_axis_tdata(25) => m_axis_aurora_tdata(6),
      s_axis_tdata(24) => m_axis_aurora_tdata(7),
      s_axis_tdata(23) => m_axis_aurora_tdata(8),
      s_axis_tdata(22) => m_axis_aurora_tdata(9),
      s_axis_tdata(21) => m_axis_aurora_tdata(10),
      s_axis_tdata(20) => m_axis_aurora_tdata(11),
      s_axis_tdata(19) => m_axis_aurora_tdata(12),
      s_axis_tdata(18) => m_axis_aurora_tdata(13),
      s_axis_tdata(17) => m_axis_aurora_tdata(14),
      s_axis_tdata(16) => m_axis_aurora_tdata(15),
      s_axis_tdata(15) => m_axis_aurora_tdata(16),
      s_axis_tdata(14) => m_axis_aurora_tdata(17),
      s_axis_tdata(13) => m_axis_aurora_tdata(18),
      s_axis_tdata(12) => m_axis_aurora_tdata(19),
      s_axis_tdata(11) => m_axis_aurora_tdata(20),
      s_axis_tdata(10) => m_axis_aurora_tdata(21),
      s_axis_tdata(9) => m_axis_aurora_tdata(22),
      s_axis_tdata(8) => m_axis_aurora_tdata(23),
      s_axis_tdata(7) => m_axis_aurora_tdata(24),
      s_axis_tdata(6) => m_axis_aurora_tdata(25),
      s_axis_tdata(5) => m_axis_aurora_tdata(26),
      s_axis_tdata(4) => m_axis_aurora_tdata(27),
      s_axis_tdata(3) => m_axis_aurora_tdata(28),
      s_axis_tdata(2) => m_axis_aurora_tdata(29),
      s_axis_tdata(1) => m_axis_aurora_tdata(30),
      s_axis_tdata(0) => m_axis_aurora_tdata(31),
      s_axis_tlast => m_axis_aurora_tlast,
      s_axis_tready => NLW_fifo_loop_0_s_axis_tready_UNCONNECTED,
      s_axis_tvalid => m_axis_aurora_tvalid,
      wr_rst_busy => NLW_fifo_loop_0_wr_rst_busy_UNCONNECTED
    );
fifo_loop_0_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sys_reset_out\,
      O => fifo_loop_0_i_1_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(1)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => vio_in0(22)
    );
m_axis_tvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => m_axis_aurora_tlast,
      I1 => m_axis_aurora_tvalid,
      O => m_axis_tvalid
    );
post: entity work.top_aurora_0_0_post
     port map (
      CLK => \^user_clk_out\,
      m_axi_rx_tdata(0 to 31) => m_axis_aurora_tdata(0 to 31),
      m_axi_rx_tlast => m_axis_aurora_tlast,
      m_axi_rx_tvalid => m_axis_aurora_tvalid,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      sys_reset_out => \^sys_reset_out\
    );
pre: entity work.top_aurora_0_0_pre
     port map (
      CLK => \^user_clk_out\,
      m_axis_tdata(31 downto 0) => s_axis_loop_tdata(31 downto 0),
      m_axis_tlast => s_axis_loop_tlast,
      m_axis_tvalid => s_axis_loop_tvalid,
      passthrough_reg_0 => s_axis_tready,
      s_axi_tx_tdata(0 to 31) => s_axis_aurora_tdata(0 to 31),
      s_axi_tx_tlast => s_axis_aurora_tlast,
      s_axi_tx_tvalid => s_axis_aurora_tvalid,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tvalid => s_axis_tvalid,
      \storage_r_reg[15]\ => vio_in0(0),
      sys_reset_out => \^sys_reset_out\
    );
\s_axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => S_AXI_ARREADY0,
      D => S_AXI_ARADDR(2),
      Q => \^s_axi_araddr\(2),
      R => S_AXI_AWREADY_i_1_n_0
    );
\s_axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => S_AXI_ARREADY0,
      D => S_AXI_ARADDR(3),
      Q => \^s_axi_araddr\(3),
      R => S_AXI_AWREADY_i_1_n_0
    );
\s_axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => S_AXI_ARREADY0,
      D => S_AXI_ARADDR(4),
      Q => \^s_axi_araddr\(4),
      R => S_AXI_AWREADY_i_1_n_0
    );
\s_axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => S_AXI_ARREADY0,
      D => S_AXI_ARADDR(5),
      Q => \^s_axi_araddr\(5),
      R => S_AXI_AWREADY_i_1_n_0
    );
\s_axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => S_AXI_AWREADY0,
      D => S_AXI_AWADDR(2),
      Q => p_0_in(0),
      R => S_AXI_AWREADY_i_1_n_0
    );
\s_axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => S_AXI_AWREADY0,
      D => S_AXI_AWADDR(3),
      Q => p_0_in(1),
      R => S_AXI_AWREADY_i_1_n_0
    );
\s_axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => S_AXI_AWREADY0,
      D => S_AXI_AWADDR(4),
      Q => p_0_in(2),
      R => S_AXI_AWREADY_i_1_n_0
    );
\s_axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => S_AXI_AWREADY0,
      D => S_AXI_AWADDR(5),
      Q => p_0_in(3),
      R => S_AXI_AWREADY_i_1_n_0
    );
slv_ctrl_loopback_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => S_AXI_WDATA(0),
      I1 => \^s_axi_awready\,
      I2 => slv_ctrl_loopback_i_2_n_0,
      I3 => S_AXI_WVALID,
      I4 => vio_in0(0),
      O => slv_ctrl_loopback_i_1_n_0
    );
slv_ctrl_loopback_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => \^s_axi_wready\,
      O => slv_ctrl_loopback_i_2_n_0
    );
slv_ctrl_loopback_reg: unisim.vcomponents.FDRE
     port map (
      C => \^user_clk_out\,
      CE => '1',
      D => slv_ctrl_loopback_i_1_n_0,
      Q => vio_in0(0),
      R => S_AXI_AWREADY_i_1_n_0
    );
vio_aurora: entity work.top_aurora_0_0_vio_aurora
     port map (
      clk => \^user_clk_out\,
      probe_in0(31 downto 0) => vio_in0(31 downto 0),
      probe_out0(31 downto 0) => vio_out0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_aurora_0_0 is
  port (
    SFP_RX_P : in STD_LOGIC;
    SFP_RX_N : in STD_LOGIC;
    SFP_TX_P : out STD_LOGIC;
    SFP_TX_N : out STD_LOGIC;
    SFP_TX_DISABLE_N : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    free_clk_in : in STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    reset : in STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of top_aurora_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_aurora_0_0 : entity is "top_aurora_0_0,aurora,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_aurora_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_aurora_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_aurora_0_0 : entity is "aurora,Vivado 2018.3";
end top_aurora_0_0;

architecture STRUCTURE of top_aurora_0_0 is
  attribute ADDR_CTRL_LOOPBACK : string;
  attribute ADDR_CTRL_LOOPBACK of inst : label is "4'b0000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of SFP_RX_N : signal is "xilinx.com:interface:sfp:1.0 SFP RXN";
  attribute X_INTERFACE_INFO of SFP_RX_P : signal is "xilinx.com:interface:sfp:1.0 SFP RXP";
  attribute X_INTERFACE_INFO of SFP_TX_DISABLE_N : signal is "xilinx.com:interface:sfp:1.0 SFP TX_DISABLE";
  attribute X_INTERFACE_INFO of SFP_TX_N : signal is "xilinx.com:interface:sfp:1.0 SFP TXN";
  attribute X_INTERFACE_INFO of SFP_TX_P : signal is "xilinx.com:interface:sfp:1.0 SFP TXP";
  attribute X_INTERFACE_INFO of S_AXI_ARESETN : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of S_AXI_ARESETN : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of S_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of S_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of S_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of S_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of S_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of S_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of S_AXI_RREADY : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 0, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN top_aurora_0_0_user_clk_out, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of S_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of S_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of free_clk_in : signal is "xilinx.com:signal:clock:1.0 free_clk_in CLK";
  attribute X_INTERFACE_PARAMETER of free_clk_in : signal is "XIL_INTERFACENAME free_clk_in, FREQ_HZ 156000000, PHASE 0.000, CLK_DOMAIN top_util_ds_buf_1_1_IBUF_OUT, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of gt_refclk1 : signal is "xilinx.com:signal:clock:1.0 gt_refclk1 CLK";
  attribute X_INTERFACE_PARAMETER of gt_refclk1 : signal is "XIL_INTERFACENAME gt_refclk1, ASSOCIATED_RESET reset, PHASE 0.000, CLK_DOMAIN top_util_ds_buf_0_2_IBUF_OUT, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_PARAMETER of m_axis_tready : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, PHASE 0.000, CLK_DOMAIN top_aurora_0_0_user_clk_out, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute X_INTERFACE_PARAMETER of s_axis_tready : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, PHASE 0.000, CLK_DOMAIN top_aurora_0_0_user_clk_out, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute X_INTERFACE_INFO of sys_reset_out : signal is "xilinx.com:signal:reset:1.0 sys_reset_out RST";
  attribute X_INTERFACE_PARAMETER of sys_reset_out : signal is "XIL_INTERFACENAME sys_reset_out, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of user_clk_out : signal is "xilinx.com:signal:clock:1.0 usr_clk_out CLK";
  attribute X_INTERFACE_PARAMETER of user_clk_out : signal is "XIL_INTERFACENAME usr_clk_out, ASSOCIATED_BUSIF m_axis:s_axis:S_AXI, ASSOCIATED_RESET sys_reset_out:S_AXI_ARESETN, PHASE 0.000, CLK_DOMAIN top_aurora_0_0_user_clk_out, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of S_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of S_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of S_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of S_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of S_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of S_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
begin
inst: entity work.top_aurora_0_0_aurora
     port map (
      SFP_RX_N => SFP_RX_N,
      SFP_RX_P => SFP_RX_P,
      SFP_TX_DISABLE_N => SFP_TX_DISABLE_N,
      SFP_TX_N => SFP_TX_N,
      SFP_TX_P => SFP_TX_P,
      S_AXI_ARADDR(5 downto 0) => S_AXI_ARADDR(5 downto 0),
      S_AXI_ARESETN => S_AXI_ARESETN,
      S_AXI_ARPROT(2 downto 0) => S_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(5 downto 0) => S_AXI_AWADDR(5 downto 0),
      S_AXI_AWPROT(2 downto 0) => S_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BVALID => S_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RVALID => S_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => S_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => S_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => S_AXI_WVALID,
      free_clk_in => free_clk_in,
      gt_refclk1 => gt_refclk1,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      reset => reset,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      sys_reset_out => sys_reset_out,
      user_clk_out => user_clk_out
    );
end STRUCTURE;
