\doxysubsubsubsection{I2C Interrupt configuration definition}
\hypertarget{group__I2C__Interrupt__configuration__definition}{}\label{group__I2C__Interrupt__configuration__definition}\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}


I2C Interrupt definition Elements values convention\+: 0x\+XXXXXXXX.  


\doxysubsubsubsubsubsection*{defines}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__Interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df}{I2\+C\+\_\+\+IT\+\_\+\+BUF}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}
\item 
\#define \mbox{\hyperlink{group__I2C__Interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02}{I2\+C\+\_\+\+IT\+\_\+\+EVT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}
\item 
\#define \mbox{\hyperlink{group__I2C__Interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03}{I2\+C\+\_\+\+IT\+\_\+\+ERR}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Descripción detallada}
I2C Interrupt definition Elements values convention\+: 0x\+XXXXXXXX. 


\begin{DoxyItemize}
\item XXXXXXXX \+: Interrupt control mask 
\end{DoxyItemize}

\doxysubsubsubsubsection{Documentación de «define»}
\Hypertarget{group__I2C__Interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df}\label{group__I2C__Interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df} 
\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}!I2C\_IT\_BUF@{I2C\_IT\_BUF}}
\index{I2C\_IT\_BUF@{I2C\_IT\_BUF}!I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_IT\_BUF}{I2C\_IT\_BUF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IT\+\_\+\+BUF~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}}

\Hypertarget{group__I2C__Interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03}\label{group__I2C__Interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03} 
\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}!I2C\_IT\_ERR@{I2C\_IT\_ERR}}
\index{I2C\_IT\_ERR@{I2C\_IT\_ERR}!I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_IT\_ERR}{I2C\_IT\_ERR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IT\+\_\+\+ERR~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}}

\Hypertarget{group__I2C__Interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02}\label{group__I2C__Interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02} 
\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}!I2C\_IT\_EVT@{I2C\_IT\_EVT}}
\index{I2C\_IT\_EVT@{I2C\_IT\_EVT}!I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_IT\_EVT}{I2C\_IT\_EVT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+IT\+\_\+\+EVT~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}}

