module Parity_256bits_tb();

reg clk, enable;

reg [255:0] p_in;
wire [255:0] parity;

Parity_256bits #(.WIDTH(256)) p(.clk(clk), .enable(enable), .p_in(p_in), .parity(parity));

always #5 clk = ~clk;

initial  begin
	clk = 0;
	$monitor($time, " Enable = %b, Input = %b, Parity = %d", enable, p_in, parity);
	#5 enable=1'b1; p_in = 256'b0011;
	#5 p_in = 256'b0111;
	#5 $finish;

end

endmodule
