<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>IDCT2</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop auto-rewind stp (delay=0 cycles)</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>145</Best-caseLatency>
            <Average-caseLatency>656</Average-caseLatency>
            <Worst-caseLatency>1168</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.450 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.560 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>11.680 us</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>1025</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_324_1>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>1024</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>143</min>
                        <max>1166</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>1430</min>
                        <max>11660</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>144</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_324_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/IDCT2.cpp:315</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_324_1>
                    <Name>VITIS_LOOP_324_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDCT2.cpp:324</SourceLocation>
                </VITIS_LOOP_324_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>58</BRAM_18K>
            <DSP>766</DSP>
            <FF>47145</FF>
            <LUT>103142</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>IDCT2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>IDCT2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>IDCT2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="8">
            <ModuleName>IDCT2</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>call_ret4_IDCT2B16_fu_260</InstName>
                    <ModuleName>IDCT2B16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>260</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>call_ret_IDCT2B8_fu_164</InstName>
                            <ModuleName>IDCT2B8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>164</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>call_ret_IDCT2B4_fu_92</InstName>
                                    <ModuleName>IDCT2B4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>92</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>call_ret_IDCT2B2_fu_50</InstName>
                                            <ModuleName>IDCT2B2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>50</ID>
                                            <BindInstances>diff_fu_24_p2 add_ln19_fu_30_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln40_1_fu_84_p2 mul_32s_8s_32_1_1_U3 add_ln43_fu_150_p2 add_ln44_fu_156_p2 sub_ln45_fu_162_p2 sub_ln46_fu_168_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln65_fu_162_p2 add_ln65_4_fu_198_p2 add_ln66_3_fu_300_p2 sub_ln66_2_fu_324_p2 mul_32s_8s_32_1_1_U9 mul_32s_7s_32_1_1_U10 mul_32s_8s_32_1_1_U11 add_ln67_4_fu_378_p2 add_ln68_3_fu_432_p2 mul_32s_7s_32_1_1_U12 add_ln68_4_fu_438_p2 mul_32s_8s_32_1_1_U13 add_ln68_1_fu_468_p2 add_ln70_fu_480_p2 add_ln71_fu_486_p2 add_ln72_fu_492_p2 add_ln73_fu_498_p2 sub_ln74_fu_504_p2 sub_ln75_fu_510_p2 sub_ln76_fu_516_p2 sub_ln77_fu_522_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln103_56_fu_366_p2 sub_ln103_2_fu_384_p2 add_ln103_57_fu_420_p2 sub_ln103_6_fu_468_p2 sub_ln103_7_fu_492_p2 sub_ln103_10_fu_528_p2 add_ln103_63_fu_624_p2 mul_32s_7s_32_1_1_U23 sub_ln103_13_fu_630_p2 mul_32s_8s_32_1_1_U24 mul_32s_8s_32_1_1_U25 mul_32s_6s_32_1_1_U26 add_ln103_7_fu_648_p2 add_ln103_65_fu_708_p2 mul_32s_8s_32_1_1_U27 mul_32s_8s_32_1_1_U28 mul_32s_6s_32_1_1_U29 sub_ln103_18_fu_774_p2 add_ln103_15_fu_804_p2 add_ln103_68_fu_840_p2 mul_32s_7s_32_1_1_U30 mul_32s_8s_32_1_1_U31 sub_ln103_22_fu_870_p2 sub_ln103_24_fu_900_p2 mul_32s_7s_32_1_1_U32 sub_ln103_27_fu_978_p2 mul_32s_6s_32_1_1_U33 mul_32s_8s_32_1_1_U34 sub_ln103_38_fu_1134_p2 mul_32s_8s_32_1_1_U35 sub_ln103_42_fu_1170_p2 mul_32s_8s_32_1_1_U36 sub_ln103_44_fu_1206_p2 sub_ln103_46_fu_1260_p2 mul_32s_8s_32_1_1_U37 sub_ln103_47_fu_1284_p2 sub_ln103_49_fu_1308_p2 sub_ln103_51_fu_1326_p2 mul_32s_7s_32_1_1_U38 sub_ln103_54_fu_1368_p2 mul_32s_6s_32_1_1_U39 sub_ln103_57_fu_1434_p2 mul_32s_7s_32_1_1_U40 add_ln103_83_fu_1458_p2 mul_32s_8s_32_1_1_U41 add_ln106_fu_1530_p2 add_ln107_fu_1536_p2 add_ln108_fu_1542_p2 add_ln109_fu_1548_p2 add_ln110_fu_1554_p2 add_ln111_fu_1560_p2 add_ln112_fu_1566_p2 add_ln113_fu_1572_p2 sub_ln114_fu_1578_p2 sub_ln115_fu_1584_p2 sub_ln116_fu_1590_p2 sub_ln117_fu_1596_p2 sub_ln118_fu_1602_p2 sub_ln119_fu_1608_p2 sub_ln120_fu_1614_p2 sub_ln121_fu_1620_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_IDCT2B32_fu_280</InstName>
                    <ModuleName>IDCT2B32</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>280</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>call_ret_IDCT2B16_fu_306</InstName>
                            <ModuleName>IDCT2B16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>306</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>call_ret_IDCT2B8_fu_164</InstName>
                                    <ModuleName>IDCT2B8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>164</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>call_ret_IDCT2B4_fu_92</InstName>
                                            <ModuleName>IDCT2B4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>92</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>call_ret_IDCT2B2_fu_50</InstName>
                                                    <ModuleName>IDCT2B2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>50</ID>
                                                    <BindInstances>diff_fu_24_p2 add_ln19_fu_30_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln40_1_fu_84_p2 mul_32s_8s_32_1_1_U3 add_ln43_fu_150_p2 add_ln44_fu_156_p2 sub_ln45_fu_162_p2 sub_ln46_fu_168_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>sub_ln65_fu_162_p2 add_ln65_4_fu_198_p2 add_ln66_3_fu_300_p2 sub_ln66_2_fu_324_p2 mul_32s_8s_32_1_1_U9 mul_32s_7s_32_1_1_U10 mul_32s_8s_32_1_1_U11 add_ln67_4_fu_378_p2 add_ln68_3_fu_432_p2 mul_32s_7s_32_1_1_U12 add_ln68_4_fu_438_p2 mul_32s_8s_32_1_1_U13 add_ln68_1_fu_468_p2 add_ln70_fu_480_p2 add_ln71_fu_486_p2 add_ln72_fu_492_p2 add_ln73_fu_498_p2 sub_ln74_fu_504_p2 sub_ln75_fu_510_p2 sub_ln76_fu_516_p2 sub_ln77_fu_522_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln103_56_fu_366_p2 sub_ln103_2_fu_384_p2 add_ln103_57_fu_420_p2 sub_ln103_6_fu_468_p2 sub_ln103_7_fu_492_p2 sub_ln103_10_fu_528_p2 add_ln103_63_fu_624_p2 mul_32s_7s_32_1_1_U23 sub_ln103_13_fu_630_p2 mul_32s_8s_32_1_1_U24 mul_32s_8s_32_1_1_U25 mul_32s_6s_32_1_1_U26 add_ln103_7_fu_648_p2 add_ln103_65_fu_708_p2 mul_32s_8s_32_1_1_U27 mul_32s_8s_32_1_1_U28 mul_32s_6s_32_1_1_U29 sub_ln103_18_fu_774_p2 add_ln103_15_fu_804_p2 add_ln103_68_fu_840_p2 mul_32s_7s_32_1_1_U30 mul_32s_8s_32_1_1_U31 sub_ln103_22_fu_870_p2 sub_ln103_24_fu_900_p2 mul_32s_7s_32_1_1_U32 sub_ln103_27_fu_978_p2 mul_32s_6s_32_1_1_U33 mul_32s_8s_32_1_1_U34 sub_ln103_38_fu_1134_p2 mul_32s_8s_32_1_1_U35 sub_ln103_42_fu_1170_p2 mul_32s_8s_32_1_1_U36 sub_ln103_44_fu_1206_p2 sub_ln103_46_fu_1260_p2 mul_32s_8s_32_1_1_U37 sub_ln103_47_fu_1284_p2 sub_ln103_49_fu_1308_p2 sub_ln103_51_fu_1326_p2 mul_32s_7s_32_1_1_U38 sub_ln103_54_fu_1368_p2 mul_32s_6s_32_1_1_U39 sub_ln103_57_fu_1434_p2 mul_32s_7s_32_1_1_U40 add_ln103_83_fu_1458_p2 mul_32s_8s_32_1_1_U41 add_ln106_fu_1530_p2 add_ln107_fu_1536_p2 add_ln108_fu_1542_p2 add_ln109_fu_1548_p2 add_ln110_fu_1554_p2 add_ln111_fu_1560_p2 add_ln112_fu_1566_p2 add_ln113_fu_1572_p2 sub_ln114_fu_1578_p2 sub_ln115_fu_1584_p2 sub_ln116_fu_1590_p2 sub_ln117_fu_1596_p2 sub_ln118_fu_1602_p2 sub_ln119_fu_1608_p2 sub_ln120_fu_1614_p2 sub_ln121_fu_1620_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln156_fu_957_p2 add_ln156_3_fu_1047_p2 add_ln156_4_fu_1059_p2 add_ln156_6_fu_1083_p2 add_ln156_7_fu_1095_p2 add_ln156_8_fu_1113_p2 sub_ln156_6_fu_1125_p2 add_ln156_9_fu_1143_p2 sub_ln157_1_fu_1215_p2 sub_ln157_6_fu_1299_p2 add_ln156_12_fu_1461_p2 mul_32s_6s_32_1_1_U59 mul_32s_7s_32_1_1_U60 mul_32s_8s_32_1_1_U61 mul_32s_8s_32_1_1_U62 mul_32s_8s_32_1_1_U63 mul_32s_8s_32_1_1_U64 mul_32s_8s_32_1_1_U65 mul_32s_7s_32_1_1_U66 mul_32s_7s_32_1_1_U67 mul_32s_5s_32_1_1_U144 add_ln157_16_fu_1563_p2 add_ln157_19_fu_1581_p2 sub_ln157_10_fu_1623_p2 mul_32s_5s_32_1_1_U145 mul_32s_7s_32_1_1_U68 mul_32s_8s_32_1_1_U69 mul_32s_8s_32_1_1_U70 mul_32s_8s_32_1_1_U71 mul_32s_7s_32_1_1_U72 add_ln157_234_fu_1695_p2 add_ln157_235_fu_1713_p2 sub_ln157_12_fu_1731_p2 add_ln157_238_fu_1773_p2 sub_ln157_15_fu_1827_p2 add_ln157_40_fu_1893_p2 add_ln156_16_fu_1947_p2 add_ln156_17_fu_1959_p2 sub_ln156_15_fu_1971_p2 mul_32s_5s_32_1_1_U146 mul_32s_8s_32_1_1_U73 mul_32s_8s_32_1_1_U74 mul_32s_8s_32_1_1_U75 mul_32s_6s_32_1_1_U76 add_ln157_242_fu_2025_p2 add_ln157_243_fu_2037_p2 sub_ln157_20_fu_2067_p2 mul_32s_7s_32_1_1_U77 mul_32s_8s_32_1_1_U78 mul_32s_8s_32_1_1_U79 sub_ln157_23_fu_2097_p2 sub_ln156_18_fu_2199_p2 mul_32s_7s_32_1_1_U80 mul_32s_8s_32_1_1_U81 mul_32s_7s_32_1_1_U82 sub_ln156_20_fu_2211_p2 add_ln156_22_fu_2229_p2 sub_ln156_21_fu_2241_p2 add_ln156_23_fu_2253_p2 sub_ln157_24_fu_2277_p2 mul_32s_7s_32_1_1_U83 mul_32s_8s_32_1_1_U84 add_ln157_65_fu_2349_p2 add_ln157_68_fu_2367_p2 sub_ln156_22_fu_2433_p2 mul_32s_8s_32_1_1_U85 mul_32s_8s_32_1_1_U86 sub_ln156_23_fu_2445_p2 add_ln156_27_fu_2457_p2 mul_32s_6s_32_1_1_U87 mul_32s_8s_32_1_1_U88 mul_32s_7s_32_1_1_U89 sub_ln157_28_fu_2487_p2 mul_32s_7s_32_1_1_U90 tmp_fu_2511_p2 p_sub432_fu_2529_p2 mul_32s_7s_32_1_1_U91 add_ln157_84_fu_2577_p2 sub_ln157_31_fu_2595_p2 add_ln156_30_fu_2643_p2 mul_32s_6s_32_1_1_U92 sub_ln156_26_fu_2661_p2 mul_32s_7s_32_1_1_U93 mul_32s_5s_32_1_1_U147 add_ln157_247_fu_2691_p2 mul_32s_7s_32_1_1_U94 mul_32s_8s_32_1_1_U95 add_ln157_250_fu_2721_p2 tmp4_fu_564_p0 mul_32s_8s_32_1_1_U96 sub_ln157_33_fu_2752_p2 mul_32s_7s_32_1_1_U97 mul_32s_8s_32_1_1_U98 add_ln156_35_fu_2884_p2 mul_32s_6s_32_1_1_U99 sub_ln157_36_fu_2902_p2 sub_ln157_38_fu_2926_p2 mul_32s_8s_32_1_1_U100 sub_ln157_39_fu_2938_p2 add_ln157_255_fu_2950_p2 mul_32s_8s_32_1_1_U101 mul_32s_7s_32_1_1_U102 add_ln157_118_fu_3016_p2 add_ln157_122_fu_3040_p2 sub_ln156_30_fu_3064_p2 mul_32s_8s_32_1_1_U103 mul_32s_7s_32_1_1_U104 add_ln156_38_fu_3076_p2 sub_ln156_31_fu_3082_p2 mul_32s_8s_32_1_1_U105 mul_32s_5s_32_1_1_U148 mul_32s_7s_32_1_1_U106 mul_32s_8s_32_1_1_U107 tmp6_fu_3148_p2 p_sub319_fu_3166_p2 add_ln157_260_fu_3196_p2 add_ln157_131_fu_3244_p2 sub_ln156_32_fu_3292_p2 mul_32s_8s_32_1_1_U108 mul_32s_7s_32_1_1_U109 mul_32s_7s_32_1_1_U110 add_ln156_39_fu_3322_p2 add_ln157_261_fu_3340_p2 mul_32s_8s_32_1_1_U111 mul_32s_6s_32_1_1_U112 tmp9_fu_3370_p2 mul_32s_8s_32_1_1_U113 sub_ln157_51_fu_3454_p2 add_ln157_148_fu_3478_p2 sub_ln156_37_fu_3502_p2 mul_32s_8s_32_1_1_U114 add_ln156_41_fu_3514_p2 sub_ln156_42_fu_3550_p2 mul_32s_8s_32_1_1_U115 add_ln157_263_fu_3580_p2 mul_32s_8s_32_1_1_U116 sub_ln157_55_fu_3592_p2 mul_32s_8s_32_1_1_U117 add_ln157_267_fu_3622_p2 add_ln156_43_fu_3724_p2 mul_32s_8s_32_1_1_U118 add_ln156_44_fu_3736_p2 mul_32s_8s_32_1_1_U119 mul_32s_7s_32_1_1_U120 mul_32s_8s_32_1_1_U121 sub_ln157_57_fu_3766_p2 tmp12_fu_3814_p2 p_sub187_fu_3832_p2 mul_32s_8s_32_1_1_U122 sub_ln156_46_fu_3946_p2 mul_32s_8s_32_1_1_U123 mul_32s_7s_32_1_1_U124 sub_ln156_47_fu_3958_p2 mul_32s_8s_32_1_1_U125 add_ln156_46_fu_3970_p2 mul_32s_7s_32_1_1_U126 mul_32s_6s_32_1_1_U127 add_ln157_272_fu_3976_p2 mul_32s_5s_32_1_1_U149 mul_32s_7s_32_1_1_U128 tmp15_fu_4006_p2 p_sub160_fu_4024_p2 add_ln157_275_fu_4054_p2 add_ln157_184_fu_4102_p2 mul_32s_7s_32_1_1_U129 add_ln156_50_fu_4186_p2 mul_32s_7s_32_1_1_U130 mul_32s_8s_32_1_1_U131 mul_32s_8s_32_1_1_U132 sub_ln157_65_fu_4216_p2 mul_32s_5s_32_1_1_U150 sub_ln157_67_fu_4234_p2 mul_32s_8s_32_1_1_U133 sub_ln157_69_fu_4312_p2 sub_ln156_53_fu_4342_p2 mul_32s_7s_32_1_1_U134 sub_ln156_54_fu_4354_p2 mul_32s_8s_32_1_1_U135 mul_32s_8s_32_1_1_U136 mul_32s_7s_32_1_1_U137 mul_32s_8s_32_1_1_U138 tmp18_fu_4438_p2 mul_32s_5s_32_1_1_U151 sub_ln156_57_fu_4576_p2 sub_ln156_59_fu_4588_p2 add_ln156_56_fu_4594_p2 mul_32s_7s_32_1_1_U139 mul_32s_7s_32_1_1_U140 add_ln157_280_fu_4618_p2 mul_32s_8s_32_1_1_U141 mul_32s_8s_32_1_1_U142 add_ln157_282_fu_4642_p2 mul_32s_8s_32_1_1_U143 tmp21_fu_4654_p2 add_ln157_218_fu_4702_p2 add_ln160_fu_4786_p2 add_ln161_fu_4790_p2 add_ln162_fu_4794_p2 add_ln163_fu_4798_p2 add_ln164_fu_4802_p2 add_ln165_fu_4806_p2 add_ln166_fu_4810_p2 add_ln167_fu_4814_p2 add_ln168_fu_4818_p2 add_ln169_fu_4822_p2 add_ln170_fu_4826_p2 add_ln171_fu_4830_p2 add_ln172_fu_4834_p2 add_ln173_fu_4838_p2 add_ln174_fu_4842_p2 add_ln175_fu_4846_p2 sub_ln176_fu_4850_p2 sub_ln177_fu_4854_p2 sub_ln178_fu_4858_p2 sub_ln179_fu_4862_p2 sub_ln180_fu_4866_p2 sub_ln181_fu_4870_p2 sub_ln182_fu_4874_p2 sub_ln183_fu_4878_p2 sub_ln184_fu_4882_p2 sub_ln185_fu_4886_p2 sub_ln186_fu_4890_p2 sub_ln187_fu_4894_p2 sub_ln188_fu_4898_p2 sub_ln189_fu_4902_p2 sub_ln190_fu_4906_p2 sub_ln191_fu_4910_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_IDCT2B64_fu_316</InstName>
                    <ModuleName>IDCT2B64</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>316</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_IDCT2B32_fu_260</InstName>
                            <ModuleName>IDCT2B32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>260</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>call_ret_IDCT2B16_fu_306</InstName>
                                    <ModuleName>IDCT2B16</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>306</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>call_ret_IDCT2B8_fu_164</InstName>
                                            <ModuleName>IDCT2B8</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>164</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>call_ret_IDCT2B4_fu_92</InstName>
                                                    <ModuleName>IDCT2B4</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>92</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>call_ret_IDCT2B2_fu_50</InstName>
                                                            <ModuleName>IDCT2B2</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>50</ID>
                                                            <BindInstances>diff_fu_24_p2 add_ln19_fu_30_p2</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>add_ln40_1_fu_84_p2 mul_32s_8s_32_1_1_U3 add_ln43_fu_150_p2 add_ln44_fu_156_p2 sub_ln45_fu_162_p2 sub_ln46_fu_168_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>sub_ln65_fu_162_p2 add_ln65_4_fu_198_p2 add_ln66_3_fu_300_p2 sub_ln66_2_fu_324_p2 mul_32s_8s_32_1_1_U9 mul_32s_7s_32_1_1_U10 mul_32s_8s_32_1_1_U11 add_ln67_4_fu_378_p2 add_ln68_3_fu_432_p2 mul_32s_7s_32_1_1_U12 add_ln68_4_fu_438_p2 mul_32s_8s_32_1_1_U13 add_ln68_1_fu_468_p2 add_ln70_fu_480_p2 add_ln71_fu_486_p2 add_ln72_fu_492_p2 add_ln73_fu_498_p2 sub_ln74_fu_504_p2 sub_ln75_fu_510_p2 sub_ln76_fu_516_p2 sub_ln77_fu_522_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln103_56_fu_366_p2 sub_ln103_2_fu_384_p2 add_ln103_57_fu_420_p2 sub_ln103_6_fu_468_p2 sub_ln103_7_fu_492_p2 sub_ln103_10_fu_528_p2 add_ln103_63_fu_624_p2 mul_32s_7s_32_1_1_U23 sub_ln103_13_fu_630_p2 mul_32s_8s_32_1_1_U24 mul_32s_8s_32_1_1_U25 mul_32s_6s_32_1_1_U26 add_ln103_7_fu_648_p2 add_ln103_65_fu_708_p2 mul_32s_8s_32_1_1_U27 mul_32s_8s_32_1_1_U28 mul_32s_6s_32_1_1_U29 sub_ln103_18_fu_774_p2 add_ln103_15_fu_804_p2 add_ln103_68_fu_840_p2 mul_32s_7s_32_1_1_U30 mul_32s_8s_32_1_1_U31 sub_ln103_22_fu_870_p2 sub_ln103_24_fu_900_p2 mul_32s_7s_32_1_1_U32 sub_ln103_27_fu_978_p2 mul_32s_6s_32_1_1_U33 mul_32s_8s_32_1_1_U34 sub_ln103_38_fu_1134_p2 mul_32s_8s_32_1_1_U35 sub_ln103_42_fu_1170_p2 mul_32s_8s_32_1_1_U36 sub_ln103_44_fu_1206_p2 sub_ln103_46_fu_1260_p2 mul_32s_8s_32_1_1_U37 sub_ln103_47_fu_1284_p2 sub_ln103_49_fu_1308_p2 sub_ln103_51_fu_1326_p2 mul_32s_7s_32_1_1_U38 sub_ln103_54_fu_1368_p2 mul_32s_6s_32_1_1_U39 sub_ln103_57_fu_1434_p2 mul_32s_7s_32_1_1_U40 add_ln103_83_fu_1458_p2 mul_32s_8s_32_1_1_U41 add_ln106_fu_1530_p2 add_ln107_fu_1536_p2 add_ln108_fu_1542_p2 add_ln109_fu_1548_p2 add_ln110_fu_1554_p2 add_ln111_fu_1560_p2 add_ln112_fu_1566_p2 add_ln113_fu_1572_p2 sub_ln114_fu_1578_p2 sub_ln115_fu_1584_p2 sub_ln116_fu_1590_p2 sub_ln117_fu_1596_p2 sub_ln118_fu_1602_p2 sub_ln119_fu_1608_p2 sub_ln120_fu_1614_p2 sub_ln121_fu_1620_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln156_fu_957_p2 add_ln156_3_fu_1047_p2 add_ln156_4_fu_1059_p2 add_ln156_6_fu_1083_p2 add_ln156_7_fu_1095_p2 add_ln156_8_fu_1113_p2 sub_ln156_6_fu_1125_p2 add_ln156_9_fu_1143_p2 sub_ln157_1_fu_1215_p2 sub_ln157_6_fu_1299_p2 add_ln156_12_fu_1461_p2 mul_32s_6s_32_1_1_U59 mul_32s_7s_32_1_1_U60 mul_32s_8s_32_1_1_U61 mul_32s_8s_32_1_1_U62 mul_32s_8s_32_1_1_U63 mul_32s_8s_32_1_1_U64 mul_32s_8s_32_1_1_U65 mul_32s_7s_32_1_1_U66 mul_32s_7s_32_1_1_U67 mul_32s_5s_32_1_1_U144 add_ln157_16_fu_1563_p2 add_ln157_19_fu_1581_p2 sub_ln157_10_fu_1623_p2 mul_32s_5s_32_1_1_U145 mul_32s_7s_32_1_1_U68 mul_32s_8s_32_1_1_U69 mul_32s_8s_32_1_1_U70 mul_32s_8s_32_1_1_U71 mul_32s_7s_32_1_1_U72 add_ln157_234_fu_1695_p2 add_ln157_235_fu_1713_p2 sub_ln157_12_fu_1731_p2 add_ln157_238_fu_1773_p2 sub_ln157_15_fu_1827_p2 add_ln157_40_fu_1893_p2 add_ln156_16_fu_1947_p2 add_ln156_17_fu_1959_p2 sub_ln156_15_fu_1971_p2 mul_32s_5s_32_1_1_U146 mul_32s_8s_32_1_1_U73 mul_32s_8s_32_1_1_U74 mul_32s_8s_32_1_1_U75 mul_32s_6s_32_1_1_U76 add_ln157_242_fu_2025_p2 add_ln157_243_fu_2037_p2 sub_ln157_20_fu_2067_p2 mul_32s_7s_32_1_1_U77 mul_32s_8s_32_1_1_U78 mul_32s_8s_32_1_1_U79 sub_ln157_23_fu_2097_p2 sub_ln156_18_fu_2199_p2 mul_32s_7s_32_1_1_U80 mul_32s_8s_32_1_1_U81 mul_32s_7s_32_1_1_U82 sub_ln156_20_fu_2211_p2 add_ln156_22_fu_2229_p2 sub_ln156_21_fu_2241_p2 add_ln156_23_fu_2253_p2 sub_ln157_24_fu_2277_p2 mul_32s_7s_32_1_1_U83 mul_32s_8s_32_1_1_U84 add_ln157_65_fu_2349_p2 add_ln157_68_fu_2367_p2 sub_ln156_22_fu_2433_p2 mul_32s_8s_32_1_1_U85 mul_32s_8s_32_1_1_U86 sub_ln156_23_fu_2445_p2 add_ln156_27_fu_2457_p2 mul_32s_6s_32_1_1_U87 mul_32s_8s_32_1_1_U88 mul_32s_7s_32_1_1_U89 sub_ln157_28_fu_2487_p2 mul_32s_7s_32_1_1_U90 tmp_fu_2511_p2 p_sub432_fu_2529_p2 mul_32s_7s_32_1_1_U91 add_ln157_84_fu_2577_p2 sub_ln157_31_fu_2595_p2 add_ln156_30_fu_2643_p2 mul_32s_6s_32_1_1_U92 sub_ln156_26_fu_2661_p2 mul_32s_7s_32_1_1_U93 mul_32s_5s_32_1_1_U147 add_ln157_247_fu_2691_p2 mul_32s_7s_32_1_1_U94 mul_32s_8s_32_1_1_U95 add_ln157_250_fu_2721_p2 tmp4_fu_564_p0 mul_32s_8s_32_1_1_U96 sub_ln157_33_fu_2752_p2 mul_32s_7s_32_1_1_U97 mul_32s_8s_32_1_1_U98 add_ln156_35_fu_2884_p2 mul_32s_6s_32_1_1_U99 sub_ln157_36_fu_2902_p2 sub_ln157_38_fu_2926_p2 mul_32s_8s_32_1_1_U100 sub_ln157_39_fu_2938_p2 add_ln157_255_fu_2950_p2 mul_32s_8s_32_1_1_U101 mul_32s_7s_32_1_1_U102 add_ln157_118_fu_3016_p2 add_ln157_122_fu_3040_p2 sub_ln156_30_fu_3064_p2 mul_32s_8s_32_1_1_U103 mul_32s_7s_32_1_1_U104 add_ln156_38_fu_3076_p2 sub_ln156_31_fu_3082_p2 mul_32s_8s_32_1_1_U105 mul_32s_5s_32_1_1_U148 mul_32s_7s_32_1_1_U106 mul_32s_8s_32_1_1_U107 tmp6_fu_3148_p2 p_sub319_fu_3166_p2 add_ln157_260_fu_3196_p2 add_ln157_131_fu_3244_p2 sub_ln156_32_fu_3292_p2 mul_32s_8s_32_1_1_U108 mul_32s_7s_32_1_1_U109 mul_32s_7s_32_1_1_U110 add_ln156_39_fu_3322_p2 add_ln157_261_fu_3340_p2 mul_32s_8s_32_1_1_U111 mul_32s_6s_32_1_1_U112 tmp9_fu_3370_p2 mul_32s_8s_32_1_1_U113 sub_ln157_51_fu_3454_p2 add_ln157_148_fu_3478_p2 sub_ln156_37_fu_3502_p2 mul_32s_8s_32_1_1_U114 add_ln156_41_fu_3514_p2 sub_ln156_42_fu_3550_p2 mul_32s_8s_32_1_1_U115 add_ln157_263_fu_3580_p2 mul_32s_8s_32_1_1_U116 sub_ln157_55_fu_3592_p2 mul_32s_8s_32_1_1_U117 add_ln157_267_fu_3622_p2 add_ln156_43_fu_3724_p2 mul_32s_8s_32_1_1_U118 add_ln156_44_fu_3736_p2 mul_32s_8s_32_1_1_U119 mul_32s_7s_32_1_1_U120 mul_32s_8s_32_1_1_U121 sub_ln157_57_fu_3766_p2 tmp12_fu_3814_p2 p_sub187_fu_3832_p2 mul_32s_8s_32_1_1_U122 sub_ln156_46_fu_3946_p2 mul_32s_8s_32_1_1_U123 mul_32s_7s_32_1_1_U124 sub_ln156_47_fu_3958_p2 mul_32s_8s_32_1_1_U125 add_ln156_46_fu_3970_p2 mul_32s_7s_32_1_1_U126 mul_32s_6s_32_1_1_U127 add_ln157_272_fu_3976_p2 mul_32s_5s_32_1_1_U149 mul_32s_7s_32_1_1_U128 tmp15_fu_4006_p2 p_sub160_fu_4024_p2 add_ln157_275_fu_4054_p2 add_ln157_184_fu_4102_p2 mul_32s_7s_32_1_1_U129 add_ln156_50_fu_4186_p2 mul_32s_7s_32_1_1_U130 mul_32s_8s_32_1_1_U131 mul_32s_8s_32_1_1_U132 sub_ln157_65_fu_4216_p2 mul_32s_5s_32_1_1_U150 sub_ln157_67_fu_4234_p2 mul_32s_8s_32_1_1_U133 sub_ln157_69_fu_4312_p2 sub_ln156_53_fu_4342_p2 mul_32s_7s_32_1_1_U134 sub_ln156_54_fu_4354_p2 mul_32s_8s_32_1_1_U135 mul_32s_8s_32_1_1_U136 mul_32s_7s_32_1_1_U137 mul_32s_8s_32_1_1_U138 tmp18_fu_4438_p2 mul_32s_5s_32_1_1_U151 sub_ln156_57_fu_4576_p2 sub_ln156_59_fu_4588_p2 add_ln156_56_fu_4594_p2 mul_32s_7s_32_1_1_U139 mul_32s_7s_32_1_1_U140 add_ln157_280_fu_4618_p2 mul_32s_8s_32_1_1_U141 mul_32s_8s_32_1_1_U142 add_ln157_282_fu_4642_p2 mul_32s_8s_32_1_1_U143 tmp21_fu_4654_p2 add_ln157_218_fu_4702_p2 add_ln160_fu_4786_p2 add_ln161_fu_4790_p2 add_ln162_fu_4794_p2 add_ln163_fu_4798_p2 add_ln164_fu_4802_p2 add_ln165_fu_4806_p2 add_ln166_fu_4810_p2 add_ln167_fu_4814_p2 add_ln168_fu_4818_p2 add_ln169_fu_4822_p2 add_ln170_fu_4826_p2 add_ln171_fu_4830_p2 add_ln172_fu_4834_p2 add_ln173_fu_4838_p2 add_ln174_fu_4842_p2 add_ln175_fu_4846_p2 sub_ln176_fu_4850_p2 sub_ln177_fu_4854_p2 sub_ln178_fu_4858_p2 sub_ln179_fu_4862_p2 sub_ln180_fu_4866_p2 sub_ln181_fu_4870_p2 sub_ln182_fu_4874_p2 sub_ln183_fu_4878_p2 sub_ln184_fu_4882_p2 sub_ln185_fu_4886_p2 sub_ln186_fu_4890_p2 sub_ln187_fu_4894_p2 sub_ln188_fu_4898_p2 sub_ln189_fu_4902_p2 sub_ln190_fu_4906_p2 sub_ln191_fu_4910_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln243_fu_1003_p2 add_ln243_fu_1063_p2 sub_ln243_5_fu_1081_p2 sub_ln243_6_fu_1093_p2 sub_ln243_10_fu_1147_p2 sub_ln243_11_fu_1159_p2 add_ln244_fu_1219_p2 add_ln244_1_fu_1231_p2 add_ln244_2_fu_1243_p2 add_ln244_4_fu_1261_p2 add_ln244_5_fu_1267_p2 sub_ln245_1_fu_1291_p2 sub_ln245_2_fu_1297_p2 sub_ln245_3_fu_1309_p2 sub_ln245_4_fu_1315_p2 add_ln245_fu_1321_p2 sub_ln245_5_fu_1327_p2 add_ln245_1_fu_1339_p2 add_ln245_2_fu_1345_p2 sub_ln246_1_fu_1351_p2 add_ln246_11_fu_1363_p2 sub_ln246_3_fu_1369_p2 sub_ln246_4_fu_1375_p2 add_ln246_23_fu_1393_p2 sub_ln246_5_fu_1399_p2 sub_ln246_9_fu_1513_p2 add_ln246_76_fu_1525_p2 add_ln246_88_fu_1531_p2 add_ln246_7_fu_1537_p2 sub_ln243_13_fu_1573_p2 add_ln243_3_fu_1585_p2 add_ln243_4_fu_1633_p2 add_ln243_6_fu_1663_p2 sub_ln243_16_fu_1669_p2 add_ln243_7_fu_1681_p2 sub_ln243_19_fu_1723_p2 add_ln243_8_fu_1735_p2 add_ln243_9_fu_1753_p2 sub_ln244_2_fu_1765_p2 mul_32s_7s_32_1_1_U185 sub_ln244_3_fu_1771_p2 mul_32s_7s_32_1_1_U186 mul_32s_8s_32_1_1_U187 mul_32s_8s_32_1_1_U188 mul_32s_8s_32_1_1_U189 mul_32s_8s_32_1_1_U190 mul_32s_8s_32_1_1_U191 mul_32s_8s_32_1_1_U192 mul_32s_8s_32_1_1_U193 sub_ln246_10_fu_1777_p2 sub_ln246_11_fu_1783_p2 mul_32s_7s_32_1_1_U194 sub_ln246_12_fu_1789_p2 sub_ln246_13_fu_1795_p2 sub_ln246_14_fu_1801_p2 mul_32s_12s_32_1_1_U195 mul_32s_8s_32_1_1_U196 add_ln243_11_fu_1903_p2 add_ln243_12_fu_1915_p2 sub_ln243_20_fu_1945_p2 add_ln243_15_fu_1957_p2 add_ln243_17_fu_1981_p2 sub_ln244_4_fu_1993_p2 mul_32s_8s_32_1_1_U197 sub_ln245_6_fu_1999_p2 sub_ln246_17_fu_2005_p2 sub_ln246_18_fu_2011_p2 sub_ln246_20_fu_2023_p2 add_ln246_116_fu_2029_p2 mul_32s_9s_32_1_1_U198 sub_ln246_22_fu_2095_p2 sub_ln243_23_fu_2119_p2 sub_ln243_24_fu_2125_p2 add_ln243_18_fu_2137_p2 sub_ln243_27_fu_2155_p2 mul_32s_8s_32_1_1_U199 mul_32s_8s_32_1_1_U200 add_ln245_3_fu_2161_p2 mul_32s_8s_32_1_1_U201 mul_32s_5s_32_1_1_U295 add_ln246_37_fu_2179_p2 add_ln246_43_fu_2215_p2 sub_ln246_23_fu_2221_p2 sub_ln246_24_fu_2233_p2 mul_32s_7s_32_1_1_U202 mul_32s_8s_32_1_1_U203 mul_32s_8s_32_1_1_U204 mul_32s_8s_32_1_1_U205 sub_ln244_5_fu_2287_p2 sub_ln245_7_fu_2293_p2 mul_32s_7s_32_1_1_U206 mul_32s_9s_32_1_1_U207 add_ln246_51_fu_2323_p2 add_ln246_54_fu_2341_p2 add_ln246_57_fu_2359_p2 add_ln246_155_fu_2365_p2 sub_ln246_26_fu_2377_p2 sub_ln243_29_fu_2413_p2 sub_ln243_30_fu_2425_p2 add_ln243_22_fu_2431_p2 sub_ln243_31_fu_2437_p2 mul_32s_8s_32_1_1_U208 mul_32s_8s_32_1_1_U209 mul_32s_7s_32_1_1_U210 mul_32s_9s_32_1_1_U211 mul_32s_8s_32_1_1_U212 add_ln246_208_fu_2563_p2 add_ln246_72_fu_2581_p2 sub_ln243_34_fu_2617_p2 sub_ln243_35_fu_2635_p2 mul_32s_8s_32_1_1_U213 mul_32s_8s_32_1_1_U214 sub_ln243_36_fu_2641_p2 sub_ln243_37_fu_2647_p2 sub_ln246_28_fu_2653_p2 add_ln246_81_fu_2683_p2 sub_ln246_30_fu_2713_p2 add_ln243_24_fu_2749_p2 add_ln243_25_fu_2755_p2 sub_ln243_38_fu_2773_p2 mul_32s_8s_32_1_1_U215 mul_32s_8s_32_1_1_U216 sub_ln243_39_fu_2779_p2 sub_ln243_40_fu_2785_p2 mul_32s_9s_32_1_1_U217 add_ln246_266_fu_2797_p2 add_ln246_282_fu_2803_p2 add_ln246_94_fu_2833_p2 mul_32s_6s_32_1_1_U218 sub_ln246_31_fu_2881_p2 mul_32s_7s_32_1_1_U219 mul_32s_8s_32_1_1_U220 mul_32s_8s_32_1_1_U221 mul_32s_5s_32_1_1_U296 sub_ln243_45_fu_2941_p2 sub_ln243_46_fu_2947_p2 mul_32s_7s_32_1_1_U222 sub_ln243_48_fu_3037_p2 mul_32s_8s_32_1_1_U223 mul_32s_7s_32_1_1_U224 add_ln243_30_fu_3049_p2 add_ln243_32_fu_3061_p2 mul_32s_9s_32_1_1_U225 mul_32s_6s_32_1_1_U226 sub_ln246_32_fu_3127_p2 sub_ln243_50_fu_3151_p2 mul_32s_8s_32_1_1_U227 mul_32s_8s_32_1_1_U228 add_ln243_34_fu_3163_p2 add_ln243_36_fu_3175_p2 sub_ln243_53_fu_3193_p2 add_ln246_339_fu_3205_p2 mul_32s_8s_32_1_1_U229 mul_32s_5s_32_1_1_U297 mul_32s_8s_32_1_1_U230 sub_ln243_56_fu_3319_p2 add_ln243_40_fu_3331_p2 sub_ln243_57_fu_3337_p2 mul_32s_7s_32_1_1_U231 add_ln246_370_fu_3343_p2 add_ln246_148_fu_3379_p2 add_ln246_151_fu_3397_p2 mul_32s_8s_32_1_1_U232 add_ln243_41_fu_3427_p2 add_ln243_42_fu_3433_p2 mul_32s_8s_32_1_1_U233 mul_32s_7s_32_1_1_U234 add_ln243_44_fu_3451_p2 mul_32s_5s_32_1_1_U298 mul_32s_8s_32_1_1_U235 add_ln246_402_fu_3469_p2 add_ln246_163_fu_3517_p2 sub_ln243_59_fu_3559_p2 mul_32s_7s_32_1_1_U236 sub_ln243_60_fu_3565_p2 sub_ln243_62_fu_3577_p2 sub_ln243_63_fu_3583_p2 mul_32s_8s_32_1_1_U237 add_ln246_170_fu_3589_p2 add_ln246_177_fu_3631_p2 mul_32s_8s_32_1_1_U238 sub_ln243_65_fu_3679_p2 mul_32s_8s_32_1_1_U239 add_ln246_185_fu_3721_p2 add_ln243_49_fu_3769_p2 mul_32s_7s_32_1_1_U240 mul_32s_8s_32_1_1_U241 add_ln243_51_fu_3793_p2 mul_32s_7s_32_1_1_U242 mul_32s_8s_32_1_1_U243 add_ln243_53_fu_3817_p2 add_ln246_199_fu_3865_p2 add_ln246_454_fu_3889_p2 sub_ln243_69_fu_3931_p2 mul_32s_8s_32_1_1_U244 sub_ln243_70_fu_3937_p2 sub_ln243_71_fu_3955_p2 mul_32s_8s_32_1_1_U245 mul_32s_7s_32_1_1_U246 mul_32s_8s_32_1_1_U247 add_ln246_215_fu_4003_p2 sub_ln246_36_fu_4045_p2 mul_32s_8s_32_1_1_U248 mul_32s_7s_32_1_1_U249 sub_ln243_75_fu_4081_p2 mul_32s_8s_32_1_1_U250 sub_ln243_79_fu_4105_p2 add_ln246_223_fu_4123_p2 sub_ln246_37_fu_4189_p2 mul_32s_8s_32_1_1_U251 sub_ln243_81_fu_4219_p2 mul_32s_8s_32_1_1_U252 sub_ln243_82_fu_4225_p2 mul_32s_8s_32_1_1_U253 add_ln243_57_fu_4237_p2 sub_ln243_84_fu_4243_p2 add_ln246_459_fu_4255_p2 mul_32s_8s_32_1_1_U254 mul_32s_7s_32_1_1_U255 add_ln246_245_fu_4303_p2 sub_ln243_86_fu_4351_p2 add_ln243_58_fu_4357_p2 mul_32s_8s_32_1_1_U256 sub_ln243_87_fu_4363_p2 sub_ln243_89_fu_4381_p2 mul_32s_7s_32_1_1_U257 sub_ln243_90_fu_4387_p2 p_sub341_fu_4423_p2 mul_32s_7s_32_1_1_U258 mul_32s_8s_32_1_1_U259 add_ln246_255_fu_4465_p2 sub_ln246_38_fu_4471_p2 mul_32s_8s_32_1_1_U260 add_ln243_60_fu_4549_p2 mul_32s_8s_32_1_1_U261 sub_ln243_94_fu_4561_p2 mul_32s_8s_32_1_1_U262 add_ln246_462_fu_4573_p2 add_ln246_272_fu_4603_p2 add_ln246_278_fu_4639_p2 sub_ln246_40_fu_4645_p2 mul_32s_7s_32_1_1_U263 mul_32s_8s_32_1_1_U264 sub_ln243_96_fu_4693_p2 mul_32s_8s_32_1_1_U265 add_ln246_465_fu_4741_p2 add_ln246_287_fu_4759_p2 add_ln246_294_fu_4801_p2 mul_32s_8s_32_1_1_U266 mul_32s_7s_32_1_1_U267 add_ln243_66_fu_4832_p2 mul_32s_8s_32_1_1_U268 add_ln243_69_fu_4862_p2 mul_32s_7s_32_1_1_U269 add_ln246_306_fu_4928_p2 add_ln243_70_fu_4970_p2 mul_32s_8s_32_1_1_U270 sub_ln243_102_fu_4982_p2 mul_32s_7s_32_1_1_U271 mul_32s_8s_32_1_1_U272 sub_ln246_45_fu_5000_p2 mul_32s_7s_32_1_1_U273 add_ln246_321_fu_5066_p2 mul_32s_9s_32_1_1_U274 mul_32s_6s_32_1_1_U275 add_ln246_323_fu_5078_p2 mul_32s_8s_32_1_1_U276 sub_ln243_105_fu_5114_p2 sub_ln243_106_fu_5120_p2 sub_ln243_108_fu_5132_p2 sub_ln243_109_fu_5138_p2 sub_ln246_46_fu_5156_p2 mul_32s_7s_32_1_1_U277 mul_32s_9s_32_1_1_U278 add_ln246_336_fu_5216_p2 sub_ln243_112_fu_5240_p2 mul_32s_8s_32_1_1_U279 mul_32s_8s_32_1_1_U280 mul_32s_8s_32_1_1_U281 mul_32s_8s_32_1_1_U282 sub_ln243_116_fu_5402_p2 sub_ln243_117_fu_5408_p2 mul_32s_8s_32_1_1_U283 sub_ln243_119_fu_5420_p2 add_ln243_74_fu_5450_p2 mul_32s_7s_32_1_1_U284 sub_ln246_49_fu_5474_p2 sub_ln246_51_fu_5540_p2 sub_ln243_125_fu_5588_p2 add_ln243_76_fu_5594_p2 mul_32s_8s_32_1_1_U285 mul_32s_7s_32_1_1_U286 sub_ln243_127_fu_5612_p2 add_ln246_379_fu_5666_p2 add_ln246_472_fu_5690_p2 sub_ln246_54_fu_5702_p2 sub_ln243_129_fu_5726_p2 mul_32s_7s_32_1_1_U287 mul_32s_8s_32_1_1_U288 sub_ln243_130_fu_5744_p2 mul_32s_8s_32_1_1_U289 add_ln243_80_fu_5756_p2 sub_ln243_132_fu_5762_p2 add_ln246_387_fu_5786_p2 add_ln246_395_fu_5834_p2 sub_ln246_57_fu_5858_p2 sub_ln246_58_fu_5870_p2 add_ln243_81_fu_5918_p2 mul_32s_8s_32_1_1_U290 add_ln243_82_fu_5924_p2 mul_32s_8s_32_1_1_U291 sub_ln243_138_fu_5930_p2 mul_32s_8s_32_1_1_U292 sub_ln246_59_fu_5942_p2 add_ln246_405_fu_5960_p2 add_ln246_415_fu_6020_p2 sub_ln246_60_fu_6026_p2 sub_ln243_140_fu_6056_p2 add_ln243_83_fu_6074_p2 mul_32s_7s_32_1_1_U293 sub_ln243_144_fu_6086_p2 add_ln243_84_fu_6098_p2 mul_32s_8s_32_1_1_U294 mul_32s_5s_32_1_1_U299 add_ln246_431_fu_6182_p2 add_ln246_432_fu_6188_p2 sub_ln243_146_fu_6230_p2 sub_ln243_149_fu_6248_p2 sub_ln243_150_fu_6260_p2 sub_ln243_151_fu_6266_p2 sub_ln243_152_fu_6272_p2 add_ln246_437_fu_6284_p2 add_ln249_fu_6514_p2 add_ln250_fu_6519_p2 add_ln251_fu_6524_p2 add_ln252_fu_6529_p2 add_ln253_fu_6534_p2 add_ln254_fu_6539_p2 add_ln255_fu_6544_p2 add_ln256_fu_6549_p2 add_ln257_fu_6554_p2 add_ln258_fu_6559_p2 add_ln259_fu_6564_p2 add_ln260_fu_6569_p2 add_ln261_fu_6574_p2 add_ln262_fu_6579_p2 add_ln263_fu_6584_p2 add_ln264_fu_6589_p2 add_ln265_fu_6594_p2 add_ln266_fu_6599_p2 add_ln267_fu_6604_p2 add_ln268_fu_6609_p2 add_ln269_fu_6614_p2 add_ln270_fu_6619_p2 add_ln271_fu_6624_p2 add_ln272_fu_6629_p2 add_ln273_fu_6634_p2 add_ln274_fu_6639_p2 add_ln275_fu_6644_p2 add_ln276_fu_6649_p2 add_ln277_fu_6654_p2 add_ln278_fu_6659_p2 add_ln279_fu_6664_p2 add_ln280_fu_6669_p2 sub_ln281_fu_6674_p2 sub_ln282_fu_6679_p2 sub_ln283_fu_6684_p2 sub_ln284_fu_6689_p2 sub_ln285_fu_6694_p2 sub_ln286_fu_6699_p2 sub_ln287_fu_6704_p2 sub_ln288_fu_6709_p2 sub_ln289_fu_6714_p2 sub_ln290_fu_6719_p2 sub_ln291_fu_6724_p2 sub_ln292_fu_6729_p2 sub_ln293_fu_6734_p2 sub_ln294_fu_6739_p2 sub_ln295_fu_6744_p2 sub_ln296_fu_6749_p2 sub_ln297_fu_6754_p2 sub_ln298_fu_6759_p2 sub_ln299_fu_6764_p2 sub_ln300_fu_6769_p2 sub_ln301_fu_6774_p2 sub_ln302_fu_6779_p2 sub_ln303_fu_6784_p2 sub_ln304_fu_6789_p2 sub_ln305_fu_6794_p2 sub_ln306_fu_6799_p2 sub_ln307_fu_6804_p2 sub_ln308_fu_6809_p2 sub_ln309_fu_6814_p2 sub_ln310_fu_6819_p2 sub_ln311_fu_6824_p2 sub_ln312_fu_6829_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>call_ret5_IDCT2B4_fu_337</InstName>
                    <ModuleName>IDCT2B4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>337</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>call_ret_IDCT2B2_fu_50</InstName>
                            <ModuleName>IDCT2B2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>50</ID>
                            <BindInstances>diff_fu_24_p2 add_ln19_fu_30_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln40_1_fu_84_p2 mul_32s_8s_32_1_1_U3 add_ln43_fu_150_p2 add_ln44_fu_156_p2 sub_ln45_fu_162_p2 sub_ln46_fu_168_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>call_ret_IDCT2B8_fu_345</InstName>
                    <ModuleName>IDCT2B8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>345</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>call_ret_IDCT2B4_fu_92</InstName>
                            <ModuleName>IDCT2B4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>92</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>call_ret_IDCT2B2_fu_50</InstName>
                                    <ModuleName>IDCT2B2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>50</ID>
                                    <BindInstances>diff_fu_24_p2 add_ln19_fu_30_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln40_1_fu_84_p2 mul_32s_8s_32_1_1_U3 add_ln43_fu_150_p2 add_ln44_fu_156_p2 sub_ln45_fu_162_p2 sub_ln46_fu_168_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln65_fu_162_p2 add_ln65_4_fu_198_p2 add_ln66_3_fu_300_p2 sub_ln66_2_fu_324_p2 mul_32s_8s_32_1_1_U9 mul_32s_7s_32_1_1_U10 mul_32s_8s_32_1_1_U11 add_ln67_4_fu_378_p2 add_ln68_3_fu_432_p2 mul_32s_7s_32_1_1_U12 add_ln68_4_fu_438_p2 mul_32s_8s_32_1_1_U13 add_ln68_1_fu_468_p2 add_ln70_fu_480_p2 add_ln71_fu_486_p2 add_ln72_fu_492_p2 add_ln73_fu_498_p2 sub_ln74_fu_504_p2 sub_ln75_fu_510_p2 sub_ln76_fu_516_p2 sub_ln77_fu_522_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>call_ret1_IDCT2B2_fu_357</InstName>
                    <ModuleName>IDCT2B2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>357</ID>
                    <BindInstances>diff_fu_24_p2 add_ln19_fu_30_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln324_fu_547_p2 empty_fu_557_p3 icmp_ln324_1_fu_601_p2 add_ln324_fu_607_p2 icmp_ln324_2_fu_617_p2 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>IDCT2B2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.955</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDCT2.cpp:20</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="diff_fu_24_p2" SOURCE="src/IDCT2.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="diff" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_30_p2" SOURCE="src/IDCT2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IDCT2B4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.167</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDCT2.cpp:34</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>473</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_84_p2" SOURCE="src/IDCT2.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U3" SOURCE="src/IDCT2.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_150_p2" SOURCE="src/IDCT2.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_156_p2" SOURCE="src/IDCT2.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln45_fu_162_p2" SOURCE="src/IDCT2.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_168_p2" SOURCE="src/IDCT2.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln46" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IDCT2B8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.183</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDCT2.cpp:57</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>2093</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_fu_162_p2" SOURCE="src/IDCT2.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_4_fu_198_p2" SOURCE="src/IDCT2.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_3_fu_300_p2" SOURCE="src/IDCT2.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln66_2_fu_324_p2" SOURCE="src/IDCT2.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln66_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U9" SOURCE="src/IDCT2.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U10" SOURCE="src/IDCT2.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U11" SOURCE="src/IDCT2.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_4_fu_378_p2" SOURCE="src/IDCT2.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_3_fu_432_p2" SOURCE="src/IDCT2.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U12" SOURCE="src/IDCT2.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_4_fu_438_p2" SOURCE="src/IDCT2.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U13" SOURCE="src/IDCT2.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_468_p2" SOURCE="src/IDCT2.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_480_p2" SOURCE="src/IDCT2.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_486_p2" SOURCE="src/IDCT2.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_492_p2" SOURCE="src/IDCT2.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_498_p2" SOURCE="src/IDCT2.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln74_fu_504_p2" SOURCE="src/IDCT2.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_fu_510_p2" SOURCE="src/IDCT2.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln76_fu_516_p2" SOURCE="src/IDCT2.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_fu_522_p2" SOURCE="src/IDCT2.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln77" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IDCT2B16</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.199</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDCT2.cpp:88</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>50</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>8015</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_56_fu_366_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_2_fu_384_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_57_fu_420_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_6_fu_468_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_7_fu_492_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_10_fu_528_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_63_fu_624_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U23" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_13_fu_630_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U24" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U25" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U26" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_7_fu_648_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_65_fu_708_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U27" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U28" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U29" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_18_fu_774_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_15_fu_804_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_68_fu_840_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U30" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U31" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_22_fu_870_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_24_fu_900_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U32" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_27_fu_978_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U33" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U34" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_38_fu_1134_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U35" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_42_fu_1170_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U36" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_44_fu_1206_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_46_fu_1260_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U37" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_47_fu_1284_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_49_fu_1308_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_51_fu_1326_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U38" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_54_fu_1368_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U39" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_57_fu_1434_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln103_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U40" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_83_fu_1458_p2" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U41" SOURCE="src/IDCT2.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_1530_p2" SOURCE="src/IDCT2.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_1536_p2" SOURCE="src/IDCT2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_1542_p2" SOURCE="src/IDCT2.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_1548_p2" SOURCE="src/IDCT2.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_1554_p2" SOURCE="src/IDCT2.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_1560_p2" SOURCE="src/IDCT2.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1566_p2" SOURCE="src/IDCT2.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_1572_p2" SOURCE="src/IDCT2.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_fu_1578_p2" SOURCE="src/IDCT2.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln115_fu_1584_p2" SOURCE="src/IDCT2.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_fu_1590_p2" SOURCE="src/IDCT2.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln117_fu_1596_p2" SOURCE="src/IDCT2.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln118_fu_1602_p2" SOURCE="src/IDCT2.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln119_fu_1608_p2" SOURCE="src/IDCT2.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_fu_1614_p2" SOURCE="src/IDCT2.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln121_fu_1620_p2" SOURCE="src/IDCT2.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln121" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IDCT2B32</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.199</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDCT2.cpp:132</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>236</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>1026</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>27903</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_957_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_3_fu_1047_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_4_fu_1059_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_6_fu_1083_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_7_fu_1095_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_8_fu_1113_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_6_fu_1125_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_9_fu_1143_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_1_fu_1215_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_6_fu_1299_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_12_fu_1461_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U59" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U60" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U61" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U62" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U63" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U64" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U65" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U66" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U67" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U144" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_16_fu_1563_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_19_fu_1581_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_10_fu_1623_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U145" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U68" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U69" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U70" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U71" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U72" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_234_fu_1695_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_234" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_235_fu_1713_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_235" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_12_fu_1731_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_238_fu_1773_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_238" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_15_fu_1827_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_40_fu_1893_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_16_fu_1947_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_17_fu_1959_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_15_fu_1971_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U146" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U73" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U74" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U75" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U76" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_242_fu_2025_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_242" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_243_fu_2037_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_20_fu_2067_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U77" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U78" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U79" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_23_fu_2097_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_18_fu_2199_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U80" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U81" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U82" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_20_fu_2211_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_22_fu_2229_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_21_fu_2241_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_23_fu_2253_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_24_fu_2277_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U83" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U84" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_65_fu_2349_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_68_fu_2367_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_22_fu_2433_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U85" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U86" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_23_fu_2445_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_27_fu_2457_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U87" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U88" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U89" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_28_fu_2487_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U90" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_fu_2511_p2" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_sub432_fu_2529_p2" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="p_sub432" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U91" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_84_fu_2577_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_31_fu_2595_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_30_fu_2643_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U92" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_26_fu_2661_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U93" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U147" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_247_fu_2691_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_247" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U94" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U95" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_250_fu_2721_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_250" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_564_p0" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U96" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_33_fu_2752_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U97" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U98" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_35_fu_2884_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U99" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_36_fu_2902_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_38_fu_2926_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U100" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_39_fu_2938_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_255_fu_2950_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_255" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U101" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U102" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_118_fu_3016_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_122_fu_3040_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_30_fu_3064_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U103" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U104" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_38_fu_3076_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_31_fu_3082_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U105" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U148" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U106" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U107" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp6_fu_3148_p2" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_sub319_fu_3166_p2" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="p_sub319" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_260_fu_3196_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_260" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_131_fu_3244_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_32_fu_3292_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U108" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U109" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U110" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_39_fu_3322_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_261_fu_3340_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_261" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U111" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U112" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp9_fu_3370_p2" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U113" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_51_fu_3454_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_148_fu_3478_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_37_fu_3502_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U114" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_41_fu_3514_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_42_fu_3550_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U115" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_263_fu_3580_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_263" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U116" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_55_fu_3592_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U117" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_267_fu_3622_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_267" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_43_fu_3724_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U118" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_44_fu_3736_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U119" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U120" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U121" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_57_fu_3766_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp12_fu_3814_p2" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_sub187_fu_3832_p2" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="p_sub187" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U122" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_46_fu_3946_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U123" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U124" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_47_fu_3958_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U125" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_46_fu_3970_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U126" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U127" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_272_fu_3976_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_272" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U149" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U128" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp15_fu_4006_p2" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_sub160_fu_4024_p2" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="p_sub160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_275_fu_4054_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_275" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_184_fu_4102_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U129" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_50_fu_4186_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U130" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U131" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U132" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_65_fu_4216_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U150" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_67_fu_4234_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U133" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln157_69_fu_4312_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln157_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_53_fu_4342_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U134" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_54_fu_4354_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U135" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U136" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U137" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U138" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp18_fu_4438_p2" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U151" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_57_fu_4576_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_59_fu_4588_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_56_fu_4594_p2" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U139" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U140" SOURCE="src/IDCT2.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_280_fu_4618_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_280" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U141" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U142" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_282_fu_4642_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_282" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U143" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp21_fu_4654_p2" SOURCE="src/IDCT2.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_218_fu_4702_p2" SOURCE="src/IDCT2.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_218" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_4786_p2" SOURCE="src/IDCT2.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_4790_p2" SOURCE="src/IDCT2.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_4794_p2" SOURCE="src/IDCT2.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_4798_p2" SOURCE="src/IDCT2.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_4802_p2" SOURCE="src/IDCT2.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_4806_p2" SOURCE="src/IDCT2.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_4810_p2" SOURCE="src/IDCT2.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_4814_p2" SOURCE="src/IDCT2.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_4818_p2" SOURCE="src/IDCT2.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_4822_p2" SOURCE="src/IDCT2.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_4826_p2" SOURCE="src/IDCT2.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_4830_p2" SOURCE="src/IDCT2.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_4834_p2" SOURCE="src/IDCT2.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_4838_p2" SOURCE="src/IDCT2.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_4842_p2" SOURCE="src/IDCT2.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_4846_p2" SOURCE="src/IDCT2.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln175" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln176_fu_4850_p2" SOURCE="src/IDCT2.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln177_fu_4854_p2" SOURCE="src/IDCT2.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln178_fu_4858_p2" SOURCE="src/IDCT2.cpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln178" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_fu_4862_p2" SOURCE="src/IDCT2.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln180_fu_4866_p2" SOURCE="src/IDCT2.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln181_fu_4870_p2" SOURCE="src/IDCT2.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln182_fu_4874_p2" SOURCE="src/IDCT2.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln183_fu_4878_p2" SOURCE="src/IDCT2.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln184_fu_4882_p2" SOURCE="src/IDCT2.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln185_fu_4886_p2" SOURCE="src/IDCT2.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln185" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln186_fu_4890_p2" SOURCE="src/IDCT2.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln186" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln187_fu_4894_p2" SOURCE="src/IDCT2.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln187" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln188_fu_4898_p2" SOURCE="src/IDCT2.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln189_fu_4902_p2" SOURCE="src/IDCT2.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln190_fu_4906_p2" SOURCE="src/IDCT2.cpp:190" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln190" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln191_fu_4910_p2" SOURCE="src/IDCT2.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln191" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IDCT2B64</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.199</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDCT2.cpp:202</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>466</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>18</UTIL_DSP>
                    <FF>2052</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60236</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_fu_1003_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_fu_1063_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_5_fu_1081_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_6_fu_1093_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_10_fu_1147_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_11_fu_1159_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_1219_p2" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_1_fu_1231_p2" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_2_fu_1243_p2" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_4_fu_1261_p2" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_5_fu_1267_p2" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_1_fu_1291_p2" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_2_fu_1297_p2" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_3_fu_1309_p2" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_4_fu_1315_p2" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln245_fu_1321_p2" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln245" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_5_fu_1327_p2" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln245_1_fu_1339_p2" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln245_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln245_2_fu_1345_p2" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln245_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_1_fu_1351_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_11_fu_1363_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_3_fu_1369_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_4_fu_1375_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_23_fu_1393_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_5_fu_1399_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_9_fu_1513_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_76_fu_1525_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_88_fu_1531_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_7_fu_1537_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_13_fu_1573_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_3_fu_1585_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_4_fu_1633_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_6_fu_1663_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_16_fu_1669_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_7_fu_1681_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_19_fu_1723_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_8_fu_1735_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_9_fu_1753_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln244_2_fu_1765_p2" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln244_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U185" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln244_3_fu_1771_p2" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln244_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U186" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln244_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U187" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln245" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U188" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln245_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U189" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln245_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U190" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln245_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U191" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln245_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U192" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U193" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_10_fu_1777_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_11_fu_1783_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U194" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_12_fu_1789_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_13_fu_1795_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_14_fu_1801_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_12s_32_1_1_U195" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U196" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_11_fu_1903_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_12_fu_1915_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_20_fu_1945_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_15_fu_1957_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_17_fu_1981_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln244_4_fu_1993_p2" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln244_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U197" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln244_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_6_fu_1999_p2" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_17_fu_2005_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_18_fu_2011_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_20_fu_2023_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_116_fu_2029_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9s_32_1_1_U198" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_22_fu_2095_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_23_fu_2119_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_24_fu_2125_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_18_fu_2137_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_27_fu_2155_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U199" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U200" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln244_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln245_3_fu_2161_p2" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln245_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U201" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U295" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_37_fu_2179_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_43_fu_2215_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_23_fu_2221_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_24_fu_2233_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U202" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U203" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U204" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U205" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln244_5_fu_2287_p2" SOURCE="src/IDCT2.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln244_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_7_fu_2293_p2" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U206" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln245_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9s_32_1_1_U207" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_51_fu_2323_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_54_fu_2341_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_57_fu_2359_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_155_fu_2365_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_26_fu_2377_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_29_fu_2413_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_30_fu_2425_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_22_fu_2431_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_31_fu_2437_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U208" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U209" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U210" SOURCE="src/IDCT2.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln245_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9s_32_1_1_U211" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U212" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_208_fu_2563_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_208" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_72_fu_2581_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_34_fu_2617_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_35_fu_2635_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U213" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U214" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_36_fu_2641_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_37_fu_2647_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_28_fu_2653_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_81_fu_2683_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_30_fu_2713_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_24_fu_2749_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_25_fu_2755_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_38_fu_2773_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U215" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U216" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_39_fu_2779_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_40_fu_2785_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9s_32_1_1_U217" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_266_fu_2797_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_266" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_282_fu_2803_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_282" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_94_fu_2833_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U218" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_31_fu_2881_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U219" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U220" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U221" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U296" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_45_fu_2941_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_46_fu_2947_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U222" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_48_fu_3037_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U223" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U224" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_30_fu_3049_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_32_fu_3061_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9s_32_1_1_U225" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U226" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_32_fu_3127_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_50_fu_3151_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U227" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U228" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_34_fu_3163_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_36_fu_3175_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_53_fu_3193_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_339_fu_3205_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_339" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U229" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U297" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U230" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_56_fu_3319_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_40_fu_3331_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_57_fu_3337_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U231" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_370_fu_3343_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_370" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_148_fu_3379_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_151_fu_3397_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U232" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_41_fu_3427_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_42_fu_3433_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U233" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U234" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_44_fu_3451_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U298" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U235" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_402_fu_3469_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_402" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_163_fu_3517_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_59_fu_3559_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U236" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_60_fu_3565_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_62_fu_3577_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_63_fu_3583_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U237" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_170_fu_3589_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_177_fu_3631_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U238" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_65_fu_3679_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U239" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_185_fu_3721_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_185" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_49_fu_3769_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U240" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U241" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_51_fu_3793_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U242" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U243" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_53_fu_3817_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_199_fu_3865_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_199" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_454_fu_3889_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_454" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_69_fu_3931_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U244" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_70_fu_3937_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_71_fu_3955_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U245" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U246" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U247" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_215_fu_4003_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_215" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_36_fu_4045_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U248" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U249" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_75_fu_4081_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U250" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_79_fu_4105_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_223_fu_4123_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_37_fu_4189_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U251" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_81_fu_4219_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U252" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_82_fu_4225_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U253" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_57_fu_4237_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_84_fu_4243_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_459_fu_4255_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_459" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U254" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U255" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_245_fu_4303_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_245" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_86_fu_4351_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_58_fu_4357_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U256" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_87_fu_4363_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_89_fu_4381_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U257" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_90_fu_4387_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_sub341_fu_4423_p2" SOURCE="src/IDCT2.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="p_sub341" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U258" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U259" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_255_fu_4465_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_255" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_38_fu_4471_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U260" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_60_fu_4549_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U261" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_94_fu_4561_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U262" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_462_fu_4573_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_462" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_272_fu_4603_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_272" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_278_fu_4639_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_278" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_40_fu_4645_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U263" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U264" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_96_fu_4693_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U265" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_465_fu_4741_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_465" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_287_fu_4759_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_287" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_294_fu_4801_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U266" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U267" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_66_fu_4832_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U268" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_69_fu_4862_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U269" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_306_fu_4928_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_306" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_70_fu_4970_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U270" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_102_fu_4982_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U271" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U272" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_45_fu_5000_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U273" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_321_fu_5066_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_321" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9s_32_1_1_U274" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6s_32_1_1_U275" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_323_fu_5078_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_323" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U276" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_105_fu_5114_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_106_fu_5120_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_108_fu_5132_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_109_fu_5138_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_46_fu_5156_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U277" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9s_32_1_1_U278" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_336_fu_5216_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_336" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_112_fu_5240_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U279" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U280" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U281" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U282" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_116_fu_5402_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_117_fu_5408_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U283" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_119_fu_5420_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_74_fu_5450_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U284" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_49_fu_5474_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_51_fu_5540_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_125_fu_5588_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_76_fu_5594_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U285" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U286" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_127_fu_5612_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_379_fu_5666_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_379" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_472_fu_5690_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_472" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_54_fu_5702_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_129_fu_5726_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U287" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U288" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_130_fu_5744_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U289" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_80_fu_5756_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_132_fu_5762_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_387_fu_5786_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_387" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_395_fu_5834_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_395" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_57_fu_5858_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_58_fu_5870_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_81_fu_5918_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U290" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_82_fu_5924_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U291" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_138_fu_5930_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U292" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_59_fu_5942_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_405_fu_5960_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_405" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_415_fu_6020_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_415" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln246_60_fu_6026_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln246_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_140_fu_6056_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_83_fu_6074_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U293" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_144_fu_6086_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_84_fu_6098_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_8s_32_1_1_U294" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_5s_32_1_1_U299" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln246_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_431_fu_6182_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_431" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_432_fu_6188_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_432" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_146_fu_6230_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_149_fu_6248_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_150_fu_6260_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_151_fu_6266_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_152_fu_6272_p2" SOURCE="src/IDCT2.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln243_152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_437_fu_6284_p2" SOURCE="src/IDCT2.cpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln246_437" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_6514_p2" SOURCE="src/IDCT2.cpp:249" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln249" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_fu_6519_p2" SOURCE="src/IDCT2.cpp:250" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln250" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_fu_6524_p2" SOURCE="src/IDCT2.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_6529_p2" SOURCE="src/IDCT2.cpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_6534_p2" SOURCE="src/IDCT2.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln253" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_6539_p2" SOURCE="src/IDCT2.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln254" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_6544_p2" SOURCE="src/IDCT2.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln255" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_6549_p2" SOURCE="src/IDCT2.cpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln256" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_6554_p2" SOURCE="src/IDCT2.cpp:257" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln257" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_6559_p2" SOURCE="src/IDCT2.cpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln258" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln259_fu_6564_p2" SOURCE="src/IDCT2.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln259" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_6569_p2" SOURCE="src/IDCT2.cpp:260" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln260" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln261_fu_6574_p2" SOURCE="src/IDCT2.cpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln261" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_fu_6579_p2" SOURCE="src/IDCT2.cpp:262" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln262" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln263_fu_6584_p2" SOURCE="src/IDCT2.cpp:263" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln263" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_6589_p2" SOURCE="src/IDCT2.cpp:264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln264" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_fu_6594_p2" SOURCE="src/IDCT2.cpp:265" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln265" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln266_fu_6599_p2" SOURCE="src/IDCT2.cpp:266" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln266" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_fu_6604_p2" SOURCE="src/IDCT2.cpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln267" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_6609_p2" SOURCE="src/IDCT2.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_6614_p2" SOURCE="src/IDCT2.cpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln269" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_6619_p2" SOURCE="src/IDCT2.cpp:270" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln270" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_6624_p2" SOURCE="src/IDCT2.cpp:271" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln271" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln272_fu_6629_p2" SOURCE="src/IDCT2.cpp:272" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln272" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_6634_p2" SOURCE="src/IDCT2.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_fu_6639_p2" SOURCE="src/IDCT2.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln274" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_fu_6644_p2" SOURCE="src/IDCT2.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln275" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_6649_p2" SOURCE="src/IDCT2.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln276" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_fu_6654_p2" SOURCE="src/IDCT2.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln277" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_fu_6659_p2" SOURCE="src/IDCT2.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln278" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln279_fu_6664_p2" SOURCE="src/IDCT2.cpp:279" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln279" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_6669_p2" SOURCE="src/IDCT2.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln280" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln281_fu_6674_p2" SOURCE="src/IDCT2.cpp:281" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln281" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln282_fu_6679_p2" SOURCE="src/IDCT2.cpp:282" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln282" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln283_fu_6684_p2" SOURCE="src/IDCT2.cpp:283" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln283" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln284_fu_6689_p2" SOURCE="src/IDCT2.cpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln284" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln285_fu_6694_p2" SOURCE="src/IDCT2.cpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln285" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln286_fu_6699_p2" SOURCE="src/IDCT2.cpp:286" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln286" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln287_fu_6704_p2" SOURCE="src/IDCT2.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln287" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln288_fu_6709_p2" SOURCE="src/IDCT2.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln288" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln289_fu_6714_p2" SOURCE="src/IDCT2.cpp:289" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln289" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln290_fu_6719_p2" SOURCE="src/IDCT2.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln290" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln291_fu_6724_p2" SOURCE="src/IDCT2.cpp:291" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln291" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln292_fu_6729_p2" SOURCE="src/IDCT2.cpp:292" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln292" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln293_fu_6734_p2" SOURCE="src/IDCT2.cpp:293" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln293" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln294_fu_6739_p2" SOURCE="src/IDCT2.cpp:294" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln295_fu_6744_p2" SOURCE="src/IDCT2.cpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln295" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln296_fu_6749_p2" SOURCE="src/IDCT2.cpp:296" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln296" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln297_fu_6754_p2" SOURCE="src/IDCT2.cpp:297" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln297" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln298_fu_6759_p2" SOURCE="src/IDCT2.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln298" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_fu_6764_p2" SOURCE="src/IDCT2.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln299" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln300_fu_6769_p2" SOURCE="src/IDCT2.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln300" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln301_fu_6774_p2" SOURCE="src/IDCT2.cpp:301" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln301" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln302_fu_6779_p2" SOURCE="src/IDCT2.cpp:302" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln302" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln303_fu_6784_p2" SOURCE="src/IDCT2.cpp:303" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln303" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln304_fu_6789_p2" SOURCE="src/IDCT2.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln304" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln305_fu_6794_p2" SOURCE="src/IDCT2.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln305" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln306_fu_6799_p2" SOURCE="src/IDCT2.cpp:306" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln306" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln307_fu_6804_p2" SOURCE="src/IDCT2.cpp:307" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln307" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln308_fu_6809_p2" SOURCE="src/IDCT2.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln308" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln309_fu_6814_p2" SOURCE="src/IDCT2.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln309" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln310_fu_6819_p2" SOURCE="src/IDCT2.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln310" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln311_fu_6824_p2" SOURCE="src/IDCT2.cpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln311" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln312_fu_6829_p2" SOURCE="src/IDCT2.cpp:312" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln312" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IDCT2</Name>
            <Loops>
                <VITIS_LOOP_324_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>145</Best-caseLatency>
                    <Average-caseLatency>656</Average-caseLatency>
                    <Worst-caseLatency>1168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.560 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_324_1>
                        <Name>VITIS_LOOP_324_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>1024</max>
                            </range>
                        </TripCount>
                        <Latency>143 ~ 1166</Latency>
                        <AbsoluteTimeLatency>1.430 us ~ 11.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>144</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>call_ret4_IDCT2B16_fu_260</Instance>
                            <Instance>grp_IDCT2B32_fu_280</Instance>
                            <Instance>grp_IDCT2B64_fu_316</Instance>
                            <Instance>call_ret5_IDCT2B4_fu_337</Instance>
                            <Instance>call_ret_IDCT2B8_fu_345</Instance>
                            <Instance>call_ret1_IDCT2B2_fu_357</Instance>
                        </InstanceList>
                    </VITIS_LOOP_324_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDCT2.cpp:315</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_324_1>
                            <Name>VITIS_LOOP_324_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/IDCT2.cpp:324</SourceLocation>
                        </VITIS_LOOP_324_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>766</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>47145</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>103144</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>37</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln324_fu_547_p2" SOURCE="src/IDCT2.cpp:324" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln324" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_557_p3" SOURCE="src/IDCT2.cpp:324" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_324_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln324_1_fu_601_p2" SOURCE="src/IDCT2.cpp:324" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln324_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_fu_607_p2" SOURCE="src/IDCT2.cpp:324" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln324" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_324_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln324_2_fu_617_p2" SOURCE="src/IDCT2.cpp:324" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln324_2" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="29" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="29" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="ap_int&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="ap_int&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="block_size" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="block_size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="size" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in_r_1" access="W" description="Data signal of in_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_r" access="W" description="Bit 31 to 0 of in_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="in_r_2" access="W" description="Data signal of in_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_r" access="W" description="Bit 63 to 32 of in_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x20" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x28" name="block_size" access="W" description="Data signal of block_size" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_size" access="W" description="Bit 31 to 0 of block_size"/>
                    </fields>
                </register>
                <register offset="0x30" name="size" access="W" description="Data signal of size" range="32">
                    <fields>
                        <field offset="0" width="32" name="size" access="W" description="Bit 31 to 0 of size"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="block_size"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=29</column>
                    <column name="m_axi_gmem1">WRITE_ONLY, 512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=29</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in_r_1, 0x10, 32, W, Data signal of in_r, </column>
                    <column name="s_axi_control">in_r_2, 0x14, 32, W, Data signal of in_r, </column>
                    <column name="s_axi_control">out_r_1, 0x1c, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">out_r_2, 0x20, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">block_size, 0x28, 32, W, Data signal of block_size, </column>
                    <column name="s_axi_control">size, 0x30, 32, W, Data signal of size, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, ap_int&lt;512&gt;*</column>
                    <column name="out">out, ap_int&lt;512&gt;*</column>
                    <column name="block_size">in, int</column>
                    <column name="size">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in">m_axi_gmem0, interface, , channel=0</column>
                    <column name="in">s_axi_control, register, offset, name=in_r_1 offset=0x10 range=32</column>
                    <column name="in">s_axi_control, register, offset, name=in_r_2 offset=0x14 range=32</column>
                    <column name="out">m_axi_gmem1, interface, , channel=0</column>
                    <column name="out">s_axi_control, register, offset, name=out_r_1 offset=0x1c range=32</column>
                    <column name="out">s_axi_control, register, offset, name=out_r_2 offset=0x20 range=32</column>
                    <column name="block_size">s_axi_control, register, , name=block_size offset=0x28 range=32</column>
                    <column name="size">s_axi_control, register, , name=size offset=0x30 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, variable, 512, VITIS_LOOP_324_1, src/IDCT2.cpp:324:20</column>
                    <column name="m_axi_gmem1">write, variable, 512, VITIS_LOOP_324_1, src/IDCT2.cpp:324:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">in, src/IDCT2.cpp:328:25, read, Widen Fail, , VITIS_LOOP_324_1, src/IDCT2.cpp:324:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem0">in, src/IDCT2.cpp:328:25, read, Inferred, variable, VITIS_LOOP_324_1, src/IDCT2.cpp:324:20, , </column>
                    <column name="m_axi_gmem1">out, src/IDCT2.cpp:446:16, write, Widen Fail, , VITIS_LOOP_324_1, src/IDCT2.cpp:324:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem1">out, src/IDCT2.cpp:446:16, write, Inferred, variable, VITIS_LOOP_324_1, src/IDCT2.cpp:324:20, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="src/IDCT2.cpp:7" status="valid" parentFunction="clip3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/IDCT2.cpp:14" status="valid" parentFunction="idct2b2" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="src/IDCT2.cpp:27" status="valid" parentFunction="idct2b4" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:31" status="valid" parentFunction="idct2b4" variable="evens" isDirective="0" options="variable=evens complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:32" status="valid" parentFunction="idct2b4" variable="odds" isDirective="0" options="variable=odds complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:35" status="valid" parentFunction="idct2b4" variable="inputs" isDirective="0" options="variable=inputs complete dim=0"/>
        <Pragma type="inline" location="src/IDCT2.cpp:50" status="valid" parentFunction="idct2b8" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:54" status="valid" parentFunction="idct2b8" variable="evens" isDirective="0" options="variable=evens complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:55" status="valid" parentFunction="idct2b8" variable="odds" isDirective="0" options="variable=odds complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:58" status="valid" parentFunction="idct2b8" variable="inputs" isDirective="0" options="variable=inputs complete dim=0"/>
        <Pragma type="inline" location="src/IDCT2.cpp:81" status="valid" parentFunction="idct2b16" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:85" status="valid" parentFunction="idct2b16" variable="evens" isDirective="0" options="variable=evens complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:86" status="valid" parentFunction="idct2b16" variable="odds" isDirective="0" options="variable=odds complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:89" status="valid" parentFunction="idct2b16" variable="inputs" isDirective="0" options="variable=inputs complete dim=0"/>
        <Pragma type="unroll" location="src/IDCT2.cpp:102" status="valid" parentFunction="idct2b16" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/IDCT2.cpp:125" status="valid" parentFunction="idct2b32" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:129" status="valid" parentFunction="idct2b32" variable="evens" isDirective="0" options="variable=evens complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:130" status="valid" parentFunction="idct2b32" variable="odds" isDirective="0" options="variable=odds complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:133" status="valid" parentFunction="idct2b32" variable="inputs" isDirective="0" options="variable=inputs complete dim=0"/>
        <Pragma type="unroll" location="src/IDCT2.cpp:155" status="valid" parentFunction="idct2b32" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/IDCT2.cpp:195" status="valid" parentFunction="idct2b64" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:199" status="valid" parentFunction="idct2b64" variable="evens" isDirective="0" options="variable=evens complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:200" status="valid" parentFunction="idct2b64" variable="odds" isDirective="0" options="variable=odds complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:203" status="valid" parentFunction="idct2b64" variable="inputs" isDirective="0" options="variable=inputs complete dim=0"/>
        <Pragma type="unroll" location="src/IDCT2.cpp:242" status="valid" parentFunction="idct2b64" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="src/IDCT2.cpp:316" status="valid" parentFunction="idct2" variable="in" isDirective="0" options="m_axi port=in offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="src/IDCT2.cpp:317" status="valid" parentFunction="idct2" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="src/IDCT2.cpp:318" status="valid" parentFunction="idct2" variable="in" isDirective="0" options="s_axilite port=in bundle=control"/>
        <Pragma type="interface" location="src/IDCT2.cpp:319" status="valid" parentFunction="idct2" variable="out" isDirective="0" options="s_axilite port=out bundle=control"/>
        <Pragma type="interface" location="src/IDCT2.cpp:320" status="valid" parentFunction="idct2" variable="block_size" isDirective="0" options="s_axilite port=block_size bundle=control"/>
        <Pragma type="interface" location="src/IDCT2.cpp:321" status="valid" parentFunction="idct2" variable="size" isDirective="0" options="s_axilite port=size bundle=control"/>
        <Pragma type="interface" location="src/IDCT2.cpp:322" status="valid" parentFunction="idct2" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="loop_tripcount" location="src/IDCT2.cpp:325" status="valid" parentFunction="idct2" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="src/IDCT2.cpp:326" status="valid" parentFunction="idct2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:334" status="valid" parentFunction="idct2" variable="in_data" isDirective="0" options="variable=in_data complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:335" status="valid" parentFunction="idct2" variable="out_data" isDirective="0" options="variable=out_data complete dim=0"/>
        <Pragma type="unroll" location="src/IDCT2.cpp:338" status="valid" parentFunction="idct2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/IDCT2.cpp:345" status="valid" parentFunction="idct2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:353" status="valid" parentFunction="idct2" variable="in_data" isDirective="0" options="variable=in_data complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:354" status="valid" parentFunction="idct2" variable="out_data" isDirective="0" options="variable=out_data complete dim=0"/>
        <Pragma type="unroll" location="src/IDCT2.cpp:357" status="valid" parentFunction="idct2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/IDCT2.cpp:364" status="valid" parentFunction="idct2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:372" status="valid" parentFunction="idct2" variable="in_data" isDirective="0" options="variable=in_data complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:373" status="valid" parentFunction="idct2" variable="out_data" isDirective="0" options="variable=out_data complete dim=0"/>
        <Pragma type="unroll" location="src/IDCT2.cpp:376" status="valid" parentFunction="idct2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/IDCT2.cpp:383" status="valid" parentFunction="idct2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:391" status="valid" parentFunction="idct2" variable="in_data" isDirective="0" options="variable=in_data complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:392" status="valid" parentFunction="idct2" variable="out_data" isDirective="0" options="variable=out_data complete dim=0"/>
        <Pragma type="unroll" location="src/IDCT2.cpp:395" status="valid" parentFunction="idct2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/IDCT2.cpp:402" status="valid" parentFunction="idct2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:410" status="valid" parentFunction="idct2" variable="in_data" isDirective="0" options="variable=in_data complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:411" status="valid" parentFunction="idct2" variable="out_data" isDirective="0" options="variable=out_data complete dim=0"/>
        <Pragma type="unroll" location="src/IDCT2.cpp:414" status="valid" parentFunction="idct2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/IDCT2.cpp:421" status="valid" parentFunction="idct2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:429" status="valid" parentFunction="idct2" variable="in_data" isDirective="0" options="variable=in_data complete dim=0"/>
        <Pragma type="array_partition" location="src/IDCT2.cpp:430" status="valid" parentFunction="idct2" variable="out_data" isDirective="0" options="variable=out_data complete dim=0"/>
        <Pragma type="unroll" location="src/IDCT2.cpp:433" status="valid" parentFunction="idct2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/IDCT2.cpp:440" status="valid" parentFunction="idct2" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

