{"vcs1":{"timestamp_begin":1682283835.614001703, "rt":0.83, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1682283836.505592833, "rt":1.25, "ut":0.22, "st":0.23}}
{"link":{"timestamp_begin":1682283837.812140780, "rt":2.15, "ut":0.07, "st":1.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682283835.325366024}
{"VCS_COMP_START_TIME": 1682283835.325366024}
{"VCS_COMP_END_TIME": 1682283841.090342546}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340864}}
{"stitch_vcselab": {"peak_mem": 238988}}
