**Folder Intentionally Kept Empty**  
SystemVerilog Design Files represented in SMT format, will be stored in this folder.