 arch	                           circuit	                        script_params	                                        vtr_flow_elapsed_time	  error	  odin_synth_time	  max_odin_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	                  vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  placement_technique	        reward	  uniform_percentage	  median_percentage	  wmedian_percentage	  wcent_percentage	  fr_percentage	  critUni_percentage	  centroid_percentage	  num_global_nets	  num_routed_nets	 
 timing/k6_N10_40nm.xml	         microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.17	                   	       0.00	             5096	          1	          0.00	            -1	            -1	            29632	        -1	        -1	           1	        2	       -1	            -1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  18756	        2	                   1	                    3	                    4	                      1	                   3	                     4	                       3	             3	              9	                  -1	                         auto	         0.00	       4	                      0.00	        0.00	               0.571526	        -0.946421	             -0.571526	             0.571526	                                                       1.8933e-05	                         1.2055e-05	             0.000105803	                       6.9221e-05	            -1	              2	                  2	                                       53894	                   53894	                  12370.0	                            1374.45	                               0.00	                       0.000274283	                                0.000180949	                    -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   1	                2	               
 timing/k6_N10_40nm.xml	         microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.20	                   	       0.00	             5144	          1	          0.01	            -1	            -1	            29536	        -1	        -1	           1	        2	       -1	            -1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  18764	        2	                   1	                    3	                    4	                      1	                   3	                     4	                       3	             3	              9	                  -1	                         auto	         0.00	       6	                      0.00	        0.00	               0.526189	        -0.94819	              -0.526189	             0.526189	                                                       1.5312e-05	                         1.0216e-05	             9.1918e-05	                        6.0447e-05	            -1	              8	                  2	                                       53894	                   53894	                  14028.3	                            1558.70	                               0.00	                       0.000270747	                                0.000177403	                    -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   0	                3	               
 timing/k6_N10_40nm.xml	         verilog/mkPktMerge.v	           common_--clock_modeling_ideal_--route_chan_width_60	  3.00	                   	       0.26	             55680	         2	          0.94	            -1	            -1	            61240	        -1	        -1	           155	      5	       -1	            -1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  26376	        5	                   156	                  191	                  347	                    1	                   163	                   316	                     15	            15	             225	                clb	                        auto	         0.03	       22	                     0.18	        0.00	               1.10064	         -11.4028	              -1.10064	              1.10064	                                                        0.000172179	                        0.000149058	            0.0273442	                         0.0234712	             -1	              34	                 6	                                       9.10809e+06	             8.35357e+06	            828754.	                            3683.35	                               0.01	                       0.0309137	                                  0.0266521	                      -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   154	              9	               
 timing/k6_N10_40nm.xml	         verilog/mkPktMerge.v	           common_--clock_modeling_route_--route_chan_width_60	  3.45	                   	       0.24	             55708	         2	          1.13	            -1	            -1	            61228	        -1	        -1	           155	      5	       -1	            -1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  26852	        5	                   156	                  191	                  347	                    1	                   163	                   316	                     15	            15	             225	                clb	                        auto	         0.03	       25	                     0.24	        0.00	               1.12309	         -11.8205	              -1.12309	              1.12309	                                                        0.000170334	                        0.000147026	            0.0345934	                         0.0291512	             -1	              52	                 7	                                       9.10809e+06	             8.35357e+06	            858153.	                            3814.01	                               0.01	                       0.0387891	                                  0.0327991	                      -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   153	              10	              
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.21	                   	       0.01	             5644	          1	          0.01	            -1	            -1	            29620	        -1	        -1	           1	        2	       0	             0	         success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  24488	        2	                   1	                    3	                    4	                      1	                   3	                     4	                       3	             3	              9	                  -1	                         auto	         0.00	       4	                      0.00	        0.00	               0.571526	        -0.946421	             -0.571526	             0.571526	                                                       1.9052e-05	                         1.301e-05	              0.000112693	                       7.8009e-05	            -1	              2	                  2	                                       53894	                   53894	                  12370.0	                            1374.45	                               0.00	                       0.000311502	                                0.000210386	                    -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   1	                2	               
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.22	                   	       0.02	             5684	          1	          0.00	            -1	            -1	            29688	        -1	        -1	           1	        2	       0	             0	         success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  24356	        2	                   1	                    3	                    4	                      1	                   3	                     4	                       3	             3	              9	                  -1	                         auto	         0.00	       6	                      0.00	        0.00	               0.526189	        -0.94819	              -0.526189	             0.526189	                                                       1.3339e-05	                         8.958e-06	              8.1044e-05	                        5.6173e-05	            -1	              8	                  2	                                       53894	                   53894	                  14028.3	                            1558.70	                               0.00	                       0.000232394	                                0.000157829	                    -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   0	                3	               
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	           common_--clock_modeling_ideal_--route_chan_width_60	  4.14	                   	       0.11	             16608	         2	          0.09	            -1	            -1	            33704	        -1	        -1	           32	       311	     15	            0	         success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  50020	        311	                 156	                  972	                  1128	                   1	                   953	                   514	                     28	            28	             784	                memory	                     auto	         0.33	       8025	                   1.09	        0.01	               3.95279	         -4118.28	              -3.95279	              3.95279	                                                        0.00383938	                         0.00329281	             0.370794	                          0.310383	              -1	              12626	              15	                                      4.25198e+07	             9.94461e+06	            2.96205e+06	                        3778.13	                               1.05	                       0.49058	                                    0.419672	                       -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   15	               938	             
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	           common_--clock_modeling_route_--route_chan_width_60	  4.17	                   	       0.11	             16496	         2	          0.12	            -1	            -1	            33700	        -1	        -1	           32	       311	     15	            0	         success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  50252	        311	                 156	                  972	                  1128	                   1	                   953	                   514	                     28	            28	             784	                memory	                     auto	         0.31	       8111	                   0.94	        0.01	               4.23143	         -3605.28	              -4.23143	              4.23143	                                                        0.00224589	                         0.00193005	             0.31954	                           0.2655	                -1	              12670	              14	                                      4.25198e+07	             9.94461e+06	            3.02951e+06	                        3864.17	                               0.92	                       0.447276	                                   0.381348	                       -1	                           -1	                                 -1	                           -1	                                  -1	                           -1	                         -1	                   -1	                                                  -1	         -1	         -1	        -1	        -1	                            -1	                               -1	                    -1	                                    -1	                        simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   14	               939	             
