var g_data = {"9":{"st":"inst","pa":0,"n":"/dual_tbb/in","l":"SystemVerilog","sn":11,"du":{"n":"work.inf","s":1,"b":1},"bc":[{"n":"dual_tbb","s":8,"b":1},{"n":"in","s":9,"z":1}],"loc":{"cp":75.86,"data":{"s":[8,8,1],"t":[174,90,1]}}},"10":{"st":"inst","pa":0,"n":"/dual_tbb/in1","l":"SystemVerilog","sn":11,"du":{"n":"work.inf","s":1,"b":1},"bc":[{"n":"dual_tbb","s":8,"b":1},{"n":"in1","s":10,"z":1}],"loc":{"cp":76.14,"data":{"s":[8,8,1],"t":[174,91,1]}}},"12":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/LATENCY_MODULE","l":"Verilog","sn":12,"du":{"n":"work.latency","s":6,"b":1},"bc":[{"n":"dual_tbb","s":8,"b":1},{"n":"DUT","s":11,"b":1},{"n":"LATENCY_MODULE","s":12,"z":1}],"loc":{"cp":83.58,"data":{"s":[48,48,1],"t":[268,180,1]}}},"13":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/DP_RAM","l":"Verilog","sn":12,"du":{"n":"work.modified_dual_mem","s":7,"b":1},"bc":[{"n":"dual_tbb","s":8,"b":1},{"n":"DUT","s":11,"b":1},{"n":"DP_RAM","s":13,"z":1}],"loc":{"cp":92.68,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[164,116,1]}}},"11":{"st":"inst","pa":0,"n":"/dual_tbb/DUT","l":"Verilog","sn":11,"du":{"n":"work.latency_top","s":5,"b":1},"bc":[{"n":"dual_tbb","s":8,"b":1},{"n":"DUT","s":11,"z":1}],"children":[{"n":"DP_RAM","id":13,"zf":1,"tc":92.68,"s":100.00,"b":100.00,"fc":100.00,"t":70.73},{"n":"LATENCY_MODULE","id":12,"zf":1,"tc":83.58,"s":100.00,"t":67.16}],"rec":{"cp":91.59,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[452,300]}},"loc":{"cp":67.16,"data":{"t":[268,180,1]}}},"8":{"st":"inst","pa":0,"n":"/dual_tbb","l":"Verilog","sn":11,"du":{"n":"work.dual_tbb","s":4,"b":1},"bc":[{"n":"dual_tbb","s":8,"z":1}],"children":[{"n":"DUT","id":11,"zf":1,"tc":91.59,"s":100.00,"b":100.00,"fc":100.00,"t":66.37},{"n":"in1","id":10,"zf":1,"tc":76.14,"s":100.00,"t":52.29},{"n":"in","id":9,"zf":1,"tc":75.86,"s":100.00,"t":51.72}],"rec":{"cp":90.08,"data":{"s":[83,83],"b":[8,8],"fc":[8,8],"t":[804,485]}},"loc":{"cp":100.00,"data":{"s":[11,11,1],"t":[4,4,1]}}},"14":{"st":"inst","pa":0,"n":"/dual_package","l":"SystemVerilog","sn":2,"du":{"n":"work.dual_package","s":2,"b":1},"bc":[{"n":"dual_package","s":14,"z":1}],"loc":{"cp":94.58,"data":{"s":[138,132,1],"b":[18,17,1],"fc":[11,10,1],"gb":[2152,1324,1],"cvpc":[5,1],"g":[1,91.91,1],"a":[1,1,1]}}},"2":{"st":"du","pa":0,"n":"work.dual_package","l":"SystemVerilog","sn":2,"one_inst":14,"loc":{"cp":94.58,"data":{"s":[138,132,1],"b":[18,17,1],"fc":[11,10,1],"gb":[2152,1324,1],"cvpc":[5,1],"g":[1,91.91,1],"a":[1,1,1]}}},"4":{"st":"du","pa":0,"n":"work.dual_tbb","l":"Verilog","sn":11,"one_inst":8,"loc":{"cp":100.00,"data":{"s":[11,11,1],"t":[4,4,1]}}},"1":{"st":"du","pa":0,"n":"work.inf","l":"SystemVerilog","sn":1,"loc":{"cp":76.14,"data":{"s":[8,8,1],"t":[174,91,1]}}},"6":{"st":"du","pa":0,"n":"work.latency","l":"Verilog","sn":13,"one_inst":12,"loc":{"cp":83.58,"data":{"s":[48,48,1],"t":[268,180,1]}}},"5":{"st":"du","pa":0,"n":"work.latency_top","l":"Verilog","sn":12,"one_inst":11,"loc":{"cp":67.16,"data":{"t":[268,180,1]}}},"7":{"st":"du","pa":0,"n":"work.modified_dual_mem","l":"Verilog","sn":14,"one_inst":13,"loc":{"cp":92.68,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[164,116,1]}}}};
processSummaryData(g_data);