{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431201060684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 32-bit " "Running Quartus II 32-bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431201060686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  9 16:51:00 2015 " "Processing started: Sat May  9 16:51:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431201060686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431201060686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --simulation_results_format=VWF ram_8b -c ram_8b " "Command: quartus_sim --simulation_results_format=VWF ram_8b -c ram_8b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431201060687 ""}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf " "Using vector source file \"/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf\"" {  } {  } 0 324025 "Using vector source file \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431201060923 ""}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "ram " "Can't find node \"ram\" for functional simulation. Ignored vector source file node." {  } { { "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "" { Waveform "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "ram" "0 ps" "0 ps" "" } }  } 0 328014 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "Quartus II" 0 -1 1431201061018 ""}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "ram~DATAOUT1 " "Can't find node \"ram~DATAOUT1\" for functional simulation. Ignored vector source file node." {  } { { "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "" { Waveform "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "ram~DATAOUT1" "0 ps" "0 ps" "" } }  } 0 328014 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "Quartus II" 0 -1 1431201061019 ""}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "ram~DATAOUT2 " "Can't find node \"ram~DATAOUT2\" for functional simulation. Ignored vector source file node." {  } { { "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "" { Waveform "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "ram~DATAOUT2" "0 ps" "0 ps" "" } }  } 0 328014 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "Quartus II" 0 -1 1431201061019 ""}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "ram~DATAOUT3 " "Can't find node \"ram~DATAOUT3\" for functional simulation. Ignored vector source file node." {  } { { "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "" { Waveform "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "ram~DATAOUT3" "0 ps" "0 ps" "" } }  } 0 328014 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "Quartus II" 0 -1 1431201061019 ""}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "ram~DATAOUT4 " "Can't find node \"ram~DATAOUT4\" for functional simulation. Ignored vector source file node." {  } { { "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "" { Waveform "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "ram~DATAOUT4" "0 ps" "0 ps" "" } }  } 0 328014 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "Quartus II" 0 -1 1431201061019 ""}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "ram~DATAOUT5 " "Can't find node \"ram~DATAOUT5\" for functional simulation. Ignored vector source file node." {  } { { "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "" { Waveform "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "ram~DATAOUT5" "0 ps" "0 ps" "" } }  } 0 328014 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "Quartus II" 0 -1 1431201061020 ""}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "ram~DATAOUT6 " "Can't find node \"ram~DATAOUT6\" for functional simulation. Ignored vector source file node." {  } { { "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "" { Waveform "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "ram~DATAOUT6" "0 ps" "0 ps" "" } }  } 0 328014 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "Quartus II" 0 -1 1431201061020 ""}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "ram~DATAOUT7 " "Can't find node \"ram~DATAOUT7\" for functional simulation. Ignored vector source file node." {  } { { "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "" { Waveform "/home/alexandre/git/projetos-vhdl/ram_8b/Waveform.vwf" "ram~DATAOUT7" "0 ps" "0 ps" "" } }  } 0 328014 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "Quartus II" 0 -1 1431201061020 ""}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 310004 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "Quartus II" 0 -1 1431201061026 ""}  } {  } 0 310003 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "Quartus II" 0 -1 1431201061026 ""}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Simulation partitioned into 1 sub-simulations" {  } {  } 0 310002 "Simulation partitioned into %1!d! sub-simulations" 0 0 "Quartus II" 0 -1 1431201061037 ""}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     96.67 % " "Simulation coverage is      96.67 %" {  } {  } 0 328053 "Simulation coverage is %1!s!" 0 0 "Quartus II" 0 -1 1431201061038 ""}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "179 " "Number of transitions in simulation is 179" {  } {  } 0 328052 "Number of transitions in simulation is %1!s!" 0 0 "Quartus II" 0 -1 1431201061038 ""}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "ram_8b.sim.vwf " "Vector file ram_8b.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 324045 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "Quartus II" 0 -1 1431201061040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Simulator was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431201061067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  9 16:51:01 2015 " "Processing ended: Sat May  9 16:51:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431201061067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431201061067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431201061067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431201061067 ""}
