module MTran_Lab6_Verilog_HalfAdder(
		input  wire [3:0] A,
		input  wire [3:0] B,
		output reg  [3:0] Difference,
		output reg  [3:0] Borrow,
);

assign Difference = A xor B;
assign Borrow = (!A) and B;

endmodule