Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jul 02 20:58:13 2017
| Host         : LAPTOP-99J5UR38 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_counter_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_counter_0_2 (xilinx.com:user:counter:1.0) from (Rev. 8) to (Rev. 12)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jul 02 20:05:30 2017
| Host         : LAPTOP-99J5UR38 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_counter_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_counter_0_2 (xilinx.com:user:counter:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jul 02 19:53:12 2017
| Host         : LAPTOP-99J5UR38 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_counter_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_counter_0_2 (xilinx.com:user:counter:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jul 02 15:36:06 2017
| Host         : LAPTOP-99J5UR38 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_counter_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_counter_0_2 (xilinx.com:user:counter:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jul 02 15:23:39 2017
| Host         : LAPTOP-99J5UR38 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_counter_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_counter_0_2 (xilinx.com:user:counter:1.0) from (Rev. 1) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_counter_0_2'.


-Upgrade has added interface 'm00_axis_aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'm00_axis_aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_counter_0_2'. These changes may impact your design.


-Upgrade has added port 'EN'







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jul 02 11:42:07 2017
| Host         : LAPTOP-99J5UR38 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_counter_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_counter_0_2 (xilinx.com:user:counter:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_counter_0_2'.


-Upgrade has added interface 'm00_axis_aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'm00_axis_aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_counter_0_2'. These changes may impact your design.


-Upgrade has added port 'EN'

-Upgrade has added port 'Frame_size'


