

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Mon Apr 12 10:35:43 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.758 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   13|   13|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.75>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_7" [dfg_199.c:7]   --->   Operation 14 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:7]   --->   Operation 15 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v_5 = trunc i16 %p_7_read" [dfg_199.c:16]   --->   Operation 16 'trunc' 'v_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.55ns)   --->   "%icmp_ln18 = icmp_eq  i8 %p_read, i8 0" [dfg_199.c:18]   --->   Operation 17 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i1 %icmp_ln18" [dfg_199.c:18]   --->   Operation 18 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i16 %p_7_read" [dfg_199.c:18]   --->   Operation 19 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.59ns)   --->   "%add_ln18 = add i33 %zext_ln18_1, i33 4294962031" [dfg_199.c:18]   --->   Operation 20 'add' 'add_ln18' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [5/5] (4.16ns)   --->   "%v_9 = urem i33 %zext_ln18, i33 %add_ln18" [dfg_199.c:18]   --->   Operation 21 'urem' 'v_9' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i8 %v_5" [dfg_199.c:21]   --->   Operation 22 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i16 %p_7_read" [dfg_199.c:21]   --->   Operation 23 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.07ns)   --->   "%add_ln21 = add i17 %zext_ln21, i17 180" [dfg_199.c:21]   --->   Operation 24 'add' 'add_ln21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i17 %add_ln21" [dfg_199.c:20]   --->   Operation 25 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [13/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 26 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.16>
ST_2 : Operation 27 [4/5] (4.16ns)   --->   "%v_9 = urem i33 %zext_ln18, i33 %add_ln18" [dfg_199.c:18]   --->   Operation 27 'urem' 'v_9' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [12/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 28 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.16>
ST_3 : Operation 29 [3/5] (4.16ns)   --->   "%v_9 = urem i33 %zext_ln18, i33 %add_ln18" [dfg_199.c:18]   --->   Operation 29 'urem' 'v_9' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [11/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 30 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.16>
ST_4 : Operation 31 [2/5] (4.16ns)   --->   "%v_9 = urem i33 %zext_ln18, i33 %add_ln18" [dfg_199.c:18]   --->   Operation 31 'urem' 'v_9' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [10/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 32 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.16>
ST_5 : Operation 33 [1/5] (4.16ns)   --->   "%v_9 = urem i33 %zext_ln18, i33 %add_ln18" [dfg_199.c:18]   --->   Operation 33 'urem' 'v_9' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [9/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 34 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.71>
ST_6 : Operation 35 [8/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 35 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.71>
ST_7 : Operation 36 [7/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 36 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.71>
ST_8 : Operation 37 [6/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 37 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.71>
ST_9 : Operation 38 [5/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 38 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.71>
ST_10 : Operation 39 [4/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 39 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.71>
ST_11 : Operation 40 [3/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 40 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.71>
ST_12 : Operation 41 [2/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 41 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.79>
ST_13 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 43 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_7"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%trunc_ln11 = trunc i1 %v_9" [dfg_199.c:11]   --->   Operation 48 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 49 [1/13] (3.71ns)   --->   "%srem_ln20 = srem i18 %sext_ln21, i18 %zext_ln20" [dfg_199.c:20]   --->   Operation 49 'srem' 'srem_ln20' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%trunc_ln20 = trunc i8 %srem_ln20" [dfg_199.c:20]   --->   Operation 50 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%or_ln21 = or i8 %trunc_ln20, i8 %p_read" [dfg_199.c:21]   --->   Operation 51 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%sext_ln21_1 = sext i8 %or_ln21" [dfg_199.c:21]   --->   Operation 52 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln21 = select i1 %trunc_ln11, i16 16456, i16 54631" [dfg_199.c:21]   --->   Operation 53 'select' 'select_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 54 [1/1] (2.07ns) (out node of the LUT)   --->   "%result = add i16 %sext_ln21_1, i16 %select_ln21" [dfg_199.c:20]   --->   Operation 54 'add' 'result' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i16 %result" [dfg_199.c:24]   --->   Operation 55 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.76ns
The critical path consists of the following:
	wire read on port 'p_7' (dfg_199.c:7) [9]  (0 ns)
	'add' operation ('add_ln18', dfg_199.c:18) [15]  (2.59 ns)
	'urem' operation ('v_9', dfg_199.c:18) [16]  (4.16 ns)

 <State 2>: 4.16ns
The critical path consists of the following:
	'urem' operation ('v_9', dfg_199.c:18) [16]  (4.16 ns)

 <State 3>: 4.16ns
The critical path consists of the following:
	'urem' operation ('v_9', dfg_199.c:18) [16]  (4.16 ns)

 <State 4>: 4.16ns
The critical path consists of the following:
	'urem' operation ('v_9', dfg_199.c:18) [16]  (4.16 ns)

 <State 5>: 4.16ns
The critical path consists of the following:
	'urem' operation ('v_9', dfg_199.c:18) [16]  (4.16 ns)

 <State 6>: 3.72ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [22]  (3.72 ns)

 <State 7>: 3.72ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [22]  (3.72 ns)

 <State 8>: 3.72ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [22]  (3.72 ns)

 <State 9>: 3.72ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [22]  (3.72 ns)

 <State 10>: 3.72ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [22]  (3.72 ns)

 <State 11>: 3.72ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [22]  (3.72 ns)

 <State 12>: 3.72ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [22]  (3.72 ns)

 <State 13>: 5.79ns
The critical path consists of the following:
	'srem' operation ('srem_ln20', dfg_199.c:20) [22]  (3.72 ns)
	'or' operation ('or_ln21', dfg_199.c:21) [24]  (0 ns)
	'add' operation ('result', dfg_199.c:20) [27]  (2.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
