// Seed: 1147792833
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri1 id_2,
    output tri id_3,
    input supply0 id_4,
    output tri0 id_5
);
  assign module_1.id_0 = 0;
endmodule
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    input  tri1  id_2,
    input  wire  id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  tri1  id_6,
    output wire  module_1,
    input  wand  id_8,
    input  wor   id_9,
    input  wor   id_10,
    output wand  id_11,
    output wire  id_12
);
  logic [-1 : -1] id_14;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_8,
      id_12,
      id_8,
      id_12
  );
endmodule
