v 20110115 2
C 47500 42600 1 0 0 cs48540.sym
{
T 52800 53500 5 10 0 0 0 0 1
device=CS48540
T 52800 52900 5 10 0 0 0 0 1
footprint=LQFP48_12
T 51500 53900 5 10 1 1 0 0 1
refdes=U?
}
C 39400 39200 0 0 0 title-C.sym
T 54500 39900 9 10 1 0 0 0 1
CS48540 DIGITAL AUDIO DSP
T 58500 39300 9 10 1 0 0 0 1
DEVRIN TALEN
T 58500 39600 9 10 1 0 0 0 1
1
N 44400 52000 47500 52000 4
N 44400 51700 47500 51700 4
N 44400 53500 47500 53500 4
N 44400 53200 47500 53200 4
N 44400 52600 47500 52600 4
C 46400 54900 1 0 1 generic-power.sym
{
T 46200 55150 5 10 1 1 0 3 1
net=Vcc:3P3
}
C 45400 53700 1 90 0 resistor-1.sym
{
T 45000 54000 5 10 0 0 90 0 1
device=RESISTOR
T 45100 53900 5 10 1 1 90 0 1
refdes=R?
T 45100 54300 5 10 1 1 90 0 1
value=3.3K
}
C 46000 53700 1 90 0 resistor-1.sym
{
T 45600 54000 5 10 0 0 90 0 1
device=RESISTOR
T 45700 53900 5 10 1 1 90 0 1
refdes=R?
T 45700 54300 5 10 1 1 90 0 1
value=3.3K
}
C 46600 53700 1 90 0 resistor-1.sym
{
T 46200 54000 5 10 0 0 90 0 1
device=RESISTOR
T 46300 53900 5 10 1 1 90 0 1
refdes=R?
T 46300 54300 5 10 1 1 90 0 1
value=3.3K
}
C 47200 53700 1 90 0 resistor-1.sym
{
T 46800 54000 5 10 0 0 90 0 1
device=RESISTOR
T 46900 53900 5 10 1 1 90 0 1
refdes=R?
T 46900 54300 5 10 1 1 90 0 1
value=3.3K
}
N 45300 54600 45300 54900 4
N 45300 54900 47100 54900 4
N 47100 54900 47100 54600 4
N 46500 54600 46500 54900 4
N 45900 54600 45900 54900 4
N 46500 53700 46500 52000 4
N 47100 53700 47100 51700 4
C 45200 51000 1 0 0 resistor-1.sym
{
T 45500 51400 5 10 0 0 0 0 1
device=RESISTOR
T 45100 51100 5 10 1 1 0 0 1
refdes=R?
T 46000 51100 5 10 1 1 0 0 1
value=3.3K
}
C 45200 50700 1 0 0 resistor-1.sym
{
T 45500 51100 5 10 0 0 0 0 1
device=RESISTOR
T 45100 50800 5 10 1 1 0 0 1
refdes=R?
T 46000 50800 5 10 1 1 0 0 1
value=3.3K
}
N 46100 51100 47500 51100 4
{
T 46700 51100 5 10 1 1 0 0 1
netname=DBDA
}
N 46100 50800 47500 50800 4
{
T 46700 50800 5 10 1 1 0 0 1
netname=DBCK
}
C 45100 51100 1 0 1 generic-power.sym
{
T 44900 51350 5 10 1 1 0 3 1
net=Vcc:3P3
}
N 44900 51100 45200 51100 4
N 45200 50800 44900 50800 4
N 44900 50800 44900 51100 4
C 47200 50200 1 0 0 gnd-1.sym
N 47300 50500 47500 50500 4
N 46800 49900 47500 49900 4
N 46800 49600 47500 49600 4
N 47500 49300 46800 49300 4
C 41300 46200 1 0 0 crystal-1.sym
{
T 41500 46700 5 10 0 0 0 0 1
device=CRYSTAL
T 41500 46500 5 10 1 1 0 0 1
refdes=U?
T 41500 46900 5 10 0 0 0 0 1
symversion=0.1
T 41200 46000 5 10 1 1 0 0 1
value=24.756MHz
}
C 41300 44000 1 90 0 capacitor-1.sym
{
T 40600 44200 5 10 0 0 90 0 1
device=CAPACITOR
T 40800 44200 5 10 1 1 90 0 1
refdes=C?
T 40400 44200 5 10 0 0 90 0 1
symversion=0.1
T 40600 44700 5 10 1 1 0 0 1
value=33pF
}
C 42400 44000 1 90 0 capacitor-1.sym
{
T 41700 44200 5 10 0 0 90 0 1
device=CAPACITOR
T 41900 44200 5 10 1 1 90 0 1
refdes=C?
T 41500 44200 5 10 0 0 90 0 1
symversion=0.1
T 41700 44700 5 10 1 1 0 0 1
value=33pF
}
C 41200 45300 1 0 0 resistor-1.sym
{
T 41500 45700 5 10 0 0 0 0 1
device=RESISTOR
T 41400 45600 5 10 1 1 0 0 1
refdes=R?
T 41400 45100 5 10 1 1 0 0 1
value=1M
}
N 42200 44900 42200 46600 4
N 42100 45400 42200 45400 4
N 41100 44900 41100 46900 4
N 41100 46300 41300 46300 4
N 41200 45400 41100 45400 4
C 42100 43600 1 0 0 gnd-1.sym
C 41000 43600 1 0 0 gnd-1.sym
N 41100 44000 41100 43900 4
N 42200 44000 42200 43900 4
C 45900 46200 1 0 0 resistor-1.sym
{
T 46200 46600 5 10 0 0 0 0 1
device=RESISTOR
T 45800 46300 5 10 1 1 0 0 1
refdes=R?
T 46700 46300 5 10 1 1 0 0 1
value=33
}
N 46800 46300 47500 46300 4
N 45900 46300 45000 46300 4
{
T 45100 46300 5 10 1 1 0 0 1
netname=MCLK
}
C 45900 45900 1 0 0 resistor-1.sym
{
T 46200 46300 5 10 0 0 0 0 1
device=RESISTOR
T 45800 46000 5 10 1 1 0 0 1
refdes=R?
T 46700 46000 5 10 1 1 0 0 1
value=5.11K 1%
}
N 46800 46000 47500 46000 4
N 45600 45400 45600 46000 4
C 44000 45000 1 0 0 inductor-1.sym
{
T 44200 45500 5 10 0 0 0 0 1
device=INDUCTOR
T 44200 45300 5 10 1 1 0 0 1
refdes=L?
T 44200 45700 5 10 0 0 0 0 1
symversion=0.1
}
C 45000 45100 1 270 0 capacitor-2.sym
{
T 45700 44900 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 45500 44900 5 10 1 1 270 0 1
refdes=C?
T 45900 44900 5 10 0 0 270 0 1
symversion=0.1
T 45400 44400 5 10 1 1 0 0 1
value=10uF
}
C 45900 45100 1 270 0 capacitor-1.sym
{
T 46600 44900 5 10 0 0 270 0 1
device=CAPACITOR
T 46400 44900 5 10 1 1 270 0 1
refdes=C?
T 46800 44900 5 10 0 0 270 0 1
symversion=0.1
T 46200 44400 5 10 1 1 0 0 1
value=0.1uF
}
C 43800 45100 1 0 1 generic-power.sym
{
T 43600 45350 5 10 1 1 0 3 1
net=Vcc:3P3
}
N 43600 45100 44000 45100 4
N 44900 45100 47500 45100 4
C 45100 43800 1 0 0 gnd-1.sym
C 46000 43800 1 0 0 gnd-1.sym
N 46100 44200 46100 44100 4
N 45200 44100 45200 44200 4
C 43800 43400 1 0 1 generic-power.sym
{
T 43600 43650 5 10 1 1 0 3 1
net=Vcc:1P8
}
C 43400 43300 1 270 0 capacitor-2.sym
{
T 44100 43100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43900 43100 5 10 1 1 270 0 1
refdes=C?
T 44300 43100 5 10 0 0 270 0 1
symversion=0.1
T 43800 42600 5 10 1 1 0 0 1
value=10uF
}
C 44300 43300 1 270 0 capacitor-1.sym
{
T 45000 43100 5 10 0 0 270 0 1
device=CAPACITOR
T 44800 43100 5 10 1 1 270 0 1
refdes=C?
T 45200 43100 5 10 0 0 270 0 1
symversion=0.1
T 44600 42600 5 10 1 1 0 0 1
value=0.1uF
}
C 45200 43300 1 270 0 capacitor-1.sym
{
T 45900 43100 5 10 0 0 270 0 1
device=CAPACITOR
T 45700 43100 5 10 1 1 270 0 1
refdes=C?
T 46100 43100 5 10 0 0 270 0 1
symversion=0.1
T 45500 42600 5 10 1 1 0 0 1
value=0.1uF
}
C 46100 43300 1 270 0 capacitor-1.sym
{
T 46800 43100 5 10 0 0 270 0 1
device=CAPACITOR
T 46600 43100 5 10 1 1 270 0 1
refdes=C?
T 47000 43100 5 10 0 0 270 0 1
symversion=0.1
T 46400 42600 5 10 1 1 0 0 1
value=0.1uF
}
C 43500 42000 1 0 0 gnd-1.sym
C 44400 42000 1 0 0 gnd-1.sym
N 44500 42400 44500 42300 4
N 43600 42300 43600 42400 4
C 45300 42000 1 0 0 gnd-1.sym
C 46200 42000 1 0 0 gnd-1.sym
N 46300 42400 46300 42300 4
N 45400 42300 45400 42400 4
N 45300 46000 45900 46000 4
N 43600 43400 43600 43300 4
N 43600 43300 46900 43300 4
C 43400 41300 1 270 0 capacitor-2.sym
{
T 44100 41100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43900 41100 5 10 1 1 270 0 1
refdes=C?
T 44300 41100 5 10 0 0 270 0 1
symversion=0.1
T 43800 40600 5 10 1 1 0 0 1
value=10uF
}
C 44300 41300 1 270 0 capacitor-1.sym
{
T 45000 41100 5 10 0 0 270 0 1
device=CAPACITOR
T 44800 41100 5 10 1 1 270 0 1
refdes=C?
T 45200 41100 5 10 0 0 270 0 1
symversion=0.1
T 44600 40600 5 10 1 1 0 0 1
value=0.1uF
}
C 45200 41300 1 270 0 capacitor-1.sym
{
T 45900 41100 5 10 0 0 270 0 1
device=CAPACITOR
T 45700 41100 5 10 1 1 270 0 1
refdes=C?
T 46100 41100 5 10 0 0 270 0 1
symversion=0.1
T 45500 40600 5 10 1 1 0 0 1
value=0.1uF
}
C 46100 41300 1 270 0 capacitor-1.sym
{
T 46800 41100 5 10 0 0 270 0 1
device=CAPACITOR
T 46600 41100 5 10 1 1 270 0 1
refdes=C?
T 47000 41100 5 10 0 0 270 0 1
symversion=0.1
T 46400 40600 5 10 1 1 0 0 1
value=0.1uF
}
C 43500 40000 1 0 0 gnd-1.sym
C 44400 40000 1 0 0 gnd-1.sym
N 44500 40400 44500 40300 4
N 43600 40300 43600 40400 4
C 45300 40000 1 0 0 gnd-1.sym
C 46200 40000 1 0 0 gnd-1.sym
N 46300 40400 46300 40300 4
N 45400 40300 45400 40400 4
N 43600 41400 43600 41300 4
N 43600 41300 47200 41300 4
C 43400 41400 1 0 0 generic-power.sym
{
T 43600 41650 5 10 1 1 0 3 1
net=Vcc:3P3
}
C 52200 42400 1 0 0 gnd-1.sym
N 52000 45100 52300 45100 4
N 52300 45100 52300 42700 4
N 52300 42700 52000 42700 4
N 52000 43000 52300 43000 4
N 52000 43300 52300 43300 4
N 52000 43600 52300 43600 4
N 52000 44200 52300 44200 4
N 52000 44500 52300 44500 4
N 52000 44800 52300 44800 4
C 52400 49800 1 0 0 resistor-1.sym
{
T 52700 50200 5 10 0 0 0 0 1
device=RESISTOR
T 52300 49900 5 10 1 1 0 0 1
refdes=R?
T 53200 49900 5 10 1 1 0 0 1
value=33
}
C 52400 49500 1 0 0 resistor-1.sym
{
T 52700 49900 5 10 0 0 0 0 1
device=RESISTOR
T 52300 49600 5 10 1 1 0 0 1
refdes=R?
T 53200 49600 5 10 1 1 0 0 1
value=33
}
N 52000 49900 52400 49900 4
N 52000 49600 52400 49600 4
N 53300 49900 54100 49900 4
N 53300 49600 54100 49600 4
N 52000 49300 54100 49300 4
C 54100 49800 1 0 0 output-2.sym
{
T 55000 50000 5 10 0 0 0 0 1
net=dac_lrclk:1
T 54300 50500 5 10 0 0 0 0 1
device=none
T 55000 49900 5 10 1 1 0 1 1
value=DAC_LRCLK
}
C 54100 49500 1 0 0 output-2.sym
{
T 55000 49700 5 10 0 0 0 0 1
net=dac_sclk:1
T 54300 50200 5 10 0 0 0 0 1
device=none
T 55000 49600 5 10 1 1 0 1 1
value=DAC_SCLK
}
C 54100 49200 1 0 0 output-2.sym
{
T 55000 49400 5 10 0 0 0 0 1
net=DAC_SDIN
T 54300 49900 5 10 0 0 0 0 1
device=none
T 55000 49300 5 10 1 1 0 1 1
value=DAC_SDIN
}
C 43000 53400 1 0 0 input-2.sym
{
T 43000 53600 5 10 0 0 0 0 1
net=DSP_RST
T 43600 54100 5 10 0 0 0 0 1
device=none
T 43500 53500 5 10 1 1 0 7 1
value=\_DSP_RST\_
}
C 43000 53100 1 0 0 input-2.sym
{
T 43000 53300 5 10 0 0 0 0 1
net=scl
T 43600 53800 5 10 0 0 0 0 1
device=none
T 43500 53200 5 10 1 1 0 7 1
value=SCL
}
C 43000 52500 1 0 0 input-2.sym
{
T 43000 52700 5 10 0 0 0 0 1
net=SDA
T 43600 53200 5 10 0 0 0 0 1
device=none
T 43500 52600 5 10 1 1 0 7 1
value=SDA
}
C 44400 51900 1 0 1 output-2.sym
{
T 43500 52100 5 10 0 0 0 6 1
net=DSP_IRQ
T 44200 52600 5 10 0 0 0 6 1
device=none
T 43500 52000 5 10 1 1 0 7 1
value=\_DSP_IRQ\_
}
C 44400 51600 1 0 1 output-2.sym
{
T 43500 51800 5 10 0 0 0 6 1
net=DSP_BSY
T 44200 52300 5 10 0 0 0 6 1
device=none
T 43500 51700 5 10 1 1 0 7 1
value=\_DSP_BSY\_
}
C 45400 49800 1 0 0 input-2.sym
{
T 45400 50000 5 10 0 0 0 0 1
net=usbi2s_lrclk:1
T 46000 50500 5 10 0 0 0 0 1
device=none
T 45900 49900 5 10 1 1 0 7 1
value=USBI2S_LRCLK
}
C 45400 49500 1 0 0 input-2.sym
{
T 45400 49700 5 10 0 0 0 0 1
net=usbi2s_sclk:1
T 46000 50200 5 10 0 0 0 0 1
device=none
T 45900 49600 5 10 1 1 0 7 1
value=USBI2S_SCLK
}
C 45400 49200 1 0 0 input-2.sym
{
T 45400 49400 5 10 0 0 0 0 1
net=usbi2s_sdo:1
T 46000 49900 5 10 0 0 0 0 1
device=none
T 45900 49300 5 10 1 1 0 7 1
value=USBI2S_SDO
}
N 42200 46600 47500 46600 4
C 45200 45700 1 0 0 gnd-1.sym
N 47500 45400 45600 45400 4
N 47500 44500 46900 44500 4
N 46900 44500 46900 43300 4
N 46900 44200 47500 44200 4
N 47500 43900 46900 43900 4
N 47500 43300 47200 43300 4
N 47200 43300 47200 41300 4
N 47500 43000 47200 43000 4
N 47500 42700 47200 42700 4
N 41100 46900 47500 46900 4
N 42200 46300 42000 46300 4
C 57000 42600 1 0 0 header20-2.sym
{
T 57250 42350 5 10 0 1 0 0 1
device=HEADER20
T 57600 46700 5 10 1 1 0 0 1
refdes=J?
}
N 57000 46000 56000 46000 4
{
T 56100 46000 5 10 1 1 0 0 1
netname=DSP_RST
}
N 57000 45600 56000 45600 4
{
T 56100 45600 5 10 1 1 0 0 1
netname=DSP_BSY
}
N 57000 45200 56000 45200 4
{
T 56100 45200 5 10 1 1 0 0 1
netname=DSP_IRQ
}
N 57000 44800 56000 44800 4
{
T 56100 44800 5 10 1 1 0 0 1
netname=DSP_CS
}
N 57000 44400 56000 44400 4
{
T 56100 44400 5 10 1 1 0 0 1
netname=SCL
}
N 57000 44000 56000 44000 4
{
T 56100 44000 5 10 1 1 0 0 1
netname=SCP_MOSI
}
N 57000 43600 55700 43600 4
N 57000 43200 56000 43200 4
{
T 56100 43200 5 10 1 1 0 0 1
netname=SDA
}
N 57000 42800 55700 42800 4
N 59400 46000 58400 46000 4
{
T 58500 46000 5 10 1 1 0 0 1
netname=DAC_SDIN
}
N 59400 45600 58400 45600 4
{
T 58500 45600 5 10 1 1 0 0 1
netname=DSP_HS1
}
N 59400 45200 58400 45200 4
{
T 58500 45200 5 10 1 1 0 0 1
netname=DSP_HS2
}
N 59400 44800 58400 44800 4
{
T 58500 44800 5 10 1 1 0 0 1
netname=DSP_HS3
}
N 58400 44400 59700 44400 4
N 59400 44000 58400 44000 4
{
T 58500 44000 5 10 1 1 0 0 1
netname=DBDA
}
N 59700 43600 58400 43600 4
N 59400 43200 58400 43200 4
{
T 58500 43200 5 10 1 1 0 0 1
netname=DBCK
}
N 59700 42800 58400 42800 4
T 56900 47000 9 10 1 0 0 0 1
Programming header
C 59600 42500 1 0 0 gnd-1.sym
C 55600 42500 1 0 0 gnd-1.sym
N 55700 43600 55700 42800 4
N 59700 42800 59700 44400 4
C 45400 48900 1 0 0 input-2.sym
{
T 45400 49100 5 10 0 0 0 0 1
net=adci2s_lrclk:1
T 46000 49600 5 10 0 0 0 0 1
device=none
T 45900 49000 5 10 1 1 0 7 1
value=ADCI2S_LRCLK
}
C 45400 48600 1 0 0 input-2.sym
{
T 45400 48800 5 10 0 0 0 0 1
net=adci2s_sclk:1
T 46000 49300 5 10 0 0 0 0 1
device=none
T 45900 48700 5 10 1 1 0 7 1
value=ADCI2S_SCLK
}
C 45400 48300 1 0 0 input-2.sym
{
T 45400 48500 5 10 0 0 0 0 1
net=adci2s_sdo:1
T 46000 49000 5 10 0 0 0 0 1
device=none
T 45900 48400 5 10 1 1 0 7 1
value=ADCI2S_SDO
}
N 46800 49000 47500 49000 4
N 46800 48700 47500 48700 4
N 46800 48400 47500 48400 4
N 44200 52300 47500 52300 4
{
T 44300 52300 5 10 1 1 0 0 1
netname=DSP_CS
}
N 44200 52900 47500 52900 4
{
T 44300 52900 5 10 1 1 0 0 1
netname=SCP_MOSI
}
N 52000 49000 53500 49000 4
{
T 52300 49000 5 10 1 1 0 0 1
netname=DSP_HS2
}
N 52000 48700 53500 48700 4
{
T 52300 48700 5 10 1 1 0 0 1
netname=DSP_HS1
}
N 52000 47800 53500 47800 4
{
T 52300 47800 5 10 1 1 0 0 1
netname=DSP_HS3
}
N 45900 53700 45900 52300 4
N 45300 53700 45300 52900 4
