# vsim -modelsimini /home/winand/Documents/Schoolwerk/Masterproef/Thesis/examples/SPI/vunit_out/modelsim/modelsim.ini -wlf /home/winand/Documents/Schoolwerk/Masterproef/Thesis/examples/SPI/vunit_out/tests/tb_uart_lib.tb_spi_gen.SPI_send_one_byte/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_uart_lib.tb_spi_gen(spi_generated_testbench) -L uart_lib -L vunit_lib -L tb_uart_lib -g/tb_spi_gen/runner_cfg="enabled_test_cases : SPI_send_one_byte,output path : /home/winand/Documents/Schoolwerk/Masterproef/Thesis/examples/SPI/vunit_out/tests/tb_uart_lib.tb_spi_gen.SPI_send_one_byte/,active python runner : true" 
# Start time: 09:45:17 on Apr 20,2016
# Break in Subprogram vunit_stop at /usr/local/lib/python2.7/dist-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 10
# Stopped at /usr/local/lib/python2.7/dist-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 10
