\doxysubsubsection{Nested Vectored Interrupt Controller (NVIC)}
\hypertarget{group___c_m_s_i_s___n_v_i_c}{}\label{group___c_m_s_i_s___n_v_i_c}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}


Type definitions for the NVIC Registers.  


\doxysubsubsubsubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___s_c_b}{System Control Block (\+SCB)}}
\begin{DoxyCompactList}\small\item\em Type definitions for the System Control Block Registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em Structure type to access the Nested Vectored Interrupt Controller (NVIC). \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}}~25
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}}~19
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}}~18
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}}~17
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga53aa99b2e39a67622f3b9973e079c2b4}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}}~3
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5e99652c1df93b441257389f49407834}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}}~19
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae6384cbe8045051186d13ef9cdeace95}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}}~18
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2ded814556de96fc369de7ae9a7ceb98}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}}~17
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga68ec55930269fab78e733dcfa32392f8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac2b46b9b65bf8d23027f255fc9641977}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}}~9
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad6815d8e3df302d2f0ff2c2c734ed29a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}}~7
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa38b947d77672c48bba1280c0a642e19}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}}~6
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2f98b461d19746ab2febfddebb73da6f}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga03ee58b1b02fdbf21612809034562f1c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}}~4
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad420a9b60620584faaca6289e83d3a87}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0777ddf379af50f9ca41d40573bfffc5}{SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3efa0f5210051464e1034b19fc7b33c7}{SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0777ddf379af50f9ca41d40573bfffc5}{SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaff0b57464c60fea8182b903676f8de49}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISOOFP\+\_\+\+Pos}}~9
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1ecd6adafa43464d7097b132c19e8640}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISOOFP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaff0b57464c60fea8182b903676f8de49}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISOOFP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa194809383bc72ecf3416d85709281d7}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFPCA\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga10d5aa4a196dcde6f476016ece2c1b69}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFPCA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa194809383bc72ecf3416d85709281d7}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFPCA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab395870643a0bee78906bb15ca5bd02}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa9dd2d4a2350499188f438d0aa9fd982}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab395870643a0bee78906bb15ca5bd02}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafa2eb37493c0f8dae77cde81ecf80f77}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6cda7b7219232a008ec52cc8e89d5d08}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafa2eb37493c0f8dae77cde81ecf80f77}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2a2818f0489ad10b6ea2964e899d4cbc}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7abe5e590d1611599df87a1884a352e8}{ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga168e089d882df325a387aab3a802a46b}{ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7abe5e590d1611599df87a1884a352e8}{ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9174ad4a36052c377cef4e6aba2ed484}{ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Pos}}~23
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga43ad7cf33de12f2ef3a412d4f354c60f}{ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9174ad4a36052c377cef4e6aba2ed484}{ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaca0281de867f33114aac0636f7ce65d3}{ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga60c20bd9649d1da5a2be8e656ba19a60}{ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaca0281de867f33114aac0636f7ce65d3}{ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga96c7c7cbc0d98426c408090b41f583f1}{ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gade862cf009827f7f6748fc44c541b067}{ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Msk}}~(3UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga96c7c7cbc0d98426c408090b41f583f1}{ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad7bc9ee1732032c6e0de035f0978e473}{ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7a723f71bfb0204c264d8dbe8cc7ae52}{ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Msk}}~(3UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad7bc9ee1732032c6e0de035f0978e473}{ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7a380f0c8078f6560051406583ecd6a5}{ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Pos}}~4
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga97476cb65bab16a328b35f81fd02010a}{ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7a380f0c8078f6560051406583ecd6a5}{ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga30e83ebb33aa766070fe3d1f27ae820e}{ITM\+\_\+\+TCR\+\_\+\+DWTENA\+\_\+\+Pos}}~3
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga98ea1c596d43d3633a202f9ee746cf70}{ITM\+\_\+\+TCR\+\_\+\+DWTENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga30e83ebb33aa766070fe3d1f27ae820e}{ITM\+\_\+\+TCR\+\_\+\+DWTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa93a1147a39fc63980d299231252a30e}{ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac89b74a78701c25b442105d7fe2bbefb}{ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa93a1147a39fc63980d299231252a30e}{ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5aa381845f810114ab519b90753922a1}{ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga436b2e8fa24328f48f2da31c00fc9e65}{ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5aa381845f810114ab519b90753922a1}{ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3286b86004bce7ffe17ee269f87f8d9d}{ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7dd53e3bff24ac09d94e61cb595cb2d9}{ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3286b86004bce7ffe17ee269f87f8d9d}{ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga04d3f842ad48f6a9127b4cecc963e1d7}{ITM\+\_\+\+IWR\+\_\+\+ATVALIDM\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga67b969f8f04ed15886727788f0e2ffd7}{ITM\+\_\+\+IWR\+\_\+\+ATVALIDM\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga04d3f842ad48f6a9127b4cecc963e1d7}{ITM\+\_\+\+IWR\+\_\+\+ATVALIDM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga259edfd1d2e877a62e06d7a240df97f4}{ITM\+\_\+\+IRR\+\_\+\+ATREADYM\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3dbc3e15f5bde2669cd8121a1fe419b9}{ITM\+\_\+\+IRR\+\_\+\+ATREADYM\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga259edfd1d2e877a62e06d7a240df97f4}{ITM\+\_\+\+IRR\+\_\+\+ATREADYM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga08de02bf32caf48aaa29f7c68ff5d755}{ITM\+\_\+\+IMCR\+\_\+\+INTEGRATION\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga8838bd3dd04c1a6be97cd946364a3fd2}{ITM\+\_\+\+IMCR\+\_\+\+INTEGRATION\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga08de02bf32caf48aaa29f7c68ff5d755}{ITM\+\_\+\+IMCR\+\_\+\+INTEGRATION\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gabfae3e570edc8759597311ed6dfb478e}{ITM\+\_\+\+LSR\+\_\+\+Byte\+Acc\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga91f492b2891bb8b7eac5b58de7b220f4}{ITM\+\_\+\+LSR\+\_\+\+Byte\+Acc\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gabfae3e570edc8759597311ed6dfb478e}{ITM\+\_\+\+LSR\+\_\+\+Byte\+Acc\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga144a49e12b83ad9809fdd2769094fdc0}{ITM\+\_\+\+LSR\+\_\+\+Access\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac8ae69f11c0311da226c0c8ec40b3d37}{ITM\+\_\+\+LSR\+\_\+\+Access\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga144a49e12b83ad9809fdd2769094fdc0}{ITM\+\_\+\+LSR\+\_\+\+Access\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf5740689cf14564d3f3fd91299b6c88d}{ITM\+\_\+\+LSR\+\_\+\+Present\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa5bc2a7f5f1d69ff819531f5508bb017}{ITM\+\_\+\+LSR\+\_\+\+Present\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf5740689cf14564d3f3fd91299b6c88d}{ITM\+\_\+\+LSR\+\_\+\+Present\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaac44b9b7d5391a7ffef129b7f6c84cd7}{DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Pos}}~28
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa3d37d68c2ba73f2026265584c2815e7}{DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaac44b9b7d5391a7ffef129b7f6c84cd7}{DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa82840323a2628e7f4a2b09b74fa73fd}{DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Pos}}~27
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga04d8bb0a065ca38e2e5f13a97e1f7073}{DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa82840323a2628e7f4a2b09b74fa73fd}{DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad997b9026715d5609b5a3b144eca42d0}{DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Pos}}~26
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gacc7d15edf7a27147c422099ab475953e}{DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad997b9026715d5609b5a3b144eca42d0}{DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga337f6167d960f57f12aa382ffecce522}{DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Pos}}~25
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf40c8d7a4fd978034c137e90f714c143}{DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga337f6167d960f57f12aa382ffecce522}{DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad52a0e5be84363ab166cc17beca0d048}{DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafd8448d7db4bc51f27f202e6e1f27823}{DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad52a0e5be84363ab166cc17beca0d048}{DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0cb0640aaeb18a626d7823570d5c3cb6}{DWT\+\_\+\+CTRL\+\_\+\+CYCEVTENA\+\_\+\+Pos}}~22
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga40554bd81460e39abf08810f45fac1a2}{DWT\+\_\+\+CTRL\+\_\+\+CYCEVTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0cb0640aaeb18a626d7823570d5c3cb6}{DWT\+\_\+\+CTRL\+\_\+\+CYCEVTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5602b0707f446ce78d88ff2a3a82bfff}{DWT\+\_\+\+CTRL\+\_\+\+FOLDEVTENA\+\_\+\+Pos}}~21
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga717e679d775562ae09185a3776b1582f}{DWT\+\_\+\+CTRL\+\_\+\+FOLDEVTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5602b0707f446ce78d88ff2a3a82bfff}{DWT\+\_\+\+CTRL\+\_\+\+FOLDEVTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaea5d1ee72188dc1d57b54c60a9f5233e}{DWT\+\_\+\+CTRL\+\_\+\+LSUEVTENA\+\_\+\+Pos}}~20
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac47427f455fbc29d4b6f8a479169f2b2}{DWT\+\_\+\+CTRL\+\_\+\+LSUEVTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaea5d1ee72188dc1d57b54c60a9f5233e}{DWT\+\_\+\+CTRL\+\_\+\+LSUEVTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9c6d62d121164013a8e3ee372f17f3e5}{DWT\+\_\+\+CTRL\+\_\+\+SLEEPEVTENA\+\_\+\+Pos}}~19
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2f431b3734fb840daf5b361034856da9}{DWT\+\_\+\+CTRL\+\_\+\+SLEEPEVTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9c6d62d121164013a8e3ee372f17f3e5}{DWT\+\_\+\+CTRL\+\_\+\+SLEEPEVTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf4e73f548ae3e945ef8b1d9ff1281544}{DWT\+\_\+\+CTRL\+\_\+\+EXCEVTENA\+\_\+\+Pos}}~18
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab7ee0def33423b5859ca4030dff63b58}{DWT\+\_\+\+CTRL\+\_\+\+EXCEVTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf4e73f548ae3e945ef8b1d9ff1281544}{DWT\+\_\+\+CTRL\+\_\+\+EXCEVTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9fff0b71fb0be1499f5180c6bce1fc8f}{DWT\+\_\+\+CTRL\+\_\+\+CPIEVTENA\+\_\+\+Pos}}~17
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga189089c30aade60b983df17ad2412f6f}{DWT\+\_\+\+CTRL\+\_\+\+CPIEVTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9fff0b71fb0be1499f5180c6bce1fc8f}{DWT\+\_\+\+CTRL\+\_\+\+CPIEVTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga05f13b547a9a1e63e003ee0bc6446d0d}{DWT\+\_\+\+CTRL\+\_\+\+EXCTRCENA\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf4fbb509ab3cbb768f16484c660a24c3}{DWT\+\_\+\+CTRL\+\_\+\+EXCTRCENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga05f13b547a9a1e63e003ee0bc6446d0d}{DWT\+\_\+\+CTRL\+\_\+\+EXCTRCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e14afc7790fcb424fcf619e192554c9}{DWT\+\_\+\+CTRL\+\_\+\+PCSAMPLENA\+\_\+\+Pos}}~12
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafdcf1c86f43fbeaf2780ce797c9ef3d6}{DWT\+\_\+\+CTRL\+\_\+\+PCSAMPLENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e14afc7790fcb424fcf619e192554c9}{DWT\+\_\+\+CTRL\+\_\+\+PCSAMPLENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga678ef08786edcbef964479217efb9284}{DWT\+\_\+\+CTRL\+\_\+\+SYNCTAP\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf1e6c3729d56ecadeb6eeff4d225968c}{DWT\+\_\+\+CTRL\+\_\+\+SYNCTAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga678ef08786edcbef964479217efb9284}{DWT\+\_\+\+CTRL\+\_\+\+SYNCTAP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf70b80936c7db60bf84fb6dadb8a3559}{DWT\+\_\+\+CTRL\+\_\+\+CYCTAP\+\_\+\+Pos}}~9
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6c12e2868b8989a69445646698b8c331}{DWT\+\_\+\+CTRL\+\_\+\+CYCTAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf70b80936c7db60bf84fb6dadb8a3559}{DWT\+\_\+\+CTRL\+\_\+\+CYCTAP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2868c0b28eb13be930afb819f55f6f25}{DWT\+\_\+\+CTRL\+\_\+\+POSTINIT\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab8cbbee1e1d94d09f9a1f86379a08ee8}{DWT\+\_\+\+CTRL\+\_\+\+POSTINIT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2868c0b28eb13be930afb819f55f6f25}{DWT\+\_\+\+CTRL\+\_\+\+POSTINIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga129bc152febfddd67a0c20c6814cba69}{DWT\+\_\+\+CTRL\+\_\+\+POSTPRESET\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga11d9e1e2a758fdd2657aa68ce61b9c9d}{DWT\+\_\+\+CTRL\+\_\+\+POSTPRESET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga129bc152febfddd67a0c20c6814cba69}{DWT\+\_\+\+CTRL\+\_\+\+POSTPRESET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa4509f5f8514a7200be61691f0e01f10}{DWT\+\_\+\+CTRL\+\_\+\+CYCCNTENA\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4a9d209dc2a81ea6bfa0ea21331769d3}{DWT\+\_\+\+CTRL\+\_\+\+CYCCNTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa4509f5f8514a7200be61691f0e01f10}{DWT\+\_\+\+CTRL\+\_\+\+CYCCNTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga80e9ad8f6a9e2344af8a3cf989bebe3d}{DWT\+\_\+\+CPICNT\+\_\+\+CPICNT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga76f39e7bca3fa86a4dbf7b8f6adb7217}{DWT\+\_\+\+CPICNT\+\_\+\+CPICNT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga80e9ad8f6a9e2344af8a3cf989bebe3d}{DWT\+\_\+\+CPICNT\+\_\+\+CPICNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga031c693654030d4cba398b45d2925b1d}{DWT\+\_\+\+EXCCNT\+\_\+\+EXCCNT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga057fa604a107b58a198bbbadb47e69c9}{DWT\+\_\+\+EXCCNT\+\_\+\+EXCCNT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga031c693654030d4cba398b45d2925b1d}{DWT\+\_\+\+EXCCNT\+\_\+\+EXCCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0371a84a7996dc5852c56afb2676ba1c}{DWT\+\_\+\+SLEEPCNT\+\_\+\+SLEEPCNT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e340751d71413fef400a0a1d76cc828}{DWT\+\_\+\+SLEEPCNT\+\_\+\+SLEEPCNT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0371a84a7996dc5852c56afb2676ba1c}{DWT\+\_\+\+SLEEPCNT\+\_\+\+SLEEPCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab9394c7911b0b4312a096dad91d53a3d}{DWT\+\_\+\+LSUCNT\+\_\+\+LSUCNT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2186d7fc9317e20bad61336ee2925615}{DWT\+\_\+\+LSUCNT\+\_\+\+LSUCNT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab9394c7911b0b4312a096dad91d53a3d}{DWT\+\_\+\+LSUCNT\+\_\+\+LSUCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7f8af5ac12d178ba31a516f6ed141455}{DWT\+\_\+\+FOLDCNT\+\_\+\+FOLDCNT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9cb73d0342d38b14e41027d3c5c02647}{DWT\+\_\+\+FOLDCNT\+\_\+\+FOLDCNT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7f8af5ac12d178ba31a516f6ed141455}{DWT\+\_\+\+FOLDCNT\+\_\+\+FOLDCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf798ae34e2b9280ea64f4d9920cd2e7d}{DWT\+\_\+\+MASK\+\_\+\+MASK\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gadd798deb0f1312feab4fb05dcddc229b}{DWT\+\_\+\+MASK\+\_\+\+MASK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf798ae34e2b9280ea64f4d9920cd2e7d}{DWT\+\_\+\+MASK\+\_\+\+MASK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga22c5787493f74a6bacf6ffb103a190ba}{DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac8b1a655947490280709037808eec8ac}{DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga22c5787493f74a6bacf6ffb103a190ba}{DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga8b75e8ab3ffd5ea2fa762d028dc30e8c}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR1\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafdbf5a8c367befe8661a4f6945c83445}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga8b75e8ab3ffd5ea2fa762d028dc30e8c}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9854cd8bf16f7dce0fb196a8029b018e}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR0\+\_\+\+Pos}}~12
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafc5efbe8f9b51e04aecd00c8a4eb50fb}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9854cd8bf16f7dce0fb196a8029b018e}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0517a186d4d448aa6416440f40fe7a4d}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab42cbc1e6084c44d5de70971613ea76}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0517a186d4d448aa6416440f40fe7a4d}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga89d7c48858b4d4de96cdadfac91856a1}{DWT\+\_\+\+FUNCTION\+\_\+\+LNK1\+ENA\+\_\+\+Pos}}~9
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga64bd419260c3337cacf93607d1ad27ac}{DWT\+\_\+\+FUNCTION\+\_\+\+LNK1\+ENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga89d7c48858b4d4de96cdadfac91856a1}{DWT\+\_\+\+FUNCTION\+\_\+\+LNK1\+ENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga106f3672cd4be7c7c846e20497ebe5a6}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVMATCH\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga32af1f1c0fcd2d8d9afd1ad79cd9970e}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVMATCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga106f3672cd4be7c7c846e20497ebe5a6}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVMATCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4b65d79ca37ae8010b4a726312413efd}{DWT\+\_\+\+FUNCTION\+\_\+\+CYCMATCH\+\_\+\+Pos}}~7
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga8e2ed09bdd33a8f7f7ce0444f5f3bb25}{DWT\+\_\+\+FUNCTION\+\_\+\+CYCMATCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4b65d79ca37ae8010b4a726312413efd}{DWT\+\_\+\+FUNCTION\+\_\+\+CYCMATCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga41d5b332216baa8d29561260a1b85659}{DWT\+\_\+\+FUNCTION\+\_\+\+EMITRANGE\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad46dd5aba29f2e28d4d3f50b1d291f41}{DWT\+\_\+\+FUNCTION\+\_\+\+EMITRANGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga41d5b332216baa8d29561260a1b85659}{DWT\+\_\+\+FUNCTION\+\_\+\+EMITRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5797b556edde2bbaa4d33dcdb1a891bb}{DWT\+\_\+\+FUNCTION\+\_\+\+FUNCTION\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3b2cda708755ecf5f921d08b25d774d1}{DWT\+\_\+\+FUNCTION\+\_\+\+FUNCTION\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5797b556edde2bbaa4d33dcdb1a891bb}{DWT\+\_\+\+FUNCTION\+\_\+\+FUNCTION\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5a82d274eb2df8b0c92dd4ed63535928}{TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4fcacd27208419929921aec8457a8c13}{TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5a82d274eb2df8b0c92dd4ed63535928}{TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0f302797b94bb2da24052082ab630858}{TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaca085c8a954393d70dbd7240bb02cc1f}{TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0f302797b94bb2da24052082ab630858}{TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9537b8a660cc8803f57cbbee320b2fc8}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Pos}}~3
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaaa313f980974a8cfc7dac68c4d805ab1}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9537b8a660cc8803f57cbbee320b2fc8}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad30fde0c058da2ffb2b0a213be7a1b5c}{TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0d6bfd263ff2fdec72d6ec9415fb1135}{TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad30fde0c058da2ffb2b0a213be7a1b5c}{TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaedf31fd453a878021b542b644e2869d2}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1ab6c3abe1cf6311ee07e7c479ce5f78}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaedf31fd453a878021b542b644e2869d2}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga542ca74a081588273e6d5275ba5da6bf}{TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga63dfb09259893958962914fc3a9e3824}{TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga542ca74a081588273e6d5275ba5da6bf}{TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa7ea11ba6ea75b541cd82e185c725b5b}{TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga360b413bc5da61f751546a7133c3e4dd}{TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa7ea11ba6ea75b541cd82e185c725b5b}{TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga99e58a0960b275a773b245e2b69b9a64}{TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga27d1ecf2e0ff496df03457a2a97cb2c9}{TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga99e58a0960b275a773b245e2b69b9a64}{TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5517fa2ced64efbbd413720329c50b99}{TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga814227af2b2665a0687bb49345e21110}{TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5517fa2ced64efbbd413720329c50b99}{TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa7e050e9eb6528241ebc6835783b6bae}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos}}~29
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga94cb2493ed35d2dab7bd4092b88a05bc}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa7e050e9eb6528241ebc6835783b6bae}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac2b6f7f13a2fa0be4aa7645a47dcac52}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos}}~27
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga07bafa971b8daf0d63b3f92b9ae7fa16}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac2b6f7f13a2fa0be4aa7645a47dcac52}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos}}~26
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4f0005dc420b28f2369179a935b9a9d3}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2f738e45386ebf58c4d406f578e7ddaf}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad2536b3a935361c68453cd068640af92}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2f738e45386ebf58c4d406f578e7ddaf}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5f0037cc80c65e86d9e94e5005077a48}{TPI\+\_\+\+FIFO0\+\_\+\+ETM2\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa82a7b9b99c990fb12eafb3c84b68254}{TPI\+\_\+\+FIFO0\+\_\+\+ETM2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5f0037cc80c65e86d9e94e5005077a48}{TPI\+\_\+\+FIFO0\+\_\+\+ETM2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac5a2ef4b7f811d1f3d81ec919d794413}{TPI\+\_\+\+FIFO0\+\_\+\+ETM1\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaad9c1a6ed34a70905005a0cc14d5f01b}{TPI\+\_\+\+FIFO0\+\_\+\+ETM1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac5a2ef4b7f811d1f3d81ec919d794413}{TPI\+\_\+\+FIFO0\+\_\+\+ETM1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga48783ce3c695d8c06b1352a526110a87}{TPI\+\_\+\+FIFO0\+\_\+\+ETM0\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf924f7d1662f3f6c1da12052390cb118}{TPI\+\_\+\+FIFO0\+\_\+\+ETM0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga48783ce3c695d8c06b1352a526110a87}{TPI\+\_\+\+FIFO0\+\_\+\+ETM0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6959f73d7db4a87ae9ad9cfc99844526}{TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1859502749709a2e5ead9a2599d998db}{TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6959f73d7db4a87ae9ad9cfc99844526}{TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga08edfc862b2c8c415854cc4ae2067dfb}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos}}~29
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gabc1f6a3b6cac0099d7c01ca949b4dd08}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga08edfc862b2c8c415854cc4ae2067dfb}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa22ebf7c86e4f4b2c98cfd0b5981375a}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos}}~27
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gacba2edfc0499828019550141356b0dcb}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa22ebf7c86e4f4b2c98cfd0b5981375a}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3177b8d815cf4a707a2d3d3d5499315d}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos}}~26
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0e8f29a1e9378d1ceb0708035edbb86d}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3177b8d815cf4a707a2d3d3d5499315d}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab31238152b5691af633a7475eaf1f06}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab554305459953b80554fdb1908b73291}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab31238152b5691af633a7475eaf1f06}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1828c228f3940005f48fb8dd88ada35b}{TPI\+\_\+\+FIFO1\+\_\+\+ITM2\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae54512f926ebc00f2e056232aa21d335}{TPI\+\_\+\+FIFO1\+\_\+\+ITM2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1828c228f3940005f48fb8dd88ada35b}{TPI\+\_\+\+FIFO1\+\_\+\+ITM2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaece86ab513bc3d0e0a9dbd82258af49f}{TPI\+\_\+\+FIFO1\+\_\+\+ITM1\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3347f42828920dfe56e3130ad319a9e6}{TPI\+\_\+\+FIFO1\+\_\+\+ITM1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaece86ab513bc3d0e0a9dbd82258af49f}{TPI\+\_\+\+FIFO1\+\_\+\+ITM1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2188671488417a52abb075bcd4d73440}{TPI\+\_\+\+FIFO1\+\_\+\+ITM0\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga8ae09f544fc1a428797e2a150f14a4c9}{TPI\+\_\+\+FIFO1\+\_\+\+ITM0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2188671488417a52abb075bcd4d73440}{TPI\+\_\+\+FIFO1\+\_\+\+ITM0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab1eb6866c65f02fa9c83696b49b0f346}{TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaee320b3c60f9575aa96a8742c4ff9356}{TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab1eb6866c65f02fa9c83696b49b0f346}{TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa847adb71a1bc811d2e3190528f495f0}{TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad6f87550b468ad0920d5f405bfd3f017}{TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa847adb71a1bc811d2e3190528f495f0}{TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9f46cf1a1708575f56d6b827766277f4}{TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Pos}}~11
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gacecc8710a8f6a23a7d1d4f5674daf02a}{TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9f46cf1a1708575f56d6b827766277f4}{TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga675534579d9e25477bb38970e3ef973c}{TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4c3ee4b1a34ad1960a6b2d6e7e0ff942}{TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga675534579d9e25477bb38970e3ef973c}{TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga974cccf4c958b4a45cb71c7b5de39b7b}{TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Pos}}~9
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1ca84d62243e475836bba02516ba6b97}{TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga974cccf4c958b4a45cb71c7b5de39b7b}{TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3f7da5de2a34be41a092e5eddd22ac4d}{TPI\+\_\+\+DEVID\+\_\+\+Min\+Buf\+Sz\+\_\+\+Pos}}~6
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga939e068ff3f1a65b35187ab34a342cd8}{TPI\+\_\+\+DEVID\+\_\+\+Min\+Buf\+Sz\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3f7da5de2a34be41a092e5eddd22ac4d}{TPI\+\_\+\+DEVID\+\_\+\+Min\+Buf\+Sz\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab382b1296b5efd057be606eb8f768df8}{TPI\+\_\+\+DEVID\+\_\+\+Asyn\+Clk\+In\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab67830557d2d10be882284275025a2d3}{TPI\+\_\+\+DEVID\+\_\+\+Asyn\+Clk\+In\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab382b1296b5efd057be606eb8f768df8}{TPI\+\_\+\+DEVID\+\_\+\+Asyn\+Clk\+In\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga80ecae7fec479e80e583f545996868ed}{TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gabed454418d2140043cd65ec899abd97f}{TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga80ecae7fec479e80e583f545996868ed}{TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0c799ff892af5eb3162d152abc00af7a}{TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5b2fd7dddaf5f64855d9c0696acd65c1}{TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0c799ff892af5eb3162d152abc00af7a}{TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga69c4892d332755a9f64c1680497cebdd}{TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Pos}}~4
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaecbceed6d08ec586403b37ad47b38c88}{TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga69c4892d332755a9f64c1680497cebdd}{TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Pos}})
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}{SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}{SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}{SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}{SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}}~20
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}{SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}{SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}{SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}{SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}{SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}{SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}}~4
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}{SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}{SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}{SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}{SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}{SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}{SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}}~31
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}{SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}{SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}{SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}}~28
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}{SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}{SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}{SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}}~27
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}{SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}{SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}{SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}}~26
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}{SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}{SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}{SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}}~25
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}{SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}{SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}{SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}}~23
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}{SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}{SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}{SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}}~22
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}{SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}{SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}{SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}}~12
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}{SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}{SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec}{SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos}}~11
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca6fc3f79bb550f64fd7df782ed4a5f6}{SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec}{SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}{SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}{SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}{SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}{SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos}}~7
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c}{SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk}}~(0x3\+FFFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}{SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}{SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}{SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}{SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}{SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}}~15
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}{SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}{SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Msk}}~(7UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}{SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}{SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}{SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}{SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}{SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0d483d9569cd9d1b46ec0d171b1f18d8}{SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3006e31968bb9725e7b4ee0784d99f7f}{SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0d483d9569cd9d1b46ec0d171b1f18d8}{SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}{SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}}~4
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}{SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}{SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}{SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}{SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}{SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}{SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}}~9
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}{SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}{SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf}{SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga89a28cc31cfc7d52d9d7a8fcc69c7eac}{SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf}{SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba}{SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos}}~4
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabb9aeac71b3abd8586d0297070f61dcb}{SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba}{SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}{SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}}~3
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}{SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}{SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e}{SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4cf59b6343ca962c80e1885710da90aa}{SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e}{SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab4615f7deb07386350365b10240a3c83}{SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafe0f6be81b35d72d0736a0a1e3b4fbb3}{SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab4615f7deb07386350365b10240a3c83}{SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae71949507636fda388ec11d5c2d30b52}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos}}~18
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga056fb6be590857bbc029bed48b21dd79}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae71949507636fda388ec11d5c2d30b52}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3d32edbe4a5c0335f808cfc19ec7e844}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos}}~17
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga43e8cbe619c9980e0d1aacc85d9b9e47}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3d32edbe4a5c0335f808cfc19ec7e844}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga685b4564a8760b4506f14ec4307b7251}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga685b4564a8760b4506f14ec4307b7251}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}{SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}}~15
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}{SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}{SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa22551e24a72b65f1e817f7ab462203b}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos}}~14
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga677c23749c4d348f30fb471d1223e783}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa22551e24a72b65f1e817f7ab462203b}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos}}~13
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9abc6c2e395f9e5af4ce05fc420fb04c}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3cf03acf1fdc2edc3b047ddd47ebbf87}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos}}~12
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga122b4f732732010895e438803a29d3cc}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3cf03acf1fdc2edc3b047ddd47ebbf87}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de}{SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos}}~11
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafef530088dc6d6bfc9f1893d52853684}{SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de}{SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939}{SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae0e837241a515d4cbadaaae1faa8e039}{SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939}{SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8b71cf4c61803752a41c96deb00d26af}{SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaad09b4bc36e9bccccc2e110d20b16e1a}{SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8b71cf4c61803752a41c96deb00d26af}{SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f}{SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos}}~7
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga634c0f69a233475289023ae5cb158fdf}{SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f}{SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae06f54f5081f01ed3f6824e451ad3656}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos}}~3
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab3166103b5a5f7931d0df90949c47dfe}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae06f54f5081f01ed3f6824e451ad3656}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf272760f2df9ecdd8a5fbbd65c0b767a}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9d7a8b1054b655ad08d85c3c535d4f73}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf272760f2df9ecdd8a5fbbd65c0b767a}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7c856f79a75dcc1d1517b19a67691803}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9147fd4e1b12394ae26eadf900a023a3}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7c856f79a75dcc1d1517b19a67691803}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8e4197b295c8560e68e2d71285c7879}{SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga565807b1a3f31891f1f967d0fa30d03f}{SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8e4197b295c8560e68e2d71285c7879}{SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga555a24f4f57d199f91d1d1ab7c8c3c8a}{SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga26dc1ddfdc37a6b92597a6f7e498c1d6}{SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga555a24f4f57d199f91d1d1ab7c8c3c8a}{SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga91f41491cec5b5acca3fbc94efbd799e}{SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad46716159a3808c9e7da22067d6bec98}{SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga91f41491cec5b5acca3fbc94efbd799e}{SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga300c90cfb7b35c82b4d44ad16c757ffb}{SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos}}~31
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gababd60e94756bb33929d5e6f25d8dba3}{SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga300c90cfb7b35c82b4d44ad16c757ffb}{SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab361e54183a378474cb419ae2a55d6f4}{SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos}}~30
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6560d97ed043bc01152a7247bafa3157}{SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab361e54183a378474cb419ae2a55d6f4}{SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77993da8de35adea7bda6a4475f036ab}{SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaac5e289211d0a63fe879a9691cb9e1a9}{SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77993da8de35adea7bda6a4475f036ab}{SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga13f502fb5ac673df9c287488c40b0c1d}{SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos}}~4
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3cba2ec1f588ce0b10b191d6b0d23399}{SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga13f502fb5ac673df9c287488c40b0c1d}{SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad02d3eaf062ac184c18a7889c9b6de57}{SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos}}~3
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacbb931575c07b324ec793775b7c44d05}{SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad02d3eaf062ac184c18a7889c9b6de57}{SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaccf82364c6d0ed7206f1084277b7cc61}{SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3f7384b8a761704655fd45396a305663}{SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaccf82364c6d0ed7206f1084277b7cc61}{SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf28fdce48655f0dcefb383aebf26b050}{SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga609edf8f50bc49adb51ae28bcecefe1f}{SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf28fdce48655f0dcefb383aebf26b050}{SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaef4ec28427f9f88ac70a13ae4e541378}{SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga200bcf918d57443b5e29e8ce552e4bdf}{SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaef4ec28427f9f88ac70a13ae4e541378}{SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0777ddf379af50f9ca41d40573bfffc5}{SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3efa0f5210051464e1034b19fc7b33c7}{SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0777ddf379af50f9ca41d40573bfffc5}{SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab395870643a0bee78906bb15ca5bd02}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa9dd2d4a2350499188f438d0aa9fd982}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab395870643a0bee78906bb15ca5bd02}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafa2eb37493c0f8dae77cde81ecf80f77}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6cda7b7219232a008ec52cc8e89d5d08}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafa2eb37493c0f8dae77cde81ecf80f77}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2a2818f0489ad10b6ea2964e899d4cbc}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadbb65d4a815759649db41df216ed4d60}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1bf3033ecccf200f59baefe15dbb367c}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadbb65d4a815759649db41df216ed4d60}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga24fbc69a5f0b78d67fda2300257baff1}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa41d06039797423a46596bd313d57373}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga24fbc69a5f0b78d67fda2300257baff1}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga88f45bbb89ce8df3cd2b2613c7b48214}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga95bb984266ca764024836a870238a027}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga88f45bbb89ce8df3cd2b2613c7b48214}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0b48cc1e36d92a92e4bf632890314810}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga16c9fee0ed0235524bdeb38af328fd1f}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0b48cc1e36d92a92e4bf632890314810}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf44d10df359dc5bf5752b0894ae3bad2}{Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga265912a7962f0e1abd170336e579b1b1}{Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf44d10df359dc5bf5752b0894ae3bad2}{Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3208104c3b019b5de35ae8c21d5c34dd}{Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafc77b56d568930b49a2474debc75ab45}{Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3208104c3b019b5de35ae8c21d5c34dd}{Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga534dbe414e7a46a6ce4c1eca1fbff409}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Pos}}~31
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3af0d891fdd99bcc8d8912d37830edb6}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga534dbe414e7a46a6ce4c1eca1fbff409}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadd0c9cd6641b9f6a0c618e7982954860}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Pos}}~30
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8a6a85a87334776f33d77fd147587431}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadd0c9cd6641b9f6a0c618e7982954860}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacae558f6e75a0bed5d826f606d8e695e}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf1e68865c5aece2ad58971225bd3e95e}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3208104c3b019b5de35ae8c21d5c34dd}{Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7abe5e590d1611599df87a1884a352e8}{ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga168e089d882df325a387aab3a802a46b}{ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7abe5e590d1611599df87a1884a352e8}{ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9174ad4a36052c377cef4e6aba2ed484}{ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Pos}}~23
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga43ad7cf33de12f2ef3a412d4f354c60f}{ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9174ad4a36052c377cef4e6aba2ed484}{ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaca0281de867f33114aac0636f7ce65d3}{ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga60c20bd9649d1da5a2be8e656ba19a60}{ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaca0281de867f33114aac0636f7ce65d3}{ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga96c7c7cbc0d98426c408090b41f583f1}{ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gade862cf009827f7f6748fc44c541b067}{ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Msk}}~(3UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga96c7c7cbc0d98426c408090b41f583f1}{ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad7bc9ee1732032c6e0de035f0978e473}{ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7a723f71bfb0204c264d8dbe8cc7ae52}{ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Msk}}~(3UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad7bc9ee1732032c6e0de035f0978e473}{ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7a380f0c8078f6560051406583ecd6a5}{ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Pos}}~4
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga97476cb65bab16a328b35f81fd02010a}{ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7a380f0c8078f6560051406583ecd6a5}{ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga30e83ebb33aa766070fe3d1f27ae820e}{ITM\+\_\+\+TCR\+\_\+\+DWTENA\+\_\+\+Pos}}~3
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga98ea1c596d43d3633a202f9ee746cf70}{ITM\+\_\+\+TCR\+\_\+\+DWTENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga30e83ebb33aa766070fe3d1f27ae820e}{ITM\+\_\+\+TCR\+\_\+\+DWTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa93a1147a39fc63980d299231252a30e}{ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac89b74a78701c25b442105d7fe2bbefb}{ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa93a1147a39fc63980d299231252a30e}{ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5aa381845f810114ab519b90753922a1}{ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga436b2e8fa24328f48f2da31c00fc9e65}{ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5aa381845f810114ab519b90753922a1}{ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3286b86004bce7ffe17ee269f87f8d9d}{ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7dd53e3bff24ac09d94e61cb595cb2d9}{ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3286b86004bce7ffe17ee269f87f8d9d}{ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga04d3f842ad48f6a9127b4cecc963e1d7}{ITM\+\_\+\+IWR\+\_\+\+ATVALIDM\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga67b969f8f04ed15886727788f0e2ffd7}{ITM\+\_\+\+IWR\+\_\+\+ATVALIDM\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga04d3f842ad48f6a9127b4cecc963e1d7}{ITM\+\_\+\+IWR\+\_\+\+ATVALIDM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga259edfd1d2e877a62e06d7a240df97f4}{ITM\+\_\+\+IRR\+\_\+\+ATREADYM\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3dbc3e15f5bde2669cd8121a1fe419b9}{ITM\+\_\+\+IRR\+\_\+\+ATREADYM\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga259edfd1d2e877a62e06d7a240df97f4}{ITM\+\_\+\+IRR\+\_\+\+ATREADYM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga08de02bf32caf48aaa29f7c68ff5d755}{ITM\+\_\+\+IMCR\+\_\+\+INTEGRATION\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga8838bd3dd04c1a6be97cd946364a3fd2}{ITM\+\_\+\+IMCR\+\_\+\+INTEGRATION\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga08de02bf32caf48aaa29f7c68ff5d755}{ITM\+\_\+\+IMCR\+\_\+\+INTEGRATION\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gabfae3e570edc8759597311ed6dfb478e}{ITM\+\_\+\+LSR\+\_\+\+Byte\+Acc\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga91f492b2891bb8b7eac5b58de7b220f4}{ITM\+\_\+\+LSR\+\_\+\+Byte\+Acc\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gabfae3e570edc8759597311ed6dfb478e}{ITM\+\_\+\+LSR\+\_\+\+Byte\+Acc\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga144a49e12b83ad9809fdd2769094fdc0}{ITM\+\_\+\+LSR\+\_\+\+Access\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac8ae69f11c0311da226c0c8ec40b3d37}{ITM\+\_\+\+LSR\+\_\+\+Access\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga144a49e12b83ad9809fdd2769094fdc0}{ITM\+\_\+\+LSR\+\_\+\+Access\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf5740689cf14564d3f3fd91299b6c88d}{ITM\+\_\+\+LSR\+\_\+\+Present\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa5bc2a7f5f1d69ff819531f5508bb017}{ITM\+\_\+\+LSR\+\_\+\+Present\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf5740689cf14564d3f3fd91299b6c88d}{ITM\+\_\+\+LSR\+\_\+\+Present\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaac44b9b7d5391a7ffef129b7f6c84cd7}{DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Pos}}~28
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa3d37d68c2ba73f2026265584c2815e7}{DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaac44b9b7d5391a7ffef129b7f6c84cd7}{DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa82840323a2628e7f4a2b09b74fa73fd}{DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Pos}}~27
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga04d8bb0a065ca38e2e5f13a97e1f7073}{DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa82840323a2628e7f4a2b09b74fa73fd}{DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad997b9026715d5609b5a3b144eca42d0}{DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Pos}}~26
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gacc7d15edf7a27147c422099ab475953e}{DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad997b9026715d5609b5a3b144eca42d0}{DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga337f6167d960f57f12aa382ffecce522}{DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Pos}}~25
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf40c8d7a4fd978034c137e90f714c143}{DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga337f6167d960f57f12aa382ffecce522}{DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad52a0e5be84363ab166cc17beca0d048}{DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafd8448d7db4bc51f27f202e6e1f27823}{DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad52a0e5be84363ab166cc17beca0d048}{DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0cb0640aaeb18a626d7823570d5c3cb6}{DWT\+\_\+\+CTRL\+\_\+\+CYCEVTENA\+\_\+\+Pos}}~22
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga40554bd81460e39abf08810f45fac1a2}{DWT\+\_\+\+CTRL\+\_\+\+CYCEVTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0cb0640aaeb18a626d7823570d5c3cb6}{DWT\+\_\+\+CTRL\+\_\+\+CYCEVTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5602b0707f446ce78d88ff2a3a82bfff}{DWT\+\_\+\+CTRL\+\_\+\+FOLDEVTENA\+\_\+\+Pos}}~21
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga717e679d775562ae09185a3776b1582f}{DWT\+\_\+\+CTRL\+\_\+\+FOLDEVTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5602b0707f446ce78d88ff2a3a82bfff}{DWT\+\_\+\+CTRL\+\_\+\+FOLDEVTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaea5d1ee72188dc1d57b54c60a9f5233e}{DWT\+\_\+\+CTRL\+\_\+\+LSUEVTENA\+\_\+\+Pos}}~20
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac47427f455fbc29d4b6f8a479169f2b2}{DWT\+\_\+\+CTRL\+\_\+\+LSUEVTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaea5d1ee72188dc1d57b54c60a9f5233e}{DWT\+\_\+\+CTRL\+\_\+\+LSUEVTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9c6d62d121164013a8e3ee372f17f3e5}{DWT\+\_\+\+CTRL\+\_\+\+SLEEPEVTENA\+\_\+\+Pos}}~19
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2f431b3734fb840daf5b361034856da9}{DWT\+\_\+\+CTRL\+\_\+\+SLEEPEVTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9c6d62d121164013a8e3ee372f17f3e5}{DWT\+\_\+\+CTRL\+\_\+\+SLEEPEVTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf4e73f548ae3e945ef8b1d9ff1281544}{DWT\+\_\+\+CTRL\+\_\+\+EXCEVTENA\+\_\+\+Pos}}~18
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab7ee0def33423b5859ca4030dff63b58}{DWT\+\_\+\+CTRL\+\_\+\+EXCEVTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf4e73f548ae3e945ef8b1d9ff1281544}{DWT\+\_\+\+CTRL\+\_\+\+EXCEVTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9fff0b71fb0be1499f5180c6bce1fc8f}{DWT\+\_\+\+CTRL\+\_\+\+CPIEVTENA\+\_\+\+Pos}}~17
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga189089c30aade60b983df17ad2412f6f}{DWT\+\_\+\+CTRL\+\_\+\+CPIEVTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9fff0b71fb0be1499f5180c6bce1fc8f}{DWT\+\_\+\+CTRL\+\_\+\+CPIEVTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga05f13b547a9a1e63e003ee0bc6446d0d}{DWT\+\_\+\+CTRL\+\_\+\+EXCTRCENA\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf4fbb509ab3cbb768f16484c660a24c3}{DWT\+\_\+\+CTRL\+\_\+\+EXCTRCENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga05f13b547a9a1e63e003ee0bc6446d0d}{DWT\+\_\+\+CTRL\+\_\+\+EXCTRCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e14afc7790fcb424fcf619e192554c9}{DWT\+\_\+\+CTRL\+\_\+\+PCSAMPLENA\+\_\+\+Pos}}~12
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafdcf1c86f43fbeaf2780ce797c9ef3d6}{DWT\+\_\+\+CTRL\+\_\+\+PCSAMPLENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e14afc7790fcb424fcf619e192554c9}{DWT\+\_\+\+CTRL\+\_\+\+PCSAMPLENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga678ef08786edcbef964479217efb9284}{DWT\+\_\+\+CTRL\+\_\+\+SYNCTAP\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf1e6c3729d56ecadeb6eeff4d225968c}{DWT\+\_\+\+CTRL\+\_\+\+SYNCTAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga678ef08786edcbef964479217efb9284}{DWT\+\_\+\+CTRL\+\_\+\+SYNCTAP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf70b80936c7db60bf84fb6dadb8a3559}{DWT\+\_\+\+CTRL\+\_\+\+CYCTAP\+\_\+\+Pos}}~9
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6c12e2868b8989a69445646698b8c331}{DWT\+\_\+\+CTRL\+\_\+\+CYCTAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf70b80936c7db60bf84fb6dadb8a3559}{DWT\+\_\+\+CTRL\+\_\+\+CYCTAP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2868c0b28eb13be930afb819f55f6f25}{DWT\+\_\+\+CTRL\+\_\+\+POSTINIT\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab8cbbee1e1d94d09f9a1f86379a08ee8}{DWT\+\_\+\+CTRL\+\_\+\+POSTINIT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2868c0b28eb13be930afb819f55f6f25}{DWT\+\_\+\+CTRL\+\_\+\+POSTINIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga129bc152febfddd67a0c20c6814cba69}{DWT\+\_\+\+CTRL\+\_\+\+POSTPRESET\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga11d9e1e2a758fdd2657aa68ce61b9c9d}{DWT\+\_\+\+CTRL\+\_\+\+POSTPRESET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga129bc152febfddd67a0c20c6814cba69}{DWT\+\_\+\+CTRL\+\_\+\+POSTPRESET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa4509f5f8514a7200be61691f0e01f10}{DWT\+\_\+\+CTRL\+\_\+\+CYCCNTENA\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4a9d209dc2a81ea6bfa0ea21331769d3}{DWT\+\_\+\+CTRL\+\_\+\+CYCCNTENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa4509f5f8514a7200be61691f0e01f10}{DWT\+\_\+\+CTRL\+\_\+\+CYCCNTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga80e9ad8f6a9e2344af8a3cf989bebe3d}{DWT\+\_\+\+CPICNT\+\_\+\+CPICNT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga76f39e7bca3fa86a4dbf7b8f6adb7217}{DWT\+\_\+\+CPICNT\+\_\+\+CPICNT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga80e9ad8f6a9e2344af8a3cf989bebe3d}{DWT\+\_\+\+CPICNT\+\_\+\+CPICNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga031c693654030d4cba398b45d2925b1d}{DWT\+\_\+\+EXCCNT\+\_\+\+EXCCNT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga057fa604a107b58a198bbbadb47e69c9}{DWT\+\_\+\+EXCCNT\+\_\+\+EXCCNT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga031c693654030d4cba398b45d2925b1d}{DWT\+\_\+\+EXCCNT\+\_\+\+EXCCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0371a84a7996dc5852c56afb2676ba1c}{DWT\+\_\+\+SLEEPCNT\+\_\+\+SLEEPCNT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e340751d71413fef400a0a1d76cc828}{DWT\+\_\+\+SLEEPCNT\+\_\+\+SLEEPCNT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0371a84a7996dc5852c56afb2676ba1c}{DWT\+\_\+\+SLEEPCNT\+\_\+\+SLEEPCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab9394c7911b0b4312a096dad91d53a3d}{DWT\+\_\+\+LSUCNT\+\_\+\+LSUCNT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2186d7fc9317e20bad61336ee2925615}{DWT\+\_\+\+LSUCNT\+\_\+\+LSUCNT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab9394c7911b0b4312a096dad91d53a3d}{DWT\+\_\+\+LSUCNT\+\_\+\+LSUCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7f8af5ac12d178ba31a516f6ed141455}{DWT\+\_\+\+FOLDCNT\+\_\+\+FOLDCNT\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9cb73d0342d38b14e41027d3c5c02647}{DWT\+\_\+\+FOLDCNT\+\_\+\+FOLDCNT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7f8af5ac12d178ba31a516f6ed141455}{DWT\+\_\+\+FOLDCNT\+\_\+\+FOLDCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf798ae34e2b9280ea64f4d9920cd2e7d}{DWT\+\_\+\+MASK\+\_\+\+MASK\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gadd798deb0f1312feab4fb05dcddc229b}{DWT\+\_\+\+MASK\+\_\+\+MASK\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf798ae34e2b9280ea64f4d9920cd2e7d}{DWT\+\_\+\+MASK\+\_\+\+MASK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga22c5787493f74a6bacf6ffb103a190ba}{DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac8b1a655947490280709037808eec8ac}{DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga22c5787493f74a6bacf6ffb103a190ba}{DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga8b75e8ab3ffd5ea2fa762d028dc30e8c}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR1\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafdbf5a8c367befe8661a4f6945c83445}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga8b75e8ab3ffd5ea2fa762d028dc30e8c}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9854cd8bf16f7dce0fb196a8029b018e}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR0\+\_\+\+Pos}}~12
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafc5efbe8f9b51e04aecd00c8a4eb50fb}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9854cd8bf16f7dce0fb196a8029b018e}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0517a186d4d448aa6416440f40fe7a4d}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab42cbc1e6084c44d5de70971613ea76}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0517a186d4d448aa6416440f40fe7a4d}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga89d7c48858b4d4de96cdadfac91856a1}{DWT\+\_\+\+FUNCTION\+\_\+\+LNK1\+ENA\+\_\+\+Pos}}~9
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga64bd419260c3337cacf93607d1ad27ac}{DWT\+\_\+\+FUNCTION\+\_\+\+LNK1\+ENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga89d7c48858b4d4de96cdadfac91856a1}{DWT\+\_\+\+FUNCTION\+\_\+\+LNK1\+ENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga106f3672cd4be7c7c846e20497ebe5a6}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVMATCH\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga32af1f1c0fcd2d8d9afd1ad79cd9970e}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVMATCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga106f3672cd4be7c7c846e20497ebe5a6}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVMATCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4b65d79ca37ae8010b4a726312413efd}{DWT\+\_\+\+FUNCTION\+\_\+\+CYCMATCH\+\_\+\+Pos}}~7
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga8e2ed09bdd33a8f7f7ce0444f5f3bb25}{DWT\+\_\+\+FUNCTION\+\_\+\+CYCMATCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4b65d79ca37ae8010b4a726312413efd}{DWT\+\_\+\+FUNCTION\+\_\+\+CYCMATCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga41d5b332216baa8d29561260a1b85659}{DWT\+\_\+\+FUNCTION\+\_\+\+EMITRANGE\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad46dd5aba29f2e28d4d3f50b1d291f41}{DWT\+\_\+\+FUNCTION\+\_\+\+EMITRANGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga41d5b332216baa8d29561260a1b85659}{DWT\+\_\+\+FUNCTION\+\_\+\+EMITRANGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5797b556edde2bbaa4d33dcdb1a891bb}{DWT\+\_\+\+FUNCTION\+\_\+\+FUNCTION\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3b2cda708755ecf5f921d08b25d774d1}{DWT\+\_\+\+FUNCTION\+\_\+\+FUNCTION\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5797b556edde2bbaa4d33dcdb1a891bb}{DWT\+\_\+\+FUNCTION\+\_\+\+FUNCTION\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5a82d274eb2df8b0c92dd4ed63535928}{TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4fcacd27208419929921aec8457a8c13}{TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5a82d274eb2df8b0c92dd4ed63535928}{TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0f302797b94bb2da24052082ab630858}{TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaca085c8a954393d70dbd7240bb02cc1f}{TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0f302797b94bb2da24052082ab630858}{TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9537b8a660cc8803f57cbbee320b2fc8}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Pos}}~3
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaaa313f980974a8cfc7dac68c4d805ab1}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9537b8a660cc8803f57cbbee320b2fc8}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad30fde0c058da2ffb2b0a213be7a1b5c}{TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0d6bfd263ff2fdec72d6ec9415fb1135}{TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad30fde0c058da2ffb2b0a213be7a1b5c}{TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaedf31fd453a878021b542b644e2869d2}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1ab6c3abe1cf6311ee07e7c479ce5f78}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaedf31fd453a878021b542b644e2869d2}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga542ca74a081588273e6d5275ba5da6bf}{TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga63dfb09259893958962914fc3a9e3824}{TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga542ca74a081588273e6d5275ba5da6bf}{TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa7ea11ba6ea75b541cd82e185c725b5b}{TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga360b413bc5da61f751546a7133c3e4dd}{TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa7ea11ba6ea75b541cd82e185c725b5b}{TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga99e58a0960b275a773b245e2b69b9a64}{TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga27d1ecf2e0ff496df03457a2a97cb2c9}{TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga99e58a0960b275a773b245e2b69b9a64}{TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5517fa2ced64efbbd413720329c50b99}{TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga814227af2b2665a0687bb49345e21110}{TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5517fa2ced64efbbd413720329c50b99}{TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa7e050e9eb6528241ebc6835783b6bae}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos}}~29
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga94cb2493ed35d2dab7bd4092b88a05bc}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa7e050e9eb6528241ebc6835783b6bae}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac2b6f7f13a2fa0be4aa7645a47dcac52}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos}}~27
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga07bafa971b8daf0d63b3f92b9ae7fa16}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac2b6f7f13a2fa0be4aa7645a47dcac52}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos}}~26
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4f0005dc420b28f2369179a935b9a9d3}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2f738e45386ebf58c4d406f578e7ddaf}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad2536b3a935361c68453cd068640af92}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2f738e45386ebf58c4d406f578e7ddaf}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5f0037cc80c65e86d9e94e5005077a48}{TPI\+\_\+\+FIFO0\+\_\+\+ETM2\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa82a7b9b99c990fb12eafb3c84b68254}{TPI\+\_\+\+FIFO0\+\_\+\+ETM2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5f0037cc80c65e86d9e94e5005077a48}{TPI\+\_\+\+FIFO0\+\_\+\+ETM2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac5a2ef4b7f811d1f3d81ec919d794413}{TPI\+\_\+\+FIFO0\+\_\+\+ETM1\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaad9c1a6ed34a70905005a0cc14d5f01b}{TPI\+\_\+\+FIFO0\+\_\+\+ETM1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac5a2ef4b7f811d1f3d81ec919d794413}{TPI\+\_\+\+FIFO0\+\_\+\+ETM1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga48783ce3c695d8c06b1352a526110a87}{TPI\+\_\+\+FIFO0\+\_\+\+ETM0\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf924f7d1662f3f6c1da12052390cb118}{TPI\+\_\+\+FIFO0\+\_\+\+ETM0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga48783ce3c695d8c06b1352a526110a87}{TPI\+\_\+\+FIFO0\+\_\+\+ETM0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6959f73d7db4a87ae9ad9cfc99844526}{TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1859502749709a2e5ead9a2599d998db}{TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6959f73d7db4a87ae9ad9cfc99844526}{TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga08edfc862b2c8c415854cc4ae2067dfb}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos}}~29
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gabc1f6a3b6cac0099d7c01ca949b4dd08}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga08edfc862b2c8c415854cc4ae2067dfb}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa22ebf7c86e4f4b2c98cfd0b5981375a}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos}}~27
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gacba2edfc0499828019550141356b0dcb}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa22ebf7c86e4f4b2c98cfd0b5981375a}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3177b8d815cf4a707a2d3d3d5499315d}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos}}~26
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0e8f29a1e9378d1ceb0708035edbb86d}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3177b8d815cf4a707a2d3d3d5499315d}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab31238152b5691af633a7475eaf1f06}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab554305459953b80554fdb1908b73291}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab31238152b5691af633a7475eaf1f06}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1828c228f3940005f48fb8dd88ada35b}{TPI\+\_\+\+FIFO1\+\_\+\+ITM2\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae54512f926ebc00f2e056232aa21d335}{TPI\+\_\+\+FIFO1\+\_\+\+ITM2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1828c228f3940005f48fb8dd88ada35b}{TPI\+\_\+\+FIFO1\+\_\+\+ITM2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaece86ab513bc3d0e0a9dbd82258af49f}{TPI\+\_\+\+FIFO1\+\_\+\+ITM1\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3347f42828920dfe56e3130ad319a9e6}{TPI\+\_\+\+FIFO1\+\_\+\+ITM1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaece86ab513bc3d0e0a9dbd82258af49f}{TPI\+\_\+\+FIFO1\+\_\+\+ITM1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2188671488417a52abb075bcd4d73440}{TPI\+\_\+\+FIFO1\+\_\+\+ITM0\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga8ae09f544fc1a428797e2a150f14a4c9}{TPI\+\_\+\+FIFO1\+\_\+\+ITM0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2188671488417a52abb075bcd4d73440}{TPI\+\_\+\+FIFO1\+\_\+\+ITM0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab1eb6866c65f02fa9c83696b49b0f346}{TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaee320b3c60f9575aa96a8742c4ff9356}{TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab1eb6866c65f02fa9c83696b49b0f346}{TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa847adb71a1bc811d2e3190528f495f0}{TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad6f87550b468ad0920d5f405bfd3f017}{TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa847adb71a1bc811d2e3190528f495f0}{TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9f46cf1a1708575f56d6b827766277f4}{TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Pos}}~11
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gacecc8710a8f6a23a7d1d4f5674daf02a}{TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9f46cf1a1708575f56d6b827766277f4}{TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga675534579d9e25477bb38970e3ef973c}{TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4c3ee4b1a34ad1960a6b2d6e7e0ff942}{TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga675534579d9e25477bb38970e3ef973c}{TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga974cccf4c958b4a45cb71c7b5de39b7b}{TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Pos}}~9
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1ca84d62243e475836bba02516ba6b97}{TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga974cccf4c958b4a45cb71c7b5de39b7b}{TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3f7da5de2a34be41a092e5eddd22ac4d}{TPI\+\_\+\+DEVID\+\_\+\+Min\+Buf\+Sz\+\_\+\+Pos}}~6
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga939e068ff3f1a65b35187ab34a342cd8}{TPI\+\_\+\+DEVID\+\_\+\+Min\+Buf\+Sz\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3f7da5de2a34be41a092e5eddd22ac4d}{TPI\+\_\+\+DEVID\+\_\+\+Min\+Buf\+Sz\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab382b1296b5efd057be606eb8f768df8}{TPI\+\_\+\+DEVID\+\_\+\+Asyn\+Clk\+In\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab67830557d2d10be882284275025a2d3}{TPI\+\_\+\+DEVID\+\_\+\+Asyn\+Clk\+In\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab382b1296b5efd057be606eb8f768df8}{TPI\+\_\+\+DEVID\+\_\+\+Asyn\+Clk\+In\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga80ecae7fec479e80e583f545996868ed}{TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gabed454418d2140043cd65ec899abd97f}{TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga80ecae7fec479e80e583f545996868ed}{TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0c799ff892af5eb3162d152abc00af7a}{TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5b2fd7dddaf5f64855d9c0696acd65c1}{TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0c799ff892af5eb3162d152abc00af7a}{TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga69c4892d332755a9f64c1680497cebdd}{TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Pos}}~4
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaecbceed6d08ec586403b37ad47b38c88}{TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga69c4892d332755a9f64c1680497cebdd}{TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}}~25
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}}~19
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}}~18
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}}~17
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga53aa99b2e39a67622f3b9973e079c2b4}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}}~3
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}}~2
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}}~1
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}}~24
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5e99652c1df93b441257389f49407834}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}}~19
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae6384cbe8045051186d13ef9cdeace95}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}}~18
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2ded814556de96fc369de7ae9a7ceb98}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}}~17
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga68ec55930269fab78e733dcfa32392f8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}}~16
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac2b46b9b65bf8d23027f255fc9641977}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}}~10
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}}~9
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad6815d8e3df302d2f0ff2c2c734ed29a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}}~8
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}}~7
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa38b947d77672c48bba1280c0a642e19}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}}~6
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2f98b461d19746ab2febfddebb73da6f}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}}~5
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga03ee58b1b02fdbf21612809034562f1c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}}~4
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad420a9b60620584faaca6289e83d3a87}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}~0
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}}~(0x\+E000\+E000\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadd76251e412a195ec0a8f47227a8359e}{ITM\+\_\+\+BASE}}~(0x\+E0000000\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafdab534f961bf8935eb456cb7700dcd2}{DWT\+\_\+\+BASE}}~(0x\+E0001000\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2b1eeff850a7e418844ca847145a1a68}{TPI\+\_\+\+BASE}}~(0x\+E0040000\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+BASE}}~(0x\+E000\+EDF0\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+BASE}}~(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0010\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0100\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}}~(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+D00\+UL)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9fe0cd2eef83a8adad94490d9ecca63f}{SCn\+SCB}}~((\mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCn\+SCB\+\_\+\+Type}}    \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}}      )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}~((\mbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}}      )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacd96c53beeaff8f603fcda425eb295de}{Sys\+Tick}}~((\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}}   \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+BASE}}  )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}~((\mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}}      \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}}     )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabae7cdf882def602cb787bb039ff6a43}{ITM}}~((\mbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadd76251e412a195ec0a8f47227a8359e}{ITM\+\_\+\+BASE}}      )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabbe5a060185e1d5afa3f85b14e10a6ce}{DWT}}~((\mbox{\hyperlink{struct_d_w_t___type}{DWT\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafdab534f961bf8935eb456cb7700dcd2}{DWT\+\_\+\+BASE}}      )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8b4dd00016aed25a0ea54e9a9acd1239}{TPI}}~((\mbox{\hyperlink{struct_t_p_i___type}{TPI\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2b1eeff850a7e418844ca847145a1a68}{TPI\+\_\+\+BASE}}      )
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab6e30a2b802d9021619dbb0be7f5d63d}{Core\+Debug}}~((\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~0x5\+AA55\+AA5
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
Type definitions for the NVIC Registers. 



\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___c_m_s_i_s___s_c_b_gab6e30a2b802d9021619dbb0be7f5d63d}\label{group___c_m_s_i_s___s_c_b_gab6e30a2b802d9021619dbb0be7f5d63d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug}{CoreDebug}}
{\footnotesize\ttfamily \#define Core\+Debug~((\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga680604dbcda9e9b31a1639fcffe5230b}{Core\+Debug\+\_\+\+BASE}})}

Core Debug configuration struct ~\newline
 \Hypertarget{group___c_m_s_i_s___s_c_b_ga680604dbcda9e9b31a1639fcffe5230b}\label{group___c_m_s_i_s___s_c_b_ga680604dbcda9e9b31a1639fcffe5230b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_BASE}{CoreDebug\_BASE}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0\+UL)}

Core Debug Base Address ~\newline
 \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga17cafbd72b55030219ce5609baa7c01d}\label{group___c_m_s_i_s___n_v_i_c_ga17cafbd72b55030219ce5609baa7c01d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGSEL Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga17cafbd72b55030219ce5609baa7c01d}\label{group___c_m_s_i_s___n_v_i_c_ga17cafbd72b55030219ce5609baa7c01d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGSEL Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga52182c8a9f63a52470244c0bc2064f7b}\label{group___c_m_s_i_s___n_v_i_c_ga52182c8a9f63a52470244c0bc2064f7b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0}

Core\+Debug DCRSR\+: REGSEL Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga52182c8a9f63a52470244c0bc2064f7b}\label{group___c_m_s_i_s___n_v_i_c_ga52182c8a9f63a52470244c0bc2064f7b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0}

Core\+Debug DCRSR\+: REGSEL Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group___c_m_s_i_s___n_v_i_c_ga1eef4992d8f84bc6c0dffed1c87f90a5} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGWnR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group___c_m_s_i_s___n_v_i_c_ga1eef4992d8f84bc6c0dffed1c87f90a5} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGWnR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group___c_m_s_i_s___n_v_i_c_ga51e75942fc0614bc9bb2c0e96fcdda9a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16}

Core\+Debug DCRSR\+: REGWnR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group___c_m_s_i_s___n_v_i_c_ga51e75942fc0614bc9bb2c0e96fcdda9a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16}

Core\+Debug DCRSR\+: REGWnR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac2b46b9b65bf8d23027f255fc9641977}\label{group___c_m_s_i_s___n_v_i_c_gac2b46b9b65bf8d23027f255fc9641977} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Msk}{CoreDebug\_DEMCR\_MON\_EN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac2b46b9b65bf8d23027f255fc9641977}\label{group___c_m_s_i_s___n_v_i_c_gac2b46b9b65bf8d23027f255fc9641977} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Msk}{CoreDebug\_DEMCR\_MON\_EN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga802829678f6871863ae9ecf60a10425c}\label{group___c_m_s_i_s___n_v_i_c_ga802829678f6871863ae9ecf60a10425c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Pos}{CoreDebug\_DEMCR\_MON\_EN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga802829678f6871863ae9ecf60a10425c}\label{group___c_m_s_i_s___n_v_i_c_ga802829678f6871863ae9ecf60a10425c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Pos}{CoreDebug\_DEMCR\_MON\_EN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga68ec55930269fab78e733dcfa32392f8}\label{group___c_m_s_i_s___n_v_i_c_ga68ec55930269fab78e733dcfa32392f8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Msk}{CoreDebug\_DEMCR\_MON\_PEND\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga68ec55930269fab78e733dcfa32392f8}\label{group___c_m_s_i_s___n_v_i_c_ga68ec55930269fab78e733dcfa32392f8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Msk}{CoreDebug\_DEMCR\_MON\_PEND\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1e2f706a59e0d8131279af1c7e152f8d}\label{group___c_m_s_i_s___n_v_i_c_ga1e2f706a59e0d8131279af1c7e152f8d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Pos}{CoreDebug\_DEMCR\_MON\_PEND\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1e2f706a59e0d8131279af1c7e152f8d}\label{group___c_m_s_i_s___n_v_i_c_ga1e2f706a59e0d8131279af1c7e152f8d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Pos}{CoreDebug\_DEMCR\_MON\_PEND\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gae6384cbe8045051186d13ef9cdeace95}\label{group___c_m_s_i_s___n_v_i_c_gae6384cbe8045051186d13ef9cdeace95} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Msk}{CoreDebug\_DEMCR\_MON\_REQ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gae6384cbe8045051186d13ef9cdeace95}\label{group___c_m_s_i_s___n_v_i_c_gae6384cbe8045051186d13ef9cdeace95} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Msk}{CoreDebug\_DEMCR\_MON\_REQ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga341020a3b7450416d72544eaf8e57a64}\label{group___c_m_s_i_s___n_v_i_c_ga341020a3b7450416d72544eaf8e57a64} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Pos}{CoreDebug\_DEMCR\_MON\_REQ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga341020a3b7450416d72544eaf8e57a64}\label{group___c_m_s_i_s___n_v_i_c_ga341020a3b7450416d72544eaf8e57a64} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Pos}{CoreDebug\_DEMCR\_MON\_REQ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2ded814556de96fc369de7ae9a7ceb98}\label{group___c_m_s_i_s___n_v_i_c_ga2ded814556de96fc369de7ae9a7ceb98} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Msk}{CoreDebug\_DEMCR\_MON\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2ded814556de96fc369de7ae9a7ceb98}\label{group___c_m_s_i_s___n_v_i_c_ga2ded814556de96fc369de7ae9a7ceb98} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Msk}{CoreDebug\_DEMCR\_MON\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9ae10710684e14a1a534e785ef390e1b}\label{group___c_m_s_i_s___n_v_i_c_ga9ae10710684e14a1a534e785ef390e1b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Pos}{CoreDebug\_DEMCR\_MON\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9ae10710684e14a1a534e785ef390e1b}\label{group___c_m_s_i_s___n_v_i_c_ga9ae10710684e14a1a534e785ef390e1b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Pos}{CoreDebug\_DEMCR\_MON\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5e99652c1df93b441257389f49407834}\label{group___c_m_s_i_s___n_v_i_c_ga5e99652c1df93b441257389f49407834} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Msk}{CoreDebug\_DEMCR\_TRCENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: TRCENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5e99652c1df93b441257389f49407834}\label{group___c_m_s_i_s___n_v_i_c_ga5e99652c1df93b441257389f49407834} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Msk}{CoreDebug\_DEMCR\_TRCENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: TRCENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga6ff2102b98f86540224819a1b767ba39}\label{group___c_m_s_i_s___n_v_i_c_ga6ff2102b98f86540224819a1b767ba39} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Pos}{CoreDebug\_DEMCR\_TRCENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24}

Core\+Debug DEMCR\+: TRCENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga6ff2102b98f86540224819a1b767ba39}\label{group___c_m_s_i_s___n_v_i_c_ga6ff2102b98f86540224819a1b767ba39} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Pos}{CoreDebug\_DEMCR\_TRCENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24}

Core\+Debug DEMCR\+: TRCENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9d29546aefe3ca8662a7fe48dd4a5b2b}\label{group___c_m_s_i_s___n_v_i_c_ga9d29546aefe3ca8662a7fe48dd4a5b2b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9d29546aefe3ca8662a7fe48dd4a5b2b}\label{group___c_m_s_i_s___n_v_i_c_ga9d29546aefe3ca8662a7fe48dd4a5b2b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab8e3d8f0f9590a51bbf10f6da3ad6933}\label{group___c_m_s_i_s___n_v_i_c_gab8e3d8f0f9590a51bbf10f6da3ad6933} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab8e3d8f0f9590a51bbf10f6da3ad6933}\label{group___c_m_s_i_s___n_v_i_c_gab8e3d8f0f9590a51bbf10f6da3ad6933} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2f98b461d19746ab2febfddebb73da6f}\label{group___c_m_s_i_s___n_v_i_c_ga2f98b461d19746ab2febfddebb73da6f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2f98b461d19746ab2febfddebb73da6f}\label{group___c_m_s_i_s___n_v_i_c_ga2f98b461d19746ab2febfddebb73da6f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga10fc7c53bca904c128bc8e1a03072d50}\label{group___c_m_s_i_s___n_v_i_c_ga10fc7c53bca904c128bc8e1a03072d50} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga10fc7c53bca904c128bc8e1a03072d50}\label{group___c_m_s_i_s___n_v_i_c_ga10fc7c53bca904c128bc8e1a03072d50} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga906476e53c1e1487c30f3a1181df9e30}\label{group___c_m_s_i_s___n_v_i_c_ga906476e53c1e1487c30f3a1181df9e30} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga906476e53c1e1487c30f3a1181df9e30}\label{group___c_m_s_i_s___n_v_i_c_ga906476e53c1e1487c30f3a1181df9e30} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9fcf09666f7063a7303117aa32a85d5a}\label{group___c_m_s_i_s___n_v_i_c_ga9fcf09666f7063a7303117aa32a85d5a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9fcf09666f7063a7303117aa32a85d5a}\label{group___c_m_s_i_s___n_v_i_c_ga9fcf09666f7063a7303117aa32a85d5a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga803fc98c5bb85f10f0347b23794847d1}\label{group___c_m_s_i_s___n_v_i_c_ga803fc98c5bb85f10f0347b23794847d1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga803fc98c5bb85f10f0347b23794847d1}\label{group___c_m_s_i_s___n_v_i_c_ga803fc98c5bb85f10f0347b23794847d1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaed9f42053031a9a30cd8054623304c0a}\label{group___c_m_s_i_s___n_v_i_c_gaed9f42053031a9a30cd8054623304c0a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaed9f42053031a9a30cd8054623304c0a}\label{group___c_m_s_i_s___n_v_i_c_gaed9f42053031a9a30cd8054623304c0a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad6815d8e3df302d2f0ff2c2c734ed29a}\label{group___c_m_s_i_s___n_v_i_c_gad6815d8e3df302d2f0ff2c2c734ed29a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad6815d8e3df302d2f0ff2c2c734ed29a}\label{group___c_m_s_i_s___n_v_i_c_gad6815d8e3df302d2f0ff2c2c734ed29a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga22079a6e436f23b90308be97e19cf07e}\label{group___c_m_s_i_s___n_v_i_c_ga22079a6e436f23b90308be97e19cf07e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga22079a6e436f23b90308be97e19cf07e}\label{group___c_m_s_i_s___n_v_i_c_ga22079a6e436f23b90308be97e19cf07e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad420a9b60620584faaca6289e83d3a87}\label{group___c_m_s_i_s___n_v_i_c_gad420a9b60620584faaca6289e83d3a87} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad420a9b60620584faaca6289e83d3a87}\label{group___c_m_s_i_s___n_v_i_c_gad420a9b60620584faaca6289e83d3a87} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga444454f7c7748e76cd76c3809c887c41}\label{group___c_m_s_i_s___n_v_i_c_ga444454f7c7748e76cd76c3809c887c41} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga444454f7c7748e76cd76c3809c887c41}\label{group___c_m_s_i_s___n_v_i_c_ga444454f7c7748e76cd76c3809c887c41} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga03ee58b1b02fdbf21612809034562f1c}\label{group___c_m_s_i_s___n_v_i_c_ga03ee58b1b02fdbf21612809034562f1c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga03ee58b1b02fdbf21612809034562f1c}\label{group___c_m_s_i_s___n_v_i_c_ga03ee58b1b02fdbf21612809034562f1c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac9d13eb2add61f610d5ced1f7ad2adf8}\label{group___c_m_s_i_s___n_v_i_c_gac9d13eb2add61f610d5ced1f7ad2adf8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac9d13eb2add61f610d5ced1f7ad2adf8}\label{group___c_m_s_i_s___n_v_i_c_gac9d13eb2add61f610d5ced1f7ad2adf8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa38b947d77672c48bba1280c0a642e19}\label{group___c_m_s_i_s___n_v_i_c_gaa38b947d77672c48bba1280c0a642e19} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa38b947d77672c48bba1280c0a642e19}\label{group___c_m_s_i_s___n_v_i_c_gaa38b947d77672c48bba1280c0a642e19} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}\label{group___c_m_s_i_s___n_v_i_c_ga16f0d3d2ce1e1e8cd762d938ac56c4ac} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}\label{group___c_m_s_i_s___n_v_i_c_ga16f0d3d2ce1e1e8cd762d938ac56c4ac} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab815c741a4fc2a61988cd2fb7594210b}\label{group___c_m_s_i_s___n_v_i_c_gab815c741a4fc2a61988cd2fb7594210b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab815c741a4fc2a61988cd2fb7594210b}\label{group___c_m_s_i_s___n_v_i_c_gab815c741a4fc2a61988cd2fb7594210b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab557abb5b172b74d2cf44efb9d824e4e}\label{group___c_m_s_i_s___n_v_i_c_gab557abb5b172b74d2cf44efb9d824e4e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab557abb5b172b74d2cf44efb9d824e4e}\label{group___c_m_s_i_s___n_v_i_c_gab557abb5b172b74d2cf44efb9d824e4e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group___c_m_s_i_s___n_v_i_c_ga1d905a3aa594eb2e8bb78bcc4da05b3f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group___c_m_s_i_s___n_v_i_c_ga1d905a3aa594eb2e8bb78bcc4da05b3f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group___c_m_s_i_s___n_v_i_c_gaddf1d43f8857e4efc3dc4e6b15509692} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group___c_m_s_i_s___n_v_i_c_gaddf1d43f8857e4efc3dc4e6b15509692} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group___c_m_s_i_s___n_v_i_c_ga77fe1ef3c4a729c1c82fb62a94a51c31} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group___c_m_s_i_s___n_v_i_c_ga77fe1ef3c4a729c1c82fb62a94a51c31} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group___c_m_s_i_s___n_v_i_c_ga0d2907400eb948a4ea3886ca083ec8e3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group___c_m_s_i_s___n_v_i_c_ga0d2907400eb948a4ea3886ca083ec8e3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga53aa99b2e39a67622f3b9973e079c2b4}\label{group___c_m_s_i_s___n_v_i_c_ga53aa99b2e39a67622f3b9973e079c2b4} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga53aa99b2e39a67622f3b9973e079c2b4}\label{group___c_m_s_i_s___n_v_i_c_ga53aa99b2e39a67622f3b9973e079c2b4} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga85747214e2656df6b05ec72e4d22bd6d}\label{group___c_m_s_i_s___n_v_i_c_ga85747214e2656df6b05ec72e4d22bd6d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga85747214e2656df6b05ec72e4d22bd6d}\label{group___c_m_s_i_s___n_v_i_c_ga85747214e2656df6b05ec72e4d22bd6d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gae6bda72fbd32cc5734ff3542170dc00d}\label{group___c_m_s_i_s___n_v_i_c_gae6bda72fbd32cc5734ff3542170dc00d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gae6bda72fbd32cc5734ff3542170dc00d}\label{group___c_m_s_i_s___n_v_i_c_gae6bda72fbd32cc5734ff3542170dc00d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group___c_m_s_i_s___n_v_i_c_gae1fc39e80de54c0339cbb1b298a9f0f9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group___c_m_s_i_s___n_v_i_c_gae1fc39e80de54c0339cbb1b298a9f0f9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1ce997cee15edaafe4aed77751816ffc}\label{group___c_m_s_i_s___n_v_i_c_ga1ce997cee15edaafe4aed77751816ffc} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: DBGKEY Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1ce997cee15edaafe4aed77751816ffc}\label{group___c_m_s_i_s___n_v_i_c_ga1ce997cee15edaafe4aed77751816ffc} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: DBGKEY Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac91280edd0ce932665cf75a23d11d842}\label{group___c_m_s_i_s___n_v_i_c_gac91280edd0ce932665cf75a23d11d842} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16}

Core\+Debug DHCSR\+: DBGKEY Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac91280edd0ce932665cf75a23d11d842}\label{group___c_m_s_i_s___n_v_i_c_gac91280edd0ce932665cf75a23d11d842} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16}

Core\+Debug DHCSR\+: DBGKEY Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group___c_m_s_i_s___n_v_i_c_ga9f881ade3151a73bc5b02b73fe6473ca} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group___c_m_s_i_s___n_v_i_c_ga9f881ade3151a73bc5b02b73fe6473ca} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group___c_m_s_i_s___n_v_i_c_ga760a9a0d7f39951dc3f07d01f1f64772} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group___c_m_s_i_s___n_v_i_c_ga760a9a0d7f39951dc3f07d01f1f64772} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7b67e4506d7f464ef5dafd6219739756}\label{group___c_m_s_i_s___n_v_i_c_ga7b67e4506d7f464ef5dafd6219739756} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7b67e4506d7f464ef5dafd6219739756}\label{group___c_m_s_i_s___n_v_i_c_ga7b67e4506d7f464ef5dafd6219739756} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2900dd56a988a4ed27ad664d5642807e}\label{group___c_m_s_i_s___n_v_i_c_ga2900dd56a988a4ed27ad664d5642807e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2900dd56a988a4ed27ad664d5642807e}\label{group___c_m_s_i_s___n_v_i_c_ga2900dd56a988a4ed27ad664d5642807e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac4cd6f3178de48f473d8903e8c847c07}\label{group___c_m_s_i_s___n_v_i_c_gac4cd6f3178de48f473d8903e8c847c07} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac4cd6f3178de48f473d8903e8c847c07}\label{group___c_m_s_i_s___n_v_i_c_gac4cd6f3178de48f473d8903e8c847c07} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga20a71871ca8768019c51168c70c3f41d}\label{group___c_m_s_i_s___n_v_i_c_ga20a71871ca8768019c51168c70c3f41d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga20a71871ca8768019c51168c70c3f41d}\label{group___c_m_s_i_s___n_v_i_c_ga20a71871ca8768019c51168c70c3f41d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac474394bcceb31a8e09566c90b3f8922}\label{group___c_m_s_i_s___n_v_i_c_gac474394bcceb31a8e09566c90b3f8922} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac474394bcceb31a8e09566c90b3f8922}\label{group___c_m_s_i_s___n_v_i_c_gac474394bcceb31a8e09566c90b3f8922} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga6f934c5427ea057394268e541fa97753}\label{group___c_m_s_i_s___n_v_i_c_ga6f934c5427ea057394268e541fa97753} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga6f934c5427ea057394268e541fa97753}\label{group___c_m_s_i_s___n_v_i_c_ga6f934c5427ea057394268e541fa97753} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group___c_m_s_i_s___n_v_i_c_ga89dceb5325f6bcb36a0473d65fbfcfa6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group___c_m_s_i_s___n_v_i_c_ga89dceb5325f6bcb36a0473d65fbfcfa6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2328118f8b3574c871a53605eb17e730}\label{group___c_m_s_i_s___n_v_i_c_ga2328118f8b3574c871a53605eb17e730} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2328118f8b3574c871a53605eb17e730}\label{group___c_m_s_i_s___n_v_i_c_ga2328118f8b3574c871a53605eb17e730} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga98d51538e645c2c1a422279cd85a0a25}\label{group___c_m_s_i_s___n_v_i_c_ga98d51538e645c2c1a422279cd85a0a25} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga98d51538e645c2c1a422279cd85a0a25}\label{group___c_m_s_i_s___n_v_i_c_ga98d51538e645c2c1a422279cd85a0a25} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga349ccea33accc705595624c2d334fbcb}\label{group___c_m_s_i_s___n_v_i_c_ga349ccea33accc705595624c2d334fbcb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga349ccea33accc705595624c2d334fbcb}\label{group___c_m_s_i_s___n_v_i_c_ga349ccea33accc705595624c2d334fbcb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position \Hypertarget{group___c_m_s_i_s___s_c_b_gabbe5a060185e1d5afa3f85b14e10a6ce}\label{group___c_m_s_i_s___s_c_b_gabbe5a060185e1d5afa3f85b14e10a6ce} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT@{DWT}}
\index{DWT@{DWT}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT}{DWT}}
{\footnotesize\ttfamily \#define DWT~((\mbox{\hyperlink{struct_d_w_t___type}{DWT\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafdab534f961bf8935eb456cb7700dcd2}{DWT\+\_\+\+BASE}}      )}

DWT configuration struct ~\newline
 \Hypertarget{group___c_m_s_i_s___s_c_b_gafdab534f961bf8935eb456cb7700dcd2}\label{group___c_m_s_i_s___s_c_b_gafdab534f961bf8935eb456cb7700dcd2} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_BASE@{DWT\_BASE}}
\index{DWT\_BASE@{DWT\_BASE}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_BASE}{DWT\_BASE}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+BASE~(0x\+E0001000\+UL)}

DWT Base Address ~\newline
 \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga76f39e7bca3fa86a4dbf7b8f6adb7217}\label{group___c_m_s_i_s___n_v_i_c_ga76f39e7bca3fa86a4dbf7b8f6adb7217} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CPICNT\_CPICNT\_Msk@{DWT\_CPICNT\_CPICNT\_Msk}}
\index{DWT\_CPICNT\_CPICNT\_Msk@{DWT\_CPICNT\_CPICNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CPICNT\_CPICNT\_Msk}{DWT\_CPICNT\_CPICNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CPICNT\+\_\+\+CPICNT\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga80e9ad8f6a9e2344af8a3cf989bebe3d}{DWT\+\_\+\+CPICNT\+\_\+\+CPICNT\+\_\+\+Pos}})}

DWT CPICNT\+: CPICNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga76f39e7bca3fa86a4dbf7b8f6adb7217}\label{group___c_m_s_i_s___n_v_i_c_ga76f39e7bca3fa86a4dbf7b8f6adb7217} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CPICNT\_CPICNT\_Msk@{DWT\_CPICNT\_CPICNT\_Msk}}
\index{DWT\_CPICNT\_CPICNT\_Msk@{DWT\_CPICNT\_CPICNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CPICNT\_CPICNT\_Msk}{DWT\_CPICNT\_CPICNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CPICNT\+\_\+\+CPICNT\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga80e9ad8f6a9e2344af8a3cf989bebe3d}{DWT\+\_\+\+CPICNT\+\_\+\+CPICNT\+\_\+\+Pos}})}

DWT CPICNT\+: CPICNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga80e9ad8f6a9e2344af8a3cf989bebe3d}\label{group___c_m_s_i_s___n_v_i_c_ga80e9ad8f6a9e2344af8a3cf989bebe3d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CPICNT\_CPICNT\_Pos@{DWT\_CPICNT\_CPICNT\_Pos}}
\index{DWT\_CPICNT\_CPICNT\_Pos@{DWT\_CPICNT\_CPICNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CPICNT\_CPICNT\_Pos}{DWT\_CPICNT\_CPICNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CPICNT\+\_\+\+CPICNT\+\_\+\+Pos~0}

DWT CPICNT\+: CPICNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga80e9ad8f6a9e2344af8a3cf989bebe3d}\label{group___c_m_s_i_s___n_v_i_c_ga80e9ad8f6a9e2344af8a3cf989bebe3d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CPICNT\_CPICNT\_Pos@{DWT\_CPICNT\_CPICNT\_Pos}}
\index{DWT\_CPICNT\_CPICNT\_Pos@{DWT\_CPICNT\_CPICNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CPICNT\_CPICNT\_Pos}{DWT\_CPICNT\_CPICNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CPICNT\+\_\+\+CPICNT\+\_\+\+Pos~0}

DWT CPICNT\+: CPICNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga189089c30aade60b983df17ad2412f6f}\label{group___c_m_s_i_s___n_v_i_c_ga189089c30aade60b983df17ad2412f6f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CPIEVTENA\_Msk@{DWT\_CTRL\_CPIEVTENA\_Msk}}
\index{DWT\_CTRL\_CPIEVTENA\_Msk@{DWT\_CTRL\_CPIEVTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CPIEVTENA\_Msk}{DWT\_CTRL\_CPIEVTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CPIEVTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9fff0b71fb0be1499f5180c6bce1fc8f}{DWT\+\_\+\+CTRL\+\_\+\+CPIEVTENA\+\_\+\+Pos}})}

DWT CTRL\+: CPIEVTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga189089c30aade60b983df17ad2412f6f}\label{group___c_m_s_i_s___n_v_i_c_ga189089c30aade60b983df17ad2412f6f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CPIEVTENA\_Msk@{DWT\_CTRL\_CPIEVTENA\_Msk}}
\index{DWT\_CTRL\_CPIEVTENA\_Msk@{DWT\_CTRL\_CPIEVTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CPIEVTENA\_Msk}{DWT\_CTRL\_CPIEVTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CPIEVTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9fff0b71fb0be1499f5180c6bce1fc8f}{DWT\+\_\+\+CTRL\+\_\+\+CPIEVTENA\+\_\+\+Pos}})}

DWT CTRL\+: CPIEVTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9fff0b71fb0be1499f5180c6bce1fc8f}\label{group___c_m_s_i_s___n_v_i_c_ga9fff0b71fb0be1499f5180c6bce1fc8f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CPIEVTENA\_Pos@{DWT\_CTRL\_CPIEVTENA\_Pos}}
\index{DWT\_CTRL\_CPIEVTENA\_Pos@{DWT\_CTRL\_CPIEVTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CPIEVTENA\_Pos}{DWT\_CTRL\_CPIEVTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CPIEVTENA\+\_\+\+Pos~17}

DWT CTRL\+: CPIEVTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9fff0b71fb0be1499f5180c6bce1fc8f}\label{group___c_m_s_i_s___n_v_i_c_ga9fff0b71fb0be1499f5180c6bce1fc8f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CPIEVTENA\_Pos@{DWT\_CTRL\_CPIEVTENA\_Pos}}
\index{DWT\_CTRL\_CPIEVTENA\_Pos@{DWT\_CTRL\_CPIEVTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CPIEVTENA\_Pos}{DWT\_CTRL\_CPIEVTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CPIEVTENA\+\_\+\+Pos~17}

DWT CTRL\+: CPIEVTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga4a9d209dc2a81ea6bfa0ea21331769d3}\label{group___c_m_s_i_s___n_v_i_c_ga4a9d209dc2a81ea6bfa0ea21331769d3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CYCCNTENA\_Msk@{DWT\_CTRL\_CYCCNTENA\_Msk}}
\index{DWT\_CTRL\_CYCCNTENA\_Msk@{DWT\_CTRL\_CYCCNTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CYCCNTENA\_Msk}{DWT\_CTRL\_CYCCNTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CYCCNTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa4509f5f8514a7200be61691f0e01f10}{DWT\+\_\+\+CTRL\+\_\+\+CYCCNTENA\+\_\+\+Pos}})}

DWT CTRL\+: CYCCNTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga4a9d209dc2a81ea6bfa0ea21331769d3}\label{group___c_m_s_i_s___n_v_i_c_ga4a9d209dc2a81ea6bfa0ea21331769d3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CYCCNTENA\_Msk@{DWT\_CTRL\_CYCCNTENA\_Msk}}
\index{DWT\_CTRL\_CYCCNTENA\_Msk@{DWT\_CTRL\_CYCCNTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CYCCNTENA\_Msk}{DWT\_CTRL\_CYCCNTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CYCCNTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa4509f5f8514a7200be61691f0e01f10}{DWT\+\_\+\+CTRL\+\_\+\+CYCCNTENA\+\_\+\+Pos}})}

DWT CTRL\+: CYCCNTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa4509f5f8514a7200be61691f0e01f10}\label{group___c_m_s_i_s___n_v_i_c_gaa4509f5f8514a7200be61691f0e01f10} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CYCCNTENA\_Pos@{DWT\_CTRL\_CYCCNTENA\_Pos}}
\index{DWT\_CTRL\_CYCCNTENA\_Pos@{DWT\_CTRL\_CYCCNTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CYCCNTENA\_Pos}{DWT\_CTRL\_CYCCNTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CYCCNTENA\+\_\+\+Pos~0}

DWT CTRL\+: CYCCNTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa4509f5f8514a7200be61691f0e01f10}\label{group___c_m_s_i_s___n_v_i_c_gaa4509f5f8514a7200be61691f0e01f10} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CYCCNTENA\_Pos@{DWT\_CTRL\_CYCCNTENA\_Pos}}
\index{DWT\_CTRL\_CYCCNTENA\_Pos@{DWT\_CTRL\_CYCCNTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CYCCNTENA\_Pos}{DWT\_CTRL\_CYCCNTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CYCCNTENA\+\_\+\+Pos~0}

DWT CTRL\+: CYCCNTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga40554bd81460e39abf08810f45fac1a2}\label{group___c_m_s_i_s___n_v_i_c_ga40554bd81460e39abf08810f45fac1a2} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CYCEVTENA\_Msk@{DWT\_CTRL\_CYCEVTENA\_Msk}}
\index{DWT\_CTRL\_CYCEVTENA\_Msk@{DWT\_CTRL\_CYCEVTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CYCEVTENA\_Msk}{DWT\_CTRL\_CYCEVTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CYCEVTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0cb0640aaeb18a626d7823570d5c3cb6}{DWT\+\_\+\+CTRL\+\_\+\+CYCEVTENA\+\_\+\+Pos}})}

DWT CTRL\+: CYCEVTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga40554bd81460e39abf08810f45fac1a2}\label{group___c_m_s_i_s___n_v_i_c_ga40554bd81460e39abf08810f45fac1a2} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CYCEVTENA\_Msk@{DWT\_CTRL\_CYCEVTENA\_Msk}}
\index{DWT\_CTRL\_CYCEVTENA\_Msk@{DWT\_CTRL\_CYCEVTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CYCEVTENA\_Msk}{DWT\_CTRL\_CYCEVTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CYCEVTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0cb0640aaeb18a626d7823570d5c3cb6}{DWT\+\_\+\+CTRL\+\_\+\+CYCEVTENA\+\_\+\+Pos}})}

DWT CTRL\+: CYCEVTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0cb0640aaeb18a626d7823570d5c3cb6}\label{group___c_m_s_i_s___n_v_i_c_ga0cb0640aaeb18a626d7823570d5c3cb6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CYCEVTENA\_Pos@{DWT\_CTRL\_CYCEVTENA\_Pos}}
\index{DWT\_CTRL\_CYCEVTENA\_Pos@{DWT\_CTRL\_CYCEVTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CYCEVTENA\_Pos}{DWT\_CTRL\_CYCEVTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CYCEVTENA\+\_\+\+Pos~22}

DWT CTRL\+: CYCEVTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0cb0640aaeb18a626d7823570d5c3cb6}\label{group___c_m_s_i_s___n_v_i_c_ga0cb0640aaeb18a626d7823570d5c3cb6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CYCEVTENA\_Pos@{DWT\_CTRL\_CYCEVTENA\_Pos}}
\index{DWT\_CTRL\_CYCEVTENA\_Pos@{DWT\_CTRL\_CYCEVTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CYCEVTENA\_Pos}{DWT\_CTRL\_CYCEVTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CYCEVTENA\+\_\+\+Pos~22}

DWT CTRL\+: CYCEVTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga6c12e2868b8989a69445646698b8c331}\label{group___c_m_s_i_s___n_v_i_c_ga6c12e2868b8989a69445646698b8c331} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CYCTAP\_Msk@{DWT\_CTRL\_CYCTAP\_Msk}}
\index{DWT\_CTRL\_CYCTAP\_Msk@{DWT\_CTRL\_CYCTAP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CYCTAP\_Msk}{DWT\_CTRL\_CYCTAP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CYCTAP\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf70b80936c7db60bf84fb6dadb8a3559}{DWT\+\_\+\+CTRL\+\_\+\+CYCTAP\+\_\+\+Pos}})}

DWT CTRL\+: CYCTAP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga6c12e2868b8989a69445646698b8c331}\label{group___c_m_s_i_s___n_v_i_c_ga6c12e2868b8989a69445646698b8c331} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CYCTAP\_Msk@{DWT\_CTRL\_CYCTAP\_Msk}}
\index{DWT\_CTRL\_CYCTAP\_Msk@{DWT\_CTRL\_CYCTAP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CYCTAP\_Msk}{DWT\_CTRL\_CYCTAP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CYCTAP\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf70b80936c7db60bf84fb6dadb8a3559}{DWT\+\_\+\+CTRL\+\_\+\+CYCTAP\+\_\+\+Pos}})}

DWT CTRL\+: CYCTAP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf70b80936c7db60bf84fb6dadb8a3559}\label{group___c_m_s_i_s___n_v_i_c_gaf70b80936c7db60bf84fb6dadb8a3559} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CYCTAP\_Pos@{DWT\_CTRL\_CYCTAP\_Pos}}
\index{DWT\_CTRL\_CYCTAP\_Pos@{DWT\_CTRL\_CYCTAP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CYCTAP\_Pos}{DWT\_CTRL\_CYCTAP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CYCTAP\+\_\+\+Pos~9}

DWT CTRL\+: CYCTAP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf70b80936c7db60bf84fb6dadb8a3559}\label{group___c_m_s_i_s___n_v_i_c_gaf70b80936c7db60bf84fb6dadb8a3559} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_CYCTAP\_Pos@{DWT\_CTRL\_CYCTAP\_Pos}}
\index{DWT\_CTRL\_CYCTAP\_Pos@{DWT\_CTRL\_CYCTAP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_CYCTAP\_Pos}{DWT\_CTRL\_CYCTAP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+CYCTAP\+\_\+\+Pos~9}

DWT CTRL\+: CYCTAP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab7ee0def33423b5859ca4030dff63b58}\label{group___c_m_s_i_s___n_v_i_c_gab7ee0def33423b5859ca4030dff63b58} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_EXCEVTENA\_Msk@{DWT\_CTRL\_EXCEVTENA\_Msk}}
\index{DWT\_CTRL\_EXCEVTENA\_Msk@{DWT\_CTRL\_EXCEVTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_EXCEVTENA\_Msk}{DWT\_CTRL\_EXCEVTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+EXCEVTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf4e73f548ae3e945ef8b1d9ff1281544}{DWT\+\_\+\+CTRL\+\_\+\+EXCEVTENA\+\_\+\+Pos}})}

DWT CTRL\+: EXCEVTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab7ee0def33423b5859ca4030dff63b58}\label{group___c_m_s_i_s___n_v_i_c_gab7ee0def33423b5859ca4030dff63b58} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_EXCEVTENA\_Msk@{DWT\_CTRL\_EXCEVTENA\_Msk}}
\index{DWT\_CTRL\_EXCEVTENA\_Msk@{DWT\_CTRL\_EXCEVTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_EXCEVTENA\_Msk}{DWT\_CTRL\_EXCEVTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+EXCEVTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf4e73f548ae3e945ef8b1d9ff1281544}{DWT\+\_\+\+CTRL\+\_\+\+EXCEVTENA\+\_\+\+Pos}})}

DWT CTRL\+: EXCEVTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf4e73f548ae3e945ef8b1d9ff1281544}\label{group___c_m_s_i_s___n_v_i_c_gaf4e73f548ae3e945ef8b1d9ff1281544} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_EXCEVTENA\_Pos@{DWT\_CTRL\_EXCEVTENA\_Pos}}
\index{DWT\_CTRL\_EXCEVTENA\_Pos@{DWT\_CTRL\_EXCEVTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_EXCEVTENA\_Pos}{DWT\_CTRL\_EXCEVTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+EXCEVTENA\+\_\+\+Pos~18}

DWT CTRL\+: EXCEVTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf4e73f548ae3e945ef8b1d9ff1281544}\label{group___c_m_s_i_s___n_v_i_c_gaf4e73f548ae3e945ef8b1d9ff1281544} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_EXCEVTENA\_Pos@{DWT\_CTRL\_EXCEVTENA\_Pos}}
\index{DWT\_CTRL\_EXCEVTENA\_Pos@{DWT\_CTRL\_EXCEVTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_EXCEVTENA\_Pos}{DWT\_CTRL\_EXCEVTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+EXCEVTENA\+\_\+\+Pos~18}

DWT CTRL\+: EXCEVTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf4fbb509ab3cbb768f16484c660a24c3}\label{group___c_m_s_i_s___n_v_i_c_gaf4fbb509ab3cbb768f16484c660a24c3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_EXCTRCENA\_Msk@{DWT\_CTRL\_EXCTRCENA\_Msk}}
\index{DWT\_CTRL\_EXCTRCENA\_Msk@{DWT\_CTRL\_EXCTRCENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_EXCTRCENA\_Msk}{DWT\_CTRL\_EXCTRCENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+EXCTRCENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga05f13b547a9a1e63e003ee0bc6446d0d}{DWT\+\_\+\+CTRL\+\_\+\+EXCTRCENA\+\_\+\+Pos}})}

DWT CTRL\+: EXCTRCENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf4fbb509ab3cbb768f16484c660a24c3}\label{group___c_m_s_i_s___n_v_i_c_gaf4fbb509ab3cbb768f16484c660a24c3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_EXCTRCENA\_Msk@{DWT\_CTRL\_EXCTRCENA\_Msk}}
\index{DWT\_CTRL\_EXCTRCENA\_Msk@{DWT\_CTRL\_EXCTRCENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_EXCTRCENA\_Msk}{DWT\_CTRL\_EXCTRCENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+EXCTRCENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga05f13b547a9a1e63e003ee0bc6446d0d}{DWT\+\_\+\+CTRL\+\_\+\+EXCTRCENA\+\_\+\+Pos}})}

DWT CTRL\+: EXCTRCENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga05f13b547a9a1e63e003ee0bc6446d0d}\label{group___c_m_s_i_s___n_v_i_c_ga05f13b547a9a1e63e003ee0bc6446d0d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_EXCTRCENA\_Pos@{DWT\_CTRL\_EXCTRCENA\_Pos}}
\index{DWT\_CTRL\_EXCTRCENA\_Pos@{DWT\_CTRL\_EXCTRCENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_EXCTRCENA\_Pos}{DWT\_CTRL\_EXCTRCENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+EXCTRCENA\+\_\+\+Pos~16}

DWT CTRL\+: EXCTRCENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga05f13b547a9a1e63e003ee0bc6446d0d}\label{group___c_m_s_i_s___n_v_i_c_ga05f13b547a9a1e63e003ee0bc6446d0d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_EXCTRCENA\_Pos@{DWT\_CTRL\_EXCTRCENA\_Pos}}
\index{DWT\_CTRL\_EXCTRCENA\_Pos@{DWT\_CTRL\_EXCTRCENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_EXCTRCENA\_Pos}{DWT\_CTRL\_EXCTRCENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+EXCTRCENA\+\_\+\+Pos~16}

DWT CTRL\+: EXCTRCENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga717e679d775562ae09185a3776b1582f}\label{group___c_m_s_i_s___n_v_i_c_ga717e679d775562ae09185a3776b1582f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_FOLDEVTENA\_Msk@{DWT\_CTRL\_FOLDEVTENA\_Msk}}
\index{DWT\_CTRL\_FOLDEVTENA\_Msk@{DWT\_CTRL\_FOLDEVTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_FOLDEVTENA\_Msk}{DWT\_CTRL\_FOLDEVTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+FOLDEVTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5602b0707f446ce78d88ff2a3a82bfff}{DWT\+\_\+\+CTRL\+\_\+\+FOLDEVTENA\+\_\+\+Pos}})}

DWT CTRL\+: FOLDEVTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga717e679d775562ae09185a3776b1582f}\label{group___c_m_s_i_s___n_v_i_c_ga717e679d775562ae09185a3776b1582f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_FOLDEVTENA\_Msk@{DWT\_CTRL\_FOLDEVTENA\_Msk}}
\index{DWT\_CTRL\_FOLDEVTENA\_Msk@{DWT\_CTRL\_FOLDEVTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_FOLDEVTENA\_Msk}{DWT\_CTRL\_FOLDEVTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+FOLDEVTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5602b0707f446ce78d88ff2a3a82bfff}{DWT\+\_\+\+CTRL\+\_\+\+FOLDEVTENA\+\_\+\+Pos}})}

DWT CTRL\+: FOLDEVTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5602b0707f446ce78d88ff2a3a82bfff}\label{group___c_m_s_i_s___n_v_i_c_ga5602b0707f446ce78d88ff2a3a82bfff} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_FOLDEVTENA\_Pos@{DWT\_CTRL\_FOLDEVTENA\_Pos}}
\index{DWT\_CTRL\_FOLDEVTENA\_Pos@{DWT\_CTRL\_FOLDEVTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_FOLDEVTENA\_Pos}{DWT\_CTRL\_FOLDEVTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+FOLDEVTENA\+\_\+\+Pos~21}

DWT CTRL\+: FOLDEVTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5602b0707f446ce78d88ff2a3a82bfff}\label{group___c_m_s_i_s___n_v_i_c_ga5602b0707f446ce78d88ff2a3a82bfff} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_FOLDEVTENA\_Pos@{DWT\_CTRL\_FOLDEVTENA\_Pos}}
\index{DWT\_CTRL\_FOLDEVTENA\_Pos@{DWT\_CTRL\_FOLDEVTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_FOLDEVTENA\_Pos}{DWT\_CTRL\_FOLDEVTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+FOLDEVTENA\+\_\+\+Pos~21}

DWT CTRL\+: FOLDEVTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac47427f455fbc29d4b6f8a479169f2b2}\label{group___c_m_s_i_s___n_v_i_c_gac47427f455fbc29d4b6f8a479169f2b2} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_LSUEVTENA\_Msk@{DWT\_CTRL\_LSUEVTENA\_Msk}}
\index{DWT\_CTRL\_LSUEVTENA\_Msk@{DWT\_CTRL\_LSUEVTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_LSUEVTENA\_Msk}{DWT\_CTRL\_LSUEVTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+LSUEVTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaea5d1ee72188dc1d57b54c60a9f5233e}{DWT\+\_\+\+CTRL\+\_\+\+LSUEVTENA\+\_\+\+Pos}})}

DWT CTRL\+: LSUEVTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac47427f455fbc29d4b6f8a479169f2b2}\label{group___c_m_s_i_s___n_v_i_c_gac47427f455fbc29d4b6f8a479169f2b2} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_LSUEVTENA\_Msk@{DWT\_CTRL\_LSUEVTENA\_Msk}}
\index{DWT\_CTRL\_LSUEVTENA\_Msk@{DWT\_CTRL\_LSUEVTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_LSUEVTENA\_Msk}{DWT\_CTRL\_LSUEVTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+LSUEVTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaea5d1ee72188dc1d57b54c60a9f5233e}{DWT\+\_\+\+CTRL\+\_\+\+LSUEVTENA\+\_\+\+Pos}})}

DWT CTRL\+: LSUEVTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaea5d1ee72188dc1d57b54c60a9f5233e}\label{group___c_m_s_i_s___n_v_i_c_gaea5d1ee72188dc1d57b54c60a9f5233e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_LSUEVTENA\_Pos@{DWT\_CTRL\_LSUEVTENA\_Pos}}
\index{DWT\_CTRL\_LSUEVTENA\_Pos@{DWT\_CTRL\_LSUEVTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_LSUEVTENA\_Pos}{DWT\_CTRL\_LSUEVTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+LSUEVTENA\+\_\+\+Pos~20}

DWT CTRL\+: LSUEVTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaea5d1ee72188dc1d57b54c60a9f5233e}\label{group___c_m_s_i_s___n_v_i_c_gaea5d1ee72188dc1d57b54c60a9f5233e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_LSUEVTENA\_Pos@{DWT\_CTRL\_LSUEVTENA\_Pos}}
\index{DWT\_CTRL\_LSUEVTENA\_Pos@{DWT\_CTRL\_LSUEVTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_LSUEVTENA\_Pos}{DWT\_CTRL\_LSUEVTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+LSUEVTENA\+\_\+\+Pos~20}

DWT CTRL\+: LSUEVTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf40c8d7a4fd978034c137e90f714c143}\label{group___c_m_s_i_s___n_v_i_c_gaf40c8d7a4fd978034c137e90f714c143} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOCYCCNT\_Msk@{DWT\_CTRL\_NOCYCCNT\_Msk}}
\index{DWT\_CTRL\_NOCYCCNT\_Msk@{DWT\_CTRL\_NOCYCCNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOCYCCNT\_Msk}{DWT\_CTRL\_NOCYCCNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga337f6167d960f57f12aa382ffecce522}{DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Pos}})}

DWT CTRL\+: NOCYCCNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf40c8d7a4fd978034c137e90f714c143}\label{group___c_m_s_i_s___n_v_i_c_gaf40c8d7a4fd978034c137e90f714c143} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOCYCCNT\_Msk@{DWT\_CTRL\_NOCYCCNT\_Msk}}
\index{DWT\_CTRL\_NOCYCCNT\_Msk@{DWT\_CTRL\_NOCYCCNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOCYCCNT\_Msk}{DWT\_CTRL\_NOCYCCNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga337f6167d960f57f12aa382ffecce522}{DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Pos}})}

DWT CTRL\+: NOCYCCNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga337f6167d960f57f12aa382ffecce522}\label{group___c_m_s_i_s___n_v_i_c_ga337f6167d960f57f12aa382ffecce522} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOCYCCNT\_Pos@{DWT\_CTRL\_NOCYCCNT\_Pos}}
\index{DWT\_CTRL\_NOCYCCNT\_Pos@{DWT\_CTRL\_NOCYCCNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOCYCCNT\_Pos}{DWT\_CTRL\_NOCYCCNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Pos~25}

DWT CTRL\+: NOCYCCNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga337f6167d960f57f12aa382ffecce522}\label{group___c_m_s_i_s___n_v_i_c_ga337f6167d960f57f12aa382ffecce522} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOCYCCNT\_Pos@{DWT\_CTRL\_NOCYCCNT\_Pos}}
\index{DWT\_CTRL\_NOCYCCNT\_Pos@{DWT\_CTRL\_NOCYCCNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOCYCCNT\_Pos}{DWT\_CTRL\_NOCYCCNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Pos~25}

DWT CTRL\+: NOCYCCNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gacc7d15edf7a27147c422099ab475953e}\label{group___c_m_s_i_s___n_v_i_c_gacc7d15edf7a27147c422099ab475953e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOEXTTRIG\_Msk@{DWT\_CTRL\_NOEXTTRIG\_Msk}}
\index{DWT\_CTRL\_NOEXTTRIG\_Msk@{DWT\_CTRL\_NOEXTTRIG\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOEXTTRIG\_Msk}{DWT\_CTRL\_NOEXTTRIG\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad997b9026715d5609b5a3b144eca42d0}{DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Pos}})}

DWT CTRL\+: NOEXTTRIG Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gacc7d15edf7a27147c422099ab475953e}\label{group___c_m_s_i_s___n_v_i_c_gacc7d15edf7a27147c422099ab475953e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOEXTTRIG\_Msk@{DWT\_CTRL\_NOEXTTRIG\_Msk}}
\index{DWT\_CTRL\_NOEXTTRIG\_Msk@{DWT\_CTRL\_NOEXTTRIG\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOEXTTRIG\_Msk}{DWT\_CTRL\_NOEXTTRIG\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad997b9026715d5609b5a3b144eca42d0}{DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Pos}})}

DWT CTRL\+: NOEXTTRIG Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad997b9026715d5609b5a3b144eca42d0}\label{group___c_m_s_i_s___n_v_i_c_gad997b9026715d5609b5a3b144eca42d0} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOEXTTRIG\_Pos@{DWT\_CTRL\_NOEXTTRIG\_Pos}}
\index{DWT\_CTRL\_NOEXTTRIG\_Pos@{DWT\_CTRL\_NOEXTTRIG\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOEXTTRIG\_Pos}{DWT\_CTRL\_NOEXTTRIG\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Pos~26}

DWT CTRL\+: NOEXTTRIG Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad997b9026715d5609b5a3b144eca42d0}\label{group___c_m_s_i_s___n_v_i_c_gad997b9026715d5609b5a3b144eca42d0} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOEXTTRIG\_Pos@{DWT\_CTRL\_NOEXTTRIG\_Pos}}
\index{DWT\_CTRL\_NOEXTTRIG\_Pos@{DWT\_CTRL\_NOEXTTRIG\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOEXTTRIG\_Pos}{DWT\_CTRL\_NOEXTTRIG\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Pos~26}

DWT CTRL\+: NOEXTTRIG Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gafd8448d7db4bc51f27f202e6e1f27823}\label{group___c_m_s_i_s___n_v_i_c_gafd8448d7db4bc51f27f202e6e1f27823} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOPRFCNT\_Msk@{DWT\_CTRL\_NOPRFCNT\_Msk}}
\index{DWT\_CTRL\_NOPRFCNT\_Msk@{DWT\_CTRL\_NOPRFCNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOPRFCNT\_Msk}{DWT\_CTRL\_NOPRFCNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad52a0e5be84363ab166cc17beca0d048}{DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Pos}})}

DWT CTRL\+: NOPRFCNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gafd8448d7db4bc51f27f202e6e1f27823}\label{group___c_m_s_i_s___n_v_i_c_gafd8448d7db4bc51f27f202e6e1f27823} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOPRFCNT\_Msk@{DWT\_CTRL\_NOPRFCNT\_Msk}}
\index{DWT\_CTRL\_NOPRFCNT\_Msk@{DWT\_CTRL\_NOPRFCNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOPRFCNT\_Msk}{DWT\_CTRL\_NOPRFCNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad52a0e5be84363ab166cc17beca0d048}{DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Pos}})}

DWT CTRL\+: NOPRFCNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad52a0e5be84363ab166cc17beca0d048}\label{group___c_m_s_i_s___n_v_i_c_gad52a0e5be84363ab166cc17beca0d048} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOPRFCNT\_Pos@{DWT\_CTRL\_NOPRFCNT\_Pos}}
\index{DWT\_CTRL\_NOPRFCNT\_Pos@{DWT\_CTRL\_NOPRFCNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOPRFCNT\_Pos}{DWT\_CTRL\_NOPRFCNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Pos~24}

DWT CTRL\+: NOPRFCNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad52a0e5be84363ab166cc17beca0d048}\label{group___c_m_s_i_s___n_v_i_c_gad52a0e5be84363ab166cc17beca0d048} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOPRFCNT\_Pos@{DWT\_CTRL\_NOPRFCNT\_Pos}}
\index{DWT\_CTRL\_NOPRFCNT\_Pos@{DWT\_CTRL\_NOPRFCNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOPRFCNT\_Pos}{DWT\_CTRL\_NOPRFCNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Pos~24}

DWT CTRL\+: NOPRFCNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga04d8bb0a065ca38e2e5f13a97e1f7073}\label{group___c_m_s_i_s___n_v_i_c_ga04d8bb0a065ca38e2e5f13a97e1f7073} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOTRCPKT\_Msk@{DWT\_CTRL\_NOTRCPKT\_Msk}}
\index{DWT\_CTRL\_NOTRCPKT\_Msk@{DWT\_CTRL\_NOTRCPKT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOTRCPKT\_Msk}{DWT\_CTRL\_NOTRCPKT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa82840323a2628e7f4a2b09b74fa73fd}{DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Pos}})}

DWT CTRL\+: NOTRCPKT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga04d8bb0a065ca38e2e5f13a97e1f7073}\label{group___c_m_s_i_s___n_v_i_c_ga04d8bb0a065ca38e2e5f13a97e1f7073} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOTRCPKT\_Msk@{DWT\_CTRL\_NOTRCPKT\_Msk}}
\index{DWT\_CTRL\_NOTRCPKT\_Msk@{DWT\_CTRL\_NOTRCPKT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOTRCPKT\_Msk}{DWT\_CTRL\_NOTRCPKT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa82840323a2628e7f4a2b09b74fa73fd}{DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Pos}})}

DWT CTRL\+: NOTRCPKT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa82840323a2628e7f4a2b09b74fa73fd}\label{group___c_m_s_i_s___n_v_i_c_gaa82840323a2628e7f4a2b09b74fa73fd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOTRCPKT\_Pos@{DWT\_CTRL\_NOTRCPKT\_Pos}}
\index{DWT\_CTRL\_NOTRCPKT\_Pos@{DWT\_CTRL\_NOTRCPKT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOTRCPKT\_Pos}{DWT\_CTRL\_NOTRCPKT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Pos~27}

DWT CTRL\+: NOTRCPKT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa82840323a2628e7f4a2b09b74fa73fd}\label{group___c_m_s_i_s___n_v_i_c_gaa82840323a2628e7f4a2b09b74fa73fd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NOTRCPKT\_Pos@{DWT\_CTRL\_NOTRCPKT\_Pos}}
\index{DWT\_CTRL\_NOTRCPKT\_Pos@{DWT\_CTRL\_NOTRCPKT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NOTRCPKT\_Pos}{DWT\_CTRL\_NOTRCPKT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Pos~27}

DWT CTRL\+: NOTRCPKT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa3d37d68c2ba73f2026265584c2815e7}\label{group___c_m_s_i_s___n_v_i_c_gaa3d37d68c2ba73f2026265584c2815e7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NUMCOMP\_Msk@{DWT\_CTRL\_NUMCOMP\_Msk}}
\index{DWT\_CTRL\_NUMCOMP\_Msk@{DWT\_CTRL\_NUMCOMP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NUMCOMP\_Msk}{DWT\_CTRL\_NUMCOMP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaac44b9b7d5391a7ffef129b7f6c84cd7}{DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Pos}})}

DWT CTRL\+: NUMCOMP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa3d37d68c2ba73f2026265584c2815e7}\label{group___c_m_s_i_s___n_v_i_c_gaa3d37d68c2ba73f2026265584c2815e7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NUMCOMP\_Msk@{DWT\_CTRL\_NUMCOMP\_Msk}}
\index{DWT\_CTRL\_NUMCOMP\_Msk@{DWT\_CTRL\_NUMCOMP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NUMCOMP\_Msk}{DWT\_CTRL\_NUMCOMP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaac44b9b7d5391a7ffef129b7f6c84cd7}{DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Pos}})}

DWT CTRL\+: NUMCOMP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaac44b9b7d5391a7ffef129b7f6c84cd7}\label{group___c_m_s_i_s___n_v_i_c_gaac44b9b7d5391a7ffef129b7f6c84cd7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NUMCOMP\_Pos@{DWT\_CTRL\_NUMCOMP\_Pos}}
\index{DWT\_CTRL\_NUMCOMP\_Pos@{DWT\_CTRL\_NUMCOMP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NUMCOMP\_Pos}{DWT\_CTRL\_NUMCOMP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Pos~28}

DWT CTRL\+: NUMCOMP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaac44b9b7d5391a7ffef129b7f6c84cd7}\label{group___c_m_s_i_s___n_v_i_c_gaac44b9b7d5391a7ffef129b7f6c84cd7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_NUMCOMP\_Pos@{DWT\_CTRL\_NUMCOMP\_Pos}}
\index{DWT\_CTRL\_NUMCOMP\_Pos@{DWT\_CTRL\_NUMCOMP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_NUMCOMP\_Pos}{DWT\_CTRL\_NUMCOMP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Pos~28}

DWT CTRL\+: NUMCOMP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gafdcf1c86f43fbeaf2780ce797c9ef3d6}\label{group___c_m_s_i_s___n_v_i_c_gafdcf1c86f43fbeaf2780ce797c9ef3d6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_PCSAMPLENA\_Msk@{DWT\_CTRL\_PCSAMPLENA\_Msk}}
\index{DWT\_CTRL\_PCSAMPLENA\_Msk@{DWT\_CTRL\_PCSAMPLENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_PCSAMPLENA\_Msk}{DWT\_CTRL\_PCSAMPLENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+PCSAMPLENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e14afc7790fcb424fcf619e192554c9}{DWT\+\_\+\+CTRL\+\_\+\+PCSAMPLENA\+\_\+\+Pos}})}

DWT CTRL\+: PCSAMPLENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gafdcf1c86f43fbeaf2780ce797c9ef3d6}\label{group___c_m_s_i_s___n_v_i_c_gafdcf1c86f43fbeaf2780ce797c9ef3d6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_PCSAMPLENA\_Msk@{DWT\_CTRL\_PCSAMPLENA\_Msk}}
\index{DWT\_CTRL\_PCSAMPLENA\_Msk@{DWT\_CTRL\_PCSAMPLENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_PCSAMPLENA\_Msk}{DWT\_CTRL\_PCSAMPLENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+PCSAMPLENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1e14afc7790fcb424fcf619e192554c9}{DWT\+\_\+\+CTRL\+\_\+\+PCSAMPLENA\+\_\+\+Pos}})}

DWT CTRL\+: PCSAMPLENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1e14afc7790fcb424fcf619e192554c9}\label{group___c_m_s_i_s___n_v_i_c_ga1e14afc7790fcb424fcf619e192554c9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_PCSAMPLENA\_Pos@{DWT\_CTRL\_PCSAMPLENA\_Pos}}
\index{DWT\_CTRL\_PCSAMPLENA\_Pos@{DWT\_CTRL\_PCSAMPLENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_PCSAMPLENA\_Pos}{DWT\_CTRL\_PCSAMPLENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+PCSAMPLENA\+\_\+\+Pos~12}

DWT CTRL\+: PCSAMPLENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1e14afc7790fcb424fcf619e192554c9}\label{group___c_m_s_i_s___n_v_i_c_ga1e14afc7790fcb424fcf619e192554c9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_PCSAMPLENA\_Pos@{DWT\_CTRL\_PCSAMPLENA\_Pos}}
\index{DWT\_CTRL\_PCSAMPLENA\_Pos@{DWT\_CTRL\_PCSAMPLENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_PCSAMPLENA\_Pos}{DWT\_CTRL\_PCSAMPLENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+PCSAMPLENA\+\_\+\+Pos~12}

DWT CTRL\+: PCSAMPLENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab8cbbee1e1d94d09f9a1f86379a08ee8}\label{group___c_m_s_i_s___n_v_i_c_gab8cbbee1e1d94d09f9a1f86379a08ee8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_POSTINIT\_Msk@{DWT\_CTRL\_POSTINIT\_Msk}}
\index{DWT\_CTRL\_POSTINIT\_Msk@{DWT\_CTRL\_POSTINIT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_POSTINIT\_Msk}{DWT\_CTRL\_POSTINIT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+POSTINIT\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2868c0b28eb13be930afb819f55f6f25}{DWT\+\_\+\+CTRL\+\_\+\+POSTINIT\+\_\+\+Pos}})}

DWT CTRL\+: POSTINIT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab8cbbee1e1d94d09f9a1f86379a08ee8}\label{group___c_m_s_i_s___n_v_i_c_gab8cbbee1e1d94d09f9a1f86379a08ee8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_POSTINIT\_Msk@{DWT\_CTRL\_POSTINIT\_Msk}}
\index{DWT\_CTRL\_POSTINIT\_Msk@{DWT\_CTRL\_POSTINIT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_POSTINIT\_Msk}{DWT\_CTRL\_POSTINIT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+POSTINIT\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2868c0b28eb13be930afb819f55f6f25}{DWT\+\_\+\+CTRL\+\_\+\+POSTINIT\+\_\+\+Pos}})}

DWT CTRL\+: POSTINIT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2868c0b28eb13be930afb819f55f6f25}\label{group___c_m_s_i_s___n_v_i_c_ga2868c0b28eb13be930afb819f55f6f25} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_POSTINIT\_Pos@{DWT\_CTRL\_POSTINIT\_Pos}}
\index{DWT\_CTRL\_POSTINIT\_Pos@{DWT\_CTRL\_POSTINIT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_POSTINIT\_Pos}{DWT\_CTRL\_POSTINIT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+POSTINIT\+\_\+\+Pos~5}

DWT CTRL\+: POSTINIT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2868c0b28eb13be930afb819f55f6f25}\label{group___c_m_s_i_s___n_v_i_c_ga2868c0b28eb13be930afb819f55f6f25} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_POSTINIT\_Pos@{DWT\_CTRL\_POSTINIT\_Pos}}
\index{DWT\_CTRL\_POSTINIT\_Pos@{DWT\_CTRL\_POSTINIT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_POSTINIT\_Pos}{DWT\_CTRL\_POSTINIT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+POSTINIT\+\_\+\+Pos~5}

DWT CTRL\+: POSTINIT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga11d9e1e2a758fdd2657aa68ce61b9c9d}\label{group___c_m_s_i_s___n_v_i_c_ga11d9e1e2a758fdd2657aa68ce61b9c9d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_POSTPRESET\_Msk@{DWT\_CTRL\_POSTPRESET\_Msk}}
\index{DWT\_CTRL\_POSTPRESET\_Msk@{DWT\_CTRL\_POSTPRESET\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_POSTPRESET\_Msk}{DWT\_CTRL\_POSTPRESET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+POSTPRESET\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga129bc152febfddd67a0c20c6814cba69}{DWT\+\_\+\+CTRL\+\_\+\+POSTPRESET\+\_\+\+Pos}})}

DWT CTRL\+: POSTPRESET Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga11d9e1e2a758fdd2657aa68ce61b9c9d}\label{group___c_m_s_i_s___n_v_i_c_ga11d9e1e2a758fdd2657aa68ce61b9c9d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_POSTPRESET\_Msk@{DWT\_CTRL\_POSTPRESET\_Msk}}
\index{DWT\_CTRL\_POSTPRESET\_Msk@{DWT\_CTRL\_POSTPRESET\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_POSTPRESET\_Msk}{DWT\_CTRL\_POSTPRESET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+POSTPRESET\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga129bc152febfddd67a0c20c6814cba69}{DWT\+\_\+\+CTRL\+\_\+\+POSTPRESET\+\_\+\+Pos}})}

DWT CTRL\+: POSTPRESET Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga129bc152febfddd67a0c20c6814cba69}\label{group___c_m_s_i_s___n_v_i_c_ga129bc152febfddd67a0c20c6814cba69} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_POSTPRESET\_Pos@{DWT\_CTRL\_POSTPRESET\_Pos}}
\index{DWT\_CTRL\_POSTPRESET\_Pos@{DWT\_CTRL\_POSTPRESET\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_POSTPRESET\_Pos}{DWT\_CTRL\_POSTPRESET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+POSTPRESET\+\_\+\+Pos~1}

DWT CTRL\+: POSTPRESET Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga129bc152febfddd67a0c20c6814cba69}\label{group___c_m_s_i_s___n_v_i_c_ga129bc152febfddd67a0c20c6814cba69} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_POSTPRESET\_Pos@{DWT\_CTRL\_POSTPRESET\_Pos}}
\index{DWT\_CTRL\_POSTPRESET\_Pos@{DWT\_CTRL\_POSTPRESET\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_POSTPRESET\_Pos}{DWT\_CTRL\_POSTPRESET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+POSTPRESET\+\_\+\+Pos~1}

DWT CTRL\+: POSTPRESET Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2f431b3734fb840daf5b361034856da9}\label{group___c_m_s_i_s___n_v_i_c_ga2f431b3734fb840daf5b361034856da9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_SLEEPEVTENA\_Msk@{DWT\_CTRL\_SLEEPEVTENA\_Msk}}
\index{DWT\_CTRL\_SLEEPEVTENA\_Msk@{DWT\_CTRL\_SLEEPEVTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_SLEEPEVTENA\_Msk}{DWT\_CTRL\_SLEEPEVTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+SLEEPEVTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9c6d62d121164013a8e3ee372f17f3e5}{DWT\+\_\+\+CTRL\+\_\+\+SLEEPEVTENA\+\_\+\+Pos}})}

DWT CTRL\+: SLEEPEVTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2f431b3734fb840daf5b361034856da9}\label{group___c_m_s_i_s___n_v_i_c_ga2f431b3734fb840daf5b361034856da9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_SLEEPEVTENA\_Msk@{DWT\_CTRL\_SLEEPEVTENA\_Msk}}
\index{DWT\_CTRL\_SLEEPEVTENA\_Msk@{DWT\_CTRL\_SLEEPEVTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_SLEEPEVTENA\_Msk}{DWT\_CTRL\_SLEEPEVTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+SLEEPEVTENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9c6d62d121164013a8e3ee372f17f3e5}{DWT\+\_\+\+CTRL\+\_\+\+SLEEPEVTENA\+\_\+\+Pos}})}

DWT CTRL\+: SLEEPEVTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9c6d62d121164013a8e3ee372f17f3e5}\label{group___c_m_s_i_s___n_v_i_c_ga9c6d62d121164013a8e3ee372f17f3e5} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_SLEEPEVTENA\_Pos@{DWT\_CTRL\_SLEEPEVTENA\_Pos}}
\index{DWT\_CTRL\_SLEEPEVTENA\_Pos@{DWT\_CTRL\_SLEEPEVTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_SLEEPEVTENA\_Pos}{DWT\_CTRL\_SLEEPEVTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+SLEEPEVTENA\+\_\+\+Pos~19}

DWT CTRL\+: SLEEPEVTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9c6d62d121164013a8e3ee372f17f3e5}\label{group___c_m_s_i_s___n_v_i_c_ga9c6d62d121164013a8e3ee372f17f3e5} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_SLEEPEVTENA\_Pos@{DWT\_CTRL\_SLEEPEVTENA\_Pos}}
\index{DWT\_CTRL\_SLEEPEVTENA\_Pos@{DWT\_CTRL\_SLEEPEVTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_SLEEPEVTENA\_Pos}{DWT\_CTRL\_SLEEPEVTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+SLEEPEVTENA\+\_\+\+Pos~19}

DWT CTRL\+: SLEEPEVTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf1e6c3729d56ecadeb6eeff4d225968c}\label{group___c_m_s_i_s___n_v_i_c_gaf1e6c3729d56ecadeb6eeff4d225968c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_SYNCTAP\_Msk@{DWT\_CTRL\_SYNCTAP\_Msk}}
\index{DWT\_CTRL\_SYNCTAP\_Msk@{DWT\_CTRL\_SYNCTAP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_SYNCTAP\_Msk}{DWT\_CTRL\_SYNCTAP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+SYNCTAP\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga678ef08786edcbef964479217efb9284}{DWT\+\_\+\+CTRL\+\_\+\+SYNCTAP\+\_\+\+Pos}})}

DWT CTRL\+: SYNCTAP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf1e6c3729d56ecadeb6eeff4d225968c}\label{group___c_m_s_i_s___n_v_i_c_gaf1e6c3729d56ecadeb6eeff4d225968c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_SYNCTAP\_Msk@{DWT\_CTRL\_SYNCTAP\_Msk}}
\index{DWT\_CTRL\_SYNCTAP\_Msk@{DWT\_CTRL\_SYNCTAP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_SYNCTAP\_Msk}{DWT\_CTRL\_SYNCTAP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+SYNCTAP\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga678ef08786edcbef964479217efb9284}{DWT\+\_\+\+CTRL\+\_\+\+SYNCTAP\+\_\+\+Pos}})}

DWT CTRL\+: SYNCTAP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga678ef08786edcbef964479217efb9284}\label{group___c_m_s_i_s___n_v_i_c_ga678ef08786edcbef964479217efb9284} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_SYNCTAP\_Pos@{DWT\_CTRL\_SYNCTAP\_Pos}}
\index{DWT\_CTRL\_SYNCTAP\_Pos@{DWT\_CTRL\_SYNCTAP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_SYNCTAP\_Pos}{DWT\_CTRL\_SYNCTAP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+SYNCTAP\+\_\+\+Pos~10}

DWT CTRL\+: SYNCTAP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga678ef08786edcbef964479217efb9284}\label{group___c_m_s_i_s___n_v_i_c_ga678ef08786edcbef964479217efb9284} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_CTRL\_SYNCTAP\_Pos@{DWT\_CTRL\_SYNCTAP\_Pos}}
\index{DWT\_CTRL\_SYNCTAP\_Pos@{DWT\_CTRL\_SYNCTAP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_CTRL\_SYNCTAP\_Pos}{DWT\_CTRL\_SYNCTAP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+CTRL\+\_\+\+SYNCTAP\+\_\+\+Pos~10}

DWT CTRL\+: SYNCTAP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga057fa604a107b58a198bbbadb47e69c9}\label{group___c_m_s_i_s___n_v_i_c_ga057fa604a107b58a198bbbadb47e69c9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_EXCCNT\_EXCCNT\_Msk@{DWT\_EXCCNT\_EXCCNT\_Msk}}
\index{DWT\_EXCCNT\_EXCCNT\_Msk@{DWT\_EXCCNT\_EXCCNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_EXCCNT\_EXCCNT\_Msk}{DWT\_EXCCNT\_EXCCNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+EXCCNT\+\_\+\+EXCCNT\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga031c693654030d4cba398b45d2925b1d}{DWT\+\_\+\+EXCCNT\+\_\+\+EXCCNT\+\_\+\+Pos}})}

DWT EXCCNT\+: EXCCNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga057fa604a107b58a198bbbadb47e69c9}\label{group___c_m_s_i_s___n_v_i_c_ga057fa604a107b58a198bbbadb47e69c9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_EXCCNT\_EXCCNT\_Msk@{DWT\_EXCCNT\_EXCCNT\_Msk}}
\index{DWT\_EXCCNT\_EXCCNT\_Msk@{DWT\_EXCCNT\_EXCCNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_EXCCNT\_EXCCNT\_Msk}{DWT\_EXCCNT\_EXCCNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+EXCCNT\+\_\+\+EXCCNT\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga031c693654030d4cba398b45d2925b1d}{DWT\+\_\+\+EXCCNT\+\_\+\+EXCCNT\+\_\+\+Pos}})}

DWT EXCCNT\+: EXCCNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga031c693654030d4cba398b45d2925b1d}\label{group___c_m_s_i_s___n_v_i_c_ga031c693654030d4cba398b45d2925b1d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_EXCCNT\_EXCCNT\_Pos@{DWT\_EXCCNT\_EXCCNT\_Pos}}
\index{DWT\_EXCCNT\_EXCCNT\_Pos@{DWT\_EXCCNT\_EXCCNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_EXCCNT\_EXCCNT\_Pos}{DWT\_EXCCNT\_EXCCNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+EXCCNT\+\_\+\+EXCCNT\+\_\+\+Pos~0}

DWT EXCCNT\+: EXCCNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga031c693654030d4cba398b45d2925b1d}\label{group___c_m_s_i_s___n_v_i_c_ga031c693654030d4cba398b45d2925b1d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_EXCCNT\_EXCCNT\_Pos@{DWT\_EXCCNT\_EXCCNT\_Pos}}
\index{DWT\_EXCCNT\_EXCCNT\_Pos@{DWT\_EXCCNT\_EXCCNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_EXCCNT\_EXCCNT\_Pos}{DWT\_EXCCNT\_EXCCNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+EXCCNT\+\_\+\+EXCCNT\+\_\+\+Pos~0}

DWT EXCCNT\+: EXCCNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9cb73d0342d38b14e41027d3c5c02647}\label{group___c_m_s_i_s___n_v_i_c_ga9cb73d0342d38b14e41027d3c5c02647} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FOLDCNT\_FOLDCNT\_Msk@{DWT\_FOLDCNT\_FOLDCNT\_Msk}}
\index{DWT\_FOLDCNT\_FOLDCNT\_Msk@{DWT\_FOLDCNT\_FOLDCNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FOLDCNT\_FOLDCNT\_Msk}{DWT\_FOLDCNT\_FOLDCNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FOLDCNT\+\_\+\+FOLDCNT\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7f8af5ac12d178ba31a516f6ed141455}{DWT\+\_\+\+FOLDCNT\+\_\+\+FOLDCNT\+\_\+\+Pos}})}

DWT FOLDCNT\+: FOLDCNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9cb73d0342d38b14e41027d3c5c02647}\label{group___c_m_s_i_s___n_v_i_c_ga9cb73d0342d38b14e41027d3c5c02647} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FOLDCNT\_FOLDCNT\_Msk@{DWT\_FOLDCNT\_FOLDCNT\_Msk}}
\index{DWT\_FOLDCNT\_FOLDCNT\_Msk@{DWT\_FOLDCNT\_FOLDCNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FOLDCNT\_FOLDCNT\_Msk}{DWT\_FOLDCNT\_FOLDCNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FOLDCNT\+\_\+\+FOLDCNT\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7f8af5ac12d178ba31a516f6ed141455}{DWT\+\_\+\+FOLDCNT\+\_\+\+FOLDCNT\+\_\+\+Pos}})}

DWT FOLDCNT\+: FOLDCNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7f8af5ac12d178ba31a516f6ed141455}\label{group___c_m_s_i_s___n_v_i_c_ga7f8af5ac12d178ba31a516f6ed141455} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FOLDCNT\_FOLDCNT\_Pos@{DWT\_FOLDCNT\_FOLDCNT\_Pos}}
\index{DWT\_FOLDCNT\_FOLDCNT\_Pos@{DWT\_FOLDCNT\_FOLDCNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FOLDCNT\_FOLDCNT\_Pos}{DWT\_FOLDCNT\_FOLDCNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FOLDCNT\+\_\+\+FOLDCNT\+\_\+\+Pos~0}

DWT FOLDCNT\+: FOLDCNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7f8af5ac12d178ba31a516f6ed141455}\label{group___c_m_s_i_s___n_v_i_c_ga7f8af5ac12d178ba31a516f6ed141455} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FOLDCNT\_FOLDCNT\_Pos@{DWT\_FOLDCNT\_FOLDCNT\_Pos}}
\index{DWT\_FOLDCNT\_FOLDCNT\_Pos@{DWT\_FOLDCNT\_FOLDCNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FOLDCNT\_FOLDCNT\_Pos}{DWT\_FOLDCNT\_FOLDCNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FOLDCNT\+\_\+\+FOLDCNT\+\_\+\+Pos~0}

DWT FOLDCNT\+: FOLDCNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga8e2ed09bdd33a8f7f7ce0444f5f3bb25}\label{group___c_m_s_i_s___n_v_i_c_ga8e2ed09bdd33a8f7f7ce0444f5f3bb25} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_CYCMATCH\_Msk@{DWT\_FUNCTION\_CYCMATCH\_Msk}}
\index{DWT\_FUNCTION\_CYCMATCH\_Msk@{DWT\_FUNCTION\_CYCMATCH\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_CYCMATCH\_Msk}{DWT\_FUNCTION\_CYCMATCH\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+CYCMATCH\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4b65d79ca37ae8010b4a726312413efd}{DWT\+\_\+\+FUNCTION\+\_\+\+CYCMATCH\+\_\+\+Pos}})}

DWT FUNCTION\+: CYCMATCH Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga8e2ed09bdd33a8f7f7ce0444f5f3bb25}\label{group___c_m_s_i_s___n_v_i_c_ga8e2ed09bdd33a8f7f7ce0444f5f3bb25} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_CYCMATCH\_Msk@{DWT\_FUNCTION\_CYCMATCH\_Msk}}
\index{DWT\_FUNCTION\_CYCMATCH\_Msk@{DWT\_FUNCTION\_CYCMATCH\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_CYCMATCH\_Msk}{DWT\_FUNCTION\_CYCMATCH\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+CYCMATCH\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga4b65d79ca37ae8010b4a726312413efd}{DWT\+\_\+\+FUNCTION\+\_\+\+CYCMATCH\+\_\+\+Pos}})}

DWT FUNCTION\+: CYCMATCH Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga4b65d79ca37ae8010b4a726312413efd}\label{group___c_m_s_i_s___n_v_i_c_ga4b65d79ca37ae8010b4a726312413efd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_CYCMATCH\_Pos@{DWT\_FUNCTION\_CYCMATCH\_Pos}}
\index{DWT\_FUNCTION\_CYCMATCH\_Pos@{DWT\_FUNCTION\_CYCMATCH\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_CYCMATCH\_Pos}{DWT\_FUNCTION\_CYCMATCH\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+CYCMATCH\+\_\+\+Pos~7}

DWT FUNCTION\+: CYCMATCH Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga4b65d79ca37ae8010b4a726312413efd}\label{group___c_m_s_i_s___n_v_i_c_ga4b65d79ca37ae8010b4a726312413efd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_CYCMATCH\_Pos@{DWT\_FUNCTION\_CYCMATCH\_Pos}}
\index{DWT\_FUNCTION\_CYCMATCH\_Pos@{DWT\_FUNCTION\_CYCMATCH\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_CYCMATCH\_Pos}{DWT\_FUNCTION\_CYCMATCH\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+CYCMATCH\+\_\+\+Pos~7}

DWT FUNCTION\+: CYCMATCH Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gafc5efbe8f9b51e04aecd00c8a4eb50fb}\label{group___c_m_s_i_s___n_v_i_c_gafc5efbe8f9b51e04aecd00c8a4eb50fb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVADDR0\_Msk@{DWT\_FUNCTION\_DATAVADDR0\_Msk}}
\index{DWT\_FUNCTION\_DATAVADDR0\_Msk@{DWT\_FUNCTION\_DATAVADDR0\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVADDR0\_Msk}{DWT\_FUNCTION\_DATAVADDR0\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR0\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9854cd8bf16f7dce0fb196a8029b018e}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR0\+\_\+\+Pos}})}

DWT FUNCTION\+: DATAVADDR0 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gafc5efbe8f9b51e04aecd00c8a4eb50fb}\label{group___c_m_s_i_s___n_v_i_c_gafc5efbe8f9b51e04aecd00c8a4eb50fb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVADDR0\_Msk@{DWT\_FUNCTION\_DATAVADDR0\_Msk}}
\index{DWT\_FUNCTION\_DATAVADDR0\_Msk@{DWT\_FUNCTION\_DATAVADDR0\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVADDR0\_Msk}{DWT\_FUNCTION\_DATAVADDR0\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR0\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9854cd8bf16f7dce0fb196a8029b018e}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR0\+\_\+\+Pos}})}

DWT FUNCTION\+: DATAVADDR0 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9854cd8bf16f7dce0fb196a8029b018e}\label{group___c_m_s_i_s___n_v_i_c_ga9854cd8bf16f7dce0fb196a8029b018e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVADDR0\_Pos@{DWT\_FUNCTION\_DATAVADDR0\_Pos}}
\index{DWT\_FUNCTION\_DATAVADDR0\_Pos@{DWT\_FUNCTION\_DATAVADDR0\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVADDR0\_Pos}{DWT\_FUNCTION\_DATAVADDR0\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR0\+\_\+\+Pos~12}

DWT FUNCTION\+: DATAVADDR0 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9854cd8bf16f7dce0fb196a8029b018e}\label{group___c_m_s_i_s___n_v_i_c_ga9854cd8bf16f7dce0fb196a8029b018e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVADDR0\_Pos@{DWT\_FUNCTION\_DATAVADDR0\_Pos}}
\index{DWT\_FUNCTION\_DATAVADDR0\_Pos@{DWT\_FUNCTION\_DATAVADDR0\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVADDR0\_Pos}{DWT\_FUNCTION\_DATAVADDR0\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR0\+\_\+\+Pos~12}

DWT FUNCTION\+: DATAVADDR0 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gafdbf5a8c367befe8661a4f6945c83445}\label{group___c_m_s_i_s___n_v_i_c_gafdbf5a8c367befe8661a4f6945c83445} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVADDR1\_Msk@{DWT\_FUNCTION\_DATAVADDR1\_Msk}}
\index{DWT\_FUNCTION\_DATAVADDR1\_Msk@{DWT\_FUNCTION\_DATAVADDR1\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVADDR1\_Msk}{DWT\_FUNCTION\_DATAVADDR1\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR1\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga8b75e8ab3ffd5ea2fa762d028dc30e8c}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR1\+\_\+\+Pos}})}

DWT FUNCTION\+: DATAVADDR1 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gafdbf5a8c367befe8661a4f6945c83445}\label{group___c_m_s_i_s___n_v_i_c_gafdbf5a8c367befe8661a4f6945c83445} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVADDR1\_Msk@{DWT\_FUNCTION\_DATAVADDR1\_Msk}}
\index{DWT\_FUNCTION\_DATAVADDR1\_Msk@{DWT\_FUNCTION\_DATAVADDR1\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVADDR1\_Msk}{DWT\_FUNCTION\_DATAVADDR1\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR1\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga8b75e8ab3ffd5ea2fa762d028dc30e8c}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR1\+\_\+\+Pos}})}

DWT FUNCTION\+: DATAVADDR1 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga8b75e8ab3ffd5ea2fa762d028dc30e8c}\label{group___c_m_s_i_s___n_v_i_c_ga8b75e8ab3ffd5ea2fa762d028dc30e8c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVADDR1\_Pos@{DWT\_FUNCTION\_DATAVADDR1\_Pos}}
\index{DWT\_FUNCTION\_DATAVADDR1\_Pos@{DWT\_FUNCTION\_DATAVADDR1\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVADDR1\_Pos}{DWT\_FUNCTION\_DATAVADDR1\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR1\+\_\+\+Pos~16}

DWT FUNCTION\+: DATAVADDR1 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga8b75e8ab3ffd5ea2fa762d028dc30e8c}\label{group___c_m_s_i_s___n_v_i_c_ga8b75e8ab3ffd5ea2fa762d028dc30e8c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVADDR1\_Pos@{DWT\_FUNCTION\_DATAVADDR1\_Pos}}
\index{DWT\_FUNCTION\_DATAVADDR1\_Pos@{DWT\_FUNCTION\_DATAVADDR1\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVADDR1\_Pos}{DWT\_FUNCTION\_DATAVADDR1\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVADDR1\+\_\+\+Pos~16}

DWT FUNCTION\+: DATAVADDR1 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga32af1f1c0fcd2d8d9afd1ad79cd9970e}\label{group___c_m_s_i_s___n_v_i_c_ga32af1f1c0fcd2d8d9afd1ad79cd9970e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVMATCH\_Msk@{DWT\_FUNCTION\_DATAVMATCH\_Msk}}
\index{DWT\_FUNCTION\_DATAVMATCH\_Msk@{DWT\_FUNCTION\_DATAVMATCH\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVMATCH\_Msk}{DWT\_FUNCTION\_DATAVMATCH\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVMATCH\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga106f3672cd4be7c7c846e20497ebe5a6}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVMATCH\+\_\+\+Pos}})}

DWT FUNCTION\+: DATAVMATCH Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga32af1f1c0fcd2d8d9afd1ad79cd9970e}\label{group___c_m_s_i_s___n_v_i_c_ga32af1f1c0fcd2d8d9afd1ad79cd9970e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVMATCH\_Msk@{DWT\_FUNCTION\_DATAVMATCH\_Msk}}
\index{DWT\_FUNCTION\_DATAVMATCH\_Msk@{DWT\_FUNCTION\_DATAVMATCH\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVMATCH\_Msk}{DWT\_FUNCTION\_DATAVMATCH\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVMATCH\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga106f3672cd4be7c7c846e20497ebe5a6}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVMATCH\+\_\+\+Pos}})}

DWT FUNCTION\+: DATAVMATCH Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga106f3672cd4be7c7c846e20497ebe5a6}\label{group___c_m_s_i_s___n_v_i_c_ga106f3672cd4be7c7c846e20497ebe5a6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVMATCH\_Pos@{DWT\_FUNCTION\_DATAVMATCH\_Pos}}
\index{DWT\_FUNCTION\_DATAVMATCH\_Pos@{DWT\_FUNCTION\_DATAVMATCH\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVMATCH\_Pos}{DWT\_FUNCTION\_DATAVMATCH\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVMATCH\+\_\+\+Pos~8}

DWT FUNCTION\+: DATAVMATCH Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga106f3672cd4be7c7c846e20497ebe5a6}\label{group___c_m_s_i_s___n_v_i_c_ga106f3672cd4be7c7c846e20497ebe5a6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVMATCH\_Pos@{DWT\_FUNCTION\_DATAVMATCH\_Pos}}
\index{DWT\_FUNCTION\_DATAVMATCH\_Pos@{DWT\_FUNCTION\_DATAVMATCH\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVMATCH\_Pos}{DWT\_FUNCTION\_DATAVMATCH\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVMATCH\+\_\+\+Pos~8}

DWT FUNCTION\+: DATAVMATCH Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaab42cbc1e6084c44d5de70971613ea76}\label{group___c_m_s_i_s___n_v_i_c_gaab42cbc1e6084c44d5de70971613ea76} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVSIZE\_Msk@{DWT\_FUNCTION\_DATAVSIZE\_Msk}}
\index{DWT\_FUNCTION\_DATAVSIZE\_Msk@{DWT\_FUNCTION\_DATAVSIZE\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVSIZE\_Msk}{DWT\_FUNCTION\_DATAVSIZE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0517a186d4d448aa6416440f40fe7a4d}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Pos}})}

DWT FUNCTION\+: DATAVSIZE Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaab42cbc1e6084c44d5de70971613ea76}\label{group___c_m_s_i_s___n_v_i_c_gaab42cbc1e6084c44d5de70971613ea76} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVSIZE\_Msk@{DWT\_FUNCTION\_DATAVSIZE\_Msk}}
\index{DWT\_FUNCTION\_DATAVSIZE\_Msk@{DWT\_FUNCTION\_DATAVSIZE\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVSIZE\_Msk}{DWT\_FUNCTION\_DATAVSIZE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0517a186d4d448aa6416440f40fe7a4d}{DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Pos}})}

DWT FUNCTION\+: DATAVSIZE Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0517a186d4d448aa6416440f40fe7a4d}\label{group___c_m_s_i_s___n_v_i_c_ga0517a186d4d448aa6416440f40fe7a4d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVSIZE\_Pos@{DWT\_FUNCTION\_DATAVSIZE\_Pos}}
\index{DWT\_FUNCTION\_DATAVSIZE\_Pos@{DWT\_FUNCTION\_DATAVSIZE\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVSIZE\_Pos}{DWT\_FUNCTION\_DATAVSIZE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Pos~10}

DWT FUNCTION\+: DATAVSIZE Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0517a186d4d448aa6416440f40fe7a4d}\label{group___c_m_s_i_s___n_v_i_c_ga0517a186d4d448aa6416440f40fe7a4d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_DATAVSIZE\_Pos@{DWT\_FUNCTION\_DATAVSIZE\_Pos}}
\index{DWT\_FUNCTION\_DATAVSIZE\_Pos@{DWT\_FUNCTION\_DATAVSIZE\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_DATAVSIZE\_Pos}{DWT\_FUNCTION\_DATAVSIZE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Pos~10}

DWT FUNCTION\+: DATAVSIZE Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad46dd5aba29f2e28d4d3f50b1d291f41}\label{group___c_m_s_i_s___n_v_i_c_gad46dd5aba29f2e28d4d3f50b1d291f41} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_EMITRANGE\_Msk@{DWT\_FUNCTION\_EMITRANGE\_Msk}}
\index{DWT\_FUNCTION\_EMITRANGE\_Msk@{DWT\_FUNCTION\_EMITRANGE\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_EMITRANGE\_Msk}{DWT\_FUNCTION\_EMITRANGE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+EMITRANGE\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga41d5b332216baa8d29561260a1b85659}{DWT\+\_\+\+FUNCTION\+\_\+\+EMITRANGE\+\_\+\+Pos}})}

DWT FUNCTION\+: EMITRANGE Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad46dd5aba29f2e28d4d3f50b1d291f41}\label{group___c_m_s_i_s___n_v_i_c_gad46dd5aba29f2e28d4d3f50b1d291f41} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_EMITRANGE\_Msk@{DWT\_FUNCTION\_EMITRANGE\_Msk}}
\index{DWT\_FUNCTION\_EMITRANGE\_Msk@{DWT\_FUNCTION\_EMITRANGE\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_EMITRANGE\_Msk}{DWT\_FUNCTION\_EMITRANGE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+EMITRANGE\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga41d5b332216baa8d29561260a1b85659}{DWT\+\_\+\+FUNCTION\+\_\+\+EMITRANGE\+\_\+\+Pos}})}

DWT FUNCTION\+: EMITRANGE Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga41d5b332216baa8d29561260a1b85659}\label{group___c_m_s_i_s___n_v_i_c_ga41d5b332216baa8d29561260a1b85659} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_EMITRANGE\_Pos@{DWT\_FUNCTION\_EMITRANGE\_Pos}}
\index{DWT\_FUNCTION\_EMITRANGE\_Pos@{DWT\_FUNCTION\_EMITRANGE\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_EMITRANGE\_Pos}{DWT\_FUNCTION\_EMITRANGE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+EMITRANGE\+\_\+\+Pos~5}

DWT FUNCTION\+: EMITRANGE Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga41d5b332216baa8d29561260a1b85659}\label{group___c_m_s_i_s___n_v_i_c_ga41d5b332216baa8d29561260a1b85659} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_EMITRANGE\_Pos@{DWT\_FUNCTION\_EMITRANGE\_Pos}}
\index{DWT\_FUNCTION\_EMITRANGE\_Pos@{DWT\_FUNCTION\_EMITRANGE\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_EMITRANGE\_Pos}{DWT\_FUNCTION\_EMITRANGE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+EMITRANGE\+\_\+\+Pos~5}

DWT FUNCTION\+: EMITRANGE Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3b2cda708755ecf5f921d08b25d774d1}\label{group___c_m_s_i_s___n_v_i_c_ga3b2cda708755ecf5f921d08b25d774d1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_FUNCTION\_Msk@{DWT\_FUNCTION\_FUNCTION\_Msk}}
\index{DWT\_FUNCTION\_FUNCTION\_Msk@{DWT\_FUNCTION\_FUNCTION\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_FUNCTION\_Msk}{DWT\_FUNCTION\_FUNCTION\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+FUNCTION\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5797b556edde2bbaa4d33dcdb1a891bb}{DWT\+\_\+\+FUNCTION\+\_\+\+FUNCTION\+\_\+\+Pos}})}

DWT FUNCTION\+: FUNCTION Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3b2cda708755ecf5f921d08b25d774d1}\label{group___c_m_s_i_s___n_v_i_c_ga3b2cda708755ecf5f921d08b25d774d1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_FUNCTION\_Msk@{DWT\_FUNCTION\_FUNCTION\_Msk}}
\index{DWT\_FUNCTION\_FUNCTION\_Msk@{DWT\_FUNCTION\_FUNCTION\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_FUNCTION\_Msk}{DWT\_FUNCTION\_FUNCTION\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+FUNCTION\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5797b556edde2bbaa4d33dcdb1a891bb}{DWT\+\_\+\+FUNCTION\+\_\+\+FUNCTION\+\_\+\+Pos}})}

DWT FUNCTION\+: FUNCTION Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5797b556edde2bbaa4d33dcdb1a891bb}\label{group___c_m_s_i_s___n_v_i_c_ga5797b556edde2bbaa4d33dcdb1a891bb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_FUNCTION\_Pos@{DWT\_FUNCTION\_FUNCTION\_Pos}}
\index{DWT\_FUNCTION\_FUNCTION\_Pos@{DWT\_FUNCTION\_FUNCTION\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_FUNCTION\_Pos}{DWT\_FUNCTION\_FUNCTION\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+FUNCTION\+\_\+\+Pos~0}

DWT FUNCTION\+: FUNCTION Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5797b556edde2bbaa4d33dcdb1a891bb}\label{group___c_m_s_i_s___n_v_i_c_ga5797b556edde2bbaa4d33dcdb1a891bb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_FUNCTION\_Pos@{DWT\_FUNCTION\_FUNCTION\_Pos}}
\index{DWT\_FUNCTION\_FUNCTION\_Pos@{DWT\_FUNCTION\_FUNCTION\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_FUNCTION\_Pos}{DWT\_FUNCTION\_FUNCTION\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+FUNCTION\+\_\+\+Pos~0}

DWT FUNCTION\+: FUNCTION Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga64bd419260c3337cacf93607d1ad27ac}\label{group___c_m_s_i_s___n_v_i_c_ga64bd419260c3337cacf93607d1ad27ac} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_LNK1ENA\_Msk@{DWT\_FUNCTION\_LNK1ENA\_Msk}}
\index{DWT\_FUNCTION\_LNK1ENA\_Msk@{DWT\_FUNCTION\_LNK1ENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_LNK1ENA\_Msk}{DWT\_FUNCTION\_LNK1ENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+LNK1\+ENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga89d7c48858b4d4de96cdadfac91856a1}{DWT\+\_\+\+FUNCTION\+\_\+\+LNK1\+ENA\+\_\+\+Pos}})}

DWT FUNCTION\+: LNK1\+ENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga64bd419260c3337cacf93607d1ad27ac}\label{group___c_m_s_i_s___n_v_i_c_ga64bd419260c3337cacf93607d1ad27ac} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_LNK1ENA\_Msk@{DWT\_FUNCTION\_LNK1ENA\_Msk}}
\index{DWT\_FUNCTION\_LNK1ENA\_Msk@{DWT\_FUNCTION\_LNK1ENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_LNK1ENA\_Msk}{DWT\_FUNCTION\_LNK1ENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+LNK1\+ENA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga89d7c48858b4d4de96cdadfac91856a1}{DWT\+\_\+\+FUNCTION\+\_\+\+LNK1\+ENA\+\_\+\+Pos}})}

DWT FUNCTION\+: LNK1\+ENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga89d7c48858b4d4de96cdadfac91856a1}\label{group___c_m_s_i_s___n_v_i_c_ga89d7c48858b4d4de96cdadfac91856a1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_LNK1ENA\_Pos@{DWT\_FUNCTION\_LNK1ENA\_Pos}}
\index{DWT\_FUNCTION\_LNK1ENA\_Pos@{DWT\_FUNCTION\_LNK1ENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_LNK1ENA\_Pos}{DWT\_FUNCTION\_LNK1ENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+LNK1\+ENA\+\_\+\+Pos~9}

DWT FUNCTION\+: LNK1\+ENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga89d7c48858b4d4de96cdadfac91856a1}\label{group___c_m_s_i_s___n_v_i_c_ga89d7c48858b4d4de96cdadfac91856a1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_LNK1ENA\_Pos@{DWT\_FUNCTION\_LNK1ENA\_Pos}}
\index{DWT\_FUNCTION\_LNK1ENA\_Pos@{DWT\_FUNCTION\_LNK1ENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_LNK1ENA\_Pos}{DWT\_FUNCTION\_LNK1ENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+LNK1\+ENA\+\_\+\+Pos~9}

DWT FUNCTION\+: LNK1\+ENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac8b1a655947490280709037808eec8ac}\label{group___c_m_s_i_s___n_v_i_c_gac8b1a655947490280709037808eec8ac} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_MATCHED\_Msk@{DWT\_FUNCTION\_MATCHED\_Msk}}
\index{DWT\_FUNCTION\_MATCHED\_Msk@{DWT\_FUNCTION\_MATCHED\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_MATCHED\_Msk}{DWT\_FUNCTION\_MATCHED\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga22c5787493f74a6bacf6ffb103a190ba}{DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Pos}})}

DWT FUNCTION\+: MATCHED Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac8b1a655947490280709037808eec8ac}\label{group___c_m_s_i_s___n_v_i_c_gac8b1a655947490280709037808eec8ac} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_MATCHED\_Msk@{DWT\_FUNCTION\_MATCHED\_Msk}}
\index{DWT\_FUNCTION\_MATCHED\_Msk@{DWT\_FUNCTION\_MATCHED\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_MATCHED\_Msk}{DWT\_FUNCTION\_MATCHED\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga22c5787493f74a6bacf6ffb103a190ba}{DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Pos}})}

DWT FUNCTION\+: MATCHED Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga22c5787493f74a6bacf6ffb103a190ba}\label{group___c_m_s_i_s___n_v_i_c_ga22c5787493f74a6bacf6ffb103a190ba} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_MATCHED\_Pos@{DWT\_FUNCTION\_MATCHED\_Pos}}
\index{DWT\_FUNCTION\_MATCHED\_Pos@{DWT\_FUNCTION\_MATCHED\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_MATCHED\_Pos}{DWT\_FUNCTION\_MATCHED\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Pos~24}

DWT FUNCTION\+: MATCHED Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga22c5787493f74a6bacf6ffb103a190ba}\label{group___c_m_s_i_s___n_v_i_c_ga22c5787493f74a6bacf6ffb103a190ba} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_FUNCTION\_MATCHED\_Pos@{DWT\_FUNCTION\_MATCHED\_Pos}}
\index{DWT\_FUNCTION\_MATCHED\_Pos@{DWT\_FUNCTION\_MATCHED\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_FUNCTION\_MATCHED\_Pos}{DWT\_FUNCTION\_MATCHED\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Pos~24}

DWT FUNCTION\+: MATCHED Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2186d7fc9317e20bad61336ee2925615}\label{group___c_m_s_i_s___n_v_i_c_ga2186d7fc9317e20bad61336ee2925615} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_LSUCNT\_LSUCNT\_Msk@{DWT\_LSUCNT\_LSUCNT\_Msk}}
\index{DWT\_LSUCNT\_LSUCNT\_Msk@{DWT\_LSUCNT\_LSUCNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_LSUCNT\_LSUCNT\_Msk}{DWT\_LSUCNT\_LSUCNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+LSUCNT\+\_\+\+LSUCNT\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab9394c7911b0b4312a096dad91d53a3d}{DWT\+\_\+\+LSUCNT\+\_\+\+LSUCNT\+\_\+\+Pos}})}

DWT LSUCNT\+: LSUCNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2186d7fc9317e20bad61336ee2925615}\label{group___c_m_s_i_s___n_v_i_c_ga2186d7fc9317e20bad61336ee2925615} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_LSUCNT\_LSUCNT\_Msk@{DWT\_LSUCNT\_LSUCNT\_Msk}}
\index{DWT\_LSUCNT\_LSUCNT\_Msk@{DWT\_LSUCNT\_LSUCNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_LSUCNT\_LSUCNT\_Msk}{DWT\_LSUCNT\_LSUCNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+LSUCNT\+\_\+\+LSUCNT\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab9394c7911b0b4312a096dad91d53a3d}{DWT\+\_\+\+LSUCNT\+\_\+\+LSUCNT\+\_\+\+Pos}})}

DWT LSUCNT\+: LSUCNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab9394c7911b0b4312a096dad91d53a3d}\label{group___c_m_s_i_s___n_v_i_c_gab9394c7911b0b4312a096dad91d53a3d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_LSUCNT\_LSUCNT\_Pos@{DWT\_LSUCNT\_LSUCNT\_Pos}}
\index{DWT\_LSUCNT\_LSUCNT\_Pos@{DWT\_LSUCNT\_LSUCNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_LSUCNT\_LSUCNT\_Pos}{DWT\_LSUCNT\_LSUCNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+LSUCNT\+\_\+\+LSUCNT\+\_\+\+Pos~0}

DWT LSUCNT\+: LSUCNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab9394c7911b0b4312a096dad91d53a3d}\label{group___c_m_s_i_s___n_v_i_c_gab9394c7911b0b4312a096dad91d53a3d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_LSUCNT\_LSUCNT\_Pos@{DWT\_LSUCNT\_LSUCNT\_Pos}}
\index{DWT\_LSUCNT\_LSUCNT\_Pos@{DWT\_LSUCNT\_LSUCNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_LSUCNT\_LSUCNT\_Pos}{DWT\_LSUCNT\_LSUCNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+LSUCNT\+\_\+\+LSUCNT\+\_\+\+Pos~0}

DWT LSUCNT\+: LSUCNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gadd798deb0f1312feab4fb05dcddc229b}\label{group___c_m_s_i_s___n_v_i_c_gadd798deb0f1312feab4fb05dcddc229b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_MASK\_MASK\_Msk@{DWT\_MASK\_MASK\_Msk}}
\index{DWT\_MASK\_MASK\_Msk@{DWT\_MASK\_MASK\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_MASK\_MASK\_Msk}{DWT\_MASK\_MASK\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+MASK\+\_\+\+MASK\+\_\+\+Msk~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf798ae34e2b9280ea64f4d9920cd2e7d}{DWT\+\_\+\+MASK\+\_\+\+MASK\+\_\+\+Pos}})}

DWT MASK\+: MASK Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gadd798deb0f1312feab4fb05dcddc229b}\label{group___c_m_s_i_s___n_v_i_c_gadd798deb0f1312feab4fb05dcddc229b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_MASK\_MASK\_Msk@{DWT\_MASK\_MASK\_Msk}}
\index{DWT\_MASK\_MASK\_Msk@{DWT\_MASK\_MASK\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_MASK\_MASK\_Msk}{DWT\_MASK\_MASK\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+MASK\+\_\+\+MASK\+\_\+\+Msk~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf798ae34e2b9280ea64f4d9920cd2e7d}{DWT\+\_\+\+MASK\+\_\+\+MASK\+\_\+\+Pos}})}

DWT MASK\+: MASK Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf798ae34e2b9280ea64f4d9920cd2e7d}\label{group___c_m_s_i_s___n_v_i_c_gaf798ae34e2b9280ea64f4d9920cd2e7d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_MASK\_MASK\_Pos@{DWT\_MASK\_MASK\_Pos}}
\index{DWT\_MASK\_MASK\_Pos@{DWT\_MASK\_MASK\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_MASK\_MASK\_Pos}{DWT\_MASK\_MASK\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+MASK\+\_\+\+MASK\+\_\+\+Pos~0}

DWT MASK\+: MASK Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf798ae34e2b9280ea64f4d9920cd2e7d}\label{group___c_m_s_i_s___n_v_i_c_gaf798ae34e2b9280ea64f4d9920cd2e7d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_MASK\_MASK\_Pos@{DWT\_MASK\_MASK\_Pos}}
\index{DWT\_MASK\_MASK\_Pos@{DWT\_MASK\_MASK\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_MASK\_MASK\_Pos}{DWT\_MASK\_MASK\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+MASK\+\_\+\+MASK\+\_\+\+Pos~0}

DWT MASK\+: MASK Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1e340751d71413fef400a0a1d76cc828}\label{group___c_m_s_i_s___n_v_i_c_ga1e340751d71413fef400a0a1d76cc828} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_SLEEPCNT\_SLEEPCNT\_Msk@{DWT\_SLEEPCNT\_SLEEPCNT\_Msk}}
\index{DWT\_SLEEPCNT\_SLEEPCNT\_Msk@{DWT\_SLEEPCNT\_SLEEPCNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_SLEEPCNT\_SLEEPCNT\_Msk}{DWT\_SLEEPCNT\_SLEEPCNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+SLEEPCNT\+\_\+\+SLEEPCNT\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0371a84a7996dc5852c56afb2676ba1c}{DWT\+\_\+\+SLEEPCNT\+\_\+\+SLEEPCNT\+\_\+\+Pos}})}

DWT SLEEPCNT\+: SLEEPCNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1e340751d71413fef400a0a1d76cc828}\label{group___c_m_s_i_s___n_v_i_c_ga1e340751d71413fef400a0a1d76cc828} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_SLEEPCNT\_SLEEPCNT\_Msk@{DWT\_SLEEPCNT\_SLEEPCNT\_Msk}}
\index{DWT\_SLEEPCNT\_SLEEPCNT\_Msk@{DWT\_SLEEPCNT\_SLEEPCNT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_SLEEPCNT\_SLEEPCNT\_Msk}{DWT\_SLEEPCNT\_SLEEPCNT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+SLEEPCNT\+\_\+\+SLEEPCNT\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0371a84a7996dc5852c56afb2676ba1c}{DWT\+\_\+\+SLEEPCNT\+\_\+\+SLEEPCNT\+\_\+\+Pos}})}

DWT SLEEPCNT\+: SLEEPCNT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0371a84a7996dc5852c56afb2676ba1c}\label{group___c_m_s_i_s___n_v_i_c_ga0371a84a7996dc5852c56afb2676ba1c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_SLEEPCNT\_SLEEPCNT\_Pos@{DWT\_SLEEPCNT\_SLEEPCNT\_Pos}}
\index{DWT\_SLEEPCNT\_SLEEPCNT\_Pos@{DWT\_SLEEPCNT\_SLEEPCNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_SLEEPCNT\_SLEEPCNT\_Pos}{DWT\_SLEEPCNT\_SLEEPCNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+SLEEPCNT\+\_\+\+SLEEPCNT\+\_\+\+Pos~0}

DWT SLEEPCNT\+: SLEEPCNT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0371a84a7996dc5852c56afb2676ba1c}\label{group___c_m_s_i_s___n_v_i_c_ga0371a84a7996dc5852c56afb2676ba1c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!DWT\_SLEEPCNT\_SLEEPCNT\_Pos@{DWT\_SLEEPCNT\_SLEEPCNT\_Pos}}
\index{DWT\_SLEEPCNT\_SLEEPCNT\_Pos@{DWT\_SLEEPCNT\_SLEEPCNT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{DWT\_SLEEPCNT\_SLEEPCNT\_Pos}{DWT\_SLEEPCNT\_SLEEPCNT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DWT\+\_\+\+SLEEPCNT\+\_\+\+SLEEPCNT\+\_\+\+Pos~0}

DWT SLEEPCNT\+: SLEEPCNT Position \Hypertarget{group___c_m_s_i_s___s_c_b_gabae7cdf882def602cb787bb039ff6a43}\label{group___c_m_s_i_s___s_c_b_gabae7cdf882def602cb787bb039ff6a43} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM@{ITM}}
\index{ITM@{ITM}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM}{ITM}}
{\footnotesize\ttfamily \#define ITM~((\mbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadd76251e412a195ec0a8f47227a8359e}{ITM\+\_\+\+BASE}}      )}

ITM configuration struct ~\newline
 \Hypertarget{group___c_m_s_i_s___s_c_b_gadd76251e412a195ec0a8f47227a8359e}\label{group___c_m_s_i_s___s_c_b_gadd76251e412a195ec0a8f47227a8359e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_BASE@{ITM\_BASE}}
\index{ITM\_BASE@{ITM\_BASE}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_BASE}{ITM\_BASE}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+BASE~(0x\+E0000000\+UL)}

ITM Base Address ~\newline
 \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga8838bd3dd04c1a6be97cd946364a3fd2}\label{group___c_m_s_i_s___n_v_i_c_ga8838bd3dd04c1a6be97cd946364a3fd2} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_IMCR\_INTEGRATION\_Msk@{ITM\_IMCR\_INTEGRATION\_Msk}}
\index{ITM\_IMCR\_INTEGRATION\_Msk@{ITM\_IMCR\_INTEGRATION\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_IMCR\_INTEGRATION\_Msk}{ITM\_IMCR\_INTEGRATION\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+IMCR\+\_\+\+INTEGRATION\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga08de02bf32caf48aaa29f7c68ff5d755}{ITM\+\_\+\+IMCR\+\_\+\+INTEGRATION\+\_\+\+Pos}})}

ITM IMCR\+: INTEGRATION Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga8838bd3dd04c1a6be97cd946364a3fd2}\label{group___c_m_s_i_s___n_v_i_c_ga8838bd3dd04c1a6be97cd946364a3fd2} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_IMCR\_INTEGRATION\_Msk@{ITM\_IMCR\_INTEGRATION\_Msk}}
\index{ITM\_IMCR\_INTEGRATION\_Msk@{ITM\_IMCR\_INTEGRATION\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_IMCR\_INTEGRATION\_Msk}{ITM\_IMCR\_INTEGRATION\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+IMCR\+\_\+\+INTEGRATION\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga08de02bf32caf48aaa29f7c68ff5d755}{ITM\+\_\+\+IMCR\+\_\+\+INTEGRATION\+\_\+\+Pos}})}

ITM IMCR\+: INTEGRATION Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga08de02bf32caf48aaa29f7c68ff5d755}\label{group___c_m_s_i_s___n_v_i_c_ga08de02bf32caf48aaa29f7c68ff5d755} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_IMCR\_INTEGRATION\_Pos@{ITM\_IMCR\_INTEGRATION\_Pos}}
\index{ITM\_IMCR\_INTEGRATION\_Pos@{ITM\_IMCR\_INTEGRATION\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_IMCR\_INTEGRATION\_Pos}{ITM\_IMCR\_INTEGRATION\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+IMCR\+\_\+\+INTEGRATION\+\_\+\+Pos~0}

ITM IMCR\+: INTEGRATION Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga08de02bf32caf48aaa29f7c68ff5d755}\label{group___c_m_s_i_s___n_v_i_c_ga08de02bf32caf48aaa29f7c68ff5d755} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_IMCR\_INTEGRATION\_Pos@{ITM\_IMCR\_INTEGRATION\_Pos}}
\index{ITM\_IMCR\_INTEGRATION\_Pos@{ITM\_IMCR\_INTEGRATION\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_IMCR\_INTEGRATION\_Pos}{ITM\_IMCR\_INTEGRATION\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+IMCR\+\_\+\+INTEGRATION\+\_\+\+Pos~0}

ITM IMCR\+: INTEGRATION Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3dbc3e15f5bde2669cd8121a1fe419b9}\label{group___c_m_s_i_s___n_v_i_c_ga3dbc3e15f5bde2669cd8121a1fe419b9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_IRR\_ATREADYM\_Msk@{ITM\_IRR\_ATREADYM\_Msk}}
\index{ITM\_IRR\_ATREADYM\_Msk@{ITM\_IRR\_ATREADYM\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_IRR\_ATREADYM\_Msk}{ITM\_IRR\_ATREADYM\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+IRR\+\_\+\+ATREADYM\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga259edfd1d2e877a62e06d7a240df97f4}{ITM\+\_\+\+IRR\+\_\+\+ATREADYM\+\_\+\+Pos}})}

ITM IRR\+: ATREADYM Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3dbc3e15f5bde2669cd8121a1fe419b9}\label{group___c_m_s_i_s___n_v_i_c_ga3dbc3e15f5bde2669cd8121a1fe419b9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_IRR\_ATREADYM\_Msk@{ITM\_IRR\_ATREADYM\_Msk}}
\index{ITM\_IRR\_ATREADYM\_Msk@{ITM\_IRR\_ATREADYM\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_IRR\_ATREADYM\_Msk}{ITM\_IRR\_ATREADYM\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+IRR\+\_\+\+ATREADYM\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga259edfd1d2e877a62e06d7a240df97f4}{ITM\+\_\+\+IRR\+\_\+\+ATREADYM\+\_\+\+Pos}})}

ITM IRR\+: ATREADYM Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga259edfd1d2e877a62e06d7a240df97f4}\label{group___c_m_s_i_s___n_v_i_c_ga259edfd1d2e877a62e06d7a240df97f4} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_IRR\_ATREADYM\_Pos@{ITM\_IRR\_ATREADYM\_Pos}}
\index{ITM\_IRR\_ATREADYM\_Pos@{ITM\_IRR\_ATREADYM\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_IRR\_ATREADYM\_Pos}{ITM\_IRR\_ATREADYM\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+IRR\+\_\+\+ATREADYM\+\_\+\+Pos~0}

ITM IRR\+: ATREADYM Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga259edfd1d2e877a62e06d7a240df97f4}\label{group___c_m_s_i_s___n_v_i_c_ga259edfd1d2e877a62e06d7a240df97f4} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_IRR\_ATREADYM\_Pos@{ITM\_IRR\_ATREADYM\_Pos}}
\index{ITM\_IRR\_ATREADYM\_Pos@{ITM\_IRR\_ATREADYM\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_IRR\_ATREADYM\_Pos}{ITM\_IRR\_ATREADYM\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+IRR\+\_\+\+ATREADYM\+\_\+\+Pos~0}

ITM IRR\+: ATREADYM Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga67b969f8f04ed15886727788f0e2ffd7}\label{group___c_m_s_i_s___n_v_i_c_ga67b969f8f04ed15886727788f0e2ffd7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_IWR\_ATVALIDM\_Msk@{ITM\_IWR\_ATVALIDM\_Msk}}
\index{ITM\_IWR\_ATVALIDM\_Msk@{ITM\_IWR\_ATVALIDM\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_IWR\_ATVALIDM\_Msk}{ITM\_IWR\_ATVALIDM\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+IWR\+\_\+\+ATVALIDM\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga04d3f842ad48f6a9127b4cecc963e1d7}{ITM\+\_\+\+IWR\+\_\+\+ATVALIDM\+\_\+\+Pos}})}

ITM IWR\+: ATVALIDM Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga67b969f8f04ed15886727788f0e2ffd7}\label{group___c_m_s_i_s___n_v_i_c_ga67b969f8f04ed15886727788f0e2ffd7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_IWR\_ATVALIDM\_Msk@{ITM\_IWR\_ATVALIDM\_Msk}}
\index{ITM\_IWR\_ATVALIDM\_Msk@{ITM\_IWR\_ATVALIDM\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_IWR\_ATVALIDM\_Msk}{ITM\_IWR\_ATVALIDM\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+IWR\+\_\+\+ATVALIDM\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga04d3f842ad48f6a9127b4cecc963e1d7}{ITM\+\_\+\+IWR\+\_\+\+ATVALIDM\+\_\+\+Pos}})}

ITM IWR\+: ATVALIDM Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga04d3f842ad48f6a9127b4cecc963e1d7}\label{group___c_m_s_i_s___n_v_i_c_ga04d3f842ad48f6a9127b4cecc963e1d7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_IWR\_ATVALIDM\_Pos@{ITM\_IWR\_ATVALIDM\_Pos}}
\index{ITM\_IWR\_ATVALIDM\_Pos@{ITM\_IWR\_ATVALIDM\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_IWR\_ATVALIDM\_Pos}{ITM\_IWR\_ATVALIDM\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+IWR\+\_\+\+ATVALIDM\+\_\+\+Pos~0}

ITM IWR\+: ATVALIDM Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga04d3f842ad48f6a9127b4cecc963e1d7}\label{group___c_m_s_i_s___n_v_i_c_ga04d3f842ad48f6a9127b4cecc963e1d7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_IWR\_ATVALIDM\_Pos@{ITM\_IWR\_ATVALIDM\_Pos}}
\index{ITM\_IWR\_ATVALIDM\_Pos@{ITM\_IWR\_ATVALIDM\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_IWR\_ATVALIDM\_Pos}{ITM\_IWR\_ATVALIDM\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+IWR\+\_\+\+ATVALIDM\+\_\+\+Pos~0}

ITM IWR\+: ATVALIDM Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac8ae69f11c0311da226c0c8ec40b3d37}\label{group___c_m_s_i_s___n_v_i_c_gac8ae69f11c0311da226c0c8ec40b3d37} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_LSR\_Access\_Msk@{ITM\_LSR\_Access\_Msk}}
\index{ITM\_LSR\_Access\_Msk@{ITM\_LSR\_Access\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_LSR\_Access\_Msk}{ITM\_LSR\_Access\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+LSR\+\_\+\+Access\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga144a49e12b83ad9809fdd2769094fdc0}{ITM\+\_\+\+LSR\+\_\+\+Access\+\_\+\+Pos}})}

ITM LSR\+: Access Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac8ae69f11c0311da226c0c8ec40b3d37}\label{group___c_m_s_i_s___n_v_i_c_gac8ae69f11c0311da226c0c8ec40b3d37} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_LSR\_Access\_Msk@{ITM\_LSR\_Access\_Msk}}
\index{ITM\_LSR\_Access\_Msk@{ITM\_LSR\_Access\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_LSR\_Access\_Msk}{ITM\_LSR\_Access\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+LSR\+\_\+\+Access\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga144a49e12b83ad9809fdd2769094fdc0}{ITM\+\_\+\+LSR\+\_\+\+Access\+\_\+\+Pos}})}

ITM LSR\+: Access Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga144a49e12b83ad9809fdd2769094fdc0}\label{group___c_m_s_i_s___n_v_i_c_ga144a49e12b83ad9809fdd2769094fdc0} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_LSR\_Access\_Pos@{ITM\_LSR\_Access\_Pos}}
\index{ITM\_LSR\_Access\_Pos@{ITM\_LSR\_Access\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_LSR\_Access\_Pos}{ITM\_LSR\_Access\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+LSR\+\_\+\+Access\+\_\+\+Pos~1}

ITM LSR\+: Access Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga144a49e12b83ad9809fdd2769094fdc0}\label{group___c_m_s_i_s___n_v_i_c_ga144a49e12b83ad9809fdd2769094fdc0} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_LSR\_Access\_Pos@{ITM\_LSR\_Access\_Pos}}
\index{ITM\_LSR\_Access\_Pos@{ITM\_LSR\_Access\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_LSR\_Access\_Pos}{ITM\_LSR\_Access\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+LSR\+\_\+\+Access\+\_\+\+Pos~1}

ITM LSR\+: Access Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga91f492b2891bb8b7eac5b58de7b220f4}\label{group___c_m_s_i_s___n_v_i_c_ga91f492b2891bb8b7eac5b58de7b220f4} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_LSR\_ByteAcc\_Msk@{ITM\_LSR\_ByteAcc\_Msk}}
\index{ITM\_LSR\_ByteAcc\_Msk@{ITM\_LSR\_ByteAcc\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_LSR\_ByteAcc\_Msk}{ITM\_LSR\_ByteAcc\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+LSR\+\_\+\+Byte\+Acc\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gabfae3e570edc8759597311ed6dfb478e}{ITM\+\_\+\+LSR\+\_\+\+Byte\+Acc\+\_\+\+Pos}})}

ITM LSR\+: Byte\+Acc Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga91f492b2891bb8b7eac5b58de7b220f4}\label{group___c_m_s_i_s___n_v_i_c_ga91f492b2891bb8b7eac5b58de7b220f4} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_LSR\_ByteAcc\_Msk@{ITM\_LSR\_ByteAcc\_Msk}}
\index{ITM\_LSR\_ByteAcc\_Msk@{ITM\_LSR\_ByteAcc\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_LSR\_ByteAcc\_Msk}{ITM\_LSR\_ByteAcc\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+LSR\+\_\+\+Byte\+Acc\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gabfae3e570edc8759597311ed6dfb478e}{ITM\+\_\+\+LSR\+\_\+\+Byte\+Acc\+\_\+\+Pos}})}

ITM LSR\+: Byte\+Acc Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gabfae3e570edc8759597311ed6dfb478e}\label{group___c_m_s_i_s___n_v_i_c_gabfae3e570edc8759597311ed6dfb478e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_LSR\_ByteAcc\_Pos@{ITM\_LSR\_ByteAcc\_Pos}}
\index{ITM\_LSR\_ByteAcc\_Pos@{ITM\_LSR\_ByteAcc\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_LSR\_ByteAcc\_Pos}{ITM\_LSR\_ByteAcc\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+LSR\+\_\+\+Byte\+Acc\+\_\+\+Pos~2}

ITM LSR\+: Byte\+Acc Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gabfae3e570edc8759597311ed6dfb478e}\label{group___c_m_s_i_s___n_v_i_c_gabfae3e570edc8759597311ed6dfb478e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_LSR\_ByteAcc\_Pos@{ITM\_LSR\_ByteAcc\_Pos}}
\index{ITM\_LSR\_ByteAcc\_Pos@{ITM\_LSR\_ByteAcc\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_LSR\_ByteAcc\_Pos}{ITM\_LSR\_ByteAcc\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+LSR\+\_\+\+Byte\+Acc\+\_\+\+Pos~2}

ITM LSR\+: Byte\+Acc Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa5bc2a7f5f1d69ff819531f5508bb017}\label{group___c_m_s_i_s___n_v_i_c_gaa5bc2a7f5f1d69ff819531f5508bb017} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_LSR\_Present\_Msk@{ITM\_LSR\_Present\_Msk}}
\index{ITM\_LSR\_Present\_Msk@{ITM\_LSR\_Present\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_LSR\_Present\_Msk}{ITM\_LSR\_Present\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+LSR\+\_\+\+Present\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf5740689cf14564d3f3fd91299b6c88d}{ITM\+\_\+\+LSR\+\_\+\+Present\+\_\+\+Pos}})}

ITM LSR\+: Present Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa5bc2a7f5f1d69ff819531f5508bb017}\label{group___c_m_s_i_s___n_v_i_c_gaa5bc2a7f5f1d69ff819531f5508bb017} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_LSR\_Present\_Msk@{ITM\_LSR\_Present\_Msk}}
\index{ITM\_LSR\_Present\_Msk@{ITM\_LSR\_Present\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_LSR\_Present\_Msk}{ITM\_LSR\_Present\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+LSR\+\_\+\+Present\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaf5740689cf14564d3f3fd91299b6c88d}{ITM\+\_\+\+LSR\+\_\+\+Present\+\_\+\+Pos}})}

ITM LSR\+: Present Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf5740689cf14564d3f3fd91299b6c88d}\label{group___c_m_s_i_s___n_v_i_c_gaf5740689cf14564d3f3fd91299b6c88d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_LSR\_Present\_Pos@{ITM\_LSR\_Present\_Pos}}
\index{ITM\_LSR\_Present\_Pos@{ITM\_LSR\_Present\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_LSR\_Present\_Pos}{ITM\_LSR\_Present\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+LSR\+\_\+\+Present\+\_\+\+Pos~0}

ITM LSR\+: Present Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf5740689cf14564d3f3fd91299b6c88d}\label{group___c_m_s_i_s___n_v_i_c_gaf5740689cf14564d3f3fd91299b6c88d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_LSR\_Present\_Pos@{ITM\_LSR\_Present\_Pos}}
\index{ITM\_LSR\_Present\_Pos@{ITM\_LSR\_Present\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_LSR\_Present\_Pos}{ITM\_LSR\_Present\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+LSR\+\_\+\+Present\+\_\+\+Pos~0}

ITM LSR\+: Present Position \Hypertarget{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}\label{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5}

Value identifying \doxylink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga43ad7cf33de12f2ef3a412d4f354c60f}\label{group___c_m_s_i_s___n_v_i_c_ga43ad7cf33de12f2ef3a412d4f354c60f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_BUSY\_Msk@{ITM\_TCR\_BUSY\_Msk}}
\index{ITM\_TCR\_BUSY\_Msk@{ITM\_TCR\_BUSY\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_BUSY\_Msk}{ITM\_TCR\_BUSY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9174ad4a36052c377cef4e6aba2ed484}{ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Pos}})}

ITM TCR\+: BUSY Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga43ad7cf33de12f2ef3a412d4f354c60f}\label{group___c_m_s_i_s___n_v_i_c_ga43ad7cf33de12f2ef3a412d4f354c60f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_BUSY\_Msk@{ITM\_TCR\_BUSY\_Msk}}
\index{ITM\_TCR\_BUSY\_Msk@{ITM\_TCR\_BUSY\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_BUSY\_Msk}{ITM\_TCR\_BUSY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9174ad4a36052c377cef4e6aba2ed484}{ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Pos}})}

ITM TCR\+: BUSY Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9174ad4a36052c377cef4e6aba2ed484}\label{group___c_m_s_i_s___n_v_i_c_ga9174ad4a36052c377cef4e6aba2ed484} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_BUSY\_Pos@{ITM\_TCR\_BUSY\_Pos}}
\index{ITM\_TCR\_BUSY\_Pos@{ITM\_TCR\_BUSY\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_BUSY\_Pos}{ITM\_TCR\_BUSY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Pos~23}

ITM TCR\+: BUSY Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9174ad4a36052c377cef4e6aba2ed484}\label{group___c_m_s_i_s___n_v_i_c_ga9174ad4a36052c377cef4e6aba2ed484} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_BUSY\_Pos@{ITM\_TCR\_BUSY\_Pos}}
\index{ITM\_TCR\_BUSY\_Pos@{ITM\_TCR\_BUSY\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_BUSY\_Pos}{ITM\_TCR\_BUSY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+BUSY\+\_\+\+Pos~23}

ITM TCR\+: BUSY Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga98ea1c596d43d3633a202f9ee746cf70}\label{group___c_m_s_i_s___n_v_i_c_ga98ea1c596d43d3633a202f9ee746cf70} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_DWTENA\_Msk@{ITM\_TCR\_DWTENA\_Msk}}
\index{ITM\_TCR\_DWTENA\_Msk@{ITM\_TCR\_DWTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_DWTENA\_Msk}{ITM\_TCR\_DWTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+DWTENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga30e83ebb33aa766070fe3d1f27ae820e}{ITM\+\_\+\+TCR\+\_\+\+DWTENA\+\_\+\+Pos}})}

ITM TCR\+: DWTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga98ea1c596d43d3633a202f9ee746cf70}\label{group___c_m_s_i_s___n_v_i_c_ga98ea1c596d43d3633a202f9ee746cf70} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_DWTENA\_Msk@{ITM\_TCR\_DWTENA\_Msk}}
\index{ITM\_TCR\_DWTENA\_Msk@{ITM\_TCR\_DWTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_DWTENA\_Msk}{ITM\_TCR\_DWTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+DWTENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga30e83ebb33aa766070fe3d1f27ae820e}{ITM\+\_\+\+TCR\+\_\+\+DWTENA\+\_\+\+Pos}})}

ITM TCR\+: DWTENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga30e83ebb33aa766070fe3d1f27ae820e}\label{group___c_m_s_i_s___n_v_i_c_ga30e83ebb33aa766070fe3d1f27ae820e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_DWTENA\_Pos@{ITM\_TCR\_DWTENA\_Pos}}
\index{ITM\_TCR\_DWTENA\_Pos@{ITM\_TCR\_DWTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_DWTENA\_Pos}{ITM\_TCR\_DWTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+DWTENA\+\_\+\+Pos~3}

ITM TCR\+: DWTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga30e83ebb33aa766070fe3d1f27ae820e}\label{group___c_m_s_i_s___n_v_i_c_ga30e83ebb33aa766070fe3d1f27ae820e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_DWTENA\_Pos@{ITM\_TCR\_DWTENA\_Pos}}
\index{ITM\_TCR\_DWTENA\_Pos@{ITM\_TCR\_DWTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_DWTENA\_Pos}{ITM\_TCR\_DWTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+DWTENA\+\_\+\+Pos~3}

ITM TCR\+: DWTENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gade862cf009827f7f6748fc44c541b067}\label{group___c_m_s_i_s___n_v_i_c_gade862cf009827f7f6748fc44c541b067} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_GTSFREQ\_Msk@{ITM\_TCR\_GTSFREQ\_Msk}}
\index{ITM\_TCR\_GTSFREQ\_Msk@{ITM\_TCR\_GTSFREQ\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_GTSFREQ\_Msk}{ITM\_TCR\_GTSFREQ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Msk~(3UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga96c7c7cbc0d98426c408090b41f583f1}{ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Pos}})}

ITM TCR\+: Global timestamp frequency Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gade862cf009827f7f6748fc44c541b067}\label{group___c_m_s_i_s___n_v_i_c_gade862cf009827f7f6748fc44c541b067} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_GTSFREQ\_Msk@{ITM\_TCR\_GTSFREQ\_Msk}}
\index{ITM\_TCR\_GTSFREQ\_Msk@{ITM\_TCR\_GTSFREQ\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_GTSFREQ\_Msk}{ITM\_TCR\_GTSFREQ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Msk~(3UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga96c7c7cbc0d98426c408090b41f583f1}{ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Pos}})}

ITM TCR\+: Global timestamp frequency Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga96c7c7cbc0d98426c408090b41f583f1}\label{group___c_m_s_i_s___n_v_i_c_ga96c7c7cbc0d98426c408090b41f583f1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_GTSFREQ\_Pos@{ITM\_TCR\_GTSFREQ\_Pos}}
\index{ITM\_TCR\_GTSFREQ\_Pos@{ITM\_TCR\_GTSFREQ\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_GTSFREQ\_Pos}{ITM\_TCR\_GTSFREQ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Pos~10}

ITM TCR\+: Global timestamp frequency Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga96c7c7cbc0d98426c408090b41f583f1}\label{group___c_m_s_i_s___n_v_i_c_ga96c7c7cbc0d98426c408090b41f583f1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_GTSFREQ\_Pos@{ITM\_TCR\_GTSFREQ\_Pos}}
\index{ITM\_TCR\_GTSFREQ\_Pos@{ITM\_TCR\_GTSFREQ\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_GTSFREQ\_Pos}{ITM\_TCR\_GTSFREQ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+GTSFREQ\+\_\+\+Pos~10}

ITM TCR\+: Global timestamp frequency Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7dd53e3bff24ac09d94e61cb595cb2d9}\label{group___c_m_s_i_s___n_v_i_c_ga7dd53e3bff24ac09d94e61cb595cb2d9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_ITMENA\_Msk@{ITM\_TCR\_ITMENA\_Msk}}
\index{ITM\_TCR\_ITMENA\_Msk@{ITM\_TCR\_ITMENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_ITMENA\_Msk}{ITM\_TCR\_ITMENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3286b86004bce7ffe17ee269f87f8d9d}{ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Pos}})}

ITM TCR\+: ITM Enable bit Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7dd53e3bff24ac09d94e61cb595cb2d9}\label{group___c_m_s_i_s___n_v_i_c_ga7dd53e3bff24ac09d94e61cb595cb2d9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_ITMENA\_Msk@{ITM\_TCR\_ITMENA\_Msk}}
\index{ITM\_TCR\_ITMENA\_Msk@{ITM\_TCR\_ITMENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_ITMENA\_Msk}{ITM\_TCR\_ITMENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3286b86004bce7ffe17ee269f87f8d9d}{ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Pos}})}

ITM TCR\+: ITM Enable bit Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3286b86004bce7ffe17ee269f87f8d9d}\label{group___c_m_s_i_s___n_v_i_c_ga3286b86004bce7ffe17ee269f87f8d9d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_ITMENA\_Pos@{ITM\_TCR\_ITMENA\_Pos}}
\index{ITM\_TCR\_ITMENA\_Pos@{ITM\_TCR\_ITMENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_ITMENA\_Pos}{ITM\_TCR\_ITMENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Pos~0}

ITM TCR\+: ITM Enable bit Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3286b86004bce7ffe17ee269f87f8d9d}\label{group___c_m_s_i_s___n_v_i_c_ga3286b86004bce7ffe17ee269f87f8d9d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_ITMENA\_Pos@{ITM\_TCR\_ITMENA\_Pos}}
\index{ITM\_TCR\_ITMENA\_Pos@{ITM\_TCR\_ITMENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_ITMENA\_Pos}{ITM\_TCR\_ITMENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+ITMENA\+\_\+\+Pos~0}

ITM TCR\+: ITM Enable bit Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga97476cb65bab16a328b35f81fd02010a}\label{group___c_m_s_i_s___n_v_i_c_ga97476cb65bab16a328b35f81fd02010a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_SWOENA\_Msk@{ITM\_TCR\_SWOENA\_Msk}}
\index{ITM\_TCR\_SWOENA\_Msk@{ITM\_TCR\_SWOENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_SWOENA\_Msk}{ITM\_TCR\_SWOENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7a380f0c8078f6560051406583ecd6a5}{ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Pos}})}

ITM TCR\+: SWOENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga97476cb65bab16a328b35f81fd02010a}\label{group___c_m_s_i_s___n_v_i_c_ga97476cb65bab16a328b35f81fd02010a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_SWOENA\_Msk@{ITM\_TCR\_SWOENA\_Msk}}
\index{ITM\_TCR\_SWOENA\_Msk@{ITM\_TCR\_SWOENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_SWOENA\_Msk}{ITM\_TCR\_SWOENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7a380f0c8078f6560051406583ecd6a5}{ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Pos}})}

ITM TCR\+: SWOENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7a380f0c8078f6560051406583ecd6a5}\label{group___c_m_s_i_s___n_v_i_c_ga7a380f0c8078f6560051406583ecd6a5} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_SWOENA\_Pos@{ITM\_TCR\_SWOENA\_Pos}}
\index{ITM\_TCR\_SWOENA\_Pos@{ITM\_TCR\_SWOENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_SWOENA\_Pos}{ITM\_TCR\_SWOENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Pos~4}

ITM TCR\+: SWOENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7a380f0c8078f6560051406583ecd6a5}\label{group___c_m_s_i_s___n_v_i_c_ga7a380f0c8078f6560051406583ecd6a5} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_SWOENA\_Pos@{ITM\_TCR\_SWOENA\_Pos}}
\index{ITM\_TCR\_SWOENA\_Pos@{ITM\_TCR\_SWOENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_SWOENA\_Pos}{ITM\_TCR\_SWOENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+SWOENA\+\_\+\+Pos~4}

ITM TCR\+: SWOENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac89b74a78701c25b442105d7fe2bbefb}\label{group___c_m_s_i_s___n_v_i_c_gac89b74a78701c25b442105d7fe2bbefb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_SYNCENA\_Msk@{ITM\_TCR\_SYNCENA\_Msk}}
\index{ITM\_TCR\_SYNCENA\_Msk@{ITM\_TCR\_SYNCENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_SYNCENA\_Msk}{ITM\_TCR\_SYNCENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa93a1147a39fc63980d299231252a30e}{ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Pos}})}

ITM TCR\+: SYNCENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac89b74a78701c25b442105d7fe2bbefb}\label{group___c_m_s_i_s___n_v_i_c_gac89b74a78701c25b442105d7fe2bbefb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_SYNCENA\_Msk@{ITM\_TCR\_SYNCENA\_Msk}}
\index{ITM\_TCR\_SYNCENA\_Msk@{ITM\_TCR\_SYNCENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_SYNCENA\_Msk}{ITM\_TCR\_SYNCENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa93a1147a39fc63980d299231252a30e}{ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Pos}})}

ITM TCR\+: SYNCENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa93a1147a39fc63980d299231252a30e}\label{group___c_m_s_i_s___n_v_i_c_gaa93a1147a39fc63980d299231252a30e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_SYNCENA\_Pos@{ITM\_TCR\_SYNCENA\_Pos}}
\index{ITM\_TCR\_SYNCENA\_Pos@{ITM\_TCR\_SYNCENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_SYNCENA\_Pos}{ITM\_TCR\_SYNCENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Pos~2}

ITM TCR\+: SYNCENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa93a1147a39fc63980d299231252a30e}\label{group___c_m_s_i_s___n_v_i_c_gaa93a1147a39fc63980d299231252a30e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_SYNCENA\_Pos@{ITM\_TCR\_SYNCENA\_Pos}}
\index{ITM\_TCR\_SYNCENA\_Pos@{ITM\_TCR\_SYNCENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_SYNCENA\_Pos}{ITM\_TCR\_SYNCENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+SYNCENA\+\_\+\+Pos~2}

ITM TCR\+: SYNCENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga60c20bd9649d1da5a2be8e656ba19a60}\label{group___c_m_s_i_s___n_v_i_c_ga60c20bd9649d1da5a2be8e656ba19a60} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_TraceBusID\_Msk@{ITM\_TCR\_TraceBusID\_Msk}}
\index{ITM\_TCR\_TraceBusID\_Msk@{ITM\_TCR\_TraceBusID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_TraceBusID\_Msk}{ITM\_TCR\_TraceBusID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Msk~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaca0281de867f33114aac0636f7ce65d3}{ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Pos}})}

ITM TCR\+: ATBID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga60c20bd9649d1da5a2be8e656ba19a60}\label{group___c_m_s_i_s___n_v_i_c_ga60c20bd9649d1da5a2be8e656ba19a60} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_TraceBusID\_Msk@{ITM\_TCR\_TraceBusID\_Msk}}
\index{ITM\_TCR\_TraceBusID\_Msk@{ITM\_TCR\_TraceBusID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_TraceBusID\_Msk}{ITM\_TCR\_TraceBusID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Msk~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaca0281de867f33114aac0636f7ce65d3}{ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Pos}})}

ITM TCR\+: ATBID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaca0281de867f33114aac0636f7ce65d3}\label{group___c_m_s_i_s___n_v_i_c_gaca0281de867f33114aac0636f7ce65d3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_TraceBusID\_Pos@{ITM\_TCR\_TraceBusID\_Pos}}
\index{ITM\_TCR\_TraceBusID\_Pos@{ITM\_TCR\_TraceBusID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_TraceBusID\_Pos}{ITM\_TCR\_TraceBusID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Pos~16}

ITM TCR\+: ATBID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaca0281de867f33114aac0636f7ce65d3}\label{group___c_m_s_i_s___n_v_i_c_gaca0281de867f33114aac0636f7ce65d3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_TraceBusID\_Pos@{ITM\_TCR\_TraceBusID\_Pos}}
\index{ITM\_TCR\_TraceBusID\_Pos@{ITM\_TCR\_TraceBusID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_TraceBusID\_Pos}{ITM\_TCR\_TraceBusID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+Trace\+Bus\+ID\+\_\+\+Pos~16}

ITM TCR\+: ATBID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga436b2e8fa24328f48f2da31c00fc9e65}\label{group___c_m_s_i_s___n_v_i_c_ga436b2e8fa24328f48f2da31c00fc9e65} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_TSENA\_Msk@{ITM\_TCR\_TSENA\_Msk}}
\index{ITM\_TCR\_TSENA\_Msk@{ITM\_TCR\_TSENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_TSENA\_Msk}{ITM\_TCR\_TSENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5aa381845f810114ab519b90753922a1}{ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Pos}})}

ITM TCR\+: TSENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga436b2e8fa24328f48f2da31c00fc9e65}\label{group___c_m_s_i_s___n_v_i_c_ga436b2e8fa24328f48f2da31c00fc9e65} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_TSENA\_Msk@{ITM\_TCR\_TSENA\_Msk}}
\index{ITM\_TCR\_TSENA\_Msk@{ITM\_TCR\_TSENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_TSENA\_Msk}{ITM\_TCR\_TSENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5aa381845f810114ab519b90753922a1}{ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Pos}})}

ITM TCR\+: TSENA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5aa381845f810114ab519b90753922a1}\label{group___c_m_s_i_s___n_v_i_c_ga5aa381845f810114ab519b90753922a1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_TSENA\_Pos@{ITM\_TCR\_TSENA\_Pos}}
\index{ITM\_TCR\_TSENA\_Pos@{ITM\_TCR\_TSENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_TSENA\_Pos}{ITM\_TCR\_TSENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Pos~1}

ITM TCR\+: TSENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5aa381845f810114ab519b90753922a1}\label{group___c_m_s_i_s___n_v_i_c_ga5aa381845f810114ab519b90753922a1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_TSENA\_Pos@{ITM\_TCR\_TSENA\_Pos}}
\index{ITM\_TCR\_TSENA\_Pos@{ITM\_TCR\_TSENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_TSENA\_Pos}{ITM\_TCR\_TSENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+TSENA\+\_\+\+Pos~1}

ITM TCR\+: TSENA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7a723f71bfb0204c264d8dbe8cc7ae52}\label{group___c_m_s_i_s___n_v_i_c_ga7a723f71bfb0204c264d8dbe8cc7ae52} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_TSPrescale\_Msk@{ITM\_TCR\_TSPrescale\_Msk}}
\index{ITM\_TCR\_TSPrescale\_Msk@{ITM\_TCR\_TSPrescale\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_TSPrescale\_Msk}{ITM\_TCR\_TSPrescale\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Msk~(3UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad7bc9ee1732032c6e0de035f0978e473}{ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Pos}})}

ITM TCR\+: TSPrescale Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7a723f71bfb0204c264d8dbe8cc7ae52}\label{group___c_m_s_i_s___n_v_i_c_ga7a723f71bfb0204c264d8dbe8cc7ae52} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_TSPrescale\_Msk@{ITM\_TCR\_TSPrescale\_Msk}}
\index{ITM\_TCR\_TSPrescale\_Msk@{ITM\_TCR\_TSPrescale\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_TSPrescale\_Msk}{ITM\_TCR\_TSPrescale\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Msk~(3UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad7bc9ee1732032c6e0de035f0978e473}{ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Pos}})}

ITM TCR\+: TSPrescale Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad7bc9ee1732032c6e0de035f0978e473}\label{group___c_m_s_i_s___n_v_i_c_gad7bc9ee1732032c6e0de035f0978e473} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_TSPrescale\_Pos@{ITM\_TCR\_TSPrescale\_Pos}}
\index{ITM\_TCR\_TSPrescale\_Pos@{ITM\_TCR\_TSPrescale\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_TSPrescale\_Pos}{ITM\_TCR\_TSPrescale\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Pos~8}

ITM TCR\+: TSPrescale Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad7bc9ee1732032c6e0de035f0978e473}\label{group___c_m_s_i_s___n_v_i_c_gad7bc9ee1732032c6e0de035f0978e473} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TCR\_TSPrescale\_Pos@{ITM\_TCR\_TSPrescale\_Pos}}
\index{ITM\_TCR\_TSPrescale\_Pos@{ITM\_TCR\_TSPrescale\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TCR\_TSPrescale\_Pos}{ITM\_TCR\_TSPrescale\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TCR\+\_\+\+TSPrescale\+\_\+\+Pos~8}

ITM TCR\+: TSPrescale Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga168e089d882df325a387aab3a802a46b}\label{group___c_m_s_i_s___n_v_i_c_ga168e089d882df325a387aab3a802a46b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TPR\_PRIVMASK\_Msk@{ITM\_TPR\_PRIVMASK\_Msk}}
\index{ITM\_TPR\_PRIVMASK\_Msk@{ITM\_TPR\_PRIVMASK\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TPR\_PRIVMASK\_Msk}{ITM\_TPR\_PRIVMASK\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7abe5e590d1611599df87a1884a352e8}{ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Pos}})}

ITM TPR\+: PRIVMASK Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga168e089d882df325a387aab3a802a46b}\label{group___c_m_s_i_s___n_v_i_c_ga168e089d882df325a387aab3a802a46b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TPR\_PRIVMASK\_Msk@{ITM\_TPR\_PRIVMASK\_Msk}}
\index{ITM\_TPR\_PRIVMASK\_Msk@{ITM\_TPR\_PRIVMASK\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TPR\_PRIVMASK\_Msk}{ITM\_TPR\_PRIVMASK\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7abe5e590d1611599df87a1884a352e8}{ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Pos}})}

ITM TPR\+: PRIVMASK Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7abe5e590d1611599df87a1884a352e8}\label{group___c_m_s_i_s___n_v_i_c_ga7abe5e590d1611599df87a1884a352e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TPR\_PRIVMASK\_Pos@{ITM\_TPR\_PRIVMASK\_Pos}}
\index{ITM\_TPR\_PRIVMASK\_Pos@{ITM\_TPR\_PRIVMASK\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TPR\_PRIVMASK\_Pos}{ITM\_TPR\_PRIVMASK\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Pos~0}

ITM TPR\+: PRIVMASK Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7abe5e590d1611599df87a1884a352e8}\label{group___c_m_s_i_s___n_v_i_c_ga7abe5e590d1611599df87a1884a352e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!ITM\_TPR\_PRIVMASK\_Pos@{ITM\_TPR\_PRIVMASK\_Pos}}
\index{ITM\_TPR\_PRIVMASK\_Pos@{ITM\_TPR\_PRIVMASK\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{ITM\_TPR\_PRIVMASK\_Pos}{ITM\_TPR\_PRIVMASK\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+TPR\+\_\+\+PRIVMASK\+\_\+\+Pos~0}

ITM TPR\+: PRIVMASK Position \Hypertarget{group___c_m_s_i_s___s_c_b_gac8e97e8ce56ae9f57da1363a937f8a17}\label{group___c_m_s_i_s___s_c_b_gac8e97e8ce56ae9f57da1363a937f8a17} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC}{NVIC}}
{\footnotesize\ttfamily \#define NVIC~((\mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}}      \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa0288691785a5f868238e0468b39523d}{NVIC\+\_\+\+BASE}}     )}

NVIC configuration struct ~\newline
 \Hypertarget{group___c_m_s_i_s___s_c_b_gaa0288691785a5f868238e0468b39523d}\label{group___c_m_s_i_s___s_c_b_gaa0288691785a5f868238e0468b39523d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_BASE}{NVIC\_BASE}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0100\+UL)}

NVIC Base Address ~\newline
 \Hypertarget{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}\label{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}})}

STIR\+: INTLINESNUM Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}\label{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}})}

STIR\+: INTLINESNUM Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}\label{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0}

STIR\+: INTLINESNUM Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}\label{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0}

STIR\+: INTLINESNUM Position \Hypertarget{group___c_m_s_i_s___s_c_b_gaaaf6477c2bde2f00f99e3c2fd1060b01}\label{group___c_m_s_i_s___s_c_b_gaaaf6477c2bde2f00f99e3c2fd1060b01} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB@{SCB}}
\index{SCB@{SCB}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB}{SCB}}
{\footnotesize\ttfamily \#define SCB~((\mbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{SCB\+\_\+\+BASE}}      )}

SCB configuration struct ~\newline
 \Hypertarget{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}\label{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}}
\index{SCB\_AIRCR\_ENDIANESS\_Msk@{SCB\_AIRCR\_ENDIANESS\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_ENDIANESS\_Msk}{SCB\_AIRCR\_ENDIANESS\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}{SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}})}

SCB AIRCR\+: ENDIANESS Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}\label{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}}
\index{SCB\_AIRCR\_ENDIANESS\_Pos@{SCB\_AIRCR\_ENDIANESS\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_ENDIANESS\_Pos}{SCB\_AIRCR\_ENDIANESS\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos~15}

SCB AIRCR\+: ENDIANESS Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}\label{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_PRIGROUP\_Msk@{SCB\_AIRCR\_PRIGROUP\_Msk}}
\index{SCB\_AIRCR\_PRIGROUP\_Msk@{SCB\_AIRCR\_PRIGROUP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP\_Msk}{SCB\_AIRCR\_PRIGROUP\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Msk~(7UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos}})}

SCB AIRCR\+: PRIGROUP Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}\label{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_PRIGROUP\_Pos@{SCB\_AIRCR\_PRIGROUP\_Pos}}
\index{SCB\_AIRCR\_PRIGROUP\_Pos@{SCB\_AIRCR\_PRIGROUP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_PRIGROUP\_Pos}{SCB\_AIRCR\_PRIGROUP\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+PRIGROUP\+\_\+\+Pos~8}

SCB AIRCR\+: PRIGROUP Position \Hypertarget{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}\label{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Msk@{SCB\_AIRCR\_SYSRESETREQ\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_SYSRESETREQ\_Msk}{SCB\_AIRCR\_SYSRESETREQ\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}{SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}})}

SCB AIRCR\+: SYSRESETREQ Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}\label{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}}
\index{SCB\_AIRCR\_SYSRESETREQ\_Pos@{SCB\_AIRCR\_SYSRESETREQ\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_SYSRESETREQ\_Pos}{SCB\_AIRCR\_SYSRESETREQ\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos~2}

SCB AIRCR\+: SYSRESETREQ Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}\label{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Msk@{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}{SCB\_AIRCR\_VECTCLRACTIVE\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}{SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}})}

SCB AIRCR\+: VECTCLRACTIVE Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}\label{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}}
\index{SCB\_AIRCR\_VECTCLRACTIVE\_Pos@{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}{SCB\_AIRCR\_VECTCLRACTIVE\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos~1}

SCB AIRCR\+: VECTCLRACTIVE Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}\label{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}}
\index{SCB\_AIRCR\_VECTKEY\_Msk@{SCB\_AIRCR\_VECTKEY\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTKEY\_Msk}{SCB\_AIRCR\_VECTKEY\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}})}

SCB AIRCR\+: VECTKEY Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}\label{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}}
\index{SCB\_AIRCR\_VECTKEY\_Pos@{SCB\_AIRCR\_VECTKEY\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTKEY\_Pos}{SCB\_AIRCR\_VECTKEY\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos~16}

SCB AIRCR\+: VECTKEY Position \Hypertarget{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}\label{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Msk@{SCB\_AIRCR\_VECTKEYSTAT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTKEYSTAT\_Msk}{SCB\_AIRCR\_VECTKEYSTAT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}{SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}})}

SCB AIRCR\+: VECTKEYSTAT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}\label{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}}
\index{SCB\_AIRCR\_VECTKEYSTAT\_Pos@{SCB\_AIRCR\_VECTKEYSTAT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTKEYSTAT\_Pos}{SCB\_AIRCR\_VECTKEYSTAT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos~16}

SCB AIRCR\+: VECTKEYSTAT Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga3006e31968bb9725e7b4ee0784d99f7f}\label{group___c_m_s_i_s___s_c_b_ga3006e31968bb9725e7b4ee0784d99f7f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_VECTRESET\_Msk@{SCB\_AIRCR\_VECTRESET\_Msk}}
\index{SCB\_AIRCR\_VECTRESET\_Msk@{SCB\_AIRCR\_VECTRESET\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTRESET\_Msk}{SCB\_AIRCR\_VECTRESET\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0d483d9569cd9d1b46ec0d171b1f18d8}{SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos}})}

SCB AIRCR\+: VECTRESET Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga0d483d9569cd9d1b46ec0d171b1f18d8}\label{group___c_m_s_i_s___s_c_b_ga0d483d9569cd9d1b46ec0d171b1f18d8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_AIRCR\_VECTRESET\_Pos@{SCB\_AIRCR\_VECTRESET\_Pos}}
\index{SCB\_AIRCR\_VECTRESET\_Pos@{SCB\_AIRCR\_VECTRESET\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_AIRCR\_VECTRESET\_Pos}{SCB\_AIRCR\_VECTRESET\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+AIRCR\+\_\+\+VECTRESET\+\_\+\+Pos~0}

SCB AIRCR\+: VECTRESET Position \Hypertarget{group___c_m_s_i_s___s_c_b_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}\label{group___c_m_s_i_s___s_c_b_gad55a7ddb8d4b2398b0c1cfec76c0d9fd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_BASE}{SCB\_BASE}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0\+D00\+UL)}

System Control Block Base Address ~\newline
 \Hypertarget{group___c_m_s_i_s___s_c_b_ga89a28cc31cfc7d52d9d7a8fcc69c7eac}\label{group___c_m_s_i_s___s_c_b_ga89a28cc31cfc7d52d9d7a8fcc69c7eac} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CCR\_BFHFNMIGN\_Msk@{SCB\_CCR\_BFHFNMIGN\_Msk}}
\index{SCB\_CCR\_BFHFNMIGN\_Msk@{SCB\_CCR\_BFHFNMIGN\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CCR\_BFHFNMIGN\_Msk}{SCB\_CCR\_BFHFNMIGN\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf}{SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos}})}

SCB CCR\+: BFHFNMIGN Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf}\label{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CCR\_BFHFNMIGN\_Pos@{SCB\_CCR\_BFHFNMIGN\_Pos}}
\index{SCB\_CCR\_BFHFNMIGN\_Pos@{SCB\_CCR\_BFHFNMIGN\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CCR\_BFHFNMIGN\_Pos}{SCB\_CCR\_BFHFNMIGN\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos~8}

SCB CCR\+: BFHFNMIGN Position \Hypertarget{group___c_m_s_i_s___s_c_b_gabb9aeac71b3abd8586d0297070f61dcb}\label{group___c_m_s_i_s___s_c_b_gabb9aeac71b3abd8586d0297070f61dcb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CCR\_DIV\_0\_TRP\_Msk@{SCB\_CCR\_DIV\_0\_TRP\_Msk}}
\index{SCB\_CCR\_DIV\_0\_TRP\_Msk@{SCB\_CCR\_DIV\_0\_TRP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CCR\_DIV\_0\_TRP\_Msk}{SCB\_CCR\_DIV\_0\_TRP\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba}{SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos}})}

SCB CCR\+: DIV\+\_\+0\+\_\+\+TRP Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba}\label{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CCR\_DIV\_0\_TRP\_Pos@{SCB\_CCR\_DIV\_0\_TRP\_Pos}}
\index{SCB\_CCR\_DIV\_0\_TRP\_Pos@{SCB\_CCR\_DIV\_0\_TRP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CCR\_DIV\_0\_TRP\_Pos}{SCB\_CCR\_DIV\_0\_TRP\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos~4}

SCB CCR\+: DIV\+\_\+0\+\_\+\+TRP Position \Hypertarget{group___c_m_s_i_s___s_c_b_gafe0f6be81b35d72d0736a0a1e3b4fbb3}\label{group___c_m_s_i_s___s_c_b_gafe0f6be81b35d72d0736a0a1e3b4fbb3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CCR\_NONBASETHRDENA\_Msk@{SCB\_CCR\_NONBASETHRDENA\_Msk}}
\index{SCB\_CCR\_NONBASETHRDENA\_Msk@{SCB\_CCR\_NONBASETHRDENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CCR\_NONBASETHRDENA\_Msk}{SCB\_CCR\_NONBASETHRDENA\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab4615f7deb07386350365b10240a3c83}{SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos}})}

SCB CCR\+: NONBASETHRDENA Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gab4615f7deb07386350365b10240a3c83}\label{group___c_m_s_i_s___s_c_b_gab4615f7deb07386350365b10240a3c83} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CCR\_NONBASETHRDENA\_Pos@{SCB\_CCR\_NONBASETHRDENA\_Pos}}
\index{SCB\_CCR\_NONBASETHRDENA\_Pos@{SCB\_CCR\_NONBASETHRDENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CCR\_NONBASETHRDENA\_Pos}{SCB\_CCR\_NONBASETHRDENA\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+NONBASETHRDENA\+\_\+\+Pos~0}

SCB CCR\+: NONBASETHRDENA Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}\label{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}}
\index{SCB\_CCR\_STKALIGN\_Msk@{SCB\_CCR\_STKALIGN\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CCR\_STKALIGN\_Msk}{SCB\_CCR\_STKALIGN\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}{SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos}})}

SCB CCR\+: STKALIGN Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}\label{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}}
\index{SCB\_CCR\_STKALIGN\_Pos@{SCB\_CCR\_STKALIGN\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CCR\_STKALIGN\_Pos}{SCB\_CCR\_STKALIGN\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+STKALIGN\+\_\+\+Pos~9}

SCB CCR\+: STKALIGN Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}\label{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Msk@{SCB\_CCR\_UNALIGN\_TRP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CCR\_UNALIGN\_TRP\_Msk}{SCB\_CCR\_UNALIGN\_TRP\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}{SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}})}

SCB CCR\+: UNALIGN\+\_\+\+TRP Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}\label{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}}
\index{SCB\_CCR\_UNALIGN\_TRP\_Pos@{SCB\_CCR\_UNALIGN\_TRP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CCR\_UNALIGN\_TRP\_Pos}{SCB\_CCR\_UNALIGN\_TRP\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos~3}

SCB CCR\+: UNALIGN\+\_\+\+TRP Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga4cf59b6343ca962c80e1885710da90aa}\label{group___c_m_s_i_s___s_c_b_ga4cf59b6343ca962c80e1885710da90aa} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CCR\_USERSETMPEND\_Msk@{SCB\_CCR\_USERSETMPEND\_Msk}}
\index{SCB\_CCR\_USERSETMPEND\_Msk@{SCB\_CCR\_USERSETMPEND\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CCR\_USERSETMPEND\_Msk}{SCB\_CCR\_USERSETMPEND\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e}{SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos}})}

SCB CCR\+: USERSETMPEND Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e}\label{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CCR\_USERSETMPEND\_Pos@{SCB\_CCR\_USERSETMPEND\_Pos}}
\index{SCB\_CCR\_USERSETMPEND\_Pos@{SCB\_CCR\_USERSETMPEND\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CCR\_USERSETMPEND\_Pos}{SCB\_CCR\_USERSETMPEND\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos~1}

SCB CCR\+: USERSETMPEND Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga26dc1ddfdc37a6b92597a6f7e498c1d6}\label{group___c_m_s_i_s___s_c_b_ga26dc1ddfdc37a6b92597a6f7e498c1d6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CFSR\_BUSFAULTSR\_Msk@{SCB\_CFSR\_BUSFAULTSR\_Msk}}
\index{SCB\_CFSR\_BUSFAULTSR\_Msk@{SCB\_CFSR\_BUSFAULTSR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_BUSFAULTSR\_Msk}{SCB\_CFSR\_BUSFAULTSR\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga555a24f4f57d199f91d1d1ab7c8c3c8a}{SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos}})}

SCB CFSR\+: Bus Fault Status Register Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga555a24f4f57d199f91d1d1ab7c8c3c8a}\label{group___c_m_s_i_s___s_c_b_ga555a24f4f57d199f91d1d1ab7c8c3c8a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CFSR\_BUSFAULTSR\_Pos@{SCB\_CFSR\_BUSFAULTSR\_Pos}}
\index{SCB\_CFSR\_BUSFAULTSR\_Pos@{SCB\_CFSR\_BUSFAULTSR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_BUSFAULTSR\_Pos}{SCB\_CFSR\_BUSFAULTSR\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+BUSFAULTSR\+\_\+\+Pos~8}

SCB CFSR\+: Bus Fault Status Register Position \Hypertarget{group___c_m_s_i_s___s_c_b_gad46716159a3808c9e7da22067d6bec98}\label{group___c_m_s_i_s___s_c_b_gad46716159a3808c9e7da22067d6bec98} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CFSR\_MEMFAULTSR\_Msk@{SCB\_CFSR\_MEMFAULTSR\_Msk}}
\index{SCB\_CFSR\_MEMFAULTSR\_Msk@{SCB\_CFSR\_MEMFAULTSR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_MEMFAULTSR\_Msk}{SCB\_CFSR\_MEMFAULTSR\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga91f41491cec5b5acca3fbc94efbd799e}{SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos}})}

SCB CFSR\+: Memory Manage Fault Status Register Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga91f41491cec5b5acca3fbc94efbd799e}\label{group___c_m_s_i_s___s_c_b_ga91f41491cec5b5acca3fbc94efbd799e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CFSR\_MEMFAULTSR\_Pos@{SCB\_CFSR\_MEMFAULTSR\_Pos}}
\index{SCB\_CFSR\_MEMFAULTSR\_Pos@{SCB\_CFSR\_MEMFAULTSR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_MEMFAULTSR\_Pos}{SCB\_CFSR\_MEMFAULTSR\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+MEMFAULTSR\+\_\+\+Pos~0}

SCB CFSR\+: Memory Manage Fault Status Register Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga565807b1a3f31891f1f967d0fa30d03f}\label{group___c_m_s_i_s___s_c_b_ga565807b1a3f31891f1f967d0fa30d03f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CFSR\_USGFAULTSR\_Msk@{SCB\_CFSR\_USGFAULTSR\_Msk}}
\index{SCB\_CFSR\_USGFAULTSR\_Msk@{SCB\_CFSR\_USGFAULTSR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_USGFAULTSR\_Msk}{SCB\_CFSR\_USGFAULTSR\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8e4197b295c8560e68e2d71285c7879}{SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos}})}

SCB CFSR\+: Usage Fault Status Register Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gac8e4197b295c8560e68e2d71285c7879}\label{group___c_m_s_i_s___s_c_b_gac8e4197b295c8560e68e2d71285c7879} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CFSR\_USGFAULTSR\_Pos@{SCB\_CFSR\_USGFAULTSR\_Pos}}
\index{SCB\_CFSR\_USGFAULTSR\_Pos@{SCB\_CFSR\_USGFAULTSR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CFSR\_USGFAULTSR\_Pos}{SCB\_CFSR\_USGFAULTSR\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CFSR\+\_\+\+USGFAULTSR\+\_\+\+Pos~16}

SCB CFSR\+: Usage Fault Status Register Position \Hypertarget{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}\label{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}}
\index{SCB\_CPUID\_ARCHITECTURE\_Msk@{SCB\_CPUID\_ARCHITECTURE\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_ARCHITECTURE\_Msk}{SCB\_CPUID\_ARCHITECTURE\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}{SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}})}

SCB CPUID\+: ARCHITECTURE Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}\label{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}}
\index{SCB\_CPUID\_ARCHITECTURE\_Pos@{SCB\_CPUID\_ARCHITECTURE\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_ARCHITECTURE\_Pos}{SCB\_CPUID\_ARCHITECTURE\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos~16}

SCB CPUID\+: ARCHITECTURE Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}\label{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}}
\index{SCB\_CPUID\_IMPLEMENTER\_Msk@{SCB\_CPUID\_IMPLEMENTER\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_IMPLEMENTER\_Msk}{SCB\_CPUID\_IMPLEMENTER\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}{SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}})}

SCB CPUID\+: IMPLEMENTER Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}\label{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}}
\index{SCB\_CPUID\_IMPLEMENTER\_Pos@{SCB\_CPUID\_IMPLEMENTER\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_IMPLEMENTER\_Pos}{SCB\_CPUID\_IMPLEMENTER\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos~24}

SCB CPUID\+: IMPLEMENTER Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}\label{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}}
\index{SCB\_CPUID\_PARTNO\_Msk@{SCB\_CPUID\_PARTNO\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_PARTNO\_Msk}{SCB\_CPUID\_PARTNO\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}{SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}})}

SCB CPUID\+: PARTNO Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}\label{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}}
\index{SCB\_CPUID\_PARTNO\_Pos@{SCB\_CPUID\_PARTNO\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_PARTNO\_Pos}{SCB\_CPUID\_PARTNO\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos~4}

SCB CPUID\+: PARTNO Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}\label{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}}
\index{SCB\_CPUID\_REVISION\_Msk@{SCB\_CPUID\_REVISION\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_REVISION\_Msk}{SCB\_CPUID\_REVISION\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}{SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}})}

SCB CPUID\+: REVISION Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}\label{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}}
\index{SCB\_CPUID\_REVISION\_Pos@{SCB\_CPUID\_REVISION\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_REVISION\_Pos}{SCB\_CPUID\_REVISION\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos~0}

SCB CPUID\+: REVISION Position \Hypertarget{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}\label{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}}
\index{SCB\_CPUID\_VARIANT\_Msk@{SCB\_CPUID\_VARIANT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_VARIANT\_Msk}{SCB\_CPUID\_VARIANT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}{SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}})}

SCB CPUID\+: VARIANT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}\label{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}}
\index{SCB\_CPUID\_VARIANT\_Pos@{SCB\_CPUID\_VARIANT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_CPUID\_VARIANT\_Pos}{SCB\_CPUID\_VARIANT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos~20}

SCB CPUID\+: VARIANT Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga609edf8f50bc49adb51ae28bcecefe1f}\label{group___c_m_s_i_s___s_c_b_ga609edf8f50bc49adb51ae28bcecefe1f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_DFSR\_BKPT\_Msk@{SCB\_DFSR\_BKPT\_Msk}}
\index{SCB\_DFSR\_BKPT\_Msk@{SCB\_DFSR\_BKPT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_BKPT\_Msk}{SCB\_DFSR\_BKPT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf28fdce48655f0dcefb383aebf26b050}{SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos}})}

SCB DFSR\+: BKPT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaf28fdce48655f0dcefb383aebf26b050}\label{group___c_m_s_i_s___s_c_b_gaf28fdce48655f0dcefb383aebf26b050} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_DFSR\_BKPT\_Pos@{SCB\_DFSR\_BKPT\_Pos}}
\index{SCB\_DFSR\_BKPT\_Pos@{SCB\_DFSR\_BKPT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_BKPT\_Pos}{SCB\_DFSR\_BKPT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+BKPT\+\_\+\+Pos~1}

SCB DFSR\+: BKPT Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga3f7384b8a761704655fd45396a305663}\label{group___c_m_s_i_s___s_c_b_ga3f7384b8a761704655fd45396a305663} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_DFSR\_DWTTRAP\_Msk@{SCB\_DFSR\_DWTTRAP\_Msk}}
\index{SCB\_DFSR\_DWTTRAP\_Msk@{SCB\_DFSR\_DWTTRAP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_DWTTRAP\_Msk}{SCB\_DFSR\_DWTTRAP\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaccf82364c6d0ed7206f1084277b7cc61}{SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos}})}

SCB DFSR\+: DWTTRAP Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaccf82364c6d0ed7206f1084277b7cc61}\label{group___c_m_s_i_s___s_c_b_gaccf82364c6d0ed7206f1084277b7cc61} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_DFSR\_DWTTRAP\_Pos@{SCB\_DFSR\_DWTTRAP\_Pos}}
\index{SCB\_DFSR\_DWTTRAP\_Pos@{SCB\_DFSR\_DWTTRAP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_DWTTRAP\_Pos}{SCB\_DFSR\_DWTTRAP\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+DWTTRAP\+\_\+\+Pos~2}

SCB DFSR\+: DWTTRAP Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga3cba2ec1f588ce0b10b191d6b0d23399}\label{group___c_m_s_i_s___s_c_b_ga3cba2ec1f588ce0b10b191d6b0d23399} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_DFSR\_EXTERNAL\_Msk@{SCB\_DFSR\_EXTERNAL\_Msk}}
\index{SCB\_DFSR\_EXTERNAL\_Msk@{SCB\_DFSR\_EXTERNAL\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_EXTERNAL\_Msk}{SCB\_DFSR\_EXTERNAL\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga13f502fb5ac673df9c287488c40b0c1d}{SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos}})}

SCB DFSR\+: EXTERNAL Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga13f502fb5ac673df9c287488c40b0c1d}\label{group___c_m_s_i_s___s_c_b_ga13f502fb5ac673df9c287488c40b0c1d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_DFSR\_EXTERNAL\_Pos@{SCB\_DFSR\_EXTERNAL\_Pos}}
\index{SCB\_DFSR\_EXTERNAL\_Pos@{SCB\_DFSR\_EXTERNAL\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_EXTERNAL\_Pos}{SCB\_DFSR\_EXTERNAL\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+EXTERNAL\+\_\+\+Pos~4}

SCB DFSR\+: EXTERNAL Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga200bcf918d57443b5e29e8ce552e4bdf}\label{group___c_m_s_i_s___s_c_b_ga200bcf918d57443b5e29e8ce552e4bdf} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_DFSR\_HALTED\_Msk@{SCB\_DFSR\_HALTED\_Msk}}
\index{SCB\_DFSR\_HALTED\_Msk@{SCB\_DFSR\_HALTED\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_HALTED\_Msk}{SCB\_DFSR\_HALTED\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaef4ec28427f9f88ac70a13ae4e541378}{SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos}})}

SCB DFSR\+: HALTED Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaef4ec28427f9f88ac70a13ae4e541378}\label{group___c_m_s_i_s___s_c_b_gaef4ec28427f9f88ac70a13ae4e541378} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_DFSR\_HALTED\_Pos@{SCB\_DFSR\_HALTED\_Pos}}
\index{SCB\_DFSR\_HALTED\_Pos@{SCB\_DFSR\_HALTED\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_HALTED\_Pos}{SCB\_DFSR\_HALTED\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+HALTED\+\_\+\+Pos~0}

SCB DFSR\+: HALTED Position \Hypertarget{group___c_m_s_i_s___s_c_b_gacbb931575c07b324ec793775b7c44d05}\label{group___c_m_s_i_s___s_c_b_gacbb931575c07b324ec793775b7c44d05} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_DFSR\_VCATCH\_Msk@{SCB\_DFSR\_VCATCH\_Msk}}
\index{SCB\_DFSR\_VCATCH\_Msk@{SCB\_DFSR\_VCATCH\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_VCATCH\_Msk}{SCB\_DFSR\_VCATCH\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad02d3eaf062ac184c18a7889c9b6de57}{SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos}})}

SCB DFSR\+: VCATCH Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gad02d3eaf062ac184c18a7889c9b6de57}\label{group___c_m_s_i_s___s_c_b_gad02d3eaf062ac184c18a7889c9b6de57} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_DFSR\_VCATCH\_Pos@{SCB\_DFSR\_VCATCH\_Pos}}
\index{SCB\_DFSR\_VCATCH\_Pos@{SCB\_DFSR\_VCATCH\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_DFSR\_VCATCH\_Pos}{SCB\_DFSR\_VCATCH\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+DFSR\+\_\+\+VCATCH\+\_\+\+Pos~3}

SCB DFSR\+: VCATCH Position \Hypertarget{group___c_m_s_i_s___s_c_b_gababd60e94756bb33929d5e6f25d8dba3}\label{group___c_m_s_i_s___s_c_b_gababd60e94756bb33929d5e6f25d8dba3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_HFSR\_DEBUGEVT\_Msk@{SCB\_HFSR\_DEBUGEVT\_Msk}}
\index{SCB\_HFSR\_DEBUGEVT\_Msk@{SCB\_HFSR\_DEBUGEVT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_HFSR\_DEBUGEVT\_Msk}{SCB\_HFSR\_DEBUGEVT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga300c90cfb7b35c82b4d44ad16c757ffb}{SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos}})}

SCB HFSR\+: DEBUGEVT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga300c90cfb7b35c82b4d44ad16c757ffb}\label{group___c_m_s_i_s___s_c_b_ga300c90cfb7b35c82b4d44ad16c757ffb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_HFSR\_DEBUGEVT\_Pos@{SCB\_HFSR\_DEBUGEVT\_Pos}}
\index{SCB\_HFSR\_DEBUGEVT\_Pos@{SCB\_HFSR\_DEBUGEVT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_HFSR\_DEBUGEVT\_Pos}{SCB\_HFSR\_DEBUGEVT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+DEBUGEVT\+\_\+\+Pos~31}

SCB HFSR\+: DEBUGEVT Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga6560d97ed043bc01152a7247bafa3157}\label{group___c_m_s_i_s___s_c_b_ga6560d97ed043bc01152a7247bafa3157} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_HFSR\_FORCED\_Msk@{SCB\_HFSR\_FORCED\_Msk}}
\index{SCB\_HFSR\_FORCED\_Msk@{SCB\_HFSR\_FORCED\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_HFSR\_FORCED\_Msk}{SCB\_HFSR\_FORCED\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab361e54183a378474cb419ae2a55d6f4}{SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos}})}

SCB HFSR\+: FORCED Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gab361e54183a378474cb419ae2a55d6f4}\label{group___c_m_s_i_s___s_c_b_gab361e54183a378474cb419ae2a55d6f4} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_HFSR\_FORCED\_Pos@{SCB\_HFSR\_FORCED\_Pos}}
\index{SCB\_HFSR\_FORCED\_Pos@{SCB\_HFSR\_FORCED\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_HFSR\_FORCED\_Pos}{SCB\_HFSR\_FORCED\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+FORCED\+\_\+\+Pos~30}

SCB HFSR\+: FORCED Position \Hypertarget{group___c_m_s_i_s___s_c_b_gaac5e289211d0a63fe879a9691cb9e1a9}\label{group___c_m_s_i_s___s_c_b_gaac5e289211d0a63fe879a9691cb9e1a9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_HFSR\_VECTTBL\_Msk@{SCB\_HFSR\_VECTTBL\_Msk}}
\index{SCB\_HFSR\_VECTTBL\_Msk@{SCB\_HFSR\_VECTTBL\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_HFSR\_VECTTBL\_Msk}{SCB\_HFSR\_VECTTBL\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77993da8de35adea7bda6a4475f036ab}{SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos}})}

SCB HFSR\+: VECTTBL Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga77993da8de35adea7bda6a4475f036ab}\label{group___c_m_s_i_s___s_c_b_ga77993da8de35adea7bda6a4475f036ab} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_HFSR\_VECTTBL\_Pos@{SCB\_HFSR\_VECTTBL\_Pos}}
\index{SCB\_HFSR\_VECTTBL\_Pos@{SCB\_HFSR\_VECTTBL\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_HFSR\_VECTTBL\_Pos}{SCB\_HFSR\_VECTTBL\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+HFSR\+\_\+\+VECTTBL\+\_\+\+Pos~1}

SCB HFSR\+: VECTTBL Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}\label{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}}
\index{SCB\_ICSR\_ISRPENDING\_Msk@{SCB\_ICSR\_ISRPENDING\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_ISRPENDING\_Msk}{SCB\_ICSR\_ISRPENDING\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}{SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}})}

SCB ICSR\+: ISRPENDING Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}\label{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}}
\index{SCB\_ICSR\_ISRPENDING\_Pos@{SCB\_ICSR\_ISRPENDING\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_ISRPENDING\_Pos}{SCB\_ICSR\_ISRPENDING\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos~22}

SCB ICSR\+: ISRPENDING Position \Hypertarget{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}\label{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}}
\index{SCB\_ICSR\_ISRPREEMPT\_Msk@{SCB\_ICSR\_ISRPREEMPT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_ISRPREEMPT\_Msk}{SCB\_ICSR\_ISRPREEMPT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}{SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}})}

SCB ICSR\+: ISRPREEMPT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}\label{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}}
\index{SCB\_ICSR\_ISRPREEMPT\_Pos@{SCB\_ICSR\_ISRPREEMPT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_ISRPREEMPT\_Pos}{SCB\_ICSR\_ISRPREEMPT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos~23}

SCB ICSR\+: ISRPREEMPT Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}\label{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}}
\index{SCB\_ICSR\_NMIPENDSET\_Msk@{SCB\_ICSR\_NMIPENDSET\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_NMIPENDSET\_Msk}{SCB\_ICSR\_NMIPENDSET\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}{SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}})}

SCB ICSR\+: NMIPENDSET Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}\label{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}}
\index{SCB\_ICSR\_NMIPENDSET\_Pos@{SCB\_ICSR\_NMIPENDSET\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_NMIPENDSET\_Pos}{SCB\_ICSR\_NMIPENDSET\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos~31}

SCB ICSR\+: NMIPENDSET Position \Hypertarget{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}\label{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}}
\index{SCB\_ICSR\_PENDSTCLR\_Msk@{SCB\_ICSR\_PENDSTCLR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSTCLR\_Msk}{SCB\_ICSR\_PENDSTCLR\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}{SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}})}

SCB ICSR\+: PENDSTCLR Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}\label{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}}
\index{SCB\_ICSR\_PENDSTCLR\_Pos@{SCB\_ICSR\_PENDSTCLR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSTCLR\_Pos}{SCB\_ICSR\_PENDSTCLR\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos~25}

SCB ICSR\+: PENDSTCLR Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}\label{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}}
\index{SCB\_ICSR\_PENDSTSET\_Msk@{SCB\_ICSR\_PENDSTSET\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSTSET\_Msk}{SCB\_ICSR\_PENDSTSET\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}{SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}})}

SCB ICSR\+: PENDSTSET Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}\label{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}}
\index{SCB\_ICSR\_PENDSTSET\_Pos@{SCB\_ICSR\_PENDSTSET\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSTSET\_Pos}{SCB\_ICSR\_PENDSTSET\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos~26}

SCB ICSR\+: PENDSTSET Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}\label{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}}
\index{SCB\_ICSR\_PENDSVCLR\_Msk@{SCB\_ICSR\_PENDSVCLR\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSVCLR\_Msk}{SCB\_ICSR\_PENDSVCLR\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}{SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}})}

SCB ICSR\+: PENDSVCLR Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}\label{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}}
\index{SCB\_ICSR\_PENDSVCLR\_Pos@{SCB\_ICSR\_PENDSVCLR\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSVCLR\_Pos}{SCB\_ICSR\_PENDSVCLR\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos~27}

SCB ICSR\+: PENDSVCLR Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}\label{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}}
\index{SCB\_ICSR\_PENDSVSET\_Msk@{SCB\_ICSR\_PENDSVSET\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSVSET\_Msk}{SCB\_ICSR\_PENDSVSET\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}{SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}})}

SCB ICSR\+: PENDSVSET Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}\label{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}}
\index{SCB\_ICSR\_PENDSVSET\_Pos@{SCB\_ICSR\_PENDSVSET\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_PENDSVSET\_Pos}{SCB\_ICSR\_PENDSVSET\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos~28}

SCB ICSR\+: PENDSVSET Position \Hypertarget{group___c_m_s_i_s___s_c_b_gaca6fc3f79bb550f64fd7df782ed4a5f6}\label{group___c_m_s_i_s___s_c_b_gaca6fc3f79bb550f64fd7df782ed4a5f6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_RETTOBASE\_Msk@{SCB\_ICSR\_RETTOBASE\_Msk}}
\index{SCB\_ICSR\_RETTOBASE\_Msk@{SCB\_ICSR\_RETTOBASE\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_RETTOBASE\_Msk}{SCB\_ICSR\_RETTOBASE\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec}{SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos}})}

SCB ICSR\+: RETTOBASE Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec}\label{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_RETTOBASE\_Pos@{SCB\_ICSR\_RETTOBASE\_Pos}}
\index{SCB\_ICSR\_RETTOBASE\_Pos@{SCB\_ICSR\_RETTOBASE\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_RETTOBASE\_Pos}{SCB\_ICSR\_RETTOBASE\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos~11}

SCB ICSR\+: RETTOBASE Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}\label{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}}
\index{SCB\_ICSR\_VECTACTIVE\_Msk@{SCB\_ICSR\_VECTACTIVE\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_VECTACTIVE\_Msk}{SCB\_ICSR\_VECTACTIVE\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}{SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}})}

SCB ICSR\+: VECTACTIVE Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}\label{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}}
\index{SCB\_ICSR\_VECTACTIVE\_Pos@{SCB\_ICSR\_VECTACTIVE\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_VECTACTIVE\_Pos}{SCB\_ICSR\_VECTACTIVE\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos~0}

SCB ICSR\+: VECTACTIVE Position \Hypertarget{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}\label{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}}
\index{SCB\_ICSR\_VECTPENDING\_Msk@{SCB\_ICSR\_VECTPENDING\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_VECTPENDING\_Msk}{SCB\_ICSR\_VECTPENDING\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}{SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}})}

SCB ICSR\+: VECTPENDING Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}\label{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}}
\index{SCB\_ICSR\_VECTPENDING\_Pos@{SCB\_ICSR\_VECTPENDING\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_ICSR\_VECTPENDING\_Pos}{SCB\_ICSR\_VECTPENDING\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos~12}

SCB ICSR\+: VECTPENDING Position \Hypertarget{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}\label{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}}
\index{SCB\_SCR\_SEVONPEND\_Msk@{SCB\_SCR\_SEVONPEND\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SCR\_SEVONPEND\_Msk}{SCB\_SCR\_SEVONPEND\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}{SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}})}

SCB SCR\+: SEVONPEND Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}\label{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}}
\index{SCB\_SCR\_SEVONPEND\_Pos@{SCB\_SCR\_SEVONPEND\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SCR\_SEVONPEND\_Pos}{SCB\_SCR\_SEVONPEND\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos~4}

SCB SCR\+: SEVONPEND Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}\label{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}}
\index{SCB\_SCR\_SLEEPDEEP\_Msk@{SCB\_SCR\_SLEEPDEEP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SCR\_SLEEPDEEP\_Msk}{SCB\_SCR\_SLEEPDEEP\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}{SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}})}

SCB SCR\+: SLEEPDEEP Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}\label{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}}
\index{SCB\_SCR\_SLEEPDEEP\_Pos@{SCB\_SCR\_SLEEPDEEP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SCR\_SLEEPDEEP\_Pos}{SCB\_SCR\_SLEEPDEEP\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos~2}

SCB SCR\+: SLEEPDEEP Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}\label{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}}
\index{SCB\_SCR\_SLEEPONEXIT\_Msk@{SCB\_SCR\_SLEEPONEXIT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SCR\_SLEEPONEXIT\_Msk}{SCB\_SCR\_SLEEPONEXIT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}{SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}})}

SCB SCR\+: SLEEPONEXIT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}\label{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}}
\index{SCB\_SCR\_SLEEPONEXIT\_Pos@{SCB\_SCR\_SLEEPONEXIT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SCR\_SLEEPONEXIT\_Pos}{SCB\_SCR\_SLEEPONEXIT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos~1}

SCB SCR\+: SLEEPONEXIT Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga9d7a8b1054b655ad08d85c3c535d4f73}\label{group___c_m_s_i_s___s_c_b_ga9d7a8b1054b655ad08d85c3c535d4f73} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_BUSFAULTACT\_Msk@{SCB\_SHCSR\_BUSFAULTACT\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTACT\_Msk@{SCB\_SHCSR\_BUSFAULTACT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_BUSFAULTACT\_Msk}{SCB\_SHCSR\_BUSFAULTACT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf272760f2df9ecdd8a5fbbd65c0b767a}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos}})}

SCB SHCSR\+: BUSFAULTACT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaf272760f2df9ecdd8a5fbbd65c0b767a}\label{group___c_m_s_i_s___s_c_b_gaf272760f2df9ecdd8a5fbbd65c0b767a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_BUSFAULTACT\_Pos@{SCB\_SHCSR\_BUSFAULTACT\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTACT\_Pos@{SCB\_SHCSR\_BUSFAULTACT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_BUSFAULTACT\_Pos}{SCB\_SHCSR\_BUSFAULTACT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTACT\+\_\+\+Pos~1}

SCB SHCSR\+: BUSFAULTACT Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga43e8cbe619c9980e0d1aacc85d9b9e47}\label{group___c_m_s_i_s___s_c_b_ga43e8cbe619c9980e0d1aacc85d9b9e47} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_BUSFAULTENA\_Msk@{SCB\_SHCSR\_BUSFAULTENA\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTENA\_Msk@{SCB\_SHCSR\_BUSFAULTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_BUSFAULTENA\_Msk}{SCB\_SHCSR\_BUSFAULTENA\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3d32edbe4a5c0335f808cfc19ec7e844}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos}})}

SCB SHCSR\+: BUSFAULTENA Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga3d32edbe4a5c0335f808cfc19ec7e844}\label{group___c_m_s_i_s___s_c_b_ga3d32edbe4a5c0335f808cfc19ec7e844} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_BUSFAULTENA\_Pos@{SCB\_SHCSR\_BUSFAULTENA\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTENA\_Pos@{SCB\_SHCSR\_BUSFAULTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_BUSFAULTENA\_Pos}{SCB\_SHCSR\_BUSFAULTENA\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTENA\+\_\+\+Pos~17}

SCB SHCSR\+: BUSFAULTENA Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga677c23749c4d348f30fb471d1223e783}\label{group___c_m_s_i_s___s_c_b_ga677c23749c4d348f30fb471d1223e783} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_BUSFAULTPENDED\_Msk@{SCB\_SHCSR\_BUSFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_BUSFAULTPENDED\_Msk@{SCB\_SHCSR\_BUSFAULTPENDED\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_BUSFAULTPENDED\_Msk}{SCB\_SHCSR\_BUSFAULTPENDED\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa22551e24a72b65f1e817f7ab462203b}{SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos}})}

SCB SHCSR\+: BUSFAULTPENDED Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaa22551e24a72b65f1e817f7ab462203b}\label{group___c_m_s_i_s___s_c_b_gaa22551e24a72b65f1e817f7ab462203b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_BUSFAULTPENDED\_Pos@{SCB\_SHCSR\_BUSFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_BUSFAULTPENDED\_Pos@{SCB\_SHCSR\_BUSFAULTPENDED\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_BUSFAULTPENDED\_Pos}{SCB\_SHCSR\_BUSFAULTPENDED\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+BUSFAULTPENDED\+\_\+\+Pos~14}

SCB SHCSR\+: BUSFAULTPENDED Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga9147fd4e1b12394ae26eadf900a023a3}\label{group___c_m_s_i_s___s_c_b_ga9147fd4e1b12394ae26eadf900a023a3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_MEMFAULTACT\_Msk@{SCB\_SHCSR\_MEMFAULTACT\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTACT\_Msk@{SCB\_SHCSR\_MEMFAULTACT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_MEMFAULTACT\_Msk}{SCB\_SHCSR\_MEMFAULTACT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7c856f79a75dcc1d1517b19a67691803}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos}})}

SCB SHCSR\+: MEMFAULTACT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga7c856f79a75dcc1d1517b19a67691803}\label{group___c_m_s_i_s___s_c_b_ga7c856f79a75dcc1d1517b19a67691803} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_MEMFAULTACT\_Pos@{SCB\_SHCSR\_MEMFAULTACT\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTACT\_Pos@{SCB\_SHCSR\_MEMFAULTACT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_MEMFAULTACT\_Pos}{SCB\_SHCSR\_MEMFAULTACT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTACT\+\_\+\+Pos~0}

SCB SHCSR\+: MEMFAULTACT Position \Hypertarget{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17}\label{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_MEMFAULTENA\_Msk@{SCB\_SHCSR\_MEMFAULTENA\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTENA\_Msk@{SCB\_SHCSR\_MEMFAULTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_MEMFAULTENA\_Msk}{SCB\_SHCSR\_MEMFAULTENA\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga685b4564a8760b4506f14ec4307b7251}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos}})}

SCB SHCSR\+: MEMFAULTENA Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga685b4564a8760b4506f14ec4307b7251}\label{group___c_m_s_i_s___s_c_b_ga685b4564a8760b4506f14ec4307b7251} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_MEMFAULTENA\_Pos@{SCB\_SHCSR\_MEMFAULTENA\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTENA\_Pos@{SCB\_SHCSR\_MEMFAULTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_MEMFAULTENA\_Pos}{SCB\_SHCSR\_MEMFAULTENA\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTENA\+\_\+\+Pos~16}

SCB SHCSR\+: MEMFAULTENA Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga9abc6c2e395f9e5af4ce05fc420fb04c}\label{group___c_m_s_i_s___s_c_b_ga9abc6c2e395f9e5af4ce05fc420fb04c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_MEMFAULTPENDED\_Msk@{SCB\_SHCSR\_MEMFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_MEMFAULTPENDED\_Msk@{SCB\_SHCSR\_MEMFAULTPENDED\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_MEMFAULTPENDED\_Msk}{SCB\_SHCSR\_MEMFAULTPENDED\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f}{SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos}})}

SCB SHCSR\+: MEMFAULTPENDED Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f}\label{group___c_m_s_i_s___s_c_b_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_MEMFAULTPENDED\_Pos@{SCB\_SHCSR\_MEMFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_MEMFAULTPENDED\_Pos@{SCB\_SHCSR\_MEMFAULTPENDED\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_MEMFAULTPENDED\_Pos}{SCB\_SHCSR\_MEMFAULTPENDED\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MEMFAULTPENDED\+\_\+\+Pos~13}

SCB SHCSR\+: MEMFAULTPENDED Position \Hypertarget{group___c_m_s_i_s___s_c_b_gaad09b4bc36e9bccccc2e110d20b16e1a}\label{group___c_m_s_i_s___s_c_b_gaad09b4bc36e9bccccc2e110d20b16e1a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_MONITORACT\_Msk@{SCB\_SHCSR\_MONITORACT\_Msk}}
\index{SCB\_SHCSR\_MONITORACT\_Msk@{SCB\_SHCSR\_MONITORACT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_MONITORACT\_Msk}{SCB\_SHCSR\_MONITORACT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8b71cf4c61803752a41c96deb00d26af}{SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos}})}

SCB SHCSR\+: MONITORACT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga8b71cf4c61803752a41c96deb00d26af}\label{group___c_m_s_i_s___s_c_b_ga8b71cf4c61803752a41c96deb00d26af} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_MONITORACT\_Pos@{SCB\_SHCSR\_MONITORACT\_Pos}}
\index{SCB\_SHCSR\_MONITORACT\_Pos@{SCB\_SHCSR\_MONITORACT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_MONITORACT\_Pos}{SCB\_SHCSR\_MONITORACT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+MONITORACT\+\_\+\+Pos~8}

SCB SHCSR\+: MONITORACT Position \Hypertarget{group___c_m_s_i_s___s_c_b_gae0e837241a515d4cbadaaae1faa8e039}\label{group___c_m_s_i_s___s_c_b_gae0e837241a515d4cbadaaae1faa8e039} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_PENDSVACT\_Msk@{SCB\_SHCSR\_PENDSVACT\_Msk}}
\index{SCB\_SHCSR\_PENDSVACT\_Msk@{SCB\_SHCSR\_PENDSVACT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_PENDSVACT\_Msk}{SCB\_SHCSR\_PENDSVACT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939}{SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos}})}

SCB SHCSR\+: PENDSVACT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939}\label{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_PENDSVACT\_Pos@{SCB\_SHCSR\_PENDSVACT\_Pos}}
\index{SCB\_SHCSR\_PENDSVACT\_Pos@{SCB\_SHCSR\_PENDSVACT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_PENDSVACT\_Pos}{SCB\_SHCSR\_PENDSVACT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos~10}

SCB SHCSR\+: PENDSVACT Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga634c0f69a233475289023ae5cb158fdf}\label{group___c_m_s_i_s___s_c_b_ga634c0f69a233475289023ae5cb158fdf} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_SVCALLACT\_Msk@{SCB\_SHCSR\_SVCALLACT\_Msk}}
\index{SCB\_SHCSR\_SVCALLACT\_Msk@{SCB\_SHCSR\_SVCALLACT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_SVCALLACT\_Msk}{SCB\_SHCSR\_SVCALLACT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f}{SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos}})}

SCB SHCSR\+: SVCALLACT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f}\label{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_SVCALLACT\_Pos@{SCB\_SHCSR\_SVCALLACT\_Pos}}
\index{SCB\_SHCSR\_SVCALLACT\_Pos@{SCB\_SHCSR\_SVCALLACT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_SVCALLACT\_Pos}{SCB\_SHCSR\_SVCALLACT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos~7}

SCB SHCSR\+: SVCALLACT Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}\label{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Msk@{SCB\_SHCSR\_SVCALLPENDED\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_SVCALLPENDED\_Msk}{SCB\_SHCSR\_SVCALLPENDED\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}{SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}})}

SCB SHCSR\+: SVCALLPENDED Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}\label{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}}
\index{SCB\_SHCSR\_SVCALLPENDED\_Pos@{SCB\_SHCSR\_SVCALLPENDED\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_SVCALLPENDED\_Pos}{SCB\_SHCSR\_SVCALLPENDED\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos~15}

SCB SHCSR\+: SVCALLPENDED Position \Hypertarget{group___c_m_s_i_s___s_c_b_gafef530088dc6d6bfc9f1893d52853684}\label{group___c_m_s_i_s___s_c_b_gafef530088dc6d6bfc9f1893d52853684} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_SYSTICKACT\_Msk@{SCB\_SHCSR\_SYSTICKACT\_Msk}}
\index{SCB\_SHCSR\_SYSTICKACT\_Msk@{SCB\_SHCSR\_SYSTICKACT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_SYSTICKACT\_Msk}{SCB\_SHCSR\_SYSTICKACT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de}{SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos}})}

SCB SHCSR\+: SYSTICKACT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de}\label{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_SYSTICKACT\_Pos@{SCB\_SHCSR\_SYSTICKACT\_Pos}}
\index{SCB\_SHCSR\_SYSTICKACT\_Pos@{SCB\_SHCSR\_SYSTICKACT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_SYSTICKACT\_Pos}{SCB\_SHCSR\_SYSTICKACT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos~11}

SCB SHCSR\+: SYSTICKACT Position \Hypertarget{group___c_m_s_i_s___s_c_b_gab3166103b5a5f7931d0df90949c47dfe}\label{group___c_m_s_i_s___s_c_b_gab3166103b5a5f7931d0df90949c47dfe} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_USGFAULTACT\_Msk@{SCB\_SHCSR\_USGFAULTACT\_Msk}}
\index{SCB\_SHCSR\_USGFAULTACT\_Msk@{SCB\_SHCSR\_USGFAULTACT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_USGFAULTACT\_Msk}{SCB\_SHCSR\_USGFAULTACT\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae06f54f5081f01ed3f6824e451ad3656}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos}})}

SCB SHCSR\+: USGFAULTACT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gae06f54f5081f01ed3f6824e451ad3656}\label{group___c_m_s_i_s___s_c_b_gae06f54f5081f01ed3f6824e451ad3656} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_USGFAULTACT\_Pos@{SCB\_SHCSR\_USGFAULTACT\_Pos}}
\index{SCB\_SHCSR\_USGFAULTACT\_Pos@{SCB\_SHCSR\_USGFAULTACT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_USGFAULTACT\_Pos}{SCB\_SHCSR\_USGFAULTACT\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTACT\+\_\+\+Pos~3}

SCB SHCSR\+: USGFAULTACT Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga056fb6be590857bbc029bed48b21dd79}\label{group___c_m_s_i_s___s_c_b_ga056fb6be590857bbc029bed48b21dd79} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_USGFAULTENA\_Msk@{SCB\_SHCSR\_USGFAULTENA\_Msk}}
\index{SCB\_SHCSR\_USGFAULTENA\_Msk@{SCB\_SHCSR\_USGFAULTENA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_USGFAULTENA\_Msk}{SCB\_SHCSR\_USGFAULTENA\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae71949507636fda388ec11d5c2d30b52}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos}})}

SCB SHCSR\+: USGFAULTENA Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gae71949507636fda388ec11d5c2d30b52}\label{group___c_m_s_i_s___s_c_b_gae71949507636fda388ec11d5c2d30b52} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_USGFAULTENA\_Pos@{SCB\_SHCSR\_USGFAULTENA\_Pos}}
\index{SCB\_SHCSR\_USGFAULTENA\_Pos@{SCB\_SHCSR\_USGFAULTENA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_USGFAULTENA\_Pos}{SCB\_SHCSR\_USGFAULTENA\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTENA\+\_\+\+Pos~18}

SCB SHCSR\+: USGFAULTENA Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga122b4f732732010895e438803a29d3cc}\label{group___c_m_s_i_s___s_c_b_ga122b4f732732010895e438803a29d3cc} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_USGFAULTPENDED\_Msk@{SCB\_SHCSR\_USGFAULTPENDED\_Msk}}
\index{SCB\_SHCSR\_USGFAULTPENDED\_Msk@{SCB\_SHCSR\_USGFAULTPENDED\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_USGFAULTPENDED\_Msk}{SCB\_SHCSR\_USGFAULTPENDED\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3cf03acf1fdc2edc3b047ddd47ebbf87}{SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos}})}

SCB SHCSR\+: USGFAULTPENDED Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga3cf03acf1fdc2edc3b047ddd47ebbf87}\label{group___c_m_s_i_s___s_c_b_ga3cf03acf1fdc2edc3b047ddd47ebbf87} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_SHCSR\_USGFAULTPENDED\_Pos@{SCB\_SHCSR\_USGFAULTPENDED\_Pos}}
\index{SCB\_SHCSR\_USGFAULTPENDED\_Pos@{SCB\_SHCSR\_USGFAULTPENDED\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_SHCSR\_USGFAULTPENDED\_Pos}{SCB\_SHCSR\_USGFAULTPENDED\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+SHCSR\+\_\+\+USGFAULTPENDED\+\_\+\+Pos~12}

SCB SHCSR\+: USGFAULTPENDED Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c}\label{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_VTOR\_TBLOFF\_Msk@{SCB\_VTOR\_TBLOFF\_Msk}}
\index{SCB\_VTOR\_TBLOFF\_Msk@{SCB\_VTOR\_TBLOFF\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_VTOR\_TBLOFF\_Msk}{SCB\_VTOR\_TBLOFF\_Msk}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Msk~(0x3\+FFFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}{SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos}})}

SCB VTOR\+: TBLOFF Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}\label{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCB\_VTOR\_TBLOFF\_Pos@{SCB\_VTOR\_TBLOFF\_Pos}}
\index{SCB\_VTOR\_TBLOFF\_Pos@{SCB\_VTOR\_TBLOFF\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCB\_VTOR\_TBLOFF\_Pos}{SCB\_VTOR\_TBLOFF\_Pos}}
{\footnotesize\ttfamily \#define SCB\+\_\+\+VTOR\+\_\+\+TBLOFF\+\_\+\+Pos~7}

SCB VTOR\+: TBLOFF Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga9fe0cd2eef83a8adad94490d9ecca63f}\label{group___c_m_s_i_s___s_c_b_ga9fe0cd2eef83a8adad94490d9ecca63f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB}{SCnSCB}}
{\footnotesize\ttfamily \#define SCn\+SCB~((\mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCn\+SCB\+\_\+\+Type}}    \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}}      )}

System control Register not in SCB \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga6cda7b7219232a008ec52cc8e89d5d08}\label{group___c_m_s_i_s___n_v_i_c_ga6cda7b7219232a008ec52cc8e89d5d08} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISDEFWBUF\_Msk@{SCnSCB\_ACTLR\_DISDEFWBUF\_Msk}}
\index{SCnSCB\_ACTLR\_DISDEFWBUF\_Msk@{SCnSCB\_ACTLR\_DISDEFWBUF\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISDEFWBUF\_Msk}{SCnSCB\_ACTLR\_DISDEFWBUF\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafa2eb37493c0f8dae77cde81ecf80f77}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos}})}

ACTLR\+: DISDEFWBUF Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga6cda7b7219232a008ec52cc8e89d5d08}\label{group___c_m_s_i_s___n_v_i_c_ga6cda7b7219232a008ec52cc8e89d5d08} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISDEFWBUF\_Msk@{SCnSCB\_ACTLR\_DISDEFWBUF\_Msk}}
\index{SCnSCB\_ACTLR\_DISDEFWBUF\_Msk@{SCnSCB\_ACTLR\_DISDEFWBUF\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISDEFWBUF\_Msk}{SCnSCB\_ACTLR\_DISDEFWBUF\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gafa2eb37493c0f8dae77cde81ecf80f77}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos}})}

ACTLR\+: DISDEFWBUF Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gafa2eb37493c0f8dae77cde81ecf80f77}\label{group___c_m_s_i_s___n_v_i_c_gafa2eb37493c0f8dae77cde81ecf80f77} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISDEFWBUF\_Pos@{SCnSCB\_ACTLR\_DISDEFWBUF\_Pos}}
\index{SCnSCB\_ACTLR\_DISDEFWBUF\_Pos@{SCnSCB\_ACTLR\_DISDEFWBUF\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISDEFWBUF\_Pos}{SCnSCB\_ACTLR\_DISDEFWBUF\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos~1}

ACTLR\+: DISDEFWBUF Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gafa2eb37493c0f8dae77cde81ecf80f77}\label{group___c_m_s_i_s___n_v_i_c_gafa2eb37493c0f8dae77cde81ecf80f77} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISDEFWBUF\_Pos@{SCnSCB\_ACTLR\_DISDEFWBUF\_Pos}}
\index{SCnSCB\_ACTLR\_DISDEFWBUF\_Pos@{SCnSCB\_ACTLR\_DISDEFWBUF\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISDEFWBUF\_Pos}{SCnSCB\_ACTLR\_DISDEFWBUF\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISDEFWBUF\+\_\+\+Pos~1}

ACTLR\+: DISDEFWBUF Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa9dd2d4a2350499188f438d0aa9fd982}\label{group___c_m_s_i_s___n_v_i_c_gaa9dd2d4a2350499188f438d0aa9fd982} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISFOLD\_Msk@{SCnSCB\_ACTLR\_DISFOLD\_Msk}}
\index{SCnSCB\_ACTLR\_DISFOLD\_Msk@{SCnSCB\_ACTLR\_DISFOLD\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISFOLD\_Msk}{SCnSCB\_ACTLR\_DISFOLD\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab395870643a0bee78906bb15ca5bd02}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos}})}

ACTLR\+: DISFOLD Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa9dd2d4a2350499188f438d0aa9fd982}\label{group___c_m_s_i_s___n_v_i_c_gaa9dd2d4a2350499188f438d0aa9fd982} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISFOLD\_Msk@{SCnSCB\_ACTLR\_DISFOLD\_Msk}}
\index{SCnSCB\_ACTLR\_DISFOLD\_Msk@{SCnSCB\_ACTLR\_DISFOLD\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISFOLD\_Msk}{SCnSCB\_ACTLR\_DISFOLD\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab395870643a0bee78906bb15ca5bd02}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos}})}

ACTLR\+: DISFOLD Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaab395870643a0bee78906bb15ca5bd02}\label{group___c_m_s_i_s___n_v_i_c_gaab395870643a0bee78906bb15ca5bd02} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISFOLD\_Pos@{SCnSCB\_ACTLR\_DISFOLD\_Pos}}
\index{SCnSCB\_ACTLR\_DISFOLD\_Pos@{SCnSCB\_ACTLR\_DISFOLD\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISFOLD\_Pos}{SCnSCB\_ACTLR\_DISFOLD\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos~2}

ACTLR\+: DISFOLD Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaab395870643a0bee78906bb15ca5bd02}\label{group___c_m_s_i_s___n_v_i_c_gaab395870643a0bee78906bb15ca5bd02} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISFOLD\_Pos@{SCnSCB\_ACTLR\_DISFOLD\_Pos}}
\index{SCnSCB\_ACTLR\_DISFOLD\_Pos@{SCnSCB\_ACTLR\_DISFOLD\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISFOLD\_Pos}{SCnSCB\_ACTLR\_DISFOLD\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFOLD\+\_\+\+Pos~2}

ACTLR\+: DISFOLD Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga10d5aa4a196dcde6f476016ece2c1b69}\label{group___c_m_s_i_s___n_v_i_c_ga10d5aa4a196dcde6f476016ece2c1b69} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISFPCA\_Msk@{SCnSCB\_ACTLR\_DISFPCA\_Msk}}
\index{SCnSCB\_ACTLR\_DISFPCA\_Msk@{SCnSCB\_ACTLR\_DISFPCA\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISFPCA\_Msk}{SCnSCB\_ACTLR\_DISFPCA\_Msk}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFPCA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa194809383bc72ecf3416d85709281d7}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFPCA\+\_\+\+Pos}})}

ACTLR\+: DISFPCA Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa194809383bc72ecf3416d85709281d7}\label{group___c_m_s_i_s___n_v_i_c_gaa194809383bc72ecf3416d85709281d7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISFPCA\_Pos@{SCnSCB\_ACTLR\_DISFPCA\_Pos}}
\index{SCnSCB\_ACTLR\_DISFPCA\_Pos@{SCnSCB\_ACTLR\_DISFPCA\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISFPCA\_Pos}{SCnSCB\_ACTLR\_DISFPCA\_Pos}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISFPCA\+\_\+\+Pos~8}

ACTLR\+: DISFPCA Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2a2818f0489ad10b6ea2964e899d4cbc}\label{group___c_m_s_i_s___n_v_i_c_ga2a2818f0489ad10b6ea2964e899d4cbc} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISMCYCINT\_Msk@{SCnSCB\_ACTLR\_DISMCYCINT\_Msk}}
\index{SCnSCB\_ACTLR\_DISMCYCINT\_Msk@{SCnSCB\_ACTLR\_DISMCYCINT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISMCYCINT\_Msk}{SCnSCB\_ACTLR\_DISMCYCINT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos}})}

ACTLR\+: DISMCYCINT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2a2818f0489ad10b6ea2964e899d4cbc}\label{group___c_m_s_i_s___n_v_i_c_ga2a2818f0489ad10b6ea2964e899d4cbc} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISMCYCINT\_Msk@{SCnSCB\_ACTLR\_DISMCYCINT\_Msk}}
\index{SCnSCB\_ACTLR\_DISMCYCINT\_Msk@{SCnSCB\_ACTLR\_DISMCYCINT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISMCYCINT\_Msk}{SCnSCB\_ACTLR\_DISMCYCINT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos}})}

ACTLR\+: DISMCYCINT Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd}\label{group___c_m_s_i_s___n_v_i_c_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISMCYCINT\_Pos@{SCnSCB\_ACTLR\_DISMCYCINT\_Pos}}
\index{SCnSCB\_ACTLR\_DISMCYCINT\_Pos@{SCnSCB\_ACTLR\_DISMCYCINT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISMCYCINT\_Pos}{SCnSCB\_ACTLR\_DISMCYCINT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos~0}

ACTLR\+: DISMCYCINT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd}\label{group___c_m_s_i_s___n_v_i_c_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISMCYCINT\_Pos@{SCnSCB\_ACTLR\_DISMCYCINT\_Pos}}
\index{SCnSCB\_ACTLR\_DISMCYCINT\_Pos@{SCnSCB\_ACTLR\_DISMCYCINT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISMCYCINT\_Pos}{SCnSCB\_ACTLR\_DISMCYCINT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISMCYCINT\+\_\+\+Pos~0}

ACTLR\+: DISMCYCINT Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1ecd6adafa43464d7097b132c19e8640}\label{group___c_m_s_i_s___n_v_i_c_ga1ecd6adafa43464d7097b132c19e8640} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISOOFP\_Msk@{SCnSCB\_ACTLR\_DISOOFP\_Msk}}
\index{SCnSCB\_ACTLR\_DISOOFP\_Msk@{SCnSCB\_ACTLR\_DISOOFP\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISOOFP\_Msk}{SCnSCB\_ACTLR\_DISOOFP\_Msk}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISOOFP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaff0b57464c60fea8182b903676f8de49}{SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISOOFP\+\_\+\+Pos}})}

ACTLR\+: DISOOFP Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaff0b57464c60fea8182b903676f8de49}\label{group___c_m_s_i_s___n_v_i_c_gaff0b57464c60fea8182b903676f8de49} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ACTLR\_DISOOFP\_Pos@{SCnSCB\_ACTLR\_DISOOFP\_Pos}}
\index{SCnSCB\_ACTLR\_DISOOFP\_Pos@{SCnSCB\_ACTLR\_DISOOFP\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ACTLR\_DISOOFP\_Pos}{SCnSCB\_ACTLR\_DISOOFP\_Pos}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ACTLR\+\_\+\+DISOOFP\+\_\+\+Pos~9}

ACTLR\+: DISOOFP Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3efa0f5210051464e1034b19fc7b33c7}\label{group___c_m_s_i_s___n_v_i_c_ga3efa0f5210051464e1034b19fc7b33c7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ICTR\_INTLINESNUM\_Msk@{SCnSCB\_ICTR\_INTLINESNUM\_Msk}}
\index{SCnSCB\_ICTR\_INTLINESNUM\_Msk@{SCnSCB\_ICTR\_INTLINESNUM\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ICTR\_INTLINESNUM\_Msk}{SCnSCB\_ICTR\_INTLINESNUM\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0777ddf379af50f9ca41d40573bfffc5}{SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos}})}

ICTR\+: INTLINESNUM Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3efa0f5210051464e1034b19fc7b33c7}\label{group___c_m_s_i_s___n_v_i_c_ga3efa0f5210051464e1034b19fc7b33c7} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ICTR\_INTLINESNUM\_Msk@{SCnSCB\_ICTR\_INTLINESNUM\_Msk}}
\index{SCnSCB\_ICTR\_INTLINESNUM\_Msk@{SCnSCB\_ICTR\_INTLINESNUM\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ICTR\_INTLINESNUM\_Msk}{SCnSCB\_ICTR\_INTLINESNUM\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0777ddf379af50f9ca41d40573bfffc5}{SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos}})}

ICTR\+: INTLINESNUM Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0777ddf379af50f9ca41d40573bfffc5}\label{group___c_m_s_i_s___n_v_i_c_ga0777ddf379af50f9ca41d40573bfffc5} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ICTR\_INTLINESNUM\_Pos@{SCnSCB\_ICTR\_INTLINESNUM\_Pos}}
\index{SCnSCB\_ICTR\_INTLINESNUM\_Pos@{SCnSCB\_ICTR\_INTLINESNUM\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ICTR\_INTLINESNUM\_Pos}{SCnSCB\_ICTR\_INTLINESNUM\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos~0}

ICTR\+: INTLINESNUM Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0777ddf379af50f9ca41d40573bfffc5}\label{group___c_m_s_i_s___n_v_i_c_ga0777ddf379af50f9ca41d40573bfffc5} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCnSCB\_ICTR\_INTLINESNUM\_Pos@{SCnSCB\_ICTR\_INTLINESNUM\_Pos}}
\index{SCnSCB\_ICTR\_INTLINESNUM\_Pos@{SCnSCB\_ICTR\_INTLINESNUM\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCnSCB\_ICTR\_INTLINESNUM\_Pos}{SCnSCB\_ICTR\_INTLINESNUM\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define SCn\+SCB\+\_\+\+ICTR\+\_\+\+INTLINESNUM\+\_\+\+Pos~0}

ICTR\+: INTLINESNUM Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga3c14ed93192c8d9143322bbf77ebf770}\label{group___c_m_s_i_s___s_c_b_ga3c14ed93192c8d9143322bbf77ebf770} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SCS\_BASE}{SCS\_BASE}}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address ~\newline
 \Hypertarget{group___c_m_s_i_s___s_c_b_gacd96c53beeaff8f603fcda425eb295de}\label{group___c_m_s_i_s___s_c_b_gacd96c53beeaff8f603fcda425eb295de} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick}{SysTick}}
{\footnotesize\ttfamily \#define Sys\+Tick~((\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}}   \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga58effaac0b93006b756d33209e814646}{Sys\+Tick\+\_\+\+BASE}}  )}

Sys\+Tick configuration struct ~\newline
 \Hypertarget{group___c_m_s_i_s___s_c_b_ga58effaac0b93006b756d33209e814646}\label{group___c_m_s_i_s___s_c_b_ga58effaac0b93006b756d33209e814646} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_BASE}{SysTick\_BASE}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c14ed93192c8d9143322bbf77ebf770}{SCS\+\_\+\+BASE}} +  0x0010\+UL)}

Sys\+Tick Base Address ~\newline
 \Hypertarget{group___c_m_s_i_s___s_c_b_ga3af0d891fdd99bcc8d8912d37830edb6}\label{group___c_m_s_i_s___s_c_b_ga3af0d891fdd99bcc8d8912d37830edb6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CALIB\_NOREF\_Msk@{SysTick\_CALIB\_NOREF\_Msk}}
\index{SysTick\_CALIB\_NOREF\_Msk@{SysTick\_CALIB\_NOREF\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CALIB\_NOREF\_Msk}{SysTick\_CALIB\_NOREF\_Msk}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga534dbe414e7a46a6ce4c1eca1fbff409}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Pos}})}

Sys\+Tick CALIB\+: NOREF Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga534dbe414e7a46a6ce4c1eca1fbff409}\label{group___c_m_s_i_s___s_c_b_ga534dbe414e7a46a6ce4c1eca1fbff409} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CALIB\_NOREF\_Pos@{SysTick\_CALIB\_NOREF\_Pos}}
\index{SysTick\_CALIB\_NOREF\_Pos@{SysTick\_CALIB\_NOREF\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CALIB\_NOREF\_Pos}{SysTick\_CALIB\_NOREF\_Pos}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Pos~31}

Sys\+Tick CALIB\+: NOREF Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga8a6a85a87334776f33d77fd147587431}\label{group___c_m_s_i_s___s_c_b_ga8a6a85a87334776f33d77fd147587431} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CALIB\_SKEW\_Msk@{SysTick\_CALIB\_SKEW\_Msk}}
\index{SysTick\_CALIB\_SKEW\_Msk@{SysTick\_CALIB\_SKEW\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CALIB\_SKEW\_Msk}{SysTick\_CALIB\_SKEW\_Msk}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadd0c9cd6641b9f6a0c618e7982954860}{Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Pos}})}

Sys\+Tick CALIB\+: SKEW Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gadd0c9cd6641b9f6a0c618e7982954860}\label{group___c_m_s_i_s___s_c_b_gadd0c9cd6641b9f6a0c618e7982954860} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CALIB\_SKEW\_Pos@{SysTick\_CALIB\_SKEW\_Pos}}
\index{SysTick\_CALIB\_SKEW\_Pos@{SysTick\_CALIB\_SKEW\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CALIB\_SKEW\_Pos}{SysTick\_CALIB\_SKEW\_Pos}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Pos~30}

Sys\+Tick CALIB\+: SKEW Position \Hypertarget{group___c_m_s_i_s___s_c_b_gaf1e68865c5aece2ad58971225bd3e95e}\label{group___c_m_s_i_s___s_c_b_gaf1e68865c5aece2ad58971225bd3e95e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CALIB\_TENMS\_Msk@{SysTick\_CALIB\_TENMS\_Msk}}
\index{SysTick\_CALIB\_TENMS\_Msk@{SysTick\_CALIB\_TENMS\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CALIB\_TENMS\_Msk}{SysTick\_CALIB\_TENMS\_Msk}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Msk~(0x\+FFFFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3208104c3b019b5de35ae8c21d5c34dd}{Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos}})}

Sys\+Tick CALIB\+: TENMS Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gacae558f6e75a0bed5d826f606d8e695e}\label{group___c_m_s_i_s___s_c_b_gacae558f6e75a0bed5d826f606d8e695e} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CALIB\_TENMS\_Pos@{SysTick\_CALIB\_TENMS\_Pos}}
\index{SysTick\_CALIB\_TENMS\_Pos@{SysTick\_CALIB\_TENMS\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CALIB\_TENMS\_Pos}{SysTick\_CALIB\_TENMS\_Pos}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Pos~0}

Sys\+Tick CALIB\+: TENMS Position \Hypertarget{group___c_m_s_i_s___s_c_b_gaa41d06039797423a46596bd313d57373}\label{group___c_m_s_i_s___s_c_b_gaa41d06039797423a46596bd313d57373} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CTRL\_CLKSOURCE\_Msk@{SysTick\_CTRL\_CLKSOURCE\_Msk}}
\index{SysTick\_CTRL\_CLKSOURCE\_Msk@{SysTick\_CTRL\_CLKSOURCE\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CTRL\_CLKSOURCE\_Msk}{SysTick\_CTRL\_CLKSOURCE\_Msk}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga24fbc69a5f0b78d67fda2300257baff1}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Pos}})}

Sys\+Tick CTRL\+: CLKSOURCE Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga24fbc69a5f0b78d67fda2300257baff1}\label{group___c_m_s_i_s___s_c_b_ga24fbc69a5f0b78d67fda2300257baff1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CTRL\_CLKSOURCE\_Pos@{SysTick\_CTRL\_CLKSOURCE\_Pos}}
\index{SysTick\_CTRL\_CLKSOURCE\_Pos@{SysTick\_CTRL\_CLKSOURCE\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CTRL\_CLKSOURCE\_Pos}{SysTick\_CTRL\_CLKSOURCE\_Pos}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Pos~2}

Sys\+Tick CTRL\+: CLKSOURCE Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga1bf3033ecccf200f59baefe15dbb367c}\label{group___c_m_s_i_s___s_c_b_ga1bf3033ecccf200f59baefe15dbb367c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CTRL\_COUNTFLAG\_Msk@{SysTick\_CTRL\_COUNTFLAG\_Msk}}
\index{SysTick\_CTRL\_COUNTFLAG\_Msk@{SysTick\_CTRL\_COUNTFLAG\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CTRL\_COUNTFLAG\_Msk}{SysTick\_CTRL\_COUNTFLAG\_Msk}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadbb65d4a815759649db41df216ed4d60}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Pos}})}

Sys\+Tick CTRL\+: COUNTFLAG Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gadbb65d4a815759649db41df216ed4d60}\label{group___c_m_s_i_s___s_c_b_gadbb65d4a815759649db41df216ed4d60} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CTRL\_COUNTFLAG\_Pos@{SysTick\_CTRL\_COUNTFLAG\_Pos}}
\index{SysTick\_CTRL\_COUNTFLAG\_Pos@{SysTick\_CTRL\_COUNTFLAG\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CTRL\_COUNTFLAG\_Pos}{SysTick\_CTRL\_COUNTFLAG\_Pos}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Pos~16}

Sys\+Tick CTRL\+: COUNTFLAG Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga16c9fee0ed0235524bdeb38af328fd1f}\label{group___c_m_s_i_s___s_c_b_ga16c9fee0ed0235524bdeb38af328fd1f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CTRL\_ENABLE\_Msk@{SysTick\_CTRL\_ENABLE\_Msk}}
\index{SysTick\_CTRL\_ENABLE\_Msk@{SysTick\_CTRL\_ENABLE\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CTRL\_ENABLE\_Msk}{SysTick\_CTRL\_ENABLE\_Msk}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0b48cc1e36d92a92e4bf632890314810}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Pos}})}

Sys\+Tick CTRL\+: ENABLE Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga0b48cc1e36d92a92e4bf632890314810}\label{group___c_m_s_i_s___s_c_b_ga0b48cc1e36d92a92e4bf632890314810} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CTRL\_ENABLE\_Pos@{SysTick\_CTRL\_ENABLE\_Pos}}
\index{SysTick\_CTRL\_ENABLE\_Pos@{SysTick\_CTRL\_ENABLE\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CTRL\_ENABLE\_Pos}{SysTick\_CTRL\_ENABLE\_Pos}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Pos~0}

Sys\+Tick CTRL\+: ENABLE Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga95bb984266ca764024836a870238a027}\label{group___c_m_s_i_s___s_c_b_ga95bb984266ca764024836a870238a027} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CTRL\_TICKINT\_Msk@{SysTick\_CTRL\_TICKINT\_Msk}}
\index{SysTick\_CTRL\_TICKINT\_Msk@{SysTick\_CTRL\_TICKINT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CTRL\_TICKINT\_Msk}{SysTick\_CTRL\_TICKINT\_Msk}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga88f45bbb89ce8df3cd2b2613c7b48214}{Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Pos}})}

Sys\+Tick CTRL\+: TICKINT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga88f45bbb89ce8df3cd2b2613c7b48214}\label{group___c_m_s_i_s___s_c_b_ga88f45bbb89ce8df3cd2b2613c7b48214} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_CTRL\_TICKINT\_Pos@{SysTick\_CTRL\_TICKINT\_Pos}}
\index{SysTick\_CTRL\_TICKINT\_Pos@{SysTick\_CTRL\_TICKINT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_CTRL\_TICKINT\_Pos}{SysTick\_CTRL\_TICKINT\_Pos}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Pos~1}

Sys\+Tick CTRL\+: TICKINT Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga265912a7962f0e1abd170336e579b1b1}\label{group___c_m_s_i_s___s_c_b_ga265912a7962f0e1abd170336e579b1b1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_LOAD\_RELOAD\_Msk@{SysTick\_LOAD\_RELOAD\_Msk}}
\index{SysTick\_LOAD\_RELOAD\_Msk@{SysTick\_LOAD\_RELOAD\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_LOAD\_RELOAD\_Msk}{SysTick\_LOAD\_RELOAD\_Msk}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Msk~(0x\+FFFFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf44d10df359dc5bf5752b0894ae3bad2}{Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Pos}})}

Sys\+Tick LOAD\+: RELOAD Mask \Hypertarget{group___c_m_s_i_s___s_c_b_gaf44d10df359dc5bf5752b0894ae3bad2}\label{group___c_m_s_i_s___s_c_b_gaf44d10df359dc5bf5752b0894ae3bad2} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_LOAD\_RELOAD\_Pos@{SysTick\_LOAD\_RELOAD\_Pos}}
\index{SysTick\_LOAD\_RELOAD\_Pos@{SysTick\_LOAD\_RELOAD\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_LOAD\_RELOAD\_Pos}{SysTick\_LOAD\_RELOAD\_Pos}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Pos~0}

Sys\+Tick LOAD\+: RELOAD Position \Hypertarget{group___c_m_s_i_s___s_c_b_gafc77b56d568930b49a2474debc75ab45}\label{group___c_m_s_i_s___s_c_b_gafc77b56d568930b49a2474debc75ab45} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_VAL\_CURRENT\_Msk@{SysTick\_VAL\_CURRENT\_Msk}}
\index{SysTick\_VAL\_CURRENT\_Msk@{SysTick\_VAL\_CURRENT\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_VAL\_CURRENT\_Msk}{SysTick\_VAL\_CURRENT\_Msk}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Msk~(0x\+FFFFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3208104c3b019b5de35ae8c21d5c34dd}{Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos}})}

Sys\+Tick VAL\+: CURRENT Mask \Hypertarget{group___c_m_s_i_s___s_c_b_ga3208104c3b019b5de35ae8c21d5c34dd}\label{group___c_m_s_i_s___s_c_b_ga3208104c3b019b5de35ae8c21d5c34dd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!SysTick\_VAL\_CURRENT\_Pos@{SysTick\_VAL\_CURRENT\_Pos}}
\index{SysTick\_VAL\_CURRENT\_Pos@{SysTick\_VAL\_CURRENT\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{SysTick\_VAL\_CURRENT\_Pos}{SysTick\_VAL\_CURRENT\_Pos}}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos~0}

Sys\+Tick VAL\+: CURRENT Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga8b4dd00016aed25a0ea54e9a9acd1239}\label{group___c_m_s_i_s___s_c_b_ga8b4dd00016aed25a0ea54e9a9acd1239} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI@{TPI}}
\index{TPI@{TPI}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI}{TPI}}
{\footnotesize\ttfamily \#define TPI~((\mbox{\hyperlink{struct_t_p_i___type}{TPI\+\_\+\+Type}}       \texorpdfstring{$\ast$}{*})     \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2b1eeff850a7e418844ca847145a1a68}{TPI\+\_\+\+BASE}}      )}

TPI configuration struct ~\newline
 \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga4fcacd27208419929921aec8457a8c13}\label{group___c_m_s_i_s___n_v_i_c_ga4fcacd27208419929921aec8457a8c13} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ACPR\_PRESCALER\_Msk@{TPI\_ACPR\_PRESCALER\_Msk}}
\index{TPI\_ACPR\_PRESCALER\_Msk@{TPI\_ACPR\_PRESCALER\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ACPR\_PRESCALER\_Msk}{TPI\_ACPR\_PRESCALER\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Msk~(0x1\+FFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5a82d274eb2df8b0c92dd4ed63535928}{TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Pos}})}

TPI ACPR\+: PRESCALER Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga4fcacd27208419929921aec8457a8c13}\label{group___c_m_s_i_s___n_v_i_c_ga4fcacd27208419929921aec8457a8c13} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ACPR\_PRESCALER\_Msk@{TPI\_ACPR\_PRESCALER\_Msk}}
\index{TPI\_ACPR\_PRESCALER\_Msk@{TPI\_ACPR\_PRESCALER\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ACPR\_PRESCALER\_Msk}{TPI\_ACPR\_PRESCALER\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Msk~(0x1\+FFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5a82d274eb2df8b0c92dd4ed63535928}{TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Pos}})}

TPI ACPR\+: PRESCALER Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5a82d274eb2df8b0c92dd4ed63535928}\label{group___c_m_s_i_s___n_v_i_c_ga5a82d274eb2df8b0c92dd4ed63535928} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ACPR\_PRESCALER\_Pos@{TPI\_ACPR\_PRESCALER\_Pos}}
\index{TPI\_ACPR\_PRESCALER\_Pos@{TPI\_ACPR\_PRESCALER\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ACPR\_PRESCALER\_Pos}{TPI\_ACPR\_PRESCALER\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Pos~0}

TPI ACPR\+: PRESCALER Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5a82d274eb2df8b0c92dd4ed63535928}\label{group___c_m_s_i_s___n_v_i_c_ga5a82d274eb2df8b0c92dd4ed63535928} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ACPR\_PRESCALER\_Pos@{TPI\_ACPR\_PRESCALER\_Pos}}
\index{TPI\_ACPR\_PRESCALER\_Pos@{TPI\_ACPR\_PRESCALER\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ACPR\_PRESCALER\_Pos}{TPI\_ACPR\_PRESCALER\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Pos~0}

TPI ACPR\+: PRESCALER Position \Hypertarget{group___c_m_s_i_s___s_c_b_ga2b1eeff850a7e418844ca847145a1a68}\label{group___c_m_s_i_s___s_c_b_ga2b1eeff850a7e418844ca847145a1a68} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_BASE@{TPI\_BASE}}
\index{TPI\_BASE@{TPI\_BASE}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_BASE}{TPI\_BASE}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+BASE~(0x\+E0040000\+UL)}

TPI Base Address ~\newline
 \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab67830557d2d10be882284275025a2d3}\label{group___c_m_s_i_s___n_v_i_c_gab67830557d2d10be882284275025a2d3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_AsynClkIn\_Msk@{TPI\_DEVID\_AsynClkIn\_Msk}}
\index{TPI\_DEVID\_AsynClkIn\_Msk@{TPI\_DEVID\_AsynClkIn\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_AsynClkIn\_Msk}{TPI\_DEVID\_AsynClkIn\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+Asyn\+Clk\+In\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab382b1296b5efd057be606eb8f768df8}{TPI\+\_\+\+DEVID\+\_\+\+Asyn\+Clk\+In\+\_\+\+Pos}})}

TPI DEVID\+: Asyn\+Clk\+In Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab67830557d2d10be882284275025a2d3}\label{group___c_m_s_i_s___n_v_i_c_gab67830557d2d10be882284275025a2d3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_AsynClkIn\_Msk@{TPI\_DEVID\_AsynClkIn\_Msk}}
\index{TPI\_DEVID\_AsynClkIn\_Msk@{TPI\_DEVID\_AsynClkIn\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_AsynClkIn\_Msk}{TPI\_DEVID\_AsynClkIn\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+Asyn\+Clk\+In\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab382b1296b5efd057be606eb8f768df8}{TPI\+\_\+\+DEVID\+\_\+\+Asyn\+Clk\+In\+\_\+\+Pos}})}

TPI DEVID\+: Asyn\+Clk\+In Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab382b1296b5efd057be606eb8f768df8}\label{group___c_m_s_i_s___n_v_i_c_gab382b1296b5efd057be606eb8f768df8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_AsynClkIn\_Pos@{TPI\_DEVID\_AsynClkIn\_Pos}}
\index{TPI\_DEVID\_AsynClkIn\_Pos@{TPI\_DEVID\_AsynClkIn\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_AsynClkIn\_Pos}{TPI\_DEVID\_AsynClkIn\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+Asyn\+Clk\+In\+\_\+\+Pos~5}

TPI DEVID\+: Asyn\+Clk\+In Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab382b1296b5efd057be606eb8f768df8}\label{group___c_m_s_i_s___n_v_i_c_gab382b1296b5efd057be606eb8f768df8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_AsynClkIn\_Pos@{TPI\_DEVID\_AsynClkIn\_Pos}}
\index{TPI\_DEVID\_AsynClkIn\_Pos@{TPI\_DEVID\_AsynClkIn\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_AsynClkIn\_Pos}{TPI\_DEVID\_AsynClkIn\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+Asyn\+Clk\+In\+\_\+\+Pos~5}

TPI DEVID\+: Asyn\+Clk\+In Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga4c3ee4b1a34ad1960a6b2d6e7e0ff942}\label{group___c_m_s_i_s___n_v_i_c_ga4c3ee4b1a34ad1960a6b2d6e7e0ff942} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_MANCVALID\_Msk@{TPI\_DEVID\_MANCVALID\_Msk}}
\index{TPI\_DEVID\_MANCVALID\_Msk@{TPI\_DEVID\_MANCVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_MANCVALID\_Msk}{TPI\_DEVID\_MANCVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga675534579d9e25477bb38970e3ef973c}{TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Pos}})}

TPI DEVID\+: MANCVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga4c3ee4b1a34ad1960a6b2d6e7e0ff942}\label{group___c_m_s_i_s___n_v_i_c_ga4c3ee4b1a34ad1960a6b2d6e7e0ff942} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_MANCVALID\_Msk@{TPI\_DEVID\_MANCVALID\_Msk}}
\index{TPI\_DEVID\_MANCVALID\_Msk@{TPI\_DEVID\_MANCVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_MANCVALID\_Msk}{TPI\_DEVID\_MANCVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga675534579d9e25477bb38970e3ef973c}{TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Pos}})}

TPI DEVID\+: MANCVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga675534579d9e25477bb38970e3ef973c}\label{group___c_m_s_i_s___n_v_i_c_ga675534579d9e25477bb38970e3ef973c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_MANCVALID\_Pos@{TPI\_DEVID\_MANCVALID\_Pos}}
\index{TPI\_DEVID\_MANCVALID\_Pos@{TPI\_DEVID\_MANCVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_MANCVALID\_Pos}{TPI\_DEVID\_MANCVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Pos~10}

TPI DEVID\+: MANCVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga675534579d9e25477bb38970e3ef973c}\label{group___c_m_s_i_s___n_v_i_c_ga675534579d9e25477bb38970e3ef973c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_MANCVALID\_Pos@{TPI\_DEVID\_MANCVALID\_Pos}}
\index{TPI\_DEVID\_MANCVALID\_Pos@{TPI\_DEVID\_MANCVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_MANCVALID\_Pos}{TPI\_DEVID\_MANCVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Pos~10}

TPI DEVID\+: MANCVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga939e068ff3f1a65b35187ab34a342cd8}\label{group___c_m_s_i_s___n_v_i_c_ga939e068ff3f1a65b35187ab34a342cd8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_MinBufSz\_Msk@{TPI\_DEVID\_MinBufSz\_Msk}}
\index{TPI\_DEVID\_MinBufSz\_Msk@{TPI\_DEVID\_MinBufSz\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_MinBufSz\_Msk}{TPI\_DEVID\_MinBufSz\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+Min\+Buf\+Sz\+\_\+\+Msk~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3f7da5de2a34be41a092e5eddd22ac4d}{TPI\+\_\+\+DEVID\+\_\+\+Min\+Buf\+Sz\+\_\+\+Pos}})}

TPI DEVID\+: Min\+Buf\+Sz Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga939e068ff3f1a65b35187ab34a342cd8}\label{group___c_m_s_i_s___n_v_i_c_ga939e068ff3f1a65b35187ab34a342cd8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_MinBufSz\_Msk@{TPI\_DEVID\_MinBufSz\_Msk}}
\index{TPI\_DEVID\_MinBufSz\_Msk@{TPI\_DEVID\_MinBufSz\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_MinBufSz\_Msk}{TPI\_DEVID\_MinBufSz\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+Min\+Buf\+Sz\+\_\+\+Msk~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3f7da5de2a34be41a092e5eddd22ac4d}{TPI\+\_\+\+DEVID\+\_\+\+Min\+Buf\+Sz\+\_\+\+Pos}})}

TPI DEVID\+: Min\+Buf\+Sz Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3f7da5de2a34be41a092e5eddd22ac4d}\label{group___c_m_s_i_s___n_v_i_c_ga3f7da5de2a34be41a092e5eddd22ac4d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_MinBufSz\_Pos@{TPI\_DEVID\_MinBufSz\_Pos}}
\index{TPI\_DEVID\_MinBufSz\_Pos@{TPI\_DEVID\_MinBufSz\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_MinBufSz\_Pos}{TPI\_DEVID\_MinBufSz\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+Min\+Buf\+Sz\+\_\+\+Pos~6}

TPI DEVID\+: Min\+Buf\+Sz Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3f7da5de2a34be41a092e5eddd22ac4d}\label{group___c_m_s_i_s___n_v_i_c_ga3f7da5de2a34be41a092e5eddd22ac4d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_MinBufSz\_Pos@{TPI\_DEVID\_MinBufSz\_Pos}}
\index{TPI\_DEVID\_MinBufSz\_Pos@{TPI\_DEVID\_MinBufSz\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_MinBufSz\_Pos}{TPI\_DEVID\_MinBufSz\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+Min\+Buf\+Sz\+\_\+\+Pos~6}

TPI DEVID\+: Min\+Buf\+Sz Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gabed454418d2140043cd65ec899abd97f}\label{group___c_m_s_i_s___n_v_i_c_gabed454418d2140043cd65ec899abd97f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_NrTraceInput\_Msk@{TPI\_DEVID\_NrTraceInput\_Msk}}
\index{TPI\_DEVID\_NrTraceInput\_Msk@{TPI\_DEVID\_NrTraceInput\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_NrTraceInput\_Msk}{TPI\_DEVID\_NrTraceInput\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Msk~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga80ecae7fec479e80e583f545996868ed}{TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Pos}})}

TPI DEVID\+: Nr\+Trace\+Input Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gabed454418d2140043cd65ec899abd97f}\label{group___c_m_s_i_s___n_v_i_c_gabed454418d2140043cd65ec899abd97f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_NrTraceInput\_Msk@{TPI\_DEVID\_NrTraceInput\_Msk}}
\index{TPI\_DEVID\_NrTraceInput\_Msk@{TPI\_DEVID\_NrTraceInput\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_NrTraceInput\_Msk}{TPI\_DEVID\_NrTraceInput\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Msk~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga80ecae7fec479e80e583f545996868ed}{TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Pos}})}

TPI DEVID\+: Nr\+Trace\+Input Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga80ecae7fec479e80e583f545996868ed}\label{group___c_m_s_i_s___n_v_i_c_ga80ecae7fec479e80e583f545996868ed} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_NrTraceInput\_Pos@{TPI\_DEVID\_NrTraceInput\_Pos}}
\index{TPI\_DEVID\_NrTraceInput\_Pos@{TPI\_DEVID\_NrTraceInput\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_NrTraceInput\_Pos}{TPI\_DEVID\_NrTraceInput\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Pos~0}

TPI DEVID\+: Nr\+Trace\+Input Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga80ecae7fec479e80e583f545996868ed}\label{group___c_m_s_i_s___n_v_i_c_ga80ecae7fec479e80e583f545996868ed} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_NrTraceInput\_Pos@{TPI\_DEVID\_NrTraceInput\_Pos}}
\index{TPI\_DEVID\_NrTraceInput\_Pos@{TPI\_DEVID\_NrTraceInput\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_NrTraceInput\_Pos}{TPI\_DEVID\_NrTraceInput\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Pos~0}

TPI DEVID\+: Nr\+Trace\+Input Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gacecc8710a8f6a23a7d1d4f5674daf02a}\label{group___c_m_s_i_s___n_v_i_c_gacecc8710a8f6a23a7d1d4f5674daf02a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_NRZVALID\_Msk@{TPI\_DEVID\_NRZVALID\_Msk}}
\index{TPI\_DEVID\_NRZVALID\_Msk@{TPI\_DEVID\_NRZVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_NRZVALID\_Msk}{TPI\_DEVID\_NRZVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9f46cf1a1708575f56d6b827766277f4}{TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Pos}})}

TPI DEVID\+: NRZVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gacecc8710a8f6a23a7d1d4f5674daf02a}\label{group___c_m_s_i_s___n_v_i_c_gacecc8710a8f6a23a7d1d4f5674daf02a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_NRZVALID\_Msk@{TPI\_DEVID\_NRZVALID\_Msk}}
\index{TPI\_DEVID\_NRZVALID\_Msk@{TPI\_DEVID\_NRZVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_NRZVALID\_Msk}{TPI\_DEVID\_NRZVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9f46cf1a1708575f56d6b827766277f4}{TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Pos}})}

TPI DEVID\+: NRZVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9f46cf1a1708575f56d6b827766277f4}\label{group___c_m_s_i_s___n_v_i_c_ga9f46cf1a1708575f56d6b827766277f4} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_NRZVALID\_Pos@{TPI\_DEVID\_NRZVALID\_Pos}}
\index{TPI\_DEVID\_NRZVALID\_Pos@{TPI\_DEVID\_NRZVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_NRZVALID\_Pos}{TPI\_DEVID\_NRZVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Pos~11}

TPI DEVID\+: NRZVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9f46cf1a1708575f56d6b827766277f4}\label{group___c_m_s_i_s___n_v_i_c_ga9f46cf1a1708575f56d6b827766277f4} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_NRZVALID\_Pos@{TPI\_DEVID\_NRZVALID\_Pos}}
\index{TPI\_DEVID\_NRZVALID\_Pos@{TPI\_DEVID\_NRZVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_NRZVALID\_Pos}{TPI\_DEVID\_NRZVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Pos~11}

TPI DEVID\+: NRZVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1ca84d62243e475836bba02516ba6b97}\label{group___c_m_s_i_s___n_v_i_c_ga1ca84d62243e475836bba02516ba6b97} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_PTINVALID\_Msk@{TPI\_DEVID\_PTINVALID\_Msk}}
\index{TPI\_DEVID\_PTINVALID\_Msk@{TPI\_DEVID\_PTINVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_PTINVALID\_Msk}{TPI\_DEVID\_PTINVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga974cccf4c958b4a45cb71c7b5de39b7b}{TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Pos}})}

TPI DEVID\+: PTINVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1ca84d62243e475836bba02516ba6b97}\label{group___c_m_s_i_s___n_v_i_c_ga1ca84d62243e475836bba02516ba6b97} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_PTINVALID\_Msk@{TPI\_DEVID\_PTINVALID\_Msk}}
\index{TPI\_DEVID\_PTINVALID\_Msk@{TPI\_DEVID\_PTINVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_PTINVALID\_Msk}{TPI\_DEVID\_PTINVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga974cccf4c958b4a45cb71c7b5de39b7b}{TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Pos}})}

TPI DEVID\+: PTINVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga974cccf4c958b4a45cb71c7b5de39b7b}\label{group___c_m_s_i_s___n_v_i_c_ga974cccf4c958b4a45cb71c7b5de39b7b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_PTINVALID\_Pos@{TPI\_DEVID\_PTINVALID\_Pos}}
\index{TPI\_DEVID\_PTINVALID\_Pos@{TPI\_DEVID\_PTINVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_PTINVALID\_Pos}{TPI\_DEVID\_PTINVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Pos~9}

TPI DEVID\+: PTINVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga974cccf4c958b4a45cb71c7b5de39b7b}\label{group___c_m_s_i_s___n_v_i_c_ga974cccf4c958b4a45cb71c7b5de39b7b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVID\_PTINVALID\_Pos@{TPI\_DEVID\_PTINVALID\_Pos}}
\index{TPI\_DEVID\_PTINVALID\_Pos@{TPI\_DEVID\_PTINVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVID\_PTINVALID\_Pos}{TPI\_DEVID\_PTINVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Pos~9}

TPI DEVID\+: PTINVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaecbceed6d08ec586403b37ad47b38c88}\label{group___c_m_s_i_s___n_v_i_c_gaecbceed6d08ec586403b37ad47b38c88} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVTYPE\_MajorType\_Msk@{TPI\_DEVTYPE\_MajorType\_Msk}}
\index{TPI\_DEVTYPE\_MajorType\_Msk@{TPI\_DEVTYPE\_MajorType\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVTYPE\_MajorType\_Msk}{TPI\_DEVTYPE\_MajorType\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga69c4892d332755a9f64c1680497cebdd}{TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Pos}})}

TPI DEVTYPE\+: Major\+Type Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaecbceed6d08ec586403b37ad47b38c88}\label{group___c_m_s_i_s___n_v_i_c_gaecbceed6d08ec586403b37ad47b38c88} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVTYPE\_MajorType\_Msk@{TPI\_DEVTYPE\_MajorType\_Msk}}
\index{TPI\_DEVTYPE\_MajorType\_Msk@{TPI\_DEVTYPE\_MajorType\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVTYPE\_MajorType\_Msk}{TPI\_DEVTYPE\_MajorType\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga69c4892d332755a9f64c1680497cebdd}{TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Pos}})}

TPI DEVTYPE\+: Major\+Type Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga69c4892d332755a9f64c1680497cebdd}\label{group___c_m_s_i_s___n_v_i_c_ga69c4892d332755a9f64c1680497cebdd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVTYPE\_MajorType\_Pos@{TPI\_DEVTYPE\_MajorType\_Pos}}
\index{TPI\_DEVTYPE\_MajorType\_Pos@{TPI\_DEVTYPE\_MajorType\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVTYPE\_MajorType\_Pos}{TPI\_DEVTYPE\_MajorType\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Pos~4}

TPI DEVTYPE\+: Major\+Type Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga69c4892d332755a9f64c1680497cebdd}\label{group___c_m_s_i_s___n_v_i_c_ga69c4892d332755a9f64c1680497cebdd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVTYPE\_MajorType\_Pos@{TPI\_DEVTYPE\_MajorType\_Pos}}
\index{TPI\_DEVTYPE\_MajorType\_Pos@{TPI\_DEVTYPE\_MajorType\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVTYPE\_MajorType\_Pos}{TPI\_DEVTYPE\_MajorType\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Pos~4}

TPI DEVTYPE\+: Major\+Type Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5b2fd7dddaf5f64855d9c0696acd65c1}\label{group___c_m_s_i_s___n_v_i_c_ga5b2fd7dddaf5f64855d9c0696acd65c1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVTYPE\_SubType\_Msk@{TPI\_DEVTYPE\_SubType\_Msk}}
\index{TPI\_DEVTYPE\_SubType\_Msk@{TPI\_DEVTYPE\_SubType\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVTYPE\_SubType\_Msk}{TPI\_DEVTYPE\_SubType\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0c799ff892af5eb3162d152abc00af7a}{TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Pos}})}

TPI DEVTYPE\+: Sub\+Type Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5b2fd7dddaf5f64855d9c0696acd65c1}\label{group___c_m_s_i_s___n_v_i_c_ga5b2fd7dddaf5f64855d9c0696acd65c1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVTYPE\_SubType\_Msk@{TPI\_DEVTYPE\_SubType\_Msk}}
\index{TPI\_DEVTYPE\_SubType\_Msk@{TPI\_DEVTYPE\_SubType\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVTYPE\_SubType\_Msk}{TPI\_DEVTYPE\_SubType\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Msk~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0c799ff892af5eb3162d152abc00af7a}{TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Pos}})}

TPI DEVTYPE\+: Sub\+Type Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0c799ff892af5eb3162d152abc00af7a}\label{group___c_m_s_i_s___n_v_i_c_ga0c799ff892af5eb3162d152abc00af7a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVTYPE\_SubType\_Pos@{TPI\_DEVTYPE\_SubType\_Pos}}
\index{TPI\_DEVTYPE\_SubType\_Pos@{TPI\_DEVTYPE\_SubType\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVTYPE\_SubType\_Pos}{TPI\_DEVTYPE\_SubType\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Pos~0}

TPI DEVTYPE\+: Sub\+Type Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0c799ff892af5eb3162d152abc00af7a}\label{group___c_m_s_i_s___n_v_i_c_ga0c799ff892af5eb3162d152abc00af7a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_DEVTYPE\_SubType\_Pos@{TPI\_DEVTYPE\_SubType\_Pos}}
\index{TPI\_DEVTYPE\_SubType\_Pos@{TPI\_DEVTYPE\_SubType\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_DEVTYPE\_SubType\_Pos}{TPI\_DEVTYPE\_SubType\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Pos~0}

TPI DEVTYPE\+: Sub\+Type Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga27d1ecf2e0ff496df03457a2a97cb2c9}\label{group___c_m_s_i_s___n_v_i_c_ga27d1ecf2e0ff496df03457a2a97cb2c9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFCR\_EnFCont\_Msk@{TPI\_FFCR\_EnFCont\_Msk}}
\index{TPI\_FFCR\_EnFCont\_Msk@{TPI\_FFCR\_EnFCont\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFCR\_EnFCont\_Msk}{TPI\_FFCR\_EnFCont\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga99e58a0960b275a773b245e2b69b9a64}{TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Pos}})}

TPI FFCR\+: En\+FCont Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga27d1ecf2e0ff496df03457a2a97cb2c9}\label{group___c_m_s_i_s___n_v_i_c_ga27d1ecf2e0ff496df03457a2a97cb2c9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFCR\_EnFCont\_Msk@{TPI\_FFCR\_EnFCont\_Msk}}
\index{TPI\_FFCR\_EnFCont\_Msk@{TPI\_FFCR\_EnFCont\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFCR\_EnFCont\_Msk}{TPI\_FFCR\_EnFCont\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga99e58a0960b275a773b245e2b69b9a64}{TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Pos}})}

TPI FFCR\+: En\+FCont Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga99e58a0960b275a773b245e2b69b9a64}\label{group___c_m_s_i_s___n_v_i_c_ga99e58a0960b275a773b245e2b69b9a64} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFCR\_EnFCont\_Pos@{TPI\_FFCR\_EnFCont\_Pos}}
\index{TPI\_FFCR\_EnFCont\_Pos@{TPI\_FFCR\_EnFCont\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFCR\_EnFCont\_Pos}{TPI\_FFCR\_EnFCont\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Pos~1}

TPI FFCR\+: En\+FCont Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga99e58a0960b275a773b245e2b69b9a64}\label{group___c_m_s_i_s___n_v_i_c_ga99e58a0960b275a773b245e2b69b9a64} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFCR\_EnFCont\_Pos@{TPI\_FFCR\_EnFCont\_Pos}}
\index{TPI\_FFCR\_EnFCont\_Pos@{TPI\_FFCR\_EnFCont\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFCR\_EnFCont\_Pos}{TPI\_FFCR\_EnFCont\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Pos~1}

TPI FFCR\+: En\+FCont Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga360b413bc5da61f751546a7133c3e4dd}\label{group___c_m_s_i_s___n_v_i_c_ga360b413bc5da61f751546a7133c3e4dd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFCR\_TrigIn\_Msk@{TPI\_FFCR\_TrigIn\_Msk}}
\index{TPI\_FFCR\_TrigIn\_Msk@{TPI\_FFCR\_TrigIn\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFCR\_TrigIn\_Msk}{TPI\_FFCR\_TrigIn\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa7ea11ba6ea75b541cd82e185c725b5b}{TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Pos}})}

TPI FFCR\+: Trig\+In Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga360b413bc5da61f751546a7133c3e4dd}\label{group___c_m_s_i_s___n_v_i_c_ga360b413bc5da61f751546a7133c3e4dd} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFCR\_TrigIn\_Msk@{TPI\_FFCR\_TrigIn\_Msk}}
\index{TPI\_FFCR\_TrigIn\_Msk@{TPI\_FFCR\_TrigIn\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFCR\_TrigIn\_Msk}{TPI\_FFCR\_TrigIn\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa7ea11ba6ea75b541cd82e185c725b5b}{TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Pos}})}

TPI FFCR\+: Trig\+In Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa7ea11ba6ea75b541cd82e185c725b5b}\label{group___c_m_s_i_s___n_v_i_c_gaa7ea11ba6ea75b541cd82e185c725b5b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFCR\_TrigIn\_Pos@{TPI\_FFCR\_TrigIn\_Pos}}
\index{TPI\_FFCR\_TrigIn\_Pos@{TPI\_FFCR\_TrigIn\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFCR\_TrigIn\_Pos}{TPI\_FFCR\_TrigIn\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Pos~8}

TPI FFCR\+: Trig\+In Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa7ea11ba6ea75b541cd82e185c725b5b}\label{group___c_m_s_i_s___n_v_i_c_gaa7ea11ba6ea75b541cd82e185c725b5b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFCR\_TrigIn\_Pos@{TPI\_FFCR\_TrigIn\_Pos}}
\index{TPI\_FFCR\_TrigIn\_Pos@{TPI\_FFCR\_TrigIn\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFCR\_TrigIn\_Pos}{TPI\_FFCR\_TrigIn\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Pos~8}

TPI FFCR\+: Trig\+In Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga63dfb09259893958962914fc3a9e3824}\label{group___c_m_s_i_s___n_v_i_c_ga63dfb09259893958962914fc3a9e3824} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_FlInProg\_Msk@{TPI\_FFSR\_FlInProg\_Msk}}
\index{TPI\_FFSR\_FlInProg\_Msk@{TPI\_FFSR\_FlInProg\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_FlInProg\_Msk}{TPI\_FFSR\_FlInProg\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga542ca74a081588273e6d5275ba5da6bf}{TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Pos}})}

TPI FFSR\+: Fl\+In\+Prog Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga63dfb09259893958962914fc3a9e3824}\label{group___c_m_s_i_s___n_v_i_c_ga63dfb09259893958962914fc3a9e3824} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_FlInProg\_Msk@{TPI\_FFSR\_FlInProg\_Msk}}
\index{TPI\_FFSR\_FlInProg\_Msk@{TPI\_FFSR\_FlInProg\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_FlInProg\_Msk}{TPI\_FFSR\_FlInProg\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga542ca74a081588273e6d5275ba5da6bf}{TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Pos}})}

TPI FFSR\+: Fl\+In\+Prog Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga542ca74a081588273e6d5275ba5da6bf}\label{group___c_m_s_i_s___n_v_i_c_ga542ca74a081588273e6d5275ba5da6bf} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_FlInProg\_Pos@{TPI\_FFSR\_FlInProg\_Pos}}
\index{TPI\_FFSR\_FlInProg\_Pos@{TPI\_FFSR\_FlInProg\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_FlInProg\_Pos}{TPI\_FFSR\_FlInProg\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Pos~0}

TPI FFSR\+: Fl\+In\+Prog Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga542ca74a081588273e6d5275ba5da6bf}\label{group___c_m_s_i_s___n_v_i_c_ga542ca74a081588273e6d5275ba5da6bf} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_FlInProg\_Pos@{TPI\_FFSR\_FlInProg\_Pos}}
\index{TPI\_FFSR\_FlInProg\_Pos@{TPI\_FFSR\_FlInProg\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_FlInProg\_Pos}{TPI\_FFSR\_FlInProg\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Pos~0}

TPI FFSR\+: Fl\+In\+Prog Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaaa313f980974a8cfc7dac68c4d805ab1}\label{group___c_m_s_i_s___n_v_i_c_gaaa313f980974a8cfc7dac68c4d805ab1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_FtNonStop\_Msk@{TPI\_FFSR\_FtNonStop\_Msk}}
\index{TPI\_FFSR\_FtNonStop\_Msk@{TPI\_FFSR\_FtNonStop\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_FtNonStop\_Msk}{TPI\_FFSR\_FtNonStop\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9537b8a660cc8803f57cbbee320b2fc8}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Pos}})}

TPI FFSR\+: Ft\+Non\+Stop Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaaa313f980974a8cfc7dac68c4d805ab1}\label{group___c_m_s_i_s___n_v_i_c_gaaa313f980974a8cfc7dac68c4d805ab1} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_FtNonStop\_Msk@{TPI\_FFSR\_FtNonStop\_Msk}}
\index{TPI\_FFSR\_FtNonStop\_Msk@{TPI\_FFSR\_FtNonStop\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_FtNonStop\_Msk}{TPI\_FFSR\_FtNonStop\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9537b8a660cc8803f57cbbee320b2fc8}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Pos}})}

TPI FFSR\+: Ft\+Non\+Stop Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9537b8a660cc8803f57cbbee320b2fc8}\label{group___c_m_s_i_s___n_v_i_c_ga9537b8a660cc8803f57cbbee320b2fc8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_FtNonStop\_Pos@{TPI\_FFSR\_FtNonStop\_Pos}}
\index{TPI\_FFSR\_FtNonStop\_Pos@{TPI\_FFSR\_FtNonStop\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_FtNonStop\_Pos}{TPI\_FFSR\_FtNonStop\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Pos~3}

TPI FFSR\+: Ft\+Non\+Stop Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga9537b8a660cc8803f57cbbee320b2fc8}\label{group___c_m_s_i_s___n_v_i_c_ga9537b8a660cc8803f57cbbee320b2fc8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_FtNonStop\_Pos@{TPI\_FFSR\_FtNonStop\_Pos}}
\index{TPI\_FFSR\_FtNonStop\_Pos@{TPI\_FFSR\_FtNonStop\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_FtNonStop\_Pos}{TPI\_FFSR\_FtNonStop\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Pos~3}

TPI FFSR\+: Ft\+Non\+Stop Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1ab6c3abe1cf6311ee07e7c479ce5f78}\label{group___c_m_s_i_s___n_v_i_c_ga1ab6c3abe1cf6311ee07e7c479ce5f78} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_FtStopped\_Msk@{TPI\_FFSR\_FtStopped\_Msk}}
\index{TPI\_FFSR\_FtStopped\_Msk@{TPI\_FFSR\_FtStopped\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_FtStopped\_Msk}{TPI\_FFSR\_FtStopped\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaedf31fd453a878021b542b644e2869d2}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Pos}})}

TPI FFSR\+: Ft\+Stopped Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1ab6c3abe1cf6311ee07e7c479ce5f78}\label{group___c_m_s_i_s___n_v_i_c_ga1ab6c3abe1cf6311ee07e7c479ce5f78} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_FtStopped\_Msk@{TPI\_FFSR\_FtStopped\_Msk}}
\index{TPI\_FFSR\_FtStopped\_Msk@{TPI\_FFSR\_FtStopped\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_FtStopped\_Msk}{TPI\_FFSR\_FtStopped\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaedf31fd453a878021b542b644e2869d2}{TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Pos}})}

TPI FFSR\+: Ft\+Stopped Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaedf31fd453a878021b542b644e2869d2}\label{group___c_m_s_i_s___n_v_i_c_gaedf31fd453a878021b542b644e2869d2} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_FtStopped\_Pos@{TPI\_FFSR\_FtStopped\_Pos}}
\index{TPI\_FFSR\_FtStopped\_Pos@{TPI\_FFSR\_FtStopped\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_FtStopped\_Pos}{TPI\_FFSR\_FtStopped\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Pos~1}

TPI FFSR\+: Ft\+Stopped Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaedf31fd453a878021b542b644e2869d2}\label{group___c_m_s_i_s___n_v_i_c_gaedf31fd453a878021b542b644e2869d2} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_FtStopped\_Pos@{TPI\_FFSR\_FtStopped\_Pos}}
\index{TPI\_FFSR\_FtStopped\_Pos@{TPI\_FFSR\_FtStopped\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_FtStopped\_Pos}{TPI\_FFSR\_FtStopped\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Pos~1}

TPI FFSR\+: Ft\+Stopped Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0d6bfd263ff2fdec72d6ec9415fb1135}\label{group___c_m_s_i_s___n_v_i_c_ga0d6bfd263ff2fdec72d6ec9415fb1135} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_TCPresent\_Msk@{TPI\_FFSR\_TCPresent\_Msk}}
\index{TPI\_FFSR\_TCPresent\_Msk@{TPI\_FFSR\_TCPresent\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_TCPresent\_Msk}{TPI\_FFSR\_TCPresent\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad30fde0c058da2ffb2b0a213be7a1b5c}{TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Pos}})}

TPI FFSR\+: TCPresent Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0d6bfd263ff2fdec72d6ec9415fb1135}\label{group___c_m_s_i_s___n_v_i_c_ga0d6bfd263ff2fdec72d6ec9415fb1135} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_TCPresent\_Msk@{TPI\_FFSR\_TCPresent\_Msk}}
\index{TPI\_FFSR\_TCPresent\_Msk@{TPI\_FFSR\_TCPresent\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_TCPresent\_Msk}{TPI\_FFSR\_TCPresent\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gad30fde0c058da2ffb2b0a213be7a1b5c}{TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Pos}})}

TPI FFSR\+: TCPresent Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad30fde0c058da2ffb2b0a213be7a1b5c}\label{group___c_m_s_i_s___n_v_i_c_gad30fde0c058da2ffb2b0a213be7a1b5c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_TCPresent\_Pos@{TPI\_FFSR\_TCPresent\_Pos}}
\index{TPI\_FFSR\_TCPresent\_Pos@{TPI\_FFSR\_TCPresent\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_TCPresent\_Pos}{TPI\_FFSR\_TCPresent\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Pos~2}

TPI FFSR\+: TCPresent Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad30fde0c058da2ffb2b0a213be7a1b5c}\label{group___c_m_s_i_s___n_v_i_c_gad30fde0c058da2ffb2b0a213be7a1b5c} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FFSR\_TCPresent\_Pos@{TPI\_FFSR\_TCPresent\_Pos}}
\index{TPI\_FFSR\_TCPresent\_Pos@{TPI\_FFSR\_TCPresent\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FFSR\_TCPresent\_Pos}{TPI\_FFSR\_TCPresent\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Pos~2}

TPI FFSR\+: TCPresent Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf924f7d1662f3f6c1da12052390cb118}\label{group___c_m_s_i_s___n_v_i_c_gaf924f7d1662f3f6c1da12052390cb118} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM0\_Msk@{TPI\_FIFO0\_ETM0\_Msk}}
\index{TPI\_FIFO0\_ETM0\_Msk@{TPI\_FIFO0\_ETM0\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM0\_Msk}{TPI\_FIFO0\_ETM0\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM0\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga48783ce3c695d8c06b1352a526110a87}{TPI\+\_\+\+FIFO0\+\_\+\+ETM0\+\_\+\+Pos}})}

TPI FIFO0\+: ETM0 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaf924f7d1662f3f6c1da12052390cb118}\label{group___c_m_s_i_s___n_v_i_c_gaf924f7d1662f3f6c1da12052390cb118} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM0\_Msk@{TPI\_FIFO0\_ETM0\_Msk}}
\index{TPI\_FIFO0\_ETM0\_Msk@{TPI\_FIFO0\_ETM0\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM0\_Msk}{TPI\_FIFO0\_ETM0\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM0\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga48783ce3c695d8c06b1352a526110a87}{TPI\+\_\+\+FIFO0\+\_\+\+ETM0\+\_\+\+Pos}})}

TPI FIFO0\+: ETM0 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga48783ce3c695d8c06b1352a526110a87}\label{group___c_m_s_i_s___n_v_i_c_ga48783ce3c695d8c06b1352a526110a87} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM0\_Pos@{TPI\_FIFO0\_ETM0\_Pos}}
\index{TPI\_FIFO0\_ETM0\_Pos@{TPI\_FIFO0\_ETM0\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM0\_Pos}{TPI\_FIFO0\_ETM0\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM0\+\_\+\+Pos~0}

TPI FIFO0\+: ETM0 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga48783ce3c695d8c06b1352a526110a87}\label{group___c_m_s_i_s___n_v_i_c_ga48783ce3c695d8c06b1352a526110a87} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM0\_Pos@{TPI\_FIFO0\_ETM0\_Pos}}
\index{TPI\_FIFO0\_ETM0\_Pos@{TPI\_FIFO0\_ETM0\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM0\_Pos}{TPI\_FIFO0\_ETM0\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM0\+\_\+\+Pos~0}

TPI FIFO0\+: ETM0 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaad9c1a6ed34a70905005a0cc14d5f01b}\label{group___c_m_s_i_s___n_v_i_c_gaad9c1a6ed34a70905005a0cc14d5f01b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM1\_Msk@{TPI\_FIFO0\_ETM1\_Msk}}
\index{TPI\_FIFO0\_ETM1\_Msk@{TPI\_FIFO0\_ETM1\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM1\_Msk}{TPI\_FIFO0\_ETM1\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM1\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac5a2ef4b7f811d1f3d81ec919d794413}{TPI\+\_\+\+FIFO0\+\_\+\+ETM1\+\_\+\+Pos}})}

TPI FIFO0\+: ETM1 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaad9c1a6ed34a70905005a0cc14d5f01b}\label{group___c_m_s_i_s___n_v_i_c_gaad9c1a6ed34a70905005a0cc14d5f01b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM1\_Msk@{TPI\_FIFO0\_ETM1\_Msk}}
\index{TPI\_FIFO0\_ETM1\_Msk@{TPI\_FIFO0\_ETM1\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM1\_Msk}{TPI\_FIFO0\_ETM1\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM1\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac5a2ef4b7f811d1f3d81ec919d794413}{TPI\+\_\+\+FIFO0\+\_\+\+ETM1\+\_\+\+Pos}})}

TPI FIFO0\+: ETM1 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac5a2ef4b7f811d1f3d81ec919d794413}\label{group___c_m_s_i_s___n_v_i_c_gac5a2ef4b7f811d1f3d81ec919d794413} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM1\_Pos@{TPI\_FIFO0\_ETM1\_Pos}}
\index{TPI\_FIFO0\_ETM1\_Pos@{TPI\_FIFO0\_ETM1\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM1\_Pos}{TPI\_FIFO0\_ETM1\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM1\+\_\+\+Pos~8}

TPI FIFO0\+: ETM1 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac5a2ef4b7f811d1f3d81ec919d794413}\label{group___c_m_s_i_s___n_v_i_c_gac5a2ef4b7f811d1f3d81ec919d794413} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM1\_Pos@{TPI\_FIFO0\_ETM1\_Pos}}
\index{TPI\_FIFO0\_ETM1\_Pos@{TPI\_FIFO0\_ETM1\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM1\_Pos}{TPI\_FIFO0\_ETM1\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM1\+\_\+\+Pos~8}

TPI FIFO0\+: ETM1 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa82a7b9b99c990fb12eafb3c84b68254}\label{group___c_m_s_i_s___n_v_i_c_gaa82a7b9b99c990fb12eafb3c84b68254} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM2\_Msk@{TPI\_FIFO0\_ETM2\_Msk}}
\index{TPI\_FIFO0\_ETM2\_Msk@{TPI\_FIFO0\_ETM2\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM2\_Msk}{TPI\_FIFO0\_ETM2\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM2\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5f0037cc80c65e86d9e94e5005077a48}{TPI\+\_\+\+FIFO0\+\_\+\+ETM2\+\_\+\+Pos}})}

TPI FIFO0\+: ETM2 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa82a7b9b99c990fb12eafb3c84b68254}\label{group___c_m_s_i_s___n_v_i_c_gaa82a7b9b99c990fb12eafb3c84b68254} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM2\_Msk@{TPI\_FIFO0\_ETM2\_Msk}}
\index{TPI\_FIFO0\_ETM2\_Msk@{TPI\_FIFO0\_ETM2\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM2\_Msk}{TPI\_FIFO0\_ETM2\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM2\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5f0037cc80c65e86d9e94e5005077a48}{TPI\+\_\+\+FIFO0\+\_\+\+ETM2\+\_\+\+Pos}})}

TPI FIFO0\+: ETM2 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5f0037cc80c65e86d9e94e5005077a48}\label{group___c_m_s_i_s___n_v_i_c_ga5f0037cc80c65e86d9e94e5005077a48} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM2\_Pos@{TPI\_FIFO0\_ETM2\_Pos}}
\index{TPI\_FIFO0\_ETM2\_Pos@{TPI\_FIFO0\_ETM2\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM2\_Pos}{TPI\_FIFO0\_ETM2\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM2\+\_\+\+Pos~16}

TPI FIFO0\+: ETM2 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5f0037cc80c65e86d9e94e5005077a48}\label{group___c_m_s_i_s___n_v_i_c_ga5f0037cc80c65e86d9e94e5005077a48} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM2\_Pos@{TPI\_FIFO0\_ETM2\_Pos}}
\index{TPI\_FIFO0\_ETM2\_Pos@{TPI\_FIFO0\_ETM2\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM2\_Pos}{TPI\_FIFO0\_ETM2\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM2\+\_\+\+Pos~16}

TPI FIFO0\+: ETM2 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga4f0005dc420b28f2369179a935b9a9d3}\label{group___c_m_s_i_s___n_v_i_c_ga4f0005dc420b28f2369179a935b9a9d3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM\_ATVALID\_Msk@{TPI\_FIFO0\_ETM\_ATVALID\_Msk}}
\index{TPI\_FIFO0\_ETM\_ATVALID\_Msk@{TPI\_FIFO0\_ETM\_ATVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM\_ATVALID\_Msk}{TPI\_FIFO0\_ETM\_ATVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos}})}

TPI FIFO0\+: ETM\+\_\+\+ATVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga4f0005dc420b28f2369179a935b9a9d3}\label{group___c_m_s_i_s___n_v_i_c_ga4f0005dc420b28f2369179a935b9a9d3} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM\_ATVALID\_Msk@{TPI\_FIFO0\_ETM\_ATVALID\_Msk}}
\index{TPI\_FIFO0\_ETM\_ATVALID\_Msk@{TPI\_FIFO0\_ETM\_ATVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM\_ATVALID\_Msk}{TPI\_FIFO0\_ETM\_ATVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos}})}

TPI FIFO0\+: ETM\+\_\+\+ATVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d}\label{group___c_m_s_i_s___n_v_i_c_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM\_ATVALID\_Pos@{TPI\_FIFO0\_ETM\_ATVALID\_Pos}}
\index{TPI\_FIFO0\_ETM\_ATVALID\_Pos@{TPI\_FIFO0\_ETM\_ATVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM\_ATVALID\_Pos}{TPI\_FIFO0\_ETM\_ATVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos~26}

TPI FIFO0\+: ETM\+\_\+\+ATVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d}\label{group___c_m_s_i_s___n_v_i_c_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM\_ATVALID\_Pos@{TPI\_FIFO0\_ETM\_ATVALID\_Pos}}
\index{TPI\_FIFO0\_ETM\_ATVALID\_Pos@{TPI\_FIFO0\_ETM\_ATVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM\_ATVALID\_Pos}{TPI\_FIFO0\_ETM\_ATVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos~26}

TPI FIFO0\+: ETM\+\_\+\+ATVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad2536b3a935361c68453cd068640af92}\label{group___c_m_s_i_s___n_v_i_c_gad2536b3a935361c68453cd068640af92} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM\_bytecount\_Msk@{TPI\_FIFO0\_ETM\_bytecount\_Msk}}
\index{TPI\_FIFO0\_ETM\_bytecount\_Msk@{TPI\_FIFO0\_ETM\_bytecount\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM\_bytecount\_Msk}{TPI\_FIFO0\_ETM\_bytecount\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2f738e45386ebf58c4d406f578e7ddaf}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos}})}

TPI FIFO0\+: ETM\+\_\+bytecount Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad2536b3a935361c68453cd068640af92}\label{group___c_m_s_i_s___n_v_i_c_gad2536b3a935361c68453cd068640af92} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM\_bytecount\_Msk@{TPI\_FIFO0\_ETM\_bytecount\_Msk}}
\index{TPI\_FIFO0\_ETM\_bytecount\_Msk@{TPI\_FIFO0\_ETM\_bytecount\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM\_bytecount\_Msk}{TPI\_FIFO0\_ETM\_bytecount\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2f738e45386ebf58c4d406f578e7ddaf}{TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos}})}

TPI FIFO0\+: ETM\+\_\+bytecount Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2f738e45386ebf58c4d406f578e7ddaf}\label{group___c_m_s_i_s___n_v_i_c_ga2f738e45386ebf58c4d406f578e7ddaf} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM\_bytecount\_Pos@{TPI\_FIFO0\_ETM\_bytecount\_Pos}}
\index{TPI\_FIFO0\_ETM\_bytecount\_Pos@{TPI\_FIFO0\_ETM\_bytecount\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM\_bytecount\_Pos}{TPI\_FIFO0\_ETM\_bytecount\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos~24}

TPI FIFO0\+: ETM\+\_\+bytecount Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2f738e45386ebf58c4d406f578e7ddaf}\label{group___c_m_s_i_s___n_v_i_c_ga2f738e45386ebf58c4d406f578e7ddaf} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ETM\_bytecount\_Pos@{TPI\_FIFO0\_ETM\_bytecount\_Pos}}
\index{TPI\_FIFO0\_ETM\_bytecount\_Pos@{TPI\_FIFO0\_ETM\_bytecount\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ETM\_bytecount\_Pos}{TPI\_FIFO0\_ETM\_bytecount\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos~24}

TPI FIFO0\+: ETM\+\_\+bytecount Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga94cb2493ed35d2dab7bd4092b88a05bc}\label{group___c_m_s_i_s___n_v_i_c_ga94cb2493ed35d2dab7bd4092b88a05bc} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ITM\_ATVALID\_Msk@{TPI\_FIFO0\_ITM\_ATVALID\_Msk}}
\index{TPI\_FIFO0\_ITM\_ATVALID\_Msk@{TPI\_FIFO0\_ITM\_ATVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ITM\_ATVALID\_Msk}{TPI\_FIFO0\_ITM\_ATVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa7e050e9eb6528241ebc6835783b6bae}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos}})}

TPI FIFO0\+: ITM\+\_\+\+ATVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga94cb2493ed35d2dab7bd4092b88a05bc}\label{group___c_m_s_i_s___n_v_i_c_ga94cb2493ed35d2dab7bd4092b88a05bc} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ITM\_ATVALID\_Msk@{TPI\_FIFO0\_ITM\_ATVALID\_Msk}}
\index{TPI\_FIFO0\_ITM\_ATVALID\_Msk@{TPI\_FIFO0\_ITM\_ATVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ITM\_ATVALID\_Msk}{TPI\_FIFO0\_ITM\_ATVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa7e050e9eb6528241ebc6835783b6bae}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos}})}

TPI FIFO0\+: ITM\+\_\+\+ATVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa7e050e9eb6528241ebc6835783b6bae}\label{group___c_m_s_i_s___n_v_i_c_gaa7e050e9eb6528241ebc6835783b6bae} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ITM\_ATVALID\_Pos@{TPI\_FIFO0\_ITM\_ATVALID\_Pos}}
\index{TPI\_FIFO0\_ITM\_ATVALID\_Pos@{TPI\_FIFO0\_ITM\_ATVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ITM\_ATVALID\_Pos}{TPI\_FIFO0\_ITM\_ATVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos~29}

TPI FIFO0\+: ITM\+\_\+\+ATVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa7e050e9eb6528241ebc6835783b6bae}\label{group___c_m_s_i_s___n_v_i_c_gaa7e050e9eb6528241ebc6835783b6bae} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ITM\_ATVALID\_Pos@{TPI\_FIFO0\_ITM\_ATVALID\_Pos}}
\index{TPI\_FIFO0\_ITM\_ATVALID\_Pos@{TPI\_FIFO0\_ITM\_ATVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ITM\_ATVALID\_Pos}{TPI\_FIFO0\_ITM\_ATVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos~29}

TPI FIFO0\+: ITM\+\_\+\+ATVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga07bafa971b8daf0d63b3f92b9ae7fa16}\label{group___c_m_s_i_s___n_v_i_c_ga07bafa971b8daf0d63b3f92b9ae7fa16} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ITM\_bytecount\_Msk@{TPI\_FIFO0\_ITM\_bytecount\_Msk}}
\index{TPI\_FIFO0\_ITM\_bytecount\_Msk@{TPI\_FIFO0\_ITM\_bytecount\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ITM\_bytecount\_Msk}{TPI\_FIFO0\_ITM\_bytecount\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac2b6f7f13a2fa0be4aa7645a47dcac52}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos}})}

TPI FIFO0\+: ITM\+\_\+bytecount Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga07bafa971b8daf0d63b3f92b9ae7fa16}\label{group___c_m_s_i_s___n_v_i_c_ga07bafa971b8daf0d63b3f92b9ae7fa16} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ITM\_bytecount\_Msk@{TPI\_FIFO0\_ITM\_bytecount\_Msk}}
\index{TPI\_FIFO0\_ITM\_bytecount\_Msk@{TPI\_FIFO0\_ITM\_bytecount\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ITM\_bytecount\_Msk}{TPI\_FIFO0\_ITM\_bytecount\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gac2b6f7f13a2fa0be4aa7645a47dcac52}{TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos}})}

TPI FIFO0\+: ITM\+\_\+bytecount Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac2b6f7f13a2fa0be4aa7645a47dcac52}\label{group___c_m_s_i_s___n_v_i_c_gac2b6f7f13a2fa0be4aa7645a47dcac52} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ITM\_bytecount\_Pos@{TPI\_FIFO0\_ITM\_bytecount\_Pos}}
\index{TPI\_FIFO0\_ITM\_bytecount\_Pos@{TPI\_FIFO0\_ITM\_bytecount\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ITM\_bytecount\_Pos}{TPI\_FIFO0\_ITM\_bytecount\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos~27}

TPI FIFO0\+: ITM\+\_\+bytecount Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gac2b6f7f13a2fa0be4aa7645a47dcac52}\label{group___c_m_s_i_s___n_v_i_c_gac2b6f7f13a2fa0be4aa7645a47dcac52} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO0\_ITM\_bytecount\_Pos@{TPI\_FIFO0\_ITM\_bytecount\_Pos}}
\index{TPI\_FIFO0\_ITM\_bytecount\_Pos@{TPI\_FIFO0\_ITM\_bytecount\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO0\_ITM\_bytecount\_Pos}{TPI\_FIFO0\_ITM\_bytecount\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO0\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos~27}

TPI FIFO0\+: ITM\+\_\+bytecount Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0e8f29a1e9378d1ceb0708035edbb86d}\label{group___c_m_s_i_s___n_v_i_c_ga0e8f29a1e9378d1ceb0708035edbb86d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ETM\_ATVALID\_Msk@{TPI\_FIFO1\_ETM\_ATVALID\_Msk}}
\index{TPI\_FIFO1\_ETM\_ATVALID\_Msk@{TPI\_FIFO1\_ETM\_ATVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ETM\_ATVALID\_Msk}{TPI\_FIFO1\_ETM\_ATVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3177b8d815cf4a707a2d3d3d5499315d}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos}})}

TPI FIFO1\+: ETM\+\_\+\+ATVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0e8f29a1e9378d1ceb0708035edbb86d}\label{group___c_m_s_i_s___n_v_i_c_ga0e8f29a1e9378d1ceb0708035edbb86d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ETM\_ATVALID\_Msk@{TPI\_FIFO1\_ETM\_ATVALID\_Msk}}
\index{TPI\_FIFO1\_ETM\_ATVALID\_Msk@{TPI\_FIFO1\_ETM\_ATVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ETM\_ATVALID\_Msk}{TPI\_FIFO1\_ETM\_ATVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga3177b8d815cf4a707a2d3d3d5499315d}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos}})}

TPI FIFO1\+: ETM\+\_\+\+ATVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3177b8d815cf4a707a2d3d3d5499315d}\label{group___c_m_s_i_s___n_v_i_c_ga3177b8d815cf4a707a2d3d3d5499315d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ETM\_ATVALID\_Pos@{TPI\_FIFO1\_ETM\_ATVALID\_Pos}}
\index{TPI\_FIFO1\_ETM\_ATVALID\_Pos@{TPI\_FIFO1\_ETM\_ATVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ETM\_ATVALID\_Pos}{TPI\_FIFO1\_ETM\_ATVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos~26}

TPI FIFO1\+: ETM\+\_\+\+ATVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3177b8d815cf4a707a2d3d3d5499315d}\label{group___c_m_s_i_s___n_v_i_c_ga3177b8d815cf4a707a2d3d3d5499315d} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ETM\_ATVALID\_Pos@{TPI\_FIFO1\_ETM\_ATVALID\_Pos}}
\index{TPI\_FIFO1\_ETM\_ATVALID\_Pos@{TPI\_FIFO1\_ETM\_ATVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ETM\_ATVALID\_Pos}{TPI\_FIFO1\_ETM\_ATVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+\+ATVALID\+\_\+\+Pos~26}

TPI FIFO1\+: ETM\+\_\+\+ATVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab554305459953b80554fdb1908b73291}\label{group___c_m_s_i_s___n_v_i_c_gab554305459953b80554fdb1908b73291} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ETM\_bytecount\_Msk@{TPI\_FIFO1\_ETM\_bytecount\_Msk}}
\index{TPI\_FIFO1\_ETM\_bytecount\_Msk@{TPI\_FIFO1\_ETM\_bytecount\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ETM\_bytecount\_Msk}{TPI\_FIFO1\_ETM\_bytecount\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab31238152b5691af633a7475eaf1f06}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos}})}

TPI FIFO1\+: ETM\+\_\+bytecount Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab554305459953b80554fdb1908b73291}\label{group___c_m_s_i_s___n_v_i_c_gab554305459953b80554fdb1908b73291} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ETM\_bytecount\_Msk@{TPI\_FIFO1\_ETM\_bytecount\_Msk}}
\index{TPI\_FIFO1\_ETM\_bytecount\_Msk@{TPI\_FIFO1\_ETM\_bytecount\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ETM\_bytecount\_Msk}{TPI\_FIFO1\_ETM\_bytecount\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaab31238152b5691af633a7475eaf1f06}{TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos}})}

TPI FIFO1\+: ETM\+\_\+bytecount Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaab31238152b5691af633a7475eaf1f06}\label{group___c_m_s_i_s___n_v_i_c_gaab31238152b5691af633a7475eaf1f06} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ETM\_bytecount\_Pos@{TPI\_FIFO1\_ETM\_bytecount\_Pos}}
\index{TPI\_FIFO1\_ETM\_bytecount\_Pos@{TPI\_FIFO1\_ETM\_bytecount\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ETM\_bytecount\_Pos}{TPI\_FIFO1\_ETM\_bytecount\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos~24}

TPI FIFO1\+: ETM\+\_\+bytecount Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaab31238152b5691af633a7475eaf1f06}\label{group___c_m_s_i_s___n_v_i_c_gaab31238152b5691af633a7475eaf1f06} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ETM\_bytecount\_Pos@{TPI\_FIFO1\_ETM\_bytecount\_Pos}}
\index{TPI\_FIFO1\_ETM\_bytecount\_Pos@{TPI\_FIFO1\_ETM\_bytecount\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ETM\_bytecount\_Pos}{TPI\_FIFO1\_ETM\_bytecount\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ETM\+\_\+bytecount\+\_\+\+Pos~24}

TPI FIFO1\+: ETM\+\_\+bytecount Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga8ae09f544fc1a428797e2a150f14a4c9}\label{group___c_m_s_i_s___n_v_i_c_ga8ae09f544fc1a428797e2a150f14a4c9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM0\_Msk@{TPI\_FIFO1\_ITM0\_Msk}}
\index{TPI\_FIFO1\_ITM0\_Msk@{TPI\_FIFO1\_ITM0\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM0\_Msk}{TPI\_FIFO1\_ITM0\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM0\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2188671488417a52abb075bcd4d73440}{TPI\+\_\+\+FIFO1\+\_\+\+ITM0\+\_\+\+Pos}})}

TPI FIFO1\+: ITM0 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga8ae09f544fc1a428797e2a150f14a4c9}\label{group___c_m_s_i_s___n_v_i_c_ga8ae09f544fc1a428797e2a150f14a4c9} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM0\_Msk@{TPI\_FIFO1\_ITM0\_Msk}}
\index{TPI\_FIFO1\_ITM0\_Msk@{TPI\_FIFO1\_ITM0\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM0\_Msk}{TPI\_FIFO1\_ITM0\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM0\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga2188671488417a52abb075bcd4d73440}{TPI\+\_\+\+FIFO1\+\_\+\+ITM0\+\_\+\+Pos}})}

TPI FIFO1\+: ITM0 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2188671488417a52abb075bcd4d73440}\label{group___c_m_s_i_s___n_v_i_c_ga2188671488417a52abb075bcd4d73440} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM0\_Pos@{TPI\_FIFO1\_ITM0\_Pos}}
\index{TPI\_FIFO1\_ITM0\_Pos@{TPI\_FIFO1\_ITM0\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM0\_Pos}{TPI\_FIFO1\_ITM0\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM0\+\_\+\+Pos~0}

TPI FIFO1\+: ITM0 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga2188671488417a52abb075bcd4d73440}\label{group___c_m_s_i_s___n_v_i_c_ga2188671488417a52abb075bcd4d73440} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM0\_Pos@{TPI\_FIFO1\_ITM0\_Pos}}
\index{TPI\_FIFO1\_ITM0\_Pos@{TPI\_FIFO1\_ITM0\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM0\_Pos}{TPI\_FIFO1\_ITM0\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM0\+\_\+\+Pos~0}

TPI FIFO1\+: ITM0 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3347f42828920dfe56e3130ad319a9e6}\label{group___c_m_s_i_s___n_v_i_c_ga3347f42828920dfe56e3130ad319a9e6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM1\_Msk@{TPI\_FIFO1\_ITM1\_Msk}}
\index{TPI\_FIFO1\_ITM1\_Msk@{TPI\_FIFO1\_ITM1\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM1\_Msk}{TPI\_FIFO1\_ITM1\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM1\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaece86ab513bc3d0e0a9dbd82258af49f}{TPI\+\_\+\+FIFO1\+\_\+\+ITM1\+\_\+\+Pos}})}

TPI FIFO1\+: ITM1 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga3347f42828920dfe56e3130ad319a9e6}\label{group___c_m_s_i_s___n_v_i_c_ga3347f42828920dfe56e3130ad319a9e6} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM1\_Msk@{TPI\_FIFO1\_ITM1\_Msk}}
\index{TPI\_FIFO1\_ITM1\_Msk@{TPI\_FIFO1\_ITM1\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM1\_Msk}{TPI\_FIFO1\_ITM1\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM1\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaece86ab513bc3d0e0a9dbd82258af49f}{TPI\+\_\+\+FIFO1\+\_\+\+ITM1\+\_\+\+Pos}})}

TPI FIFO1\+: ITM1 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaece86ab513bc3d0e0a9dbd82258af49f}\label{group___c_m_s_i_s___n_v_i_c_gaece86ab513bc3d0e0a9dbd82258af49f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM1\_Pos@{TPI\_FIFO1\_ITM1\_Pos}}
\index{TPI\_FIFO1\_ITM1\_Pos@{TPI\_FIFO1\_ITM1\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM1\_Pos}{TPI\_FIFO1\_ITM1\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM1\+\_\+\+Pos~8}

TPI FIFO1\+: ITM1 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaece86ab513bc3d0e0a9dbd82258af49f}\label{group___c_m_s_i_s___n_v_i_c_gaece86ab513bc3d0e0a9dbd82258af49f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM1\_Pos@{TPI\_FIFO1\_ITM1\_Pos}}
\index{TPI\_FIFO1\_ITM1\_Pos@{TPI\_FIFO1\_ITM1\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM1\_Pos}{TPI\_FIFO1\_ITM1\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM1\+\_\+\+Pos~8}

TPI FIFO1\+: ITM1 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gae54512f926ebc00f2e056232aa21d335}\label{group___c_m_s_i_s___n_v_i_c_gae54512f926ebc00f2e056232aa21d335} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM2\_Msk@{TPI\_FIFO1\_ITM2\_Msk}}
\index{TPI\_FIFO1\_ITM2\_Msk@{TPI\_FIFO1\_ITM2\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM2\_Msk}{TPI\_FIFO1\_ITM2\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM2\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1828c228f3940005f48fb8dd88ada35b}{TPI\+\_\+\+FIFO1\+\_\+\+ITM2\+\_\+\+Pos}})}

TPI FIFO1\+: ITM2 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gae54512f926ebc00f2e056232aa21d335}\label{group___c_m_s_i_s___n_v_i_c_gae54512f926ebc00f2e056232aa21d335} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM2\_Msk@{TPI\_FIFO1\_ITM2\_Msk}}
\index{TPI\_FIFO1\_ITM2\_Msk@{TPI\_FIFO1\_ITM2\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM2\_Msk}{TPI\_FIFO1\_ITM2\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM2\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga1828c228f3940005f48fb8dd88ada35b}{TPI\+\_\+\+FIFO1\+\_\+\+ITM2\+\_\+\+Pos}})}

TPI FIFO1\+: ITM2 Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1828c228f3940005f48fb8dd88ada35b}\label{group___c_m_s_i_s___n_v_i_c_ga1828c228f3940005f48fb8dd88ada35b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM2\_Pos@{TPI\_FIFO1\_ITM2\_Pos}}
\index{TPI\_FIFO1\_ITM2\_Pos@{TPI\_FIFO1\_ITM2\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM2\_Pos}{TPI\_FIFO1\_ITM2\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM2\+\_\+\+Pos~16}

TPI FIFO1\+: ITM2 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1828c228f3940005f48fb8dd88ada35b}\label{group___c_m_s_i_s___n_v_i_c_ga1828c228f3940005f48fb8dd88ada35b} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM2\_Pos@{TPI\_FIFO1\_ITM2\_Pos}}
\index{TPI\_FIFO1\_ITM2\_Pos@{TPI\_FIFO1\_ITM2\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM2\_Pos}{TPI\_FIFO1\_ITM2\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM2\+\_\+\+Pos~16}

TPI FIFO1\+: ITM2 Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gabc1f6a3b6cac0099d7c01ca949b4dd08}\label{group___c_m_s_i_s___n_v_i_c_gabc1f6a3b6cac0099d7c01ca949b4dd08} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM\_ATVALID\_Msk@{TPI\_FIFO1\_ITM\_ATVALID\_Msk}}
\index{TPI\_FIFO1\_ITM\_ATVALID\_Msk@{TPI\_FIFO1\_ITM\_ATVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM\_ATVALID\_Msk}{TPI\_FIFO1\_ITM\_ATVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga08edfc862b2c8c415854cc4ae2067dfb}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos}})}

TPI FIFO1\+: ITM\+\_\+\+ATVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gabc1f6a3b6cac0099d7c01ca949b4dd08}\label{group___c_m_s_i_s___n_v_i_c_gabc1f6a3b6cac0099d7c01ca949b4dd08} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM\_ATVALID\_Msk@{TPI\_FIFO1\_ITM\_ATVALID\_Msk}}
\index{TPI\_FIFO1\_ITM\_ATVALID\_Msk@{TPI\_FIFO1\_ITM\_ATVALID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM\_ATVALID\_Msk}{TPI\_FIFO1\_ITM\_ATVALID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga08edfc862b2c8c415854cc4ae2067dfb}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos}})}

TPI FIFO1\+: ITM\+\_\+\+ATVALID Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga08edfc862b2c8c415854cc4ae2067dfb}\label{group___c_m_s_i_s___n_v_i_c_ga08edfc862b2c8c415854cc4ae2067dfb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM\_ATVALID\_Pos@{TPI\_FIFO1\_ITM\_ATVALID\_Pos}}
\index{TPI\_FIFO1\_ITM\_ATVALID\_Pos@{TPI\_FIFO1\_ITM\_ATVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM\_ATVALID\_Pos}{TPI\_FIFO1\_ITM\_ATVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos~29}

TPI FIFO1\+: ITM\+\_\+\+ATVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga08edfc862b2c8c415854cc4ae2067dfb}\label{group___c_m_s_i_s___n_v_i_c_ga08edfc862b2c8c415854cc4ae2067dfb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM\_ATVALID\_Pos@{TPI\_FIFO1\_ITM\_ATVALID\_Pos}}
\index{TPI\_FIFO1\_ITM\_ATVALID\_Pos@{TPI\_FIFO1\_ITM\_ATVALID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM\_ATVALID\_Pos}{TPI\_FIFO1\_ITM\_ATVALID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+\+ATVALID\+\_\+\+Pos~29}

TPI FIFO1\+: ITM\+\_\+\+ATVALID Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gacba2edfc0499828019550141356b0dcb}\label{group___c_m_s_i_s___n_v_i_c_gacba2edfc0499828019550141356b0dcb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM\_bytecount\_Msk@{TPI\_FIFO1\_ITM\_bytecount\_Msk}}
\index{TPI\_FIFO1\_ITM\_bytecount\_Msk@{TPI\_FIFO1\_ITM\_bytecount\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM\_bytecount\_Msk}{TPI\_FIFO1\_ITM\_bytecount\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa22ebf7c86e4f4b2c98cfd0b5981375a}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos}})}

TPI FIFO1\+: ITM\+\_\+bytecount Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gacba2edfc0499828019550141356b0dcb}\label{group___c_m_s_i_s___n_v_i_c_gacba2edfc0499828019550141356b0dcb} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM\_bytecount\_Msk@{TPI\_FIFO1\_ITM\_bytecount\_Msk}}
\index{TPI\_FIFO1\_ITM\_bytecount\_Msk@{TPI\_FIFO1\_ITM\_bytecount\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM\_bytecount\_Msk}{TPI\_FIFO1\_ITM\_bytecount\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa22ebf7c86e4f4b2c98cfd0b5981375a}{TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos}})}

TPI FIFO1\+: ITM\+\_\+bytecount Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa22ebf7c86e4f4b2c98cfd0b5981375a}\label{group___c_m_s_i_s___n_v_i_c_gaa22ebf7c86e4f4b2c98cfd0b5981375a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM\_bytecount\_Pos@{TPI\_FIFO1\_ITM\_bytecount\_Pos}}
\index{TPI\_FIFO1\_ITM\_bytecount\_Pos@{TPI\_FIFO1\_ITM\_bytecount\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM\_bytecount\_Pos}{TPI\_FIFO1\_ITM\_bytecount\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos~27}

TPI FIFO1\+: ITM\+\_\+bytecount Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa22ebf7c86e4f4b2c98cfd0b5981375a}\label{group___c_m_s_i_s___n_v_i_c_gaa22ebf7c86e4f4b2c98cfd0b5981375a} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_FIFO1\_ITM\_bytecount\_Pos@{TPI\_FIFO1\_ITM\_bytecount\_Pos}}
\index{TPI\_FIFO1\_ITM\_bytecount\_Pos@{TPI\_FIFO1\_ITM\_bytecount\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_FIFO1\_ITM\_bytecount\_Pos}{TPI\_FIFO1\_ITM\_bytecount\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+FIFO1\+\_\+\+ITM\+\_\+bytecount\+\_\+\+Pos~27}

TPI FIFO1\+: ITM\+\_\+bytecount Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaee320b3c60f9575aa96a8742c4ff9356}\label{group___c_m_s_i_s___n_v_i_c_gaee320b3c60f9575aa96a8742c4ff9356} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ITATBCTR0\_ATREADY\_Msk@{TPI\_ITATBCTR0\_ATREADY\_Msk}}
\index{TPI\_ITATBCTR0\_ATREADY\_Msk@{TPI\_ITATBCTR0\_ATREADY\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ITATBCTR0\_ATREADY\_Msk}{TPI\_ITATBCTR0\_ATREADY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab1eb6866c65f02fa9c83696b49b0f346}{TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY\+\_\+\+Pos}})}

TPI ITATBCTR0\+: ATREADY Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaee320b3c60f9575aa96a8742c4ff9356}\label{group___c_m_s_i_s___n_v_i_c_gaee320b3c60f9575aa96a8742c4ff9356} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ITATBCTR0\_ATREADY\_Msk@{TPI\_ITATBCTR0\_ATREADY\_Msk}}
\index{TPI\_ITATBCTR0\_ATREADY\_Msk@{TPI\_ITATBCTR0\_ATREADY\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ITATBCTR0\_ATREADY\_Msk}{TPI\_ITATBCTR0\_ATREADY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gab1eb6866c65f02fa9c83696b49b0f346}{TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY\+\_\+\+Pos}})}

TPI ITATBCTR0\+: ATREADY Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab1eb6866c65f02fa9c83696b49b0f346}\label{group___c_m_s_i_s___n_v_i_c_gab1eb6866c65f02fa9c83696b49b0f346} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ITATBCTR0\_ATREADY\_Pos@{TPI\_ITATBCTR0\_ATREADY\_Pos}}
\index{TPI\_ITATBCTR0\_ATREADY\_Pos@{TPI\_ITATBCTR0\_ATREADY\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ITATBCTR0\_ATREADY\_Pos}{TPI\_ITATBCTR0\_ATREADY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY\+\_\+\+Pos~0}

TPI ITATBCTR0\+: ATREADY Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gab1eb6866c65f02fa9c83696b49b0f346}\label{group___c_m_s_i_s___n_v_i_c_gab1eb6866c65f02fa9c83696b49b0f346} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ITATBCTR0\_ATREADY\_Pos@{TPI\_ITATBCTR0\_ATREADY\_Pos}}
\index{TPI\_ITATBCTR0\_ATREADY\_Pos@{TPI\_ITATBCTR0\_ATREADY\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ITATBCTR0\_ATREADY\_Pos}{TPI\_ITATBCTR0\_ATREADY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY\+\_\+\+Pos~0}

TPI ITATBCTR0\+: ATREADY Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1859502749709a2e5ead9a2599d998db}\label{group___c_m_s_i_s___n_v_i_c_ga1859502749709a2e5ead9a2599d998db} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ITATBCTR2\_ATREADY\_Msk@{TPI\_ITATBCTR2\_ATREADY\_Msk}}
\index{TPI\_ITATBCTR2\_ATREADY\_Msk@{TPI\_ITATBCTR2\_ATREADY\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ITATBCTR2\_ATREADY\_Msk}{TPI\_ITATBCTR2\_ATREADY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6959f73d7db4a87ae9ad9cfc99844526}{TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY\+\_\+\+Pos}})}

TPI ITATBCTR2\+: ATREADY Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga1859502749709a2e5ead9a2599d998db}\label{group___c_m_s_i_s___n_v_i_c_ga1859502749709a2e5ead9a2599d998db} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ITATBCTR2\_ATREADY\_Msk@{TPI\_ITATBCTR2\_ATREADY\_Msk}}
\index{TPI\_ITATBCTR2\_ATREADY\_Msk@{TPI\_ITATBCTR2\_ATREADY\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ITATBCTR2\_ATREADY\_Msk}{TPI\_ITATBCTR2\_ATREADY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga6959f73d7db4a87ae9ad9cfc99844526}{TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY\+\_\+\+Pos}})}

TPI ITATBCTR2\+: ATREADY Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga6959f73d7db4a87ae9ad9cfc99844526}\label{group___c_m_s_i_s___n_v_i_c_ga6959f73d7db4a87ae9ad9cfc99844526} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ITATBCTR2\_ATREADY\_Pos@{TPI\_ITATBCTR2\_ATREADY\_Pos}}
\index{TPI\_ITATBCTR2\_ATREADY\_Pos@{TPI\_ITATBCTR2\_ATREADY\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ITATBCTR2\_ATREADY\_Pos}{TPI\_ITATBCTR2\_ATREADY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY\+\_\+\+Pos~0}

TPI ITATBCTR2\+: ATREADY Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga6959f73d7db4a87ae9ad9cfc99844526}\label{group___c_m_s_i_s___n_v_i_c_ga6959f73d7db4a87ae9ad9cfc99844526} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ITATBCTR2\_ATREADY\_Pos@{TPI\_ITATBCTR2\_ATREADY\_Pos}}
\index{TPI\_ITATBCTR2\_ATREADY\_Pos@{TPI\_ITATBCTR2\_ATREADY\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ITATBCTR2\_ATREADY\_Pos}{TPI\_ITATBCTR2\_ATREADY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY\+\_\+\+Pos~0}

TPI ITATBCTR2\+: ATREADY Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad6f87550b468ad0920d5f405bfd3f017}\label{group___c_m_s_i_s___n_v_i_c_gad6f87550b468ad0920d5f405bfd3f017} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ITCTRL\_Mode\_Msk@{TPI\_ITCTRL\_Mode\_Msk}}
\index{TPI\_ITCTRL\_Mode\_Msk@{TPI\_ITCTRL\_Mode\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ITCTRL\_Mode\_Msk}{TPI\_ITCTRL\_Mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa847adb71a1bc811d2e3190528f495f0}{TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Pos}})}

TPI ITCTRL\+: Mode Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gad6f87550b468ad0920d5f405bfd3f017}\label{group___c_m_s_i_s___n_v_i_c_gad6f87550b468ad0920d5f405bfd3f017} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ITCTRL\_Mode\_Msk@{TPI\_ITCTRL\_Mode\_Msk}}
\index{TPI\_ITCTRL\_Mode\_Msk@{TPI\_ITCTRL\_Mode\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ITCTRL\_Mode\_Msk}{TPI\_ITCTRL\_Mode\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gaa847adb71a1bc811d2e3190528f495f0}{TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Pos}})}

TPI ITCTRL\+: Mode Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa847adb71a1bc811d2e3190528f495f0}\label{group___c_m_s_i_s___n_v_i_c_gaa847adb71a1bc811d2e3190528f495f0} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ITCTRL\_Mode\_Pos@{TPI\_ITCTRL\_Mode\_Pos}}
\index{TPI\_ITCTRL\_Mode\_Pos@{TPI\_ITCTRL\_Mode\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ITCTRL\_Mode\_Pos}{TPI\_ITCTRL\_Mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Pos~0}

TPI ITCTRL\+: Mode Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaa847adb71a1bc811d2e3190528f495f0}\label{group___c_m_s_i_s___n_v_i_c_gaa847adb71a1bc811d2e3190528f495f0} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_ITCTRL\_Mode\_Pos@{TPI\_ITCTRL\_Mode\_Pos}}
\index{TPI\_ITCTRL\_Mode\_Pos@{TPI\_ITCTRL\_Mode\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_ITCTRL\_Mode\_Pos}{TPI\_ITCTRL\_Mode\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Pos~0}

TPI ITCTRL\+: Mode Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaca085c8a954393d70dbd7240bb02cc1f}\label{group___c_m_s_i_s___n_v_i_c_gaca085c8a954393d70dbd7240bb02cc1f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_SPPR\_TXMODE\_Msk@{TPI\_SPPR\_TXMODE\_Msk}}
\index{TPI\_SPPR\_TXMODE\_Msk@{TPI\_SPPR\_TXMODE\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_SPPR\_TXMODE\_Msk}{TPI\_SPPR\_TXMODE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0f302797b94bb2da24052082ab630858}{TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Pos}})}

TPI SPPR\+: TXMODE Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_gaca085c8a954393d70dbd7240bb02cc1f}\label{group___c_m_s_i_s___n_v_i_c_gaca085c8a954393d70dbd7240bb02cc1f} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_SPPR\_TXMODE\_Msk@{TPI\_SPPR\_TXMODE\_Msk}}
\index{TPI\_SPPR\_TXMODE\_Msk@{TPI\_SPPR\_TXMODE\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_SPPR\_TXMODE\_Msk}{TPI\_SPPR\_TXMODE\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Msk~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga0f302797b94bb2da24052082ab630858}{TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Pos}})}

TPI SPPR\+: TXMODE Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0f302797b94bb2da24052082ab630858}\label{group___c_m_s_i_s___n_v_i_c_ga0f302797b94bb2da24052082ab630858} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_SPPR\_TXMODE\_Pos@{TPI\_SPPR\_TXMODE\_Pos}}
\index{TPI\_SPPR\_TXMODE\_Pos@{TPI\_SPPR\_TXMODE\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_SPPR\_TXMODE\_Pos}{TPI\_SPPR\_TXMODE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Pos~0}

TPI SPPR\+: TXMODE Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga0f302797b94bb2da24052082ab630858}\label{group___c_m_s_i_s___n_v_i_c_ga0f302797b94bb2da24052082ab630858} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_SPPR\_TXMODE\_Pos@{TPI\_SPPR\_TXMODE\_Pos}}
\index{TPI\_SPPR\_TXMODE\_Pos@{TPI\_SPPR\_TXMODE\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_SPPR\_TXMODE\_Pos}{TPI\_SPPR\_TXMODE\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Pos~0}

TPI SPPR\+: TXMODE Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga814227af2b2665a0687bb49345e21110}\label{group___c_m_s_i_s___n_v_i_c_ga814227af2b2665a0687bb49345e21110} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_TRIGGER\_TRIGGER\_Msk@{TPI\_TRIGGER\_TRIGGER\_Msk}}
\index{TPI\_TRIGGER\_TRIGGER\_Msk@{TPI\_TRIGGER\_TRIGGER\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_TRIGGER\_TRIGGER\_Msk}{TPI\_TRIGGER\_TRIGGER\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5517fa2ced64efbbd413720329c50b99}{TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Pos}})}

TPI TRIGGER\+: TRIGGER Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga814227af2b2665a0687bb49345e21110}\label{group___c_m_s_i_s___n_v_i_c_ga814227af2b2665a0687bb49345e21110} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_TRIGGER\_TRIGGER\_Msk@{TPI\_TRIGGER\_TRIGGER\_Msk}}
\index{TPI\_TRIGGER\_TRIGGER\_Msk@{TPI\_TRIGGER\_TRIGGER\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_TRIGGER\_TRIGGER\_Msk}{TPI\_TRIGGER\_TRIGGER\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga5517fa2ced64efbbd413720329c50b99}{TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Pos}})}

TPI TRIGGER\+: TRIGGER Mask \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5517fa2ced64efbbd413720329c50b99}\label{group___c_m_s_i_s___n_v_i_c_ga5517fa2ced64efbbd413720329c50b99} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_TRIGGER\_TRIGGER\_Pos@{TPI\_TRIGGER\_TRIGGER\_Pos}}
\index{TPI\_TRIGGER\_TRIGGER\_Pos@{TPI\_TRIGGER\_TRIGGER\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_TRIGGER\_TRIGGER\_Pos}{TPI\_TRIGGER\_TRIGGER\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Pos~0}

TPI TRIGGER\+: TRIGGER Position \Hypertarget{group___c_m_s_i_s___n_v_i_c_ga5517fa2ced64efbbd413720329c50b99}\label{group___c_m_s_i_s___n_v_i_c_ga5517fa2ced64efbbd413720329c50b99} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!TPI\_TRIGGER\_TRIGGER\_Pos@{TPI\_TRIGGER\_TRIGGER\_Pos}}
\index{TPI\_TRIGGER\_TRIGGER\_Pos@{TPI\_TRIGGER\_TRIGGER\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{TPI\_TRIGGER\_TRIGGER\_Pos}{TPI\_TRIGGER\_TRIGGER\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Pos~0}

TPI TRIGGER\+: TRIGGER Position \input{group___c_m_s_i_s___s_c_b}
