// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.

#ifndef VERILATED_VESI_COSIM_TOP__SYMS_H_
#define VERILATED_VESI_COSIM_TOP__SYMS_H_  // guard

#include "verilated.h"

// INCLUDE MODEL CLASS

#include "VESI_Cosim_Top.h"

// INCLUDE MODULE CLASSES
#include "VESI_Cosim_Top___024root.h"
#include "VESI_Cosim_Top___024unit.h"
#include "VESI_Cosim_Top_Cosim_DpiPkg.h"
#include "VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4.h"
#include "VESI_Cosim_Top_ReadMem_width512.h"
#include "VESI_Cosim_Top_WriteMem_width512.h"

// DPI TYPES for DPI Export callbacks (Internal use)

// SYMS CLASS (contains all model state)
class alignas(VL_CACHE_LINE_BYTES) VESI_Cosim_Top__Syms final : public VerilatedSyms {
  public:
    // INTERNAL STATE
    VESI_Cosim_Top* const __Vm_modelp;
    VlDeleter __Vm_deleter;
    bool __Vm_didInit = false;

    // MODULE INSTANCE STATE
    VESI_Cosim_Top___024root       TOP;
    VESI_Cosim_Top_Cosim_DpiPkg    TOP__Cosim_DpiPkg;
    VESI_Cosim_Top_ReadMem_width512 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__EsiTester__DOT__readmem_0;
    VESI_Cosim_Top_ReadMem_width512 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__EsiTester__DOT__readmem_1;
    VESI_Cosim_Top_ReadMem_width512 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__EsiTester__DOT__readmem_2;
    VESI_Cosim_Top_ReadMem_width512 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__EsiTester__DOT__readmem_512;
    VESI_Cosim_Top_WriteMem_width512 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__EsiTester__DOT__writemem_0;
    VESI_Cosim_Top_WriteMem_width512 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__EsiTester__DOT__writemem_1;
    VESI_Cosim_Top_WriteMem_width512 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__EsiTester__DOT__writemem_2;
    VESI_Cosim_Top_WriteMem_width512 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__EsiTester__DOT__writemem_512;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i0;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i1;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i10;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i11;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i12;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i13;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i14;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i15;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i2;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i3;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i4;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i5;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i6;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i7;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i8;
    VESI_Cosim_Top_ChannelDemuxNImpl_data_type_type_Type_struct_write_i1_offset_ui32_data_i64_next_sel_width1_num_outs4 TOP__ESI_Cosim_Top__DOT__ESI_Cosim_UserTopWrapper__DOT__client_cmd_demux__DOT__demux_l2_i9;

    // SCOPE NAMES
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__cb_test__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__cb_test__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__coord_translator_serial;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_0__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_0__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_128__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_128__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_1__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_1__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_256__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_256__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_2__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_2__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_32__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_32__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_512__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_512__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_534__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_534__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_64__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__fromhostdma_64__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__loopback__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_0__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_0__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_0__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_0__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_0__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_0__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_0__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_0__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_128__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_128__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_128__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_128__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_128__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_128__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_128__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_128__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_1__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_1__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_1__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_1__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_1__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_1__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_1__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_1__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_256__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_256__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_256__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_256__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_256__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_256__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_256__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_256__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_2__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_2__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_2__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_2__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_2__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_2__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_2__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_2__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_32__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_32__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_32__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_32__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_32__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_32__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_32__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_32__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_512__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_512__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_512__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_512__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_512__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_512__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_512__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_512__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_534__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_534__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_534__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_534__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_534__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_534__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_534__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_534__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_64__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_64__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_64__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_64__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_64__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_64__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_64__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__readmem_64__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_0__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_0__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_0__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_0__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_128__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_128__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_128__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_128__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_1__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_1__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_1__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_1__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_256__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_256__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_256__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_256__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_2__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_2__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_2__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_2__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_32__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_32__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_32__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_32__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_512__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_512__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_512__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_512__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_534__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_534__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_534__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_534__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_64__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_64__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_64__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__tohostdma_64__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_0__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_0__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_0__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_0__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_0__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_0__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_128__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_128__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_128__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_128__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_128__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_128__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_1__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_1__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_1__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_1__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_1__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_1__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_256__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_256__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_256__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_256__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_256__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_256__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_2__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_2__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_2__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_2__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_2__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_2__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_32__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_32__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_32__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_32__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_32__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_32__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_512__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_512__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_512__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_512__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_512__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_512__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_534__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_534__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_534__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_534__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_534__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_534__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_64__address_command__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_64__address_command__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_64__address_command__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_64__address_command__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_64__address_command__pipelineStage_3;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__EsiTester__writemem_64__address_command__pipelineStage_4;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_10__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_10__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_10__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_10__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_11__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_11__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_11__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_11__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_12__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_12__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_12__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_12__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_13__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_13__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_13__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_13__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_1__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_1__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_1__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_1__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_2__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_2__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_2__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_2__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_3__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_3__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_3__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_3__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_4__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_4__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_4__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_4__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_5__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_5__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_5__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_5__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_6__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_6__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_6__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_6__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_7__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_7__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_7__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_7__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_8__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_8__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_8__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_8__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_9__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_9__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_9__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost_9__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost__pipelineStage_1;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersFromHost__pipelineStage_2;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_10__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_10__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_11__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_11__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_12__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_12__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_13__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_13__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_1__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_1__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_2__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_2__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_3__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_3__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_4__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_4__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_5__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_5__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_6__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_6__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_7__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_7__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_8__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_8__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_9__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost_9__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__OneItemBuffersToHost__pipelineStage_0;
    VerilatedScope __Vscope_ESI_Cosim_Top__ESI_Cosim_UserTopWrapper__pipelineStage;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_read_req_data;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_read_req_data__unnamedblk1;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_read_req_data__unnamedblk2;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_read_resp_data;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_read_resp_data__out_pipe;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_read_resp_data__unnamedblk1;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_read_resp_data__unnamedblk2;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_write_arg;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_write_arg__unnamedblk1;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_write_arg__unnamedblk2;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_write_result;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_write_result__out_pipe;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_write_result__unnamedblk1;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_hostmem_write_result__unnamedblk2;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_mmio_read_write_arg;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_mmio_read_write_arg__out_pipe;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_mmio_read_write_arg__unnamedblk1;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_mmio_read_write_arg__unnamedblk2;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_mmio_read_write_result;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_mmio_read_write_result__unnamedblk1;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcosim_mmio_read_write_result__unnamedblk2;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcycle_counter__req_ep;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcycle_counter__req_ep__out_pipe;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcycle_counter__req_ep__unnamedblk1;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcycle_counter__req_ep__unnamedblk2;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcycle_counter__resp_ep;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcycle_counter__resp_ep__unnamedblk1;
    VerilatedScope __Vscope_ESI_Cosim_Top_____05Fcycle_counter__resp_ep__unnamedblk2;

    // CONSTRUCTORS
    VESI_Cosim_Top__Syms(VerilatedContext* contextp, const char* namep, VESI_Cosim_Top* modelp);
    ~VESI_Cosim_Top__Syms();

    // METHODS
    const char* name() { return TOP.name(); }
};

#endif  // guard
