<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>while loops in Verilog</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    span.underline{text-decoration: underline;}
    div.column{display: inline-block; vertical-align: top; width: 50%;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    ul.task-list{list-style: none;}
    pre > code.sourceCode { white-space: pre; position: relative; }
    pre > code.sourceCode > span { display: inline-block; line-height: 1.25; }
    pre > code.sourceCode > span:empty { height: 1.2em; }
    code.sourceCode > span { color: inherit; text-decoration: inherit; }
    div.sourceCode { margin: 1em 0; }
    pre.sourceCode { margin: 0; }
    @media screen {
    div.sourceCode { overflow: auto; }
    }
    @media print {
    pre > code.sourceCode { white-space: pre-wrap; }
    pre > code.sourceCode > span { text-indent: -5em; padding-left: 5em; }
    }
    pre.numberSource code
      { counter-reset: source-line 0; }
    pre.numberSource code > span
      { position: relative; left: -4em; counter-increment: source-line; }
    pre.numberSource code > span > a:first-child::before
      { content: counter(source-line);
        position: relative; left: -1em; text-align: right; vertical-align: baseline;
        border: none; display: inline-block;
        -webkit-touch-callout: none; -webkit-user-select: none;
        -khtml-user-select: none; -moz-user-select: none;
        -ms-user-select: none; user-select: none;
        padding: 0 4px; width: 4em;
        color: #aaaaaa;
      }
    pre.numberSource { margin-left: 3em; border-left: 1px solid #aaaaaa;  padding-left: 4px; }
    div.sourceCode
      {   }
    @media screen {
    pre > code.sourceCode > span > a:first-child::before { text-decoration: underline; }
    }
    code span.al { color: #ff0000; font-weight: bold; } /* Alert */
    code span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
    code span.at { color: #7d9029; } /* Attribute */
    code span.bn { color: #40a070; } /* BaseN */
    code span.bu { } /* BuiltIn */
    code span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
    code span.ch { color: #4070a0; } /* Char */
    code span.cn { color: #880000; } /* Constant */
    code span.co { color: #60a0b0; font-style: italic; } /* Comment */
    code span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
    code span.do { color: #ba2121; font-style: italic; } /* Documentation */
    code span.dt { color: #902000; } /* DataType */
    code span.dv { color: #40a070; } /* DecVal */
    code span.er { color: #ff0000; font-weight: bold; } /* Error */
    code span.ex { } /* Extension */
    code span.fl { color: #40a070; } /* Float */
    code span.fu { color: #06287e; } /* Function */
    code span.im { } /* Import */
    code span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
    code span.kw { color: #007020; font-weight: bold; } /* Keyword */
    code span.op { color: #666666; } /* Operator */
    code span.ot { color: #007020; } /* Other */
    code span.pp { color: #bc7a00; } /* Preprocessor */
    code span.sc { color: #4070a0; } /* SpecialChar */
    code span.ss { color: #bb6688; } /* SpecialString */
    code span.st { color: #4070a0; } /* String */
    code span.va { color: #19177c; } /* Variable */
    code span.vs { color: #4070a0; } /* VerbatimString */
    code span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="../../../3700.css" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<header id="title-block-header">
<h1 class="title"><code class="sourceCode verilog"><span class="kw">while</span></code> loops in Verilog</h1>
</header>
<nav id="TOC" role="doc-toc">
<ul>
<li><a href="#while-loops-in-verilog">While Loops in Verilog</a>
<ul>
<li><a href="#thermometer-encoder">Thermometer Encoder</a></li>
<li><a href="#thermometer-decoder">Thermometer Decoder</a></li>
<li><a href="#testbench-and-define">Testbench and <code class="sourceCode verilog"><span class="ot">`define</span></code></a></li>
</ul></li>
<li><a href="#assigned-tasks">Assigned Tasks</a></li>
</ul>
</nav>
<h1 id="while-loops-in-verilog">While Loops in Verilog</h1>
<p>Verilog supports <code class="sourceCode verilog"><span class="kw">while</span></code> loops much like other programming languages. In this assignment, you will design a <strong>thermometer encoder and decoder</strong> using <code class="sourceCode verilog"><span class="kw">while</span></code> and <code class="sourceCode verilog"><span class="kw">for</span></code> loops. A <strong>thermometer code</strong> is a vector representation where all bits are <code class="sourceCode verilog"><span class="dv">1</span></code> up to the encoded value, and <code class="sourceCode verilog"><span class="dv">0</span></code> above that value:</p>
<table>
<thead>
<tr class="header">
<th>Decimal</th>
<th>Thermometer</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>0</td>
<td>0000000</td>
</tr>
<tr class="even">
<td>1</td>
<td>1000000</td>
</tr>
<tr class="odd">
<td>2</td>
<td>1100000</td>
</tr>
<tr class="even">
<td>3</td>
<td>1110000</td>
</tr>
<tr class="odd">
<td>4</td>
<td>1111000</td>
</tr>
<tr class="even">
<td>5</td>
<td>1111100</td>
</tr>
<tr class="odd">
<td>6</td>
<td>1111110</td>
</tr>
<tr class="even">
<td>7</td>
<td>1111111</td>
</tr>
</tbody>
</table>
<p>Thermometer codes are used in some output displays, and in some electronics such as high-speed “Flash” analog-to-digital converters.</p>
<h2 id="thermometer-encoder">Thermometer Encoder</h2>
<p>To convert a binary number with <span class="math inline"><em>K</em></span> bits, the thermometer code needs <span class="math inline"><em>W</em> = 2<sup><em>K</em></sup> − 1</span> bits. So if <code class="sourceCode verilog">K=<span class="dv">4</span></code> then <code class="sourceCode verilog">W=<span class="dv">15</span></code>.</p>
<div class="sourceCode" id="cb1"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true" tabindex="-1"></a><span class="kw">module</span> thermometer_encoder</span>
<span id="cb1-2"><a href="#cb1-2" aria-hidden="true" tabindex="-1"></a>  (</span>
<span id="cb1-3"><a href="#cb1-3" aria-hidden="true" tabindex="-1"></a>     <span class="dt">input</span>      [<span class="dv">3</span>:<span class="dv">0</span>]  a,</span>
<span id="cb1-4"><a href="#cb1-4" aria-hidden="true" tabindex="-1"></a>     <span class="dt">output</span> <span class="dt">reg</span> [<span class="dv">14</span>:<span class="dv">0</span>] q</span>
<span id="cb1-5"><a href="#cb1-5" aria-hidden="true" tabindex="-1"></a>   );</span></code></pre></div>
<p>Next we’ll use a <code class="sourceCode verilog"><span class="kw">for</span></code> loop to perform the encoding:</p>
<div class="sourceCode" id="cb2"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb2-1"><a href="#cb2-1" aria-hidden="true" tabindex="-1"></a>   <span class="dt">integer</span>    idx;</span>
<span id="cb2-2"><a href="#cb2-2" aria-hidden="true" tabindex="-1"></a>   </span>
<span id="cb2-3"><a href="#cb2-3" aria-hidden="true" tabindex="-1"></a>   <span class="kw">always</span> @(a) <span class="kw">begin</span></span>
<span id="cb2-4"><a href="#cb2-4" aria-hidden="true" tabindex="-1"></a>      <span class="kw">for</span> (idx=<span class="dv">0</span>; idx&lt;<span class="dv">15</span>; idx=idx+<span class="dv">1</span>) <span class="kw">begin</span></span>
<span id="cb2-5"><a href="#cb2-5" aria-hidden="true" tabindex="-1"></a>         <span class="kw">if</span> (idx &lt; a)</span>
<span id="cb2-6"><a href="#cb2-6" aria-hidden="true" tabindex="-1"></a>            q[idx] = <span class="dv">1</span>;</span>
<span id="cb2-7"><a href="#cb2-7" aria-hidden="true" tabindex="-1"></a>         <span class="kw">else</span></span>
<span id="cb2-8"><a href="#cb2-8" aria-hidden="true" tabindex="-1"></a>            q[idx] = <span class="dv">0</span>;</span>
<span id="cb2-9"><a href="#cb2-9" aria-hidden="true" tabindex="-1"></a>         <span class="kw">end</span></span>
<span id="cb2-10"><a href="#cb2-10" aria-hidden="true" tabindex="-1"></a>   <span class="kw">end</span></span></code></pre></div>
<h2 id="thermometer-decoder">Thermometer Decoder</h2>
<p>To reverse the thermometer code, the input has <code class="sourceCode verilog">W</code> bits and the output should have <code class="sourceCode verilog">K=log2(W+<span class="dv">1</span>)</code> bits. So if <code class="sourceCode verilog">W=<span class="dv">15</span></code> then <code class="sourceCode verilog">K=<span class="dv">4</span></code>. We will use a <code class="sourceCode verilog"><span class="kw">while</span></code> loop to perform the decoding:</p>
<div class="sourceCode" id="cb3"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb3-1"><a href="#cb3-1" aria-hidden="true" tabindex="-1"></a>   <span class="dt">integer</span>     idx;</span>
<span id="cb3-2"><a href="#cb3-2" aria-hidden="true" tabindex="-1"></a>   </span>
<span id="cb3-3"><a href="#cb3-3" aria-hidden="true" tabindex="-1"></a>   <span class="kw">always</span> @(a) <span class="kw">begin</span></span>
<span id="cb3-4"><a href="#cb3-4" aria-hidden="true" tabindex="-1"></a>      idx = <span class="dv">16</span>;</span>
<span id="cb3-5"><a href="#cb3-5" aria-hidden="true" tabindex="-1"></a>      <span class="kw">while</span> ((a[idx<span class="dv">-1</span>] == <span class="dv">0</span>)&amp;&amp;(idx &gt; <span class="dv">0</span>))</span>
<span id="cb3-6"><a href="#cb3-6" aria-hidden="true" tabindex="-1"></a>         idx = idx - <span class="dv">1</span>;</span>
<span id="cb3-7"><a href="#cb3-7" aria-hidden="true" tabindex="-1"></a>      q = idx;</span>
<span id="cb3-8"><a href="#cb3-8" aria-hidden="true" tabindex="-1"></a>   <span class="kw">end</span></span></code></pre></div>
<p>In this loop, the index variable <code class="sourceCode verilog">idx</code> is initialized to the maximum value, and then decremented until a non-zero bit is detected. The output <code class="sourceCode verilog">q</code> is the index of the highest non-zero bit in <code class="sourceCode verilog">a</code>.</p>
<h2 id="testbench-and-define">Testbench and <code class="sourceCode verilog"><span class="ot">`define</span></code></h2>
<p>Open <code class="sourceCode verilog">src/testbench.v</code> and notice the first few lines:</p>
<div class="sourceCode" id="cb4"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb4-1"><a href="#cb4-1" aria-hidden="true" tabindex="-1"></a><span class="ot">`define K 4</span></span>
<span id="cb4-2"><a href="#cb4-2" aria-hidden="true" tabindex="-1"></a><span class="ot">`define W 2**`K-1</span></span>
<span id="cb4-3"><a href="#cb4-3" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb4-4"><a href="#cb4-4" aria-hidden="true" tabindex="-1"></a><span class="kw">module</span> testbench ();</span>
<span id="cb4-5"><a href="#cb4-5" aria-hidden="true" tabindex="-1"></a>   </span>
<span id="cb4-6"><a href="#cb4-6" aria-hidden="true" tabindex="-1"></a>   <span class="co">// DECLARE SIGNALS</span></span>
<span id="cb4-7"><a href="#cb4-7" aria-hidden="true" tabindex="-1"></a>   <span class="dt">reg</span>  clk;     </span>
<span id="cb4-8"><a href="#cb4-8" aria-hidden="true" tabindex="-1"></a>   <span class="dt">reg</span>  [<span class="ot">`K</span><span class="dv">-1</span>:<span class="dv">0</span>]  a; </span>
<span id="cb4-9"><a href="#cb4-9" aria-hidden="true" tabindex="-1"></a>   <span class="dt">wire</span> [<span class="ot">`W</span><span class="dv">-1</span>:<span class="dv">0</span>]  b;</span>
<span id="cb4-10"><a href="#cb4-10" aria-hidden="true" tabindex="-1"></a>   <span class="dt">wire</span> [<span class="ot">`K</span><span class="dv">-1</span>:<span class="dv">0</span>]  c;</span></code></pre></div>
<p>In Verilog, the <code class="sourceCode verilog"><span class="ot">`define</span></code> statement is analogous to <code class="sourceCode verilog">#define</code> in C. It defines a <strong>global macro</strong> treated as a constant by the simulator and synthesis tool. After <code class="sourceCode verilog"><span class="ot">`K</span></code> is declared as a macro, any reference to <code class="sourceCode verilog"><span class="ot">`K</span></code> is substituted with the macro text <code class="sourceCode verilog"><span class="dv">4</span></code>.</p>
<p>The next <code class="sourceCode verilog"><span class="ot">`define</span></code> statement uses the <strong>exponentiation</strong> operator:</p>
<div class="sourceCode" id="cb5"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb5-1"><a href="#cb5-1" aria-hidden="true" tabindex="-1"></a><span class="ot">`define W 2**`K-1</span></span></code></pre></div>
<p>Verilog permits the syntax <code class="sourceCode verilog">A**B</code> meaning <span class="math inline"><em>A</em><sup><em>B</em></sup></span>. This syntax is usually non-synthesizable, but can be syntheisable if used to compute <strong>constants or parameters</strong>. The result <code class="sourceCode verilog"><span class="ot">`W</span></code> is called a “design-time constant”, since it is computed <em>before synthesis</em> and does not change during operation of the module. The tool treats it like a number.</p>
<h1 id="assigned-tasks">Assigned Tasks</h1>
<p>Open <code class="sourceCode verilog">src/thermometer_encoder.v</code> and <code class="sourceCode verilog">src/thermometer_decoder.v</code> in a text editor. Make the following revisions:</p>
<ul>
<li>Declare <strong>parameters</strong> <code class="sourceCode verilog">K</code> and <code class="sourceCode verilog">W</code></li>
<li>Change the I/O bit widths to <code class="sourceCode verilog">K</code> and <code class="sourceCode verilog">W</code></li>
</ul>
<p>Then edit <code class="sourceCode verilog">src/testbench.v</code> and use the <code class="sourceCode verilog"><span class="kw">defparam</span></code> syntax to define set the module parameters:</p>
<div class="sourceCode" id="cb6"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb6-1"><a href="#cb6-1" aria-hidden="true" tabindex="-1"></a>   <span class="kw">defparam</span> TE1.W = <span class="ot">`W</span>;</span>
<span id="cb6-2"><a href="#cb6-2" aria-hidden="true" tabindex="-1"></a>   <span class="kw">defparam</span> TE1.K = <span class="ot">`K</span>;</span>
<span id="cb6-3"><a href="#cb6-3" aria-hidden="true" tabindex="-1"></a>   <span class="kw">defparam</span> TD1.W = <span class="ot">`W</span>;</span>
<span id="cb6-4"><a href="#cb6-4" aria-hidden="true" tabindex="-1"></a>   <span class="kw">defparam</span> TD1.K = <span class="ot">`K</span>;</span>
<span id="cb6-5"><a href="#cb6-5" aria-hidden="true" tabindex="-1"></a>   </span></code></pre></div>
<p>Change <code class="sourceCode verilog"><span class="ot">`K</span></code> to 5 and run the simulation. Verify that it works properly. Then change <code class="sourceCode verilog"><span class="ot">`K</span></code> to 3 and verify again.</p>
<p>Next, create a <code class="sourceCode verilog">top</code> module in <code class="sourceCode verilog">src/top.v</code> to contain instances of both <code class="sourceCode verilog">thermometer_encoder</code> and <code class="sourceCode verilog">thermometer_decoder</code>. The <code class="sourceCode verilog">top</code> module should have inputs <code class="sourceCode verilog">sw</code>, <code class="sourceCode verilog">sel</code>, and output <code class="sourceCode verilog">led</code>. The <code class="sourceCode verilog">top</code> module should be designed to these specifications:</p>
<ul>
<li><code class="sourceCode verilog"><span class="ot">`K=3</span></code></li>
<li>Map <code class="sourceCode verilog">sw</code> to the lowest seven (right-most) switches</li>
<li>Map <code class="sourceCode verilog">sel</code> to the highest switch (15)</li>
<li>Map <code class="sourceCode verilog">led</code> to the lowest seven LEDs</li>
<li>When <code class="sourceCode verilog">sel</code> is 0:
<ul>
<li><code class="sourceCode verilog">a</code> is assigned the lowest three switch values</li>
<li><code class="sourceCode verilog">led</code> is assigned <code class="sourceCode verilog">b</code></li>
</ul></li>
<li>When <code class="sourceCode verilog">sel</code> is 1:
<ul>
<li><code class="sourceCode verilog">b</code> is assigned the seven switch values (bypassing the encoder)</li>
<li>The lowest three bits of <code class="sourceCode verilog">led</code> are assigned <code class="sourceCode verilog">c</code>, and the higher bits are zero.</li>
</ul></li>
</ul>
<p>Modify <code class="sourceCode verilog">src/testbench.v</code> to fully test your design (test all possible values of <code class="sourceCode verilog">sw</code> and <code class="sourceCode verilog">sel</code>). Verify the design in simulation.</p>
<p>Create an XDC constraint file (copy from the <code class="sourceCode verilog">Basys3_Master.xdc</code> template) and a <code class="sourceCode verilog">build.tcl</code> script (copy from a previous assignment), implement the design and program onto the Basys3 board.</p>
<p>On the Basys3 board, test these cases:</p>
<ol type="1">
<li><code class="sourceCode verilog">sel=<span class="dv">0</span></code>, <code class="sourceCode verilog">a=<span class="bn">7&#39;b0000011</span></code></li>
<li><code class="sourceCode verilog">sel=<span class="dv">0</span></code>, <code class="sourceCode verilog">a=<span class="bn">7&#39;b0000110</span></code></li>
<li><code class="sourceCode verilog">sel=<span class="dv">1</span></code>, <code class="sourceCode verilog">a=<span class="bn">7&#39;b0011111</span></code></li>
<li><code class="sourceCode verilog">sel=<span class="dv">1</span></code>, <code class="sourceCode verilog">a=<span class="bn">7&#39;b0000111</span></code></li>
</ol>
<p>Photograph the test cases and save the photos in the working directory as <code class="sourceCode verilog">case1</code>, <code class="sourceCode verilog">case2</code>, etc. Turn in your work using <code class="sourceCode verilog">git</code>:</p>
<div class="sourceCode" id="cb7"><pre class="sourceCode bash"><code class="sourceCode bash"><span id="cb7-1"><a href="#cb7-1" aria-hidden="true" tabindex="-1"></a><span class="fu">git</span> add case* src/*.v *.rpt *.txt *.tcl *.bit *.xdc</span>
<span id="cb7-2"><a href="#cb7-2" aria-hidden="true" tabindex="-1"></a><span class="fu">git</span> commit . -m <span class="st">&quot;Complete&quot;</span></span>
<span id="cb7-3"><a href="#cb7-3" aria-hidden="true" tabindex="-1"></a><span class="fu">git</span> push origin master</span></code></pre></div>
<p>Indicate on Canvas that your assignment is done.</p>
</body>
</html>
