<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › udl › udl_modeset.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>udl_modeset.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2012 Red Hat</span>
<span class="cm"> *</span>
<span class="cm"> * based in parts on udlfb.c:</span>
<span class="cm"> * Copyright (C) 2009 Roberto De Ioris &lt;roberto@unbit.it&gt;</span>
<span class="cm"> * Copyright (C) 2009 Jaya Kumar &lt;jayakumar.lkml@gmail.com&gt;</span>
<span class="cm"> * Copyright (C) 2009 Bernie Thompson &lt;bernie@plugable.com&gt;</span>

<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License v2. See the file COPYING in the main directory of this archive for</span>
<span class="cm"> * more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm_crtc.h&quot;</span>
<span class="cp">#include &quot;drm_crtc_helper.h&quot;</span>
<span class="cp">#include &quot;udl_drv.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * All DisplayLink bulk operations start with 0xAF, followed by specific code</span>
<span class="cm"> * All operations are written to buffers which then later get sent to device</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">udl_set_register</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">=</span> <span class="mh">0xAF</span><span class="p">;</span>
	<span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>
	<span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
	<span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">buf</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">udl_vidreg_lock</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">udl_vidreg_unlock</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * On/Off for driving the DisplayLink framebuffer to the display</span>
<span class="cm"> *  0x00 H and V sync on</span>
<span class="cm"> *  0x01 H and V sync off (screen blank but powered)</span>
<span class="cm"> *  0x07 DPMS powerdown (requires modeset to come back)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">udl_enable_hvsync</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mh">0x1F</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mh">0x1F</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">udl_set_color_depth</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="n">u8</span> <span class="n">selection</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">selection</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">udl_set_base16bpp</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">wrptr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* the base pointer is 16 bits wide, 0x20 is hi byte. */</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="n">base</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x21</span><span class="p">,</span> <span class="n">base</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x22</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * DisplayLink HW has separate 16bpp and 8bpp framebuffers.</span>
<span class="cm"> * In 24bpp modes, the low 323 RGB bits go in the 8bpp framebuffer</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">udl_set_base8bpp</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">wrptr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x26</span><span class="p">,</span> <span class="n">base</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x27</span><span class="p">,</span> <span class="n">base</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x28</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">udl_set_register_16</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">wrptr</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u16</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="n">reg</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This is kind of weird because the controller takes some</span>
<span class="cm"> * register values in a different byte order than other registers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">udl_set_register_16be</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">wrptr</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u16</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">udl_set_register</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="n">reg</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * LFSR is linear feedback shift register. The reason we have this is</span>
<span class="cm"> * because the display controller needs to minimize the clock depth of</span>
<span class="cm"> * various counters used in the display path. So this code reverses the</span>
<span class="cm"> * provided value into the lfsr16 value by counting backwards to get</span>
<span class="cm"> * the value that needs to be set in the hardware comparator to get the</span>
<span class="cm"> * same actual count. This makes sense once you read above a couple of</span>
<span class="cm"> * times and think about it from a hardware perspective.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u16</span> <span class="nf">udl_lfsr16</span><span class="p">(</span><span class="n">u16</span> <span class="n">actual_count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">lv</span> <span class="o">=</span> <span class="mh">0xFFFF</span><span class="p">;</span> <span class="cm">/* This is the lfsr value that the hw starts with */</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">actual_count</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lv</span> <span class="o">=</span>	 <span class="p">((</span><span class="n">lv</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(((</span><span class="n">lv</span> <span class="o">&gt;&gt;</span> <span class="mi">15</span><span class="p">)</span> <span class="o">^</span> <span class="p">(</span><span class="n">lv</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">^</span> <span class="p">(</span><span class="n">lv</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">^</span> <span class="p">(</span><span class="n">lv</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span>
			<span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="n">lv</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This does LFSR conversion on the value that is to be written.</span>
<span class="cm"> * See LFSR explanation above for more detail.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">udl_set_register_lfsr16</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">wrptr</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u16</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">udl_set_register_16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">udl_lfsr16</span><span class="p">(</span><span class="n">value</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This takes a standard fbdev screeninfo struct and all of its monitor mode</span>
<span class="cm"> * details and converts them into the DisplayLink equivalent register commands.</span>
<span class="cm">  ERR(vreg(dev,               0x00, (color_depth == 16) ? 0 : 1));</span>
<span class="cm">  ERR(vreg_lfsr16(dev,        0x01, xDisplayStart));</span>
<span class="cm">  ERR(vreg_lfsr16(dev,        0x03, xDisplayEnd));</span>
<span class="cm">  ERR(vreg_lfsr16(dev,        0x05, yDisplayStart));</span>
<span class="cm">  ERR(vreg_lfsr16(dev,        0x07, yDisplayEnd));</span>
<span class="cm">  ERR(vreg_lfsr16(dev,        0x09, xEndCount));</span>
<span class="cm">  ERR(vreg_lfsr16(dev,        0x0B, hSyncStart));</span>
<span class="cm">  ERR(vreg_lfsr16(dev,        0x0D, hSyncEnd));</span>
<span class="cm">  ERR(vreg_big_endian(dev,    0x0F, hPixels));</span>
<span class="cm">  ERR(vreg_lfsr16(dev,        0x11, yEndCount));</span>
<span class="cm">  ERR(vreg_lfsr16(dev,        0x13, vSyncStart));</span>
<span class="cm">  ERR(vreg_lfsr16(dev,        0x15, vSyncEnd));</span>
<span class="cm">  ERR(vreg_big_endian(dev,    0x17, vPixels));</span>
<span class="cm">  ERR(vreg_little_endian(dev, 0x1B, pixelClock5KHz));</span>

<span class="cm">  ERR(vreg(dev,               0x1F, 0));</span>

<span class="cm">  ERR(vbuf(dev, WRITE_VIDREG_UNLOCK, DSIZEOF(WRITE_VIDREG_UNLOCK)));</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">udl_set_vid_cmds</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">wrptr</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">xds</span><span class="p">,</span> <span class="n">yds</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">xde</span><span class="p">,</span> <span class="n">yde</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">yec</span><span class="p">;</span>

	<span class="cm">/* x display start */</span>
	<span class="n">xds</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_htotal</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span><span class="p">;</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_lfsr16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="n">xds</span><span class="p">);</span>
	<span class="cm">/* x display end */</span>
	<span class="n">xde</span> <span class="o">=</span> <span class="n">xds</span> <span class="o">+</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span><span class="p">;</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_lfsr16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="n">xde</span><span class="p">);</span>

	<span class="cm">/* y display start */</span>
	<span class="n">yds</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vtotal</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span><span class="p">;</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_lfsr16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="n">yds</span><span class="p">);</span>
	<span class="cm">/* y display end */</span>
	<span class="n">yde</span> <span class="o">=</span> <span class="n">yds</span> <span class="o">+</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span><span class="p">;</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_lfsr16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">,</span> <span class="n">yde</span><span class="p">);</span>

	<span class="cm">/* x end count is active + blanking - 1 */</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_lfsr16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span>
					<span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_htotal</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* libdlo hardcodes hsync start to 1 */</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_lfsr16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x0B</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* hsync end is width of sync pulse + 1 */</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_lfsr16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x0D</span><span class="p">,</span>
					<span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* hpixels is active pixels */</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x0F</span><span class="p">,</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">);</span>

	<span class="cm">/* yendcount is vertical active + vertical blanking */</span>
	<span class="n">yec</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vtotal</span><span class="p">;</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_lfsr16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">,</span> <span class="n">yec</span><span class="p">);</span>

	<span class="cm">/* libdlo hardcodes vsync start to 0 */</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_lfsr16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* vsync end is width of vsync pulse */</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_lfsr16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">,</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span><span class="p">);</span>

	<span class="cm">/* vpixels is active pixels */</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_16</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x17</span><span class="p">,</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span><span class="p">);</span>

	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_register_16be</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mh">0x1B</span><span class="p">,</span>
				      <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">/</span> <span class="mi">5</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">wrptr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">udl_crtc_write_mode_to_hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">udl_device</span> <span class="o">*</span><span class="n">udl</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">urb</span> <span class="o">*</span><span class="n">urb</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">urb</span> <span class="o">=</span> <span class="n">udl_get_urb</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">urb</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer</span><span class="p">;</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">udl</span><span class="o">-&gt;</span><span class="n">mode_buf</span><span class="p">,</span> <span class="n">udl</span><span class="o">-&gt;</span><span class="n">mode_buf_len</span><span class="p">);</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">udl_submit_urb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">udl</span><span class="o">-&gt;</span><span class="n">mode_buf_len</span><span class="p">);</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;write mode info %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">udl</span><span class="o">-&gt;</span><span class="n">mode_buf_len</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">udl_crtc_dpms</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">udl_device</span> <span class="o">*</span><span class="n">udl</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">DRM_MODE_DPMS_OFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">urb</span> <span class="o">*</span><span class="n">urb</span><span class="p">;</span>
		<span class="n">urb</span> <span class="o">=</span> <span class="n">udl_get_urb</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">urb</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>

		<span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer</span><span class="p">;</span>
		<span class="n">buf</span> <span class="o">=</span> <span class="n">udl_vidreg_lock</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>
		<span class="n">buf</span> <span class="o">=</span> <span class="n">udl_enable_hvsync</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="n">buf</span> <span class="o">=</span> <span class="n">udl_vidreg_unlock</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>

		<span class="n">retval</span> <span class="o">=</span> <span class="n">udl_submit_urb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">urb</span><span class="p">,</span> <span class="n">buf</span> <span class="o">-</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span>
					<span class="n">urb</span><span class="o">-&gt;</span><span class="n">transfer_buffer</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">udl</span><span class="o">-&gt;</span><span class="n">mode_buf_len</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Trying to enable DPMS with no mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">udl_crtc_write_mode_to_hw</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="p">}</span>

<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">udl_crtc_mode_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>

<span class="p">{</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">static int</span>
<span class="c">udl_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,</span>
<span class="c">			   int x, int y, enum mode_set_atomic state)</span>
<span class="c">{</span>
<span class="c">	return 0;</span>
<span class="c">}</span>

<span class="c">static int</span>
<span class="c">udl_pipe_set_base(struct drm_crtc *crtc, int x, int y,</span>
<span class="c">		    struct drm_framebuffer *old_fb)</span>
<span class="c">{</span>
<span class="c">	return 0;</span>
<span class="c">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">udl_crtc_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">,</span>
			       <span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">old_fb</span><span class="p">)</span>

<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">udl_framebuffer</span> <span class="o">*</span><span class="n">ufb</span> <span class="o">=</span> <span class="n">to_udl_fb</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">udl_device</span> <span class="o">*</span><span class="n">udl</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">wrptr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">color_depth</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">udl</span><span class="o">-&gt;</span><span class="n">mode_buf</span><span class="p">;</span>

	<span class="cm">/* for now we just clip 24 -&gt; 16 - if we fix that fix this */</span>
	<span class="cm">/*if  (crtc-&gt;fb-&gt;bits_per_pixel != 16)</span>
<span class="cm">	  color_depth = 1; */</span>

	<span class="cm">/* This first section has to do with setting the base address on the</span>
<span class="cm">	* controller * associated with the display. There are 2 base</span>
<span class="cm">	* pointers, currently, we only * use the 16 bpp segment.</span>
<span class="cm">	*/</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_vidreg_lock</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_color_depth</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="n">color_depth</span><span class="p">);</span>
	<span class="cm">/* set base for 16bpp segment to 0 */</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_base16bpp</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* set base for 8bpp segment to end of fb */</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_base8bpp</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">*</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">);</span>

	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_set_vid_cmds</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">);</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_enable_hvsync</span><span class="p">(</span><span class="n">wrptr</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="n">wrptr</span> <span class="o">=</span> <span class="n">udl_vidreg_unlock</span><span class="p">(</span><span class="n">wrptr</span><span class="p">);</span>

	<span class="n">ufb</span><span class="o">-&gt;</span><span class="n">active_16</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">old_fb</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">udl_framebuffer</span> <span class="o">*</span><span class="n">uold_fb</span> <span class="o">=</span> <span class="n">to_udl_fb</span><span class="p">(</span><span class="n">old_fb</span><span class="p">);</span>
		<span class="n">uold_fb</span><span class="o">-&gt;</span><span class="n">active_16</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">udl</span><span class="o">-&gt;</span><span class="n">mode_buf_len</span> <span class="o">=</span> <span class="n">wrptr</span> <span class="o">-</span> <span class="n">buf</span><span class="p">;</span>

	<span class="cm">/* damage all of it */</span>
	<span class="n">udl_handle_damage</span><span class="p">(</span><span class="n">ufb</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ufb</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">width</span><span class="p">,</span> <span class="n">ufb</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">height</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">udl_crtc_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>


<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">udl_crtc_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_crtc_cleanup</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">udl_load_lut</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">udl_crtc_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">udl_crtc_commit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">udl_crtc_dpms</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">DRM_MODE_DPMS_ON</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">drm_crtc_helper_funcs</span> <span class="n">udl_helper_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dpms</span> <span class="o">=</span> <span class="n">udl_crtc_dpms</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_fixup</span> <span class="o">=</span> <span class="n">udl_crtc_mode_fixup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set</span> <span class="o">=</span> <span class="n">udl_crtc_mode_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span> <span class="n">udl_crtc_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">commit</span> <span class="o">=</span> <span class="n">udl_crtc_commit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">udl_crtc_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">load_lut</span> <span class="o">=</span> <span class="n">udl_load_lut</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">drm_crtc_funcs</span> <span class="n">udl_crtc_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_config</span> <span class="o">=</span> <span class="n">drm_crtc_helper_set_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">udl_crtc_destroy</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">udl_crtc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">;</span>

	<span class="n">crtc</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span><span class="p">)</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">drm_crtc_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">crtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">udl_crtc_funcs</span><span class="p">);</span>
	<span class="n">drm_crtc_helper_add</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">udl_helper_funcs</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">drm_mode_config_funcs</span> <span class="n">udl_mode_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">fb_create</span> <span class="o">=</span> <span class="n">udl_fb_user_fb_create</span><span class="p">,</span>
	<span class="p">.</span><span class="n">output_poll_changed</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">udl_modeset_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">;</span>
	<span class="n">drm_mode_config_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">min_width</span> <span class="o">=</span> <span class="mi">640</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">min_height</span> <span class="o">=</span> <span class="mi">480</span><span class="p">;</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">max_width</span> <span class="o">=</span> <span class="mi">2048</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">max_height</span> <span class="o">=</span> <span class="mi">2048</span><span class="p">;</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">prefer_shadow</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">preferred_depth</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">funcs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">udl_mode_funcs</span><span class="p">;</span>

	<span class="n">drm_mode_create_dirty_info_property</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">udl_crtc_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">encoder</span> <span class="o">=</span> <span class="n">udl_encoder_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">udl_connector_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">encoder</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">udl_modeset_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_mode_config_cleanup</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
