I created this repo to digitize my verification notes. It includes SystemVerilog constraints and assertions, tricky language constructs, OOP patterns, UVM and methodology notes, and some introductory formal methods material.
