<table style="width:100%">
<tr>
  <td align="center" colspan="2" style="bold" ><b><a href="./AIE_HLS/README.md">HDL Library</a></b>
</tr>

<tr>
<td>
<a href="./HDL_Library/Lab1/README.md">Lab 1</a>
</td>
<td>
Introduction to Vitis Model Composer HDL Library
</td>
</tr> 
 
<tr>
<td>
<a href="./HDL_Library/Lab2/README.md">Lab 2</a>
</td>
<td>
Importing Code into a Vitis Model Composer HDL Design
</td>
</tr> 
 
<tr>
<td>
<a href="./HDL_Library/Lab3/README.md">Lab 3</a>
</td>
<td>
Timing and Resource Analysis.
</td>
</tr>

<tr> 
<td>
<a href="./HDL_Library/Lab4/README.md">Lab 4</a>
</td>
<td>
Working with Multi-Rate Systems
</td>
</tr>

<tr> 
<td>
<a href="./HDL_Library/Lab5/README.md">Lab 5</a>
</td>
<td>
Using AXI Interfaces and IP Integrator
</td>
</tr>

<tr> 
<td>
<a href="./HDL_Library/Lab6/README.md">Lab 6</a>
</td>
<td>
Using a Vitis Model Composer HDL Design with a Zynq-7000 SoC
</td>
 </tr>
</table>
