Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Nov 11 21:17:17 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       4           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/synch_counter_0/inst/q_reg[27]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.714        0.000                      0                   28        0.069        0.000                      0                   28        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.714        0.000                      0                   28        0.069        0.000                      0                   28        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 1.788ns (63.367%)  route 1.034ns (36.633%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.206     3.664    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     4.120 r  design_1_i/synch_counter_0/inst/q_reg[8]/Q
                         net (fo=1, routed)           1.034     5.153    design_1_i/synch_counter_0/inst/q_reg_n_0_[8]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.809 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.923    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  design_1_i/synch_counter_0/inst/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.037    design_1_i/synch_counter_0/inst/q_reg[16]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.151 r  design_1_i/synch_counter_0/inst/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.151    design_1_i/synch_counter_0/inst/q_reg[20]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.485 r  design_1_i/synch_counter_0/inst/q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.485    design_1_i/synch_counter_0/inst/q_reg[27]_i_1_n_6
    SLICE_X43Y39         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.507    12.894    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y39         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[25]/C
                         clock pessimism              0.278    13.173    
                         clock uncertainty           -0.035    13.137    
    SLICE_X43Y39         FDCE (Setup_fdce_C_D)        0.062    13.199    design_1_i/synch_counter_0/inst/q_reg[25]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  6.714    

Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 1.767ns (63.093%)  route 1.034ns (36.907%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.206     3.664    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     4.120 r  design_1_i/synch_counter_0/inst/q_reg[8]/Q
                         net (fo=1, routed)           1.034     5.153    design_1_i/synch_counter_0/inst/q_reg_n_0_[8]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.809 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.923    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  design_1_i/synch_counter_0/inst/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.037    design_1_i/synch_counter_0/inst/q_reg[16]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.151 r  design_1_i/synch_counter_0/inst/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.151    design_1_i/synch_counter_0/inst/q_reg[20]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.464 r  design_1_i/synch_counter_0/inst/q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.464    design_1_i/synch_counter_0/inst/q_reg[27]_i_1_n_4
    SLICE_X43Y39         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.507    12.894    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y39         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[27]/C
                         clock pessimism              0.278    13.173    
                         clock uncertainty           -0.035    13.137    
    SLICE_X43Y39         FDCE (Setup_fdce_C_D)        0.062    13.199    design_1_i/synch_counter_0/inst/q_reg[27]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 1.693ns (62.091%)  route 1.034ns (37.909%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.206     3.664    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     4.120 r  design_1_i/synch_counter_0/inst/q_reg[8]/Q
                         net (fo=1, routed)           1.034     5.153    design_1_i/synch_counter_0/inst/q_reg_n_0_[8]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.809 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.923    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  design_1_i/synch_counter_0/inst/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.037    design_1_i/synch_counter_0/inst/q_reg[16]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.151 r  design_1_i/synch_counter_0/inst/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.151    design_1_i/synch_counter_0/inst/q_reg[20]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.390 r  design_1_i/synch_counter_0/inst/q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.390    design_1_i/synch_counter_0/inst/q_reg[27]_i_1_n_5
    SLICE_X43Y39         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.507    12.894    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y39         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[26]/C
                         clock pessimism              0.278    13.173    
                         clock uncertainty           -0.035    13.137    
    SLICE_X43Y39         FDCE (Setup_fdce_C_D)        0.062    13.199    design_1_i/synch_counter_0/inst/q_reg[26]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 1.677ns (61.867%)  route 1.034ns (38.133%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.206     3.664    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     4.120 r  design_1_i/synch_counter_0/inst/q_reg[8]/Q
                         net (fo=1, routed)           1.034     5.153    design_1_i/synch_counter_0/inst/q_reg_n_0_[8]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.809 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.923    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  design_1_i/synch_counter_0/inst/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.037    design_1_i/synch_counter_0/inst/q_reg[16]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.151 r  design_1_i/synch_counter_0/inst/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.151    design_1_i/synch_counter_0/inst/q_reg[20]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.374 r  design_1_i/synch_counter_0/inst/q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.374    design_1_i/synch_counter_0/inst/q_reg[27]_i_1_n_7
    SLICE_X43Y39         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.507    12.894    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y39         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[24]/C
                         clock pessimism              0.278    13.173    
                         clock uncertainty           -0.035    13.137    
    SLICE_X43Y39         FDCE (Setup_fdce_C_D)        0.062    13.199    design_1_i/synch_counter_0/inst/q_reg[24]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 1.674ns (61.825%)  route 1.034ns (38.175%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 13.022 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.206     3.664    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     4.120 r  design_1_i/synch_counter_0/inst/q_reg[8]/Q
                         net (fo=1, routed)           1.034     5.153    design_1_i/synch_counter_0/inst/q_reg_n_0_[8]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.809 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.923    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  design_1_i/synch_counter_0/inst/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.037    design_1_i/synch_counter_0/inst/q_reg[16]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.371 r  design_1_i/synch_counter_0/inst/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.371    design_1_i/synch_counter_0/inst/q_reg[20]_i_1_n_6
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.635    13.022    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[21]/C
                         clock pessimism              0.301    13.324    
                         clock uncertainty           -0.035    13.288    
    SLICE_X43Y38         FDCE (Setup_fdce_C_D)        0.062    13.350    design_1_i/synch_counter_0/inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 1.653ns (61.527%)  route 1.034ns (38.473%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 13.022 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.206     3.664    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     4.120 r  design_1_i/synch_counter_0/inst/q_reg[8]/Q
                         net (fo=1, routed)           1.034     5.153    design_1_i/synch_counter_0/inst/q_reg_n_0_[8]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.809 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.923    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  design_1_i/synch_counter_0/inst/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.037    design_1_i/synch_counter_0/inst/q_reg[16]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.350 r  design_1_i/synch_counter_0/inst/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.350    design_1_i/synch_counter_0/inst/q_reg[20]_i_1_n_4
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.635    13.022    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[23]/C
                         clock pessimism              0.301    13.324    
                         clock uncertainty           -0.035    13.288    
    SLICE_X43Y38         FDCE (Setup_fdce_C_D)        0.062    13.350    design_1_i/synch_counter_0/inst/q_reg[23]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 1.560ns (60.147%)  route 1.034ns (39.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 13.015 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.206     3.664    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     4.120 r  design_1_i/synch_counter_0/inst/q_reg[8]/Q
                         net (fo=1, routed)           1.034     5.153    design_1_i/synch_counter_0/inst/q_reg_n_0_[8]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.809 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.923    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.257 r  design_1_i/synch_counter_0/inst/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.257    design_1_i/synch_counter_0/inst/q_reg[16]_i_1_n_6
    SLICE_X43Y37         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.629    13.015    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y37         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[17]/C
                         clock pessimism              0.278    13.294    
                         clock uncertainty           -0.035    13.258    
    SLICE_X43Y37         FDCE (Setup_fdce_C_D)        0.062    13.320    design_1_i/synch_counter_0/inst/q_reg[17]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 1.579ns (60.437%)  route 1.034ns (39.563%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 13.022 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.206     3.664    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     4.120 r  design_1_i/synch_counter_0/inst/q_reg[8]/Q
                         net (fo=1, routed)           1.034     5.153    design_1_i/synch_counter_0/inst/q_reg_n_0_[8]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.809 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.923    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  design_1_i/synch_counter_0/inst/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.037    design_1_i/synch_counter_0/inst/q_reg[16]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.276 r  design_1_i/synch_counter_0/inst/q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.276    design_1_i/synch_counter_0/inst/q_reg[20]_i_1_n_5
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.635    13.022    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[22]/C
                         clock pessimism              0.301    13.324    
                         clock uncertainty           -0.035    13.288    
    SLICE_X43Y38         FDCE (Setup_fdce_C_D)        0.062    13.350    design_1_i/synch_counter_0/inst/q_reg[22]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 1.539ns (59.822%)  route 1.034ns (40.178%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 13.015 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.206     3.664    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     4.120 r  design_1_i/synch_counter_0/inst/q_reg[8]/Q
                         net (fo=1, routed)           1.034     5.153    design_1_i/synch_counter_0/inst/q_reg_n_0_[8]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.809 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.923    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.236 r  design_1_i/synch_counter_0/inst/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.236    design_1_i/synch_counter_0/inst/q_reg[16]_i_1_n_4
    SLICE_X43Y37         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.629    13.015    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y37         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[19]/C
                         clock pessimism              0.278    13.294    
                         clock uncertainty           -0.035    13.258    
    SLICE_X43Y37         FDCE (Setup_fdce_C_D)        0.062    13.320    design_1_i/synch_counter_0/inst/q_reg[19]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 1.563ns (60.193%)  route 1.034ns (39.807%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 13.022 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=28, routed)          2.206     3.664    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.456     4.120 r  design_1_i/synch_counter_0/inst/q_reg[8]/Q
                         net (fo=1, routed)           1.034     5.153    design_1_i/synch_counter_0/inst/q_reg_n_0_[8]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.809 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.809    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.923 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.923    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.037 r  design_1_i/synch_counter_0/inst/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.037    design_1_i/synch_counter_0/inst/q_reg[16]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.260 r  design_1_i/synch_counter_0/inst/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.260    design_1_i/synch_counter_0/inst/q_reg[20]_i_1_n_7
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.635    13.022    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[20]/C
                         clock pessimism              0.301    13.324    
                         clock uncertainty           -0.035    13.288    
    SLICE_X43Y38         FDCE (Setup_fdce_C_D)        0.062    13.350    design_1_i/synch_counter_0/inst/q_reg[20]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  7.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.355ns (76.645%)  route 0.108ns (23.355%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.773     0.998    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.139 r  design_1_i/synch_counter_0/inst/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.247    design_1_i/synch_counter_0/inst/q_reg_n_0_[7]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.407 r  design_1_i/synch_counter_0/inst/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.407    design_1_i/synch_counter_0/inst/q_reg[4]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.461 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.461    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_7
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.093     1.506    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[8]/C
                         clock pessimism             -0.219     1.288    
    SLICE_X43Y35         FDCE (Hold_fdce_C_D)         0.105     1.393    design_1_i/synch_counter_0/inst/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.366ns (77.187%)  route 0.108ns (22.813%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.773     0.998    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.139 r  design_1_i/synch_counter_0/inst/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.247    design_1_i/synch_counter_0/inst/q_reg_n_0_[7]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.407 r  design_1_i/synch_counter_0/inst/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.407    design_1_i/synch_counter_0/inst/q_reg[4]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.472 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.472    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_5
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.093     1.506    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[10]/C
                         clock pessimism             -0.219     1.288    
    SLICE_X43Y35         FDCE (Hold_fdce_C_D)         0.105     1.393    design_1_i/synch_counter_0/inst/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.330%)  route 0.108ns (21.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.773     0.998    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.139 r  design_1_i/synch_counter_0/inst/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.247    design_1_i/synch_counter_0/inst/q_reg_n_0_[7]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.407 r  design_1_i/synch_counter_0/inst/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.407    design_1_i/synch_counter_0/inst/q_reg[4]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.497 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.497    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_4
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.093     1.506    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[11]/C
                         clock pessimism             -0.219     1.288    
    SLICE_X43Y35         FDCE (Hold_fdce_C_D)         0.105     1.393    design_1_i/synch_counter_0/inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.330%)  route 0.108ns (21.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.773     0.998    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.139 r  design_1_i/synch_counter_0/inst/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.247    design_1_i/synch_counter_0/inst/q_reg_n_0_[7]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.407 r  design_1_i/synch_counter_0/inst/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.407    design_1_i/synch_counter_0/inst/q_reg[4]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.497 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.497    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_6
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.093     1.506    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y35         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[9]/C
                         clock pessimism             -0.219     1.288    
    SLICE_X43Y35         FDCE (Hold_fdce_C_D)         0.105     1.393    design_1_i/synch_counter_0/inst/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.394ns (78.459%)  route 0.108ns (21.541%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.773     0.998    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.139 r  design_1_i/synch_counter_0/inst/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.247    design_1_i/synch_counter_0/inst/q_reg_n_0_[7]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.407 r  design_1_i/synch_counter_0/inst/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.407    design_1_i/synch_counter_0/inst/q_reg[4]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.446 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.446    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.500 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.500    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_7
    SLICE_X43Y36         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.029     1.442    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y36         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[12]/C
                         clock pessimism             -0.219     1.224    
    SLICE_X43Y36         FDCE (Hold_fdce_C_D)         0.105     1.329    design_1_i/synch_counter_0/inst/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.405ns (78.921%)  route 0.108ns (21.079%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.773     0.998    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.139 r  design_1_i/synch_counter_0/inst/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.247    design_1_i/synch_counter_0/inst/q_reg_n_0_[7]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.407 r  design_1_i/synch_counter_0/inst/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.407    design_1_i/synch_counter_0/inst/q_reg[4]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.446 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.446    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.511 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.511    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_5
    SLICE_X43Y36         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.029     1.442    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y36         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[14]/C
                         clock pessimism             -0.219     1.224    
    SLICE_X43Y36         FDCE (Hold_fdce_C_D)         0.105     1.329    design_1_i/synch_counter_0/inst/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.430ns (79.900%)  route 0.108ns (20.100%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.773     0.998    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.139 r  design_1_i/synch_counter_0/inst/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.247    design_1_i/synch_counter_0/inst/q_reg_n_0_[7]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.407 r  design_1_i/synch_counter_0/inst/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.407    design_1_i/synch_counter_0/inst/q_reg[4]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.446 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.446    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.536 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.536    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_6
    SLICE_X43Y36         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.029     1.442    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y36         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[13]/C
                         clock pessimism             -0.219     1.224    
    SLICE_X43Y36         FDCE (Hold_fdce_C_D)         0.105     1.329    design_1_i/synch_counter_0/inst/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.430ns (79.900%)  route 0.108ns (20.100%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.773     0.998    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.139 r  design_1_i/synch_counter_0/inst/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.247    design_1_i/synch_counter_0/inst/q_reg_n_0_[7]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.407 r  design_1_i/synch_counter_0/inst/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.407    design_1_i/synch_counter_0/inst/q_reg[4]_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.446 r  design_1_i/synch_counter_0/inst/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.446    design_1_i/synch_counter_0/inst/q_reg[8]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.536 r  design_1_i/synch_counter_0/inst/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.536    design_1_i/synch_counter_0/inst/q_reg[12]_i_1_n_4
    SLICE_X43Y36         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.029     1.442    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y36         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[15]/C
                         clock pessimism             -0.219     1.224    
    SLICE_X43Y36         FDCE (Hold_fdce_C_D)         0.105     1.329    design_1_i/synch_counter_0/inst/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.814     1.040    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     1.181 r  design_1_i/synch_counter_0/inst/q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.289    design_1_i/synch_counter_0/inst/q_reg_n_0_[23]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.397 r  design_1_i/synch_counter_0/inst/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.397    design_1_i/synch_counter_0/inst/q_reg[20]_i_1_n_4
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.949     1.362    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[23]/C
                         clock pessimism             -0.323     1.040    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.105     1.145    design_1_i/synch_counter_0/inst/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/synch_counter_0/inst/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/synch_counter_0/inst/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.773     0.998    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.139 r  design_1_i/synch_counter_0/inst/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.247    design_1_i/synch_counter_0/inst/q_reg_n_0_[7]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.355 r  design_1_i/synch_counter_0/inst/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.355    design_1_i/synch_counter_0/inst/q_reg[4]_i_1_n_4
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.909     1.322    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[7]/C
                         clock pessimism             -0.324     0.998    
    SLICE_X43Y34         FDCE (Hold_fdce_C_D)         0.105     1.103    design_1_i/synch_counter_0/inst/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y33  design_1_i/synch_counter_0/inst/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y35  design_1_i/synch_counter_0/inst/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y35  design_1_i/synch_counter_0/inst/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y36  design_1_i/synch_counter_0/inst/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y36  design_1_i/synch_counter_0/inst/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y36  design_1_i/synch_counter_0/inst/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y36  design_1_i/synch_counter_0/inst/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y37  design_1_i/synch_counter_0/inst/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y37  design_1_i/synch_counter_0/inst/q_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y37  design_1_i/synch_counter_0/inst/q_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y33  design_1_i/synch_counter_0/inst/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y33  design_1_i/synch_counter_0/inst/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35  design_1_i/synch_counter_0/inst/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35  design_1_i/synch_counter_0/inst/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35  design_1_i/synch_counter_0/inst/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35  design_1_i/synch_counter_0/inst/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36  design_1_i/synch_counter_0/inst/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36  design_1_i/synch_counter_0/inst/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36  design_1_i/synch_counter_0/inst/q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36  design_1_i/synch_counter_0/inst/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y33  design_1_i/synch_counter_0/inst/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y33  design_1_i/synch_counter_0/inst/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35  design_1_i/synch_counter_0/inst/q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35  design_1_i/synch_counter_0/inst/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35  design_1_i/synch_counter_0/inst/q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35  design_1_i/synch_counter_0/inst/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36  design_1_i/synch_counter_0/inst/q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36  design_1_i/synch_counter_0/inst/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36  design_1_i/synch_counter_0/inst/q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y36  design_1_i/synch_counter_0/inst/q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/counter_0/inst/DFF3/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 4.146ns (64.363%)  route 2.296ns (35.637%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/counter_0/inst/DFF3/Q_reg/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/counter_0/inst/DFF3/Q_reg/Q
                         net (fo=3, routed)           2.296     2.715    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.727     6.442 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.442    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/DFF4/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.105ns  (logic 3.993ns (65.409%)  route 2.112ns (34.591%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/counter_0/inst/DFF4/Q_reg/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/counter_0/inst/DFF4/Q_reg/Q
                         net (fo=2, routed)           2.112     2.568    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.537     6.105 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.105    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/DFF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.987ns  (logic 4.005ns (66.894%)  route 1.982ns (33.106%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/counter_0/inst/DFF1/Q_reg/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/counter_0/inst/DFF1/Q_reg/Q
                         net (fo=5, routed)           1.982     2.438    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     5.987 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.987    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/DFF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.975ns  (logic 4.005ns (67.033%)  route 1.970ns (32.967%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/counter_0/inst/DFF2/Q_reg/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/counter_0/inst/DFF2/Q_reg/Q
                         net (fo=4, routed)           1.970     2.426    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549     5.975 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.975    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/counter_0/inst/DFF1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.003ns  (logic 1.583ns (52.702%)  route 1.420ns (47.298%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.420     3.003    design_1_i/counter_0/inst/DFF1/rst
    SLICE_X43Y31         FDCE                                         f  design_1_i/counter_0/inst/DFF1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/counter_0/inst/DFF2/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.003ns  (logic 1.583ns (52.702%)  route 1.420ns (47.298%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.420     3.003    design_1_i/counter_0/inst/DFF2/rst
    SLICE_X43Y31         FDCE                                         f  design_1_i/counter_0/inst/DFF2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/counter_0/inst/DFF3/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.003ns  (logic 1.583ns (52.702%)  route 1.420ns (47.298%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.420     3.003    design_1_i/counter_0/inst/DFF3/rst
    SLICE_X43Y31         FDCE                                         f  design_1_i/counter_0/inst/DFF3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/counter_0/inst/DFF4/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.003ns  (logic 1.583ns (52.702%)  route 1.420ns (47.298%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.420     3.003    design_1_i/counter_0/inst/DFF4/rst
    SLICE_X43Y31         FDCE                                         f  design_1_i/counter_0/inst/DFF4/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/DFF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/counter_0/inst/DFF4/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.472ns  (logic 0.580ns (39.403%)  route 0.892ns (60.597%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/counter_0/inst/DFF1/Q_reg/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/counter_0/inst/DFF1/Q_reg/Q
                         net (fo=5, routed)           0.892     1.348    design_1_i/counter_0/inst/DFF3/Q_reg_0[0]
    SLICE_X43Y31         LUT4 (Prop_lut4_I2_O)        0.124     1.472 r  design_1_i/counter_0/inst/DFF3/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.472    design_1_i/counter_0/inst/DFF4/d_3
    SLICE_X43Y31         FDCE                                         r  design_1_i/counter_0/inst/DFF4/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/DFF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/counter_0/inst/DFF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.300ns  (logic 0.608ns (46.752%)  route 0.692ns (53.248%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/counter_0/inst/DFF1/Q_reg/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/counter_0/inst/DFF1/Q_reg/Q
                         net (fo=5, routed)           0.692     1.148    design_1_i/counter_0/inst/DFF1/led[0]
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.152     1.300 r  design_1_i/counter_0/inst/DFF1/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/counter_0/inst/DFF3/d_2
    SLICE_X43Y31         FDCE                                         r  design_1_i/counter_0/inst/DFF3/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/counter_0/inst/DFF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/counter_0/inst/DFF4/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.503%)  route 0.162ns (46.497%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/counter_0/inst/DFF2/Q_reg/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/DFF2/Q_reg/Q
                         net (fo=4, routed)           0.162     0.303    design_1_i/counter_0/inst/DFF3/Q_reg_0[1]
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.045     0.348 r  design_1_i/counter_0/inst/DFF3/Q_i_1__0/O
                         net (fo=1, routed)           0.000     0.348    design_1_i/counter_0/inst/DFF4/d_3
    SLICE_X43Y31         FDCE                                         r  design_1_i/counter_0/inst/DFF4/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/DFF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/counter_0/inst/DFF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/counter_0/inst/DFF2/Q_reg/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/DFF2/Q_reg/Q
                         net (fo=4, routed)           0.183     0.324    design_1_i/counter_0/inst/DFF1/Q_reg_0[0]
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.042     0.366 r  design_1_i/counter_0/inst/DFF1/Q_i_1__1/O
                         net (fo=1, routed)           0.000     0.366    design_1_i/counter_0/inst/DFF3/d_2
    SLICE_X43Y31         FDCE                                         r  design_1_i/counter_0/inst/DFF3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/DFF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/counter_0/inst/DFF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/counter_0/inst/DFF2/Q_reg/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/DFF2/Q_reg/Q
                         net (fo=4, routed)           0.183     0.324    design_1_i/counter_0/inst/DFF1/Q_reg_0[0]
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.369 r  design_1_i/counter_0/inst/DFF1/Q_i_1/O
                         net (fo=1, routed)           0.000     0.369    design_1_i/counter_0/inst/DFF2/d_1
    SLICE_X43Y31         FDCE                                         r  design_1_i/counter_0/inst/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/DFF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/counter_0/inst/DFF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.132%)  route 0.255ns (57.868%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/counter_0/inst/DFF1/Q_reg/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/counter_0/inst/DFF1/Q_reg/Q
                         net (fo=5, routed)           0.255     0.396    design_1_i/counter_0/inst/DFF1/led[0]
    SLICE_X43Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.441 r  design_1_i/counter_0/inst/DFF1/Q_i_1__2/O
                         net (fo=1, routed)           0.000     0.441    design_1_i/counter_0/inst/DFF1/d_0
    SLICE_X43Y31         FDCE                                         r  design_1_i/counter_0/inst/DFF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/counter_0/inst/DFF1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.913ns  (logic 0.350ns (38.289%)  route 0.563ns (61.711%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.563     0.913    design_1_i/counter_0/inst/DFF1/rst
    SLICE_X43Y31         FDCE                                         f  design_1_i/counter_0/inst/DFF1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/counter_0/inst/DFF2/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.913ns  (logic 0.350ns (38.289%)  route 0.563ns (61.711%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.563     0.913    design_1_i/counter_0/inst/DFF2/rst
    SLICE_X43Y31         FDCE                                         f  design_1_i/counter_0/inst/DFF2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/counter_0/inst/DFF3/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.913ns  (logic 0.350ns (38.289%)  route 0.563ns (61.711%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.563     0.913    design_1_i/counter_0/inst/DFF3/rst
    SLICE_X43Y31         FDCE                                         f  design_1_i/counter_0/inst/DFF3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/counter_0/inst/DFF4/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.913ns  (logic 0.350ns (38.289%)  route 0.563ns (61.711%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.563     0.913    design_1_i/counter_0/inst/DFF4/rst
    SLICE_X43Y31         FDCE                                         f  design_1_i/counter_0/inst/DFF4/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/DFF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.391ns (73.841%)  route 0.493ns (26.159%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/counter_0/inst/DFF2/Q_reg/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/DFF2/Q_reg/Q
                         net (fo=4, routed)           0.493     0.634    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     1.883 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.883    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter_0/inst/DFF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.391ns (73.282%)  route 0.507ns (26.718%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  design_1_i/counter_0/inst/DFF1/Q_reg/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/counter_0/inst/DFF1/Q_reg/Q
                         net (fo=5, routed)           0.507     0.648    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     1.897 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.897    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.107ns  (logic 1.583ns (50.949%)  route 1.524ns (49.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.524     3.107    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y39         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.507     2.894    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y39         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.107ns  (logic 1.583ns (50.949%)  route 1.524ns (49.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.524     3.107    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y39         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.507     2.894    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y39         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[26]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.107ns  (logic 1.583ns (50.949%)  route 1.524ns (49.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.524     3.107    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y39         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.507     2.894    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y39         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[27]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.107ns  (logic 1.583ns (50.949%)  route 1.524ns (49.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.524     3.107    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y39         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.507     2.894    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y39         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 1.583ns (53.325%)  route 1.385ns (46.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.385     2.968    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y38         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.635     3.022    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 1.583ns (53.325%)  route 1.385ns (46.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.385     2.968    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y38         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.635     3.022    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[22]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 1.583ns (53.325%)  route 1.385ns (46.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.385     2.968    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y38         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.635     3.022    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 1.583ns (53.325%)  route 1.385ns (46.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.385     2.968    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y38         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.635     3.022    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y38         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.820ns  (logic 1.583ns (56.129%)  route 1.237ns (43.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.237     2.820    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y37         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.629     3.015    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y37         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.820ns  (logic 1.583ns (56.129%)  route 1.237ns (43.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.237     2.820    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y37         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.629     3.015    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y37         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.350ns (47.742%)  route 0.383ns (52.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.383     0.732    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y34         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.909     1.322    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.350ns (47.742%)  route 0.383ns (52.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.383     0.732    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y34         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.909     1.322    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.350ns (47.742%)  route 0.383ns (52.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.383     0.732    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y34         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.909     1.322    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.350ns (47.742%)  route 0.383ns (52.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.383     0.732    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y34         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.909     1.322    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.350ns (45.769%)  route 0.414ns (54.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.414     0.764    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y36         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.029     1.442    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y36         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.350ns (45.769%)  route 0.414ns (54.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.414     0.764    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y36         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.029     1.442    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y36         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.350ns (45.769%)  route 0.414ns (54.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.414     0.764    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y36         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.029     1.442    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y36         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.350ns (45.769%)  route 0.414ns (54.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.414     0.764    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y36         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          1.029     1.442    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y36         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.350ns (43.887%)  route 0.447ns (56.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.447     0.797    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y33         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.911     1.324    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/synch_counter_0/inst/q_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.350ns (43.887%)  route 0.447ns (56.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  rst_IBUF_inst/O
                         net (fo=32, routed)          0.447     0.797    design_1_i/synch_counter_0/inst/rst
    SLICE_X43Y33         FDCE                                         f  design_1_i/synch_counter_0/inst/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=28, routed)          0.911     1.324    design_1_i/synch_counter_0/inst/clk
    SLICE_X43Y33         FDCE                                         r  design_1_i/synch_counter_0/inst/q_reg[1]/C





