start-time: 2022-07-14 22:01:58.307013

Environment:
               test-name: YosysOldOr
            test-dirpath: /home/alain/Surelog/third_party/tests/YosysOldTests/or1200
           test-filepath: /home/alain/Surelog/third_party/tests/YosysOldTests/or1200/YosysOldOr.sl
       workspace-dirpath: /home/alain/Surelog
        surelog-filepath: /home/alain/Surelog/tests/NameCollisionBind/bin/surelog
      uhdm_dump-filepath: /home/alain/Surelog/tests/NameCollisionBind/third_party/UHDM/bin/uhdm-dump
          uvm-reldirpath: ../../../UVM
          output-dirpath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysOldOr
     golden-log-filepath: /home/alain/Surelog/third_party/tests/YosysOldTests/or1200/YosysOldOr.log
    surelog-log-filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysOldOr/YosysOldOr.log
  uhdm-slpp_all-filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysOldOr/slpp_all/surelog.uhdm
 uhdm-slpp_unit-filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysOldOr/slpp_unit/surelog.uhdm
  uhdm-dump-log-filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysOldOr/uhdm.dump
roundtrip-output-dirpath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysOldOr/roundtrip
  roundtrip_log_filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysOldOr/roundtrip/roundtrip.log
                    tool: None


Snapshot ...
Found 88 files & directories


Running Surelog ...
start-time: 2022-07-14 22:01:58.308145
Loaded command line: -mt max -parse  -writepp  +incdir+.+rtl rtl/or1200_alu.v rtl/or1200_amultp2_32x32.v rtl/or1200_cfgr.v rtl/or1200_cpu.v  rtl/or1200_ctrl.v rtl/or1200_dc_fsm.v rtl/or1200_dc_ram.v rtl/or1200_dc_tag.v rtl/or1200_dc_top.v  rtl/or1200_defines.v rtl/or1200_dmmu_tlb.v rtl/or1200_dmmu_top.v rtl/or1200_dpram_256x32.v  rtl/or1200_dpram_32x32.v rtl/or1200_dpram.v rtl/or1200_du.v rtl/or1200_except.v rtl/or1200_fpu_addsub.v  rtl/or1200_fpu_arith.v rtl/or1200_fpu_div.v rtl/or1200_fpu_fcmp.v rtl/or1200_fpu_intfloat_conv_except.v  rtl/or1200_fpu_intfloat_conv.v rtl/or1200_fpu_mul.v rtl/or1200_fpu_post_norm_addsub.v  rtl/or1200_fpu_post_norm_div.v rtl/or1200_fpu_post_norm_intfloat_conv.v rtl/or1200_fpu_post_norm_mul.v  rtl/or1200_fpu_pre_norm_addsub.v rtl/or1200_fpu_pre_norm_div.v rtl/or1200_fpu_pre_norm_mul.v  rtl/or1200_fpu.v rtl/or1200_freeze.v rtl/or1200_genpc.v rtl/or1200_gmultp2_32x32.v  rtl/or1200_ic_fsm.v rtl/or1200_ic_ram.v rtl/or1200_ic_tag.v rtl/or1200_ic_top.v rtl/or1200_if.v  rtl/or1200_immu_tlb.v rtl/or1200_immu_top.v rtl/or1200_iwb_biu.v rtl/or1200_lsu.v  rtl/or1200_mem2reg.v rtl/or1200_mult_mac.v rtl/or1200_operandmuxes.v rtl/or1200_pic.v  rtl/or1200_pm.v rtl/or1200_qmem_top.v rtl/or1200_reg2mem.v rtl/or1200_rfram_generic.v  rtl/or1200_rf.v rtl/or1200_sb_fifo.v rtl/or1200_sb.v rtl/or1200_spram_1024x32_bw.v  rtl/or1200_spram_1024x32.v rtl/or1200_spram_1024x8.v rtl/or1200_spram_128x32.v rtl/or1200_spram_2048x32_bw.v  rtl/or1200_spram_2048x32.v rtl/or1200_spram_2048x8.v rtl/or1200_spram_256x21.v rtl/or1200_spram_32_bw.v  rtl/or1200_spram_32x24.v rtl/or1200_spram_512x20.v rtl/or1200_spram_64x14.v rtl/or1200_spram_64x22.v  rtl/or1200_spram_64x24.v rtl/or1200_spram.v rtl/or1200_sprs.v rtl/or1200_top.v rtl/or1200_tpram_32x32.v  rtl/or1200_tt.v rtl/or1200_wb_biu.v rtl/or1200_wbmux.v rtl/or1200_xcv_ram32x8d.v
Processed command line: -parse -writepp +incdir+.+rtl rtl/or1200_alu.v rtl/or1200_amultp2_32x32.v rtl/or1200_cfgr.v rtl/or1200_cpu.v rtl/or1200_ctrl.v rtl/or1200_dc_fsm.v rtl/or1200_dc_ram.v rtl/or1200_dc_tag.v rtl/or1200_dc_top.v rtl/or1200_defines.v rtl/or1200_dmmu_tlb.v rtl/or1200_dmmu_top.v rtl/or1200_dpram_256x32.v rtl/or1200_dpram_32x32.v rtl/or1200_dpram.v rtl/or1200_du.v rtl/or1200_except.v rtl/or1200_fpu_addsub.v rtl/or1200_fpu_arith.v rtl/or1200_fpu_div.v rtl/or1200_fpu_fcmp.v rtl/or1200_fpu_intfloat_conv_except.v rtl/or1200_fpu_intfloat_conv.v rtl/or1200_fpu_mul.v rtl/or1200_fpu_post_norm_addsub.v rtl/or1200_fpu_post_norm_div.v rtl/or1200_fpu_post_norm_intfloat_conv.v rtl/or1200_fpu_post_norm_mul.v rtl/or1200_fpu_pre_norm_addsub.v rtl/or1200_fpu_pre_norm_div.v rtl/or1200_fpu_pre_norm_mul.v rtl/or1200_fpu.v rtl/or1200_freeze.v rtl/or1200_genpc.v rtl/or1200_gmultp2_32x32.v rtl/or1200_ic_fsm.v rtl/or1200_ic_ram.v rtl/or1200_ic_tag.v rtl/or1200_ic_top.v rtl/or1200_if.v rtl/or1200_immu_tlb.v rtl/or1200_immu_top.v rtl/or1200_iwb_biu.v rtl/or1200_lsu.v rtl/or1200_mem2reg.v rtl/or1200_mult_mac.v rtl/or1200_operandmuxes.v rtl/or1200_pic.v rtl/or1200_pm.v rtl/or1200_qmem_top.v rtl/or1200_reg2mem.v rtl/or1200_rfram_generic.v rtl/or1200_rf.v rtl/or1200_sb_fifo.v rtl/or1200_sb.v rtl/or1200_spram_1024x32_bw.v rtl/or1200_spram_1024x32.v rtl/or1200_spram_1024x8.v rtl/or1200_spram_128x32.v rtl/or1200_spram_2048x32_bw.v rtl/or1200_spram_2048x32.v rtl/or1200_spram_2048x8.v rtl/or1200_spram_256x21.v rtl/or1200_spram_32_bw.v rtl/or1200_spram_32x24.v rtl/or1200_spram_512x20.v rtl/or1200_spram_64x14.v rtl/or1200_spram_64x22.v rtl/or1200_spram_64x24.v rtl/or1200_spram.v rtl/or1200_sprs.v rtl/or1200_top.v rtl/or1200_tpram_32x32.v rtl/or1200_tt.v rtl/or1200_wb_biu.v rtl/or1200_wbmux.v rtl/or1200_xcv_ram32x8d.v -mt 0 -mp 0 -o ../../../../tests/NameCollisionBind/regression/YosysOldOr
Launching surelog with arguments:
['/home/alain/Surelog/tests/NameCollisionBind/bin/surelog',
 '-parse',
 '-writepp',
 '+incdir+.+rtl',
 'rtl/or1200_alu.v',
 'rtl/or1200_amultp2_32x32.v',
 'rtl/or1200_cfgr.v',
 'rtl/or1200_cpu.v',
 'rtl/or1200_ctrl.v',
 'rtl/or1200_dc_fsm.v',
 'rtl/or1200_dc_ram.v',
 'rtl/or1200_dc_tag.v',
 'rtl/or1200_dc_top.v',
 'rtl/or1200_defines.v',
 'rtl/or1200_dmmu_tlb.v',
 'rtl/or1200_dmmu_top.v',
 'rtl/or1200_dpram_256x32.v',
 'rtl/or1200_dpram_32x32.v',
 'rtl/or1200_dpram.v',
 'rtl/or1200_du.v',
 'rtl/or1200_except.v',
 'rtl/or1200_fpu_addsub.v',
 'rtl/or1200_fpu_arith.v',
 'rtl/or1200_fpu_div.v',
 'rtl/or1200_fpu_fcmp.v',
 'rtl/or1200_fpu_intfloat_conv_except.v',
 'rtl/or1200_fpu_intfloat_conv.v',
 'rtl/or1200_fpu_mul.v',
 'rtl/or1200_fpu_post_norm_addsub.v',
 'rtl/or1200_fpu_post_norm_div.v',
 'rtl/or1200_fpu_post_norm_intfloat_conv.v',
 'rtl/or1200_fpu_post_norm_mul.v',
 'rtl/or1200_fpu_pre_norm_addsub.v',
 'rtl/or1200_fpu_pre_norm_div.v',
 'rtl/or1200_fpu_pre_norm_mul.v',
 'rtl/or1200_fpu.v',
 'rtl/or1200_freeze.v',
 'rtl/or1200_genpc.v',
 'rtl/or1200_gmultp2_32x32.v',
 'rtl/or1200_ic_fsm.v',
 'rtl/or1200_ic_ram.v',
 'rtl/or1200_ic_tag.v',
 'rtl/or1200_ic_top.v',
 'rtl/or1200_if.v',
 'rtl/or1200_immu_tlb.v',
 'rtl/or1200_immu_top.v',
 'rtl/or1200_iwb_biu.v',
 'rtl/or1200_lsu.v',
 'rtl/or1200_mem2reg.v',
 'rtl/or1200_mult_mac.v',
 'rtl/or1200_operandmuxes.v',
 'rtl/or1200_pic.v',
 'rtl/or1200_pm.v',
 'rtl/or1200_qmem_top.v',
 'rtl/or1200_reg2mem.v',
 'rtl/or1200_rfram_generic.v',
 'rtl/or1200_rf.v',
 'rtl/or1200_sb_fifo.v',
 'rtl/or1200_sb.v',
 'rtl/or1200_spram_1024x32_bw.v',
 'rtl/or1200_spram_1024x32.v',
 'rtl/or1200_spram_1024x8.v',
 'rtl/or1200_spram_128x32.v',
 'rtl/or1200_spram_2048x32_bw.v',
 'rtl/or1200_spram_2048x32.v',
 'rtl/or1200_spram_2048x8.v',
 'rtl/or1200_spram_256x21.v',
 'rtl/or1200_spram_32_bw.v',
 'rtl/or1200_spram_32x24.v',
 'rtl/or1200_spram_512x20.v',
 'rtl/or1200_spram_64x14.v',
 'rtl/or1200_spram_64x22.v',
 'rtl/or1200_spram_64x24.v',
 'rtl/or1200_spram.v',
 'rtl/or1200_sprs.v',
 'rtl/or1200_top.v',
 'rtl/or1200_tpram_32x32.v',
 'rtl/or1200_tt.v',
 'rtl/or1200_wb_biu.v',
 'rtl/or1200_wbmux.v',
 'rtl/or1200_xcv_ram32x8d.v',
 '-mt',
 '0',
 '-mp',
 '0',
 '-o',
 '../../../../tests/NameCollisionBind/regression/YosysOldOr']


Surelog threw an exception
Traceback (most recent call last):
  File "/home/alain/Surelog/scripts/regression.py", line 347, in _run_surelog
    process = subprocess.Popen(
  File "/usr/lib/python3.9/subprocess.py", line 951, in __init__
    self._execute_child(args, executable, preexec_fn, close_fds,
  File "/usr/lib/python3.9/subprocess.py", line 1821, in _execute_child
    raise child_exception_type(errno_num, err_msg, err_filename)
FileNotFoundError: [Errno 2] No such file or directory: '/home/alain/Surelog/tests/NameCollisionBind/bin/surelog'
end-time: 2022-07-14 22:01:58.309984 0:00:00.001839


Normalizing surelog log file /home/alain/Surelog/tests/NameCollisionBind/regression/YosysOldOr/YosysOldOr.log


Restoring pristine state ...
Found 88 files & directories


end-time: 2022-07-14 22:01:58.311273 0:00:00.004260
