// Seed: 101565028
module module_0;
  assign id_1 = -1;
  wire id_2;
  supply0 id_3, id_4, id_5;
  assign id_4 = 1;
  assign id_1 = id_4;
  wire id_6;
  supply1 id_7 = (1'b0);
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_13;
  assign id_6 = id_8;
  id_14(
      .id_15({1{-1}})
  );
  assign id_11 = 1 + -1;
  wire id_16;
  wire id_17;
  assign id_14.id_13[1'b0] = 1;
  module_0 modCall_1 ();
  assign id_9  = id_1;
  assign id_13 = id_4[1];
endmodule
