{"files":[{"patch":"@@ -2499,1 +2499,1 @@\n-  push(0x3fffffff, sp);         \/\/ integer registers except lr & sp\n+  push(RegSet::range(r0, r29), sp); \/\/ integer registers except lr & sp\n@@ -2537,1 +2537,8 @@\n-  pop(0x3fffffff, sp);         \/\/ integer registers except lr & sp\n+  \/\/ integer registers except lr & sp\n+  pop(RegSet::range(r0, r17), sp);\n+#ifdef R18_RESERVED\n+  ldp(zr, r19, Address(post(sp, 2 * wordSize)));\n+  pop(RegSet::range(r20, r29), sp);\n+#else\n+  pop(RegSet::range(r18_tls, r29), sp);\n+#endif\n","filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.cpp","additions":9,"deletions":2,"binary":false,"changes":11,"status":"modified"},{"patch":"@@ -1400,1 +1400,1 @@\n-    __ push(RegSet::range(r0, r30), sp);\n+    __ push_CPU_state();\n@@ -1404,8 +1404,1 @@\n-\n-    __ pop(RegSet::range(r0, r17), sp);\n-#ifdef R18_RESERVED\n-    __ ldp(zr, r19, Address(__ post(sp, 2 * wordSize)));\n-    __ pop(RegSet::range(r20, r30), sp);\n-#else\n-    __ pop(RegSet::range(r18_tls, r30), sp);\n-#endif\n+    __ pop_CPU_state();\n","filename":"src\/hotspot\/cpu\/aarch64\/templateInterpreterGenerator_aarch64.cpp","additions":2,"deletions":9,"binary":false,"changes":11,"status":"modified"}]}