$date
	Tue Jul 08 16:33:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_latch_tb $end
$var wire 1 ! q $end
$var reg 1 " din $end
$var reg 1 # enable $end
$scope module dut $end
$var wire 1 " din $end
$var wire 1 # enable $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#5
1"
#10
1#
0"
#15
1!
1"
#20
