
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192536    0.001074    1.133002 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007618    0.080339    0.129829    1.262831 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.080340    0.000382    1.263213 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003788    0.076927    0.109260    1.372474 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.076927    0.000151    1.372625 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005486    0.059469    0.082008    1.454632 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.059471    0.000576    1.455209 v _273_/A (sg13g2_nor2_1)
     1    0.005601    0.070466    0.081955    1.537163 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.070466    0.000233    1.537396 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.009340    0.084348    0.093519    1.630915 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.084363    0.001090    1.632005 v output15/A (sg13g2_buf_1)
     1    0.013550    0.051547    0.111315    1.743319 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.051572    0.001056    1.744376 v sine_out[1] (out)
                                              1.744376   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.744376   data arrival time
---------------------------------------------------------------------------------------------
                                              2.005624   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192536    0.001074    1.133002 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007618    0.080339    0.129829    1.262831 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.080339    0.000229    1.263061 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003529    0.078610    0.100088    1.363149 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.078610    0.000243    1.363392 ^ _239_/B (sg13g2_and3_1)
     1    0.007499    0.048022    0.144592    1.507984 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.048026    0.000462    1.508447 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.006916    0.084113    0.085361    1.593808 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.084114    0.000666    1.594473 v output4/A (sg13g2_buf_1)
     1    0.011189    0.044583    0.105687    1.700160 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.044586    0.000422    1.700582 v sine_out[0] (out)
                                              1.700582   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.700582   data arrival time
---------------------------------------------------------------------------------------------
                                              2.049417   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192538    0.001143    1.133070 ^ _185_/B (sg13g2_nor2_2)
     5    0.027656    0.085286    0.124357    1.257427 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085388    0.002379    1.259806 v _189_/A2 (sg13g2_o21ai_1)
     1    0.012750    0.159834    0.168750    1.428556 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.159848    0.001183    1.429739 ^ output29/A (sg13g2_buf_1)
     1    0.013968    0.067515    0.138156    1.567895 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.067533    0.001068    1.568963 ^ sine_out[32] (out)
                                              1.568963   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.568963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.181037   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059958    0.001916    0.786147 v fanout69/A (sg13g2_buf_8)
     8    0.041175    0.031015    0.095994    0.882142 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031587    0.002961    0.885102 v _125_/A (sg13g2_inv_2)
     3    0.019999    0.048516    0.049425    0.934527 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048546    0.000979    0.935506 ^ fanout54/A (sg13g2_buf_8)
     8    0.038920    0.032614    0.084299    1.019805 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033149    0.003238    1.023043 ^ _161_/A (sg13g2_nand2_1)
     3    0.016186    0.104620    0.099836    1.122878 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.104629    0.000982    1.123861 v _177_/B (sg13g2_nand2_1)
     3    0.011683    0.072508    0.093076    1.216937 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.072542    0.000619    1.217556 ^ _179_/A (sg13g2_nand2_1)
     2    0.011973    0.085008    0.097784    1.315340 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.085040    0.000683    1.316024 v _281_/B (sg13g2_nor2_1)
     1    0.011842    0.119967    0.123638    1.439662 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.119978    0.000942    1.440604 ^ output35/A (sg13g2_buf_1)
     1    0.009370    0.049296    0.113989    1.554593 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.049296    0.000236    1.554829 ^ sine_out[8] (out)
                                              1.554829   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.554829   data arrival time
---------------------------------------------------------------------------------------------
                                              2.195171   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192538    0.001143    1.133070 ^ _185_/B (sg13g2_nor2_2)
     5    0.027656    0.085286    0.124357    1.257427 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085406    0.002572    1.259999 v _186_/A2 (sg13g2_a21oi_1)
     1    0.008906    0.101090    0.126607    1.386606 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.101109    0.001077    1.387683 ^ output27/A (sg13g2_buf_1)
     1    0.010870    0.054357    0.112893    1.500576 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.054382    0.001080    1.501656 ^ sine_out[30] (out)
                                              1.501656   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.501656   data arrival time
---------------------------------------------------------------------------------------------
                                              2.248344   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028430    0.000817    0.853661 ^ fanout73/A (sg13g2_buf_8)
     8    0.039706    0.032133    0.075042    0.928703 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032326    0.001065    0.929769 ^ _137_/B (sg13g2_nand3_1)
     5    0.027840    0.244289    0.220066    1.149834 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.244304    0.001597    1.151432 v _138_/B (sg13g2_nor2_1)
     2    0.010178    0.132581    0.153567    1.304999 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.132585    0.000623    1.305622 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.005831    0.063978    0.104804    1.410426 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.063979    0.000338    1.410764 v output8/A (sg13g2_buf_1)
     1    0.007641    0.033790    0.088314    1.499078 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.033790    0.000149    1.499227 v sine_out[13] (out)
                                              1.499227   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.499227   data arrival time
---------------------------------------------------------------------------------------------
                                              2.250773   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059958    0.001916    0.786147 v fanout69/A (sg13g2_buf_8)
     8    0.041175    0.031015    0.095994    0.882142 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031587    0.002961    0.885102 v _125_/A (sg13g2_inv_2)
     3    0.019999    0.048516    0.049425    0.934527 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048546    0.000979    0.935506 ^ fanout54/A (sg13g2_buf_8)
     8    0.038920    0.032614    0.084299    1.019805 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033149    0.003238    1.023043 ^ _161_/A (sg13g2_nand2_1)
     3    0.016186    0.104620    0.099836    1.122878 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.104629    0.000982    1.123861 v _177_/B (sg13g2_nand2_1)
     3    0.011683    0.072508    0.093076    1.216937 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.072542    0.000619    1.217556 ^ _179_/A (sg13g2_nand2_1)
     2    0.011973    0.085008    0.097784    1.315340 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.085042    0.000771    1.316112 v _180_/B (sg13g2_nand2_1)
     1    0.003063    0.038941    0.055625    1.371737 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.038941    0.000208    1.371946 ^ output24/A (sg13g2_buf_1)
     1    0.011493    0.055278    0.088726    1.460671 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.055328    0.000983    1.461654 ^ sine_out[28] (out)
                                              1.461654   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.461654   data arrival time
---------------------------------------------------------------------------------------------
                                              2.288346   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028430    0.000817    0.853661 ^ fanout73/A (sg13g2_buf_8)
     8    0.039706    0.032133    0.075042    0.928703 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032326    0.001065    0.929769 ^ _137_/B (sg13g2_nand3_1)
     5    0.027840    0.244289    0.220066    1.149834 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.244304    0.001597    1.151432 v _138_/B (sg13g2_nor2_1)
     2    0.010178    0.132581    0.153567    1.304999 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.132585    0.000591    1.305590 ^ _279_/B (sg13g2_nor2_1)
     1    0.004620    0.041549    0.062504    1.368094 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.041550    0.000280    1.368374 v output34/A (sg13g2_buf_1)
     1    0.011116    0.043434    0.086880    1.455253 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.043465    0.001074    1.456328 v sine_out[7] (out)
                                              1.456328   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.456328   data arrival time
---------------------------------------------------------------------------------------------
                                              2.293672   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028430    0.000817    0.853661 ^ fanout73/A (sg13g2_buf_8)
     8    0.039706    0.032133    0.075042    0.928703 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032326    0.001065    0.929769 ^ _137_/B (sg13g2_nand3_1)
     5    0.027840    0.244289    0.220066    1.149834 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.244309    0.001852    1.151686 v _156_/B (sg13g2_nand2b_1)
     2    0.007838    0.083607    0.110587    1.262273 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.083607    0.000238    1.262511 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.007715    0.063153    0.089618    1.352130 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.063189    0.000685    1.352815 v output23/A (sg13g2_buf_1)
     1    0.011624    0.045401    0.097447    1.450262 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.045433    0.001107    1.451368 v sine_out[27] (out)
                                              1.451368   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.451368   data arrival time
---------------------------------------------------------------------------------------------
                                              2.298632   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028430    0.000817    0.853661 ^ fanout73/A (sg13g2_buf_8)
     8    0.039706    0.032133    0.075042    0.928703 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032326    0.001065    0.929769 ^ _137_/B (sg13g2_nand3_1)
     5    0.027840    0.244289    0.220066    1.149834 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.244309    0.001852    1.151686 v _156_/B (sg13g2_nand2b_1)
     2    0.007838    0.083607    0.110587    1.262273 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.083608    0.000371    1.262644 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006937    0.063534    0.094468    1.357112 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.063538    0.000509    1.357621 v output13/A (sg13g2_buf_1)
     1    0.007641    0.033784    0.088101    1.445722 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033785    0.000200    1.445921 v sine_out[18] (out)
                                              1.445921   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.445921   data arrival time
---------------------------------------------------------------------------------------------
                                              2.304079   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192537    0.001103    1.133030 ^ _147_/B (sg13g2_nand2_1)
     2    0.007617    0.072762    0.113229    1.246259 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072764    0.000448    1.246707 v _275_/B (sg13g2_nor2_1)
     1    0.006453    0.077466    0.085458    1.332164 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.077498    0.000572    1.332736 ^ output30/A (sg13g2_buf_1)
     1    0.011550    0.056387    0.105336    1.438072 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.056416    0.001187    1.439259 ^ sine_out[3] (out)
                                              1.439259   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.439259   data arrival time
---------------------------------------------------------------------------------------------
                                              2.310741   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123328    0.002041    0.984682 v _143_/B (sg13g2_nor2_1)
     2    0.007146    0.090370    0.104208    1.088890 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090370    0.000224    1.089114 ^ _144_/B (sg13g2_nand2_1)
     2    0.007830    0.067074    0.089220    1.178334 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067106    0.000544    1.178878 v _212_/B (sg13g2_nor2_1)
     2    0.013663    0.131962    0.128177    1.307055 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.131978    0.001200    1.308255 ^ output26/A (sg13g2_buf_1)
     1    0.009626    0.050540    0.117665    1.425920 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.050563    0.000987    1.426908 ^ sine_out[2] (out)
                                              1.426908   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.426908   data arrival time
---------------------------------------------------------------------------------------------
                                              2.323092   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192538    0.001143    1.133070 ^ _185_/B (sg13g2_nor2_2)
     5    0.027656    0.085286    0.124357    1.257427 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.085324    0.001458    1.258885 v _278_/B (sg13g2_nor2_1)
     1    0.003003    0.055527    0.067753    1.326638 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.055527    0.000210    1.326848 ^ output33/A (sg13g2_buf_1)
     1    0.009493    0.047922    0.090152    1.417000 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.047930    0.000613    1.417613 ^ sine_out[6] (out)
                                              1.417613   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.417613   data arrival time
---------------------------------------------------------------------------------------------
                                              2.332387   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028441    0.001255    0.854100 ^ _132_/A (sg13g2_nand2_2)
     4    0.022027    0.075803    0.076463    0.930563 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.075918    0.002416    0.932979 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022280    0.247657    0.233272    1.166251 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.247678    0.001880    1.168131 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.005011    0.085494    0.124243    1.292374 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.085494    0.000202    1.292576 v output25/A (sg13g2_buf_1)
     1    0.012243    0.047679    0.108670    1.401246 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.047697    0.000878    1.402124 v sine_out[29] (out)
                                              1.402124   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.402124   data arrival time
---------------------------------------------------------------------------------------------
                                              2.347876   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026413    0.000691    0.870106 v _141_/A (sg13g2_or2_1)
     3    0.013096    0.056512    0.130314    1.000419 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.056518    0.000591    1.001010 v _173_/A2 (sg13g2_o21ai_1)
     2    0.013152    0.161387    0.159367    1.160377 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.161415    0.001683    1.162060 ^ _174_/B (sg13g2_nand2_1)
     1    0.004012    0.050636    0.087684    1.249744 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.050636    0.000157    1.249901 v _175_/B (sg13g2_nand2_1)
     1    0.006770    0.044981    0.055143    1.305044 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.045003    0.000604    1.305648 ^ output22/A (sg13g2_buf_1)
     1    0.012157    0.058014    0.093302    1.398950 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.058027    0.000852    1.399802 ^ sine_out[26] (out)
                                              1.399802   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.399802   data arrival time
---------------------------------------------------------------------------------------------
                                              2.350198   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028430    0.000817    0.853661 ^ fanout73/A (sg13g2_buf_8)
     8    0.039706    0.032133    0.075042    0.928703 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032326    0.001065    0.929769 ^ _137_/B (sg13g2_nand3_1)
     5    0.027840    0.244289    0.220066    1.149834 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.244307    0.001774    1.151609 v _166_/A (sg13g2_nor2_1)
     1    0.004016    0.076016    0.108026    1.259634 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.076016    0.000280    1.259914 ^ _167_/B (sg13g2_nor2_1)
     1    0.006741    0.037631    0.055373    1.315287 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.037635    0.000402    1.315689 v output19/A (sg13g2_buf_1)
     1    0.008794    0.036449    0.079750    1.395439 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036458    0.000538    1.395976 v sine_out[23] (out)
                                              1.395976   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.395976   data arrival time
---------------------------------------------------------------------------------------------
                                              2.354024   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028441    0.001255    0.854100 ^ _132_/A (sg13g2_nand2_2)
     4    0.022027    0.075803    0.076463    0.930563 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.075918    0.002416    0.932979 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022280    0.247657    0.233272    1.166251 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.247673    0.001636    1.167886 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004797    0.074083    0.125784    1.293670 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.074083    0.000292    1.293962 v output17/A (sg13g2_buf_1)
     1    0.008468    0.036400    0.094504    1.388466 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.036408    0.000516    1.388982 v sine_out[21] (out)
                                              1.388982   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.388982   data arrival time
---------------------------------------------------------------------------------------------
                                              2.361018   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192537    0.001103    1.133030 ^ _147_/B (sg13g2_nand2_1)
     2    0.007617    0.072762    0.113229    1.246259 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072764    0.000453    1.246712 v _149_/B (sg13g2_nand2_1)
     1    0.005231    0.043800    0.058611    1.305323 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.043800    0.000331    1.305653 ^ output10/A (sg13g2_buf_1)
     1    0.007638    0.040514    0.079863    1.385516 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.040514    0.000200    1.385716 ^ sine_out[15] (out)
                                              1.385716   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.385716   data arrival time
---------------------------------------------------------------------------------------------
                                              2.364284   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029612    0.002295    0.951936 v _140_/A (sg13g2_nor2_2)
     5    0.020362    0.099529    0.100656    1.052592 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099552    0.001235    1.053826 ^ _152_/B (sg13g2_nor2_2)
     4    0.020206    0.057181    0.080038    1.133864 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057215    0.001248    1.135113 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004171    0.120434    0.137209    1.272322 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.120434    0.000293    1.272614 ^ output12/A (sg13g2_buf_1)
     1    0.007638    0.042857    0.109000    1.381615 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.042857    0.000200    1.381814 ^ sine_out[17] (out)
                                              1.381814   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.381814   data arrival time
---------------------------------------------------------------------------------------------
                                              2.368186   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029579    0.002127    0.951768 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016657    0.192528    0.180159    1.131927 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.192537    0.001096    1.133024 ^ _171_/A (sg13g2_nand2_1)
     1    0.003399    0.060487    0.082827    1.215851 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.060487    0.000135    1.215986 v _172_/B (sg13g2_nand2_1)
     1    0.008488    0.053020    0.064490    1.280477 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.053058    0.000731    1.281208 ^ output21/A (sg13g2_buf_1)
     1    0.011253    0.054665    0.094025    1.375233 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.054722    0.001086    1.376319 ^ sine_out[25] (out)
                                              1.376319   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.376319   data arrival time
---------------------------------------------------------------------------------------------
                                              2.373681   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028441    0.001255    0.854100 ^ _132_/A (sg13g2_nand2_2)
     4    0.022027    0.075803    0.076463    0.930563 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.075918    0.002416    0.932979 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022280    0.247657    0.233272    1.166251 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.247674    0.001711    1.167962 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003025    0.065629    0.115580    1.283542 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.065629    0.000228    1.283770 v output5/A (sg13g2_buf_1)
     1    0.007910    0.034604    0.089670    1.373440 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.034604    0.000185    1.373625 v sine_out[10] (out)
                                              1.373625   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.373625   data arrival time
---------------------------------------------------------------------------------------------
                                              2.376375   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162159    0.311661 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.311740 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686264 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.686992 ^ fanout75/A (sg13g2_buf_8)
     5    0.038459    0.032676    0.087416    0.774407 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033617    0.004088    0.778495 ^ fanout74/A (sg13g2_buf_8)
     5    0.030572    0.028420    0.074349    0.852844 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028441    0.001255    0.854100 ^ _132_/A (sg13g2_nand2_2)
     4    0.022027    0.075803    0.076463    0.930563 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.075918    0.002416    0.932979 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022280    0.247657    0.233272    1.166251 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.247681    0.002011    1.168262 ^ _276_/B (sg13g2_nor2_1)
     1    0.006274    0.063599    0.088799    1.257061 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.063601    0.000393    1.257454 v output31/A (sg13g2_buf_1)
     1    0.011522    0.045096    0.097465    1.354919 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.045113    0.000820    1.355739 v sine_out[4] (out)
                                              1.355739   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.355739   data arrival time
---------------------------------------------------------------------------------------------
                                              2.394261   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029400    0.001007    0.950648 v _158_/B (sg13g2_nor2_1)
     3    0.016262    0.148362    0.129270    1.079918 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.148379    0.001331    1.081249 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003897    0.058845    0.099638    1.180888 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.058845    0.000156    1.181043 v _160_/B (sg13g2_nor2_1)
     1    0.005482    0.067997    0.074895    1.255938 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.067999    0.000369    1.256307 ^ output14/A (sg13g2_buf_1)
     1    0.007625    0.041185    0.090207    1.346514 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.041185    0.000199    1.346713 ^ sine_out[19] (out)
                                              1.346713   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.346713   data arrival time
---------------------------------------------------------------------------------------------
                                              2.403287   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029612    0.002295    0.951936 v _140_/A (sg13g2_nor2_2)
     5    0.020362    0.099529    0.100656    1.052592 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099552    0.001235    1.053826 ^ _152_/B (sg13g2_nor2_2)
     4    0.020206    0.057181    0.080038    1.133864 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057214    0.001231    1.135095 v _165_/A2 (sg13g2_a21oi_1)
     1    0.005221    0.074500    0.094036    1.229131 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.074500    0.000332    1.229463 ^ output18/A (sg13g2_buf_1)
     1    0.008159    0.043347    0.094438    1.323901 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.043352    0.000493    1.324394 ^ sine_out[22] (out)
                                              1.324394   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.324394   data arrival time
---------------------------------------------------------------------------------------------
                                              2.425606   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059958    0.001916    0.786147 v fanout69/A (sg13g2_buf_8)
     8    0.041175    0.031015    0.095994    0.882142 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031587    0.002961    0.885102 v _125_/A (sg13g2_inv_2)
     3    0.019999    0.048516    0.049425    0.934527 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048546    0.000979    0.935506 ^ fanout54/A (sg13g2_buf_8)
     8    0.038920    0.032614    0.084299    1.019805 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033149    0.003238    1.023043 ^ _161_/A (sg13g2_nand2_1)
     3    0.016186    0.104620    0.099836    1.122878 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.104626    0.000805    1.123683 v _280_/A2 (sg13g2_a21oi_1)
     1    0.003963    0.068825    0.103038    1.226721 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.068826    0.000248    1.226969 ^ output36/A (sg13g2_buf_1)
     1    0.008515    0.044539    0.093035    1.320005 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.044545    0.000523    1.320527 ^ sine_out[9] (out)
                                              1.320527   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.320527   data arrival time
---------------------------------------------------------------------------------------------
                                              2.429473   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123328    0.002041    0.984682 v _143_/B (sg13g2_nor2_1)
     2    0.007146    0.090370    0.104208    1.088890 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090370    0.000224    1.089114 ^ _144_/B (sg13g2_nand2_1)
     2    0.007830    0.067074    0.089220    1.178334 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067110    0.000673    1.179008 v _145_/B (sg13g2_nand2_1)
     1    0.005822    0.045233    0.058451    1.237459 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.045244    0.000376    1.237835 ^ output9/A (sg13g2_buf_1)
     1    0.007642    0.040569    0.080492    1.318327 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.040569    0.000200    1.318527 ^ sine_out[14] (out)
                                              1.318527   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.318527   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431473   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029612    0.002295    0.951936 v _140_/A (sg13g2_nor2_2)
     5    0.020362    0.099529    0.100656    1.052592 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099552    0.001235    1.053826 ^ _152_/B (sg13g2_nor2_2)
     4    0.020206    0.057181    0.080038    1.133864 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057205    0.001060    1.134924 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003656    0.066655    0.084722    1.219646 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.066655    0.000240    1.219886 ^ output6/A (sg13g2_buf_1)
     1    0.007905    0.042154    0.090317    1.310203 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.042159    0.000481    1.310684 ^ sine_out[11] (out)
                                              1.310684   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.310684   data arrival time
---------------------------------------------------------------------------------------------
                                              2.439316   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059958    0.001916    0.786147 v fanout69/A (sg13g2_buf_8)
     8    0.041175    0.031015    0.095994    0.882142 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031587    0.002961    0.885102 v _125_/A (sg13g2_inv_2)
     3    0.019999    0.048516    0.049425    0.934527 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048546    0.000979    0.935506 ^ fanout54/A (sg13g2_buf_8)
     8    0.038920    0.032614    0.084299    1.019805 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033149    0.003238    1.023043 ^ _161_/A (sg13g2_nand2_1)
     3    0.016186    0.104620    0.099836    1.122878 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.104628    0.000943    1.123822 v _162_/A2 (sg13g2_a21oi_1)
     1    0.002883    0.057612    0.096435    1.220256 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.057612    0.000113    1.220369 ^ output16/A (sg13g2_buf_1)
     1    0.007688    0.041116    0.085936    1.306305 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.041116    0.000202    1.306507 ^ sine_out[20] (out)
                                              1.306507   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.306507   data arrival time
---------------------------------------------------------------------------------------------
                                              2.443493   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    0.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159697    0.309198 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309279 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.694859 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695563 v fanout75/A (sg13g2_buf_8)
     5    0.037720    0.029752    0.091290    0.786854 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030651    0.003995    0.790848 v fanout74/A (sg13g2_buf_8)
     5    0.029746    0.026406    0.078566    0.869414 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026415    0.000794    0.870208 v fanout73/A (sg13g2_buf_8)
     8    0.038989    0.029271    0.079433    0.949641 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029612    0.002295    0.951936 v _140_/A (sg13g2_nor2_2)
     5    0.020362    0.099529    0.100656    1.052592 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.099552    0.001235    1.053826 ^ _152_/B (sg13g2_nor2_2)
     4    0.020206    0.057181    0.080038    1.133864 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057206    0.001073    1.134937 v _277_/B (sg13g2_nor2_1)
     1    0.004488    0.060513    0.068248    1.203186 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.060513    0.000302    1.203488 ^ output32/A (sg13g2_buf_1)
     1    0.011247    0.054824    0.097337    1.300824 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.054836    0.000799    1.301623 ^ sine_out[5] (out)
                                              1.301623   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.301623   data arrival time
---------------------------------------------------------------------------------------------
                                              2.448377   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123311    0.001564    0.984205 v _168_/B (sg13g2_nor2_1)
     2    0.008479    0.100199    0.113086    1.097291 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.100203    0.000528    1.097818 ^ _169_/B (sg13g2_nand2_1)
     1    0.003463    0.046064    0.071984    1.169802 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.046064    0.000139    1.169941 v _170_/B (sg13g2_nand2_1)
     1    0.003174    0.031333    0.042306    1.212247 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031334    0.000124    1.212372 ^ output20/A (sg13g2_buf_1)
     1    0.012057    0.057319    0.087070    1.299442 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.057363    0.000906    1.300348 ^ sine_out[24] (out)
                                              1.300348   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.300348   data arrival time
---------------------------------------------------------------------------------------------
                                              2.449652   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123304    0.001326    0.983966 v _187_/A2 (sg13g2_o21ai_1)
     1    0.011851    0.156230    0.176424    1.160390 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.156242    0.001090    1.161481 ^ output28/A (sg13g2_buf_1)
     1    0.014093    0.068012    0.137767    1.299248 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.068016    0.000572    1.299820 ^ sine_out[31] (out)
                                              1.299820   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.299820   data arrival time
---------------------------------------------------------------------------------------------
                                              2.450180   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002667    0.023123    0.163657    0.313423 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.023123    0.000102    0.313525 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002758    0.033727    0.353495    0.667020 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.033727    0.000110    0.667130 ^ fanout70/A (sg13g2_buf_2)
     5    0.031671    0.073691    0.109306    0.776436 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.073797    0.001969    0.778406 ^ fanout69/A (sg13g2_buf_8)
     8    0.042000    0.034985    0.097787    0.876193 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.035353    0.002112    0.878306 ^ _215_/B (sg13g2_nand3_1)
     2    0.011172    0.124651    0.120760    0.999066 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.124660    0.000863    0.999928 v _284_/B (sg13g2_and2_1)
     1    0.005334    0.029681    0.117041    1.116969 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.029693    0.000312    1.117281 v output7/A (sg13g2_buf_1)
     1    0.007856    0.033532    0.074236    1.191517 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.033532    0.000163    1.191681 v sine_out[12] (out)
                                              1.191681   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.191681   data arrival time
---------------------------------------------------------------------------------------------
                                              2.558319   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002782    0.019224    0.161178    0.310695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019224    0.000160    0.310856 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396664    0.707520 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063297    0.000426    0.707946 v fanout55/A (sg13g2_buf_8)
     8    0.041854    0.031396    0.097478    0.805424 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032196    0.003758    0.809182 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069196    0.109052    0.918234 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069228    0.000568    0.918802 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013712    0.167422    0.169012    1.087813 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.167428    0.000838    1.088652 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016690    0.134539    0.172020    1.260672 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.134546    0.001079    1.261751 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011673    0.151405    0.182794    1.444545 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151462    0.000660    1.445204 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.014491    0.111868    0.153185    1.598389 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.111883    0.000826    1.599216 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006340    0.106826    0.131588    1.730803 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.106827    0.000483    1.731287 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001860    0.053839    0.109353    1.840640 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.053839    0.000070    1.840710 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001510    0.029331    0.365167    2.205877 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.029331    0.000059    2.205936 ^ _299_/D (sg13g2_dfrbpq_2)
                                              2.205936   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    5.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899780   clock uncertainty
                                  0.000000    4.899780   clock reconvergence pessimism
                                 -0.115153    4.784627   library setup time
                                              4.784627   data required time
---------------------------------------------------------------------------------------------
                                              4.784627   data required time
                                             -2.205936   data arrival time
---------------------------------------------------------------------------------------------
                                              2.578691   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123307    0.001428    0.984069 v _148_/A2 (sg13g2_a21oi_1)
     1    0.002702    0.058518    0.099627    1.083696 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.058518    0.000105    1.083801 ^ output11/A (sg13g2_buf_1)
     1    0.007638    0.040953    0.086179    1.169980 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.040953    0.000200    1.170179 ^ sine_out[16] (out)
                                              1.170179   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.170179   data arrival time
---------------------------------------------------------------------------------------------
                                              2.579821   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123328    0.002041    0.984682 v _143_/B (sg13g2_nor2_1)
     2    0.007146    0.090370    0.104208    1.088890 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090370    0.000224    1.089114 ^ _144_/B (sg13g2_nand2_1)
     2    0.007830    0.067074    0.089220    1.178334 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067106    0.000544    1.178878 v _212_/B (sg13g2_nor2_1)
     2    0.013663    0.131962    0.128177    1.307055 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.131980    0.001255    1.308311 ^ _213_/C (sg13g2_nand3_1)
     2    0.010646    0.113589    0.152724    1.461034 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.113593    0.000809    1.461843 v _214_/B (sg13g2_xnor2_1)
     1    0.002260    0.037003    0.113783    1.575626 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.037003    0.000147    1.575773 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001864    0.033816    0.372113    1.947887 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.033817    0.000069    1.947956 v _300_/D (sg13g2_dfrbpq_1)
                                              1.947956   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    5.149289 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899289   clock uncertainty
                                  0.000000    4.899289   clock reconvergence pessimism
                                 -0.116604    4.782685   library setup time
                                              4.782685   data required time
---------------------------------------------------------------------------------------------
                                              4.782685   data required time
                                             -1.947956   data arrival time
---------------------------------------------------------------------------------------------
                                              2.834729   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    0.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    0.149244 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    0.149766 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002704    0.019020    0.160945    0.310711 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019020    0.000104    0.310815 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364967    0.675781 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.675888 v fanout70/A (sg13g2_buf_2)
     5    0.030951    0.059880    0.108343    0.784231 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.059952    0.001842    0.786073 v _142_/B (sg13g2_or2_1)
     7    0.036267    0.123291    0.196568    0.982641 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.123328    0.002041    0.984682 v _143_/B (sg13g2_nor2_1)
     2    0.007146    0.090370    0.104208    1.088890 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090370    0.000224    1.089114 ^ _144_/B (sg13g2_nand2_1)
     2    0.007830    0.067074    0.089220    1.178334 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067106    0.000544    1.178878 v _212_/B (sg13g2_nor2_1)
     2    0.013663    0.131962    0.128177    1.307055 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.131980    0.001255    1.308311 ^ _213_/C (sg13g2_nand3_1)
     2    0.010646    0.113589    0.152724    1.461034 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.113591    0.000708    1.461742 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003236    0.070058    0.062925    1.524667 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.070058    0.000217    1.524885 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003779    0.037270    0.381479    1.906364 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.037270    0.000147    1.906511 ^ _219_/A (sg13g2_inv_1)
     1    0.001932    0.016329    0.027031    1.933542 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016329    0.000130    1.933671 v _301_/D (sg13g2_dfrbpq_1)
                                              1.933671   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    5.149518 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899518   clock uncertainty
                                  0.000000    4.899518   clock reconvergence pessimism
                                 -0.110302    4.789215   library setup time
                                              4.789215   data required time
---------------------------------------------------------------------------------------------
                                              4.789215   data required time
                                             -1.933671   data arrival time
---------------------------------------------------------------------------------------------
                                              2.855543   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002782    0.019224    0.161178    0.310695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019224    0.000160    0.310856 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396664    0.707520 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063297    0.000426    0.707946 v fanout55/A (sg13g2_buf_8)
     8    0.041854    0.031396    0.097478    0.805424 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032196    0.003758    0.809182 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069196    0.109052    0.918234 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069228    0.000568    0.918802 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013712    0.167422    0.169012    1.087813 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.167428    0.000838    1.088652 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016690    0.134539    0.172020    1.260672 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.134546    0.001079    1.261751 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011673    0.151405    0.182794    1.444545 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151462    0.000660    1.445204 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.014491    0.111868    0.153185    1.598389 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.111886    0.000977    1.599366 v _208_/B (sg13g2_xor2_1)
     1    0.002680    0.059388    0.121042    1.720408 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.059388    0.000195    1.720603 v _298_/D (sg13g2_dfrbpq_1)
                                              1.720603   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000519    5.149764 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899764   clock uncertainty
                                  0.000000    4.899764   clock reconvergence pessimism
                                 -0.125841    4.773923   library setup time
                                              4.773923   data required time
---------------------------------------------------------------------------------------------
                                              4.773923   data required time
                                             -1.720603   data arrival time
---------------------------------------------------------------------------------------------
                                              3.053319   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002782    0.019224    0.161178    0.310695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019224    0.000160    0.310856 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396664    0.707520 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063297    0.000426    0.707946 v fanout55/A (sg13g2_buf_8)
     8    0.041854    0.031396    0.097478    0.805424 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032196    0.003758    0.809182 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069196    0.109052    0.918234 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069228    0.000568    0.918802 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013712    0.167422    0.169012    1.087813 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.167428    0.000838    1.088652 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016690    0.134539    0.172020    1.260672 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.134546    0.001079    1.261751 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011673    0.151405    0.182794    1.444545 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151463    0.000760    1.445304 ^ _204_/B (sg13g2_xor2_1)
     1    0.001902    0.051324    0.126517    1.571821 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.051324    0.000072    1.571893 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.571893   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    5.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899749   clock uncertainty
                                  0.000000    4.899749   clock reconvergence pessimism
                                 -0.122349    4.777400   library setup time
                                              4.777400   data required time
---------------------------------------------------------------------------------------------
                                              4.777400   data required time
                                             -1.571893   data arrival time
---------------------------------------------------------------------------------------------
                                              3.205507   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    0.149288 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011505    0.055724    0.189097    0.338386 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.055731    0.000634    0.339020 ^ _127_/A (sg13g2_inv_1)
     1    0.011655    0.048037    0.059690    0.398710 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.048063    0.000656    0.399366 v output3/A (sg13g2_buf_1)
     1    0.008459    0.035732    0.083340    0.482706 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.035743    0.000583    0.483289 v signB (out)
                                              0.483289   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.483289   data arrival time
---------------------------------------------------------------------------------------------
                                              3.266711   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    0.149288 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011505    0.055724    0.189097    0.338386 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.055738    0.000835    0.339221 ^ output2/A (sg13g2_buf_1)
     1    0.006653    0.037081    0.081997    0.421217 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.037085    0.000401    0.421618 ^ sign (out)
                                              0.421618   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.421618   data arrival time
---------------------------------------------------------------------------------------------
                                              3.328382   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002782    0.019224    0.161178    0.310695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019224    0.000160    0.310856 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396664    0.707520 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063297    0.000426    0.707946 v fanout55/A (sg13g2_buf_8)
     8    0.041854    0.031396    0.097478    0.805424 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032196    0.003758    0.809182 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069196    0.109052    0.918234 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069197    0.000457    0.918691 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005465    0.043180    0.402334    1.321025 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.043180    0.000424    1.321449 v _192_/B (sg13g2_xnor2_1)
     1    0.003052    0.039791    0.090420    1.411869 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.039791    0.000200    1.412069 v _294_/D (sg13g2_dfrbpq_1)
                                              1.412069   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    5.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899501   clock uncertainty
                                  0.000000    4.899501   clock reconvergence pessimism
                                 -0.118755    4.780746   library setup time
                                              4.780746   data required time
---------------------------------------------------------------------------------------------
                                              4.780746   data required time
                                             -1.412069   data arrival time
---------------------------------------------------------------------------------------------
                                              3.368677   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002782    0.019224    0.161178    0.310695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019224    0.000160    0.310856 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396664    0.707520 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063297    0.000426    0.707946 v fanout55/A (sg13g2_buf_8)
     8    0.041854    0.031396    0.097478    0.805424 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032196    0.003758    0.809182 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069196    0.109052    0.918234 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069228    0.000568    0.918802 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013712    0.167422    0.169012    1.087813 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.167428    0.000838    1.088652 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016690    0.134539    0.172020    1.260672 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.134545    0.000998    1.261670 v _200_/A (sg13g2_xor2_1)
     1    0.003584    0.060386    0.133377    1.395047 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.060386    0.000232    1.395280 v _296_/D (sg13g2_dfrbpq_1)
                                              1.395280   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    5.149765 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899765   clock uncertainty
                                  0.000000    4.899765   clock reconvergence pessimism
                                 -0.126200    4.773565   library setup time
                                              4.773565   data required time
---------------------------------------------------------------------------------------------
                                              4.773565   data required time
                                             -1.395280   data arrival time
---------------------------------------------------------------------------------------------
                                              3.378285   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030181    0.003016    1.198429 v _288_/A (sg13g2_inv_1)
     1    0.007225    0.038091    0.041990    1.240420 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.038104    0.000548    1.240968 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.240968   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000504    5.149749 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899749   clock uncertainty
                                  0.000000    4.899749   clock reconvergence pessimism
                                 -0.125035    4.774714   library recovery time
                                              4.774714   data required time
---------------------------------------------------------------------------------------------
                                              4.774714   data required time
                                             -1.240968   data arrival time
---------------------------------------------------------------------------------------------
                                              3.533746   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030092    0.002641    1.198055 v _289_/A (sg13g2_inv_1)
     1    0.006748    0.036234    0.040563    1.238618 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.036244    0.000489    1.239107 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.239107   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000519    5.149764 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899764   clock uncertainty
                                  0.000000    4.899764   clock reconvergence pessimism
                                 -0.124468    4.775296   library recovery time
                                              4.775296   data required time
---------------------------------------------------------------------------------------------
                                              4.775296   data required time
                                             -1.239107   data arrival time
---------------------------------------------------------------------------------------------
                                              3.536189   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030056    0.002475    1.197889 v _292_/A (sg13g2_inv_1)
     1    0.006632    0.035782    0.040201    1.238090 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035793    0.000493    1.238582 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.238582   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    5.149518 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899518   clock uncertainty
                                  0.000000    4.899518   clock reconvergence pessimism
                                 -0.124316    4.775202   library recovery time
                                              4.775202   data required time
---------------------------------------------------------------------------------------------
                                              4.775202   data required time
                                             -1.238582   data arrival time
---------------------------------------------------------------------------------------------
                                              3.536619   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030111    0.002723    1.198137 v _286_/A (sg13g2_inv_1)
     1    0.006341    0.034680    0.039330    1.237467 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.034691    0.000485    1.237952 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.237952   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    5.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899456   clock uncertainty
                                  0.000000    4.899456   clock reconvergence pessimism
                                 -0.123954    4.775502   library recovery time
                                              4.775502   data required time
---------------------------------------------------------------------------------------------
                                              4.775502   data required time
                                             -1.237952   data arrival time
---------------------------------------------------------------------------------------------
                                              3.537550   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030131    0.002811    1.198225 v _290_/A (sg13g2_inv_1)
     1    0.006072    0.033644    0.038637    1.236862 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033647    0.000249    1.237111 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.237111   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000536    5.149780 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899780   clock uncertainty
                                  0.000000    4.899780   clock reconvergence pessimism
                                 -0.123650    4.776130   library recovery time
                                              4.776130   data required time
---------------------------------------------------------------------------------------------
                                              4.776130   data required time
                                             -1.237111   data arrival time
---------------------------------------------------------------------------------------------
                                              3.539020   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029907    0.001677    1.197091 v _291_/A (sg13g2_inv_1)
     1    0.006145    0.033887    0.038696    1.235787 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033897    0.000455    1.236242 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.236242   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023909    0.000508    5.149289 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899289   clock uncertainty
                                  0.000000    4.899289   clock reconvergence pessimism
                                 -0.123738    4.775551   library recovery time
                                              4.775551   data required time
---------------------------------------------------------------------------------------------
                                              4.775551   data required time
                                             -1.236242   data arrival time
---------------------------------------------------------------------------------------------
                                              3.539309   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030141    0.002853    1.198267 v _287_/A (sg13g2_inv_1)
     1    0.005569    0.031727    0.037129    1.235396 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031740    0.000225    1.235621 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.235621   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024565    0.000951    5.082782 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021068    0.023813    0.066462    5.149245 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023814    0.000521    5.149765 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899765   clock uncertainty
                                  0.000000    4.899765   clock reconvergence pessimism
                                 -0.123093    4.776672   library recovery time
                                              4.776672   data required time
---------------------------------------------------------------------------------------------
                                              4.776672   data required time
                                             -1.235621   data arrival time
---------------------------------------------------------------------------------------------
                                              3.541051   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065974    0.001453    1.098065 v fanout78/A (sg13g2_buf_8)
     8    0.036612    0.029769    0.097349    1.195414 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029934    0.001842    1.197255 v _285_/A (sg13g2_inv_1)
     1    0.005623    0.031910    0.037136    1.234391 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031920    0.000432    1.234823 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.234823   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000721    5.149501 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899501   clock uncertainty
                                  0.000000    4.899501   clock reconvergence pessimism
                                 -0.123134    4.776368   library recovery time
                                              4.776368   data required time
---------------------------------------------------------------------------------------------
                                              4.776368   data required time
                                             -1.234823   data arrival time
---------------------------------------------------------------------------------------------
                                              3.541545   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023916    0.000737    0.149517 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002782    0.019224    0.161178    0.310695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019224    0.000160    0.310856 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396664    0.707520 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063297    0.000426    0.707946 v fanout55/A (sg13g2_buf_8)
     8    0.041854    0.031396    0.097478    0.805424 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032196    0.003758    0.809182 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069196    0.109052    0.918234 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069228    0.000568    0.918802 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013712    0.167422    0.169012    1.087813 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.167428    0.000861    1.088674 ^ _196_/A (sg13g2_xor2_1)
     1    0.002139    0.058590    0.138224    1.226899 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.058590    0.000078    1.226977 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.226977   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023915    0.000675    5.149456 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899456   clock uncertainty
                                  0.000000    4.899456   clock reconvergence pessimism
                                 -0.124495    4.774961   library setup time
                                              4.774961   data required time
---------------------------------------------------------------------------------------------
                                              4.774961   data required time
                                             -1.226977   data arrival time
---------------------------------------------------------------------------------------------
                                              3.547984   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002908    0.017124    0.002156    1.002156 v rst (in)
                                                         rst (net)
                      0.017124    0.000000    1.002156 v input1/A (sg13g2_buf_1)
     2    0.018600    0.065910    0.094455    1.096611 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.065938    0.001261    1.097872 v _129_/A (sg13g2_inv_1)
     1    0.005913    0.039712    0.049350    1.147222 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.039713    0.000244    1.147466 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.147466   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    5.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899339   clock uncertainty
                                  0.000000    4.899339   clock reconvergence pessimism
                                 -0.125487    4.773852   library recovery time
                                              4.773852   data required time
---------------------------------------------------------------------------------------------
                                              4.773852   data required time
                                             -1.147466   data arrival time
---------------------------------------------------------------------------------------------
                                              3.626385   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014152    0.030144    0.012251    0.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    0.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    0.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    0.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    0.148780 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    0.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002084    0.018815    0.170822    0.320161 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.018815    0.000078    0.320239 v hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018649    0.087831    0.419313    0.739553 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.087853    0.001313    0.740865 v fanout77/A (sg13g2_buf_8)
     6    0.035479    0.030132    0.107412    0.848277 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.030137    0.000840    0.849117 v _128_/A (sg13g2_inv_2)
     5    0.028951    0.066397    0.061270    0.910388 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.066464    0.001764    0.912151 ^ _293_/D (sg13g2_dfrbpq_2)
                                              0.912151   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014152    0.030144    0.012251    5.012251 ^ clk (in)
                                                         clk (net)
                      0.030155    0.000000    5.012251 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022151    0.024553    0.069580    5.081831 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024554    0.000418    5.082249 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021286    0.023909    0.066532    5.148781 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023910    0.000558    5.149339 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899339   clock uncertainty
                                  0.000000    4.899339   clock reconvergence pessimism
                                 -0.127014    4.772325   library setup time
                                              4.772325   data required time
---------------------------------------------------------------------------------------------
                                              4.772325   data required time
                                             -0.912151   data arrival time
---------------------------------------------------------------------------------------------
                                              3.860174   slack (MET)



