#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1deb130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1de87e0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1de96a0 .functor NOT 1, L_0x1e618d0, C4<0>, C4<0>, C4<0>;
L_0x1e39c50 .functor XOR 8, L_0x1e61460, L_0x1e61620, C4<00000000>, C4<00000000>;
L_0x1e39cc0 .functor XOR 8, L_0x1e39c50, L_0x1e61760, C4<00000000>, C4<00000000>;
v0x1e5f070_0 .net *"_ivl_10", 7 0, L_0x1e61760;  1 drivers
v0x1e5f170_0 .net *"_ivl_12", 7 0, L_0x1e39cc0;  1 drivers
v0x1e5f250_0 .net *"_ivl_2", 7 0, L_0x1e613c0;  1 drivers
v0x1e5f310_0 .net *"_ivl_4", 7 0, L_0x1e61460;  1 drivers
v0x1e5f3f0_0 .net *"_ivl_6", 7 0, L_0x1e61620;  1 drivers
v0x1e5f520_0 .net *"_ivl_8", 7 0, L_0x1e39c50;  1 drivers
v0x1e5f600_0 .net "areset", 0 0, L_0x1de9d50;  1 drivers
v0x1e5f6a0_0 .var "clk", 0 0;
v0x1e5f740_0 .net "predict_history_dut", 6 0, v0x1e5e450_0;  1 drivers
v0x1e5f890_0 .net "predict_history_ref", 6 0, L_0x1e61230;  1 drivers
v0x1e5f930_0 .net "predict_pc", 6 0, L_0x1e604c0;  1 drivers
v0x1e5f9d0_0 .net "predict_taken_dut", 0 0, v0x1e5e640_0;  1 drivers
v0x1e5fa70_0 .net "predict_taken_ref", 0 0, L_0x1e61070;  1 drivers
v0x1e5fb10_0 .net "predict_valid", 0 0, v0x1e5b6d0_0;  1 drivers
v0x1e5fbb0_0 .var/2u "stats1", 223 0;
v0x1e5fc50_0 .var/2u "strobe", 0 0;
v0x1e5fd10_0 .net "tb_match", 0 0, L_0x1e618d0;  1 drivers
v0x1e5fec0_0 .net "tb_mismatch", 0 0, L_0x1de96a0;  1 drivers
v0x1e5ff60_0 .net "train_history", 6 0, L_0x1e60a70;  1 drivers
v0x1e60020_0 .net "train_mispredicted", 0 0, L_0x1e60910;  1 drivers
v0x1e600c0_0 .net "train_pc", 6 0, L_0x1e60c00;  1 drivers
v0x1e60180_0 .net "train_taken", 0 0, L_0x1e606f0;  1 drivers
v0x1e60220_0 .net "train_valid", 0 0, v0x1e5c050_0;  1 drivers
v0x1e602c0_0 .net "wavedrom_enable", 0 0, v0x1e5c120_0;  1 drivers
v0x1e60360_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1e5c1c0_0;  1 drivers
v0x1e60400_0 .net "wavedrom_title", 511 0, v0x1e5c2a0_0;  1 drivers
L_0x1e613c0 .concat [ 7 1 0 0], L_0x1e61230, L_0x1e61070;
L_0x1e61460 .concat [ 7 1 0 0], L_0x1e61230, L_0x1e61070;
L_0x1e61620 .concat [ 7 1 0 0], v0x1e5e450_0, v0x1e5e640_0;
L_0x1e61760 .concat [ 7 1 0 0], L_0x1e61230, L_0x1e61070;
L_0x1e618d0 .cmp/eeq 8, L_0x1e613c0, L_0x1e39cc0;
S_0x1ded1a0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1de87e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1dec960 .param/l "LNT" 0 3 22, C4<01>;
P_0x1dec9a0 .param/l "LT" 0 3 22, C4<10>;
P_0x1dec9e0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1deca20 .param/l "ST" 0 3 22, C4<11>;
P_0x1deca60 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1e14040 .functor XOR 7, v0x1e59870_0, L_0x1e604c0, C4<0000000>, C4<0000000>;
L_0x1e02db0 .functor XOR 7, L_0x1e60a70, L_0x1e60c00, C4<0000000>, C4<0000000>;
v0x1e26b70_0 .net *"_ivl_11", 0 0, L_0x1e60f80;  1 drivers
L_0x7f1d9a8361c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e26e40_0 .net *"_ivl_12", 0 0, L_0x7f1d9a8361c8;  1 drivers
L_0x7f1d9a836210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1de94d0_0 .net *"_ivl_16", 6 0, L_0x7f1d9a836210;  1 drivers
v0x1de9710_0 .net *"_ivl_4", 1 0, L_0x1e60d90;  1 drivers
v0x1de98e0_0 .net *"_ivl_6", 8 0, L_0x1e60e90;  1 drivers
L_0x7f1d9a836180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1de9e40_0 .net *"_ivl_9", 1 0, L_0x7f1d9a836180;  1 drivers
v0x1e59550_0 .net "areset", 0 0, L_0x1de9d50;  alias, 1 drivers
v0x1e59610_0 .net "clk", 0 0, v0x1e5f6a0_0;  1 drivers
v0x1e596d0 .array "pht", 0 127, 1 0;
v0x1e59790_0 .net "predict_history", 6 0, L_0x1e61230;  alias, 1 drivers
v0x1e59870_0 .var "predict_history_r", 6 0;
v0x1e59950_0 .net "predict_index", 6 0, L_0x1e14040;  1 drivers
v0x1e59a30_0 .net "predict_pc", 6 0, L_0x1e604c0;  alias, 1 drivers
v0x1e59b10_0 .net "predict_taken", 0 0, L_0x1e61070;  alias, 1 drivers
v0x1e59bd0_0 .net "predict_valid", 0 0, v0x1e5b6d0_0;  alias, 1 drivers
v0x1e59c90_0 .net "train_history", 6 0, L_0x1e60a70;  alias, 1 drivers
v0x1e59d70_0 .net "train_index", 6 0, L_0x1e02db0;  1 drivers
v0x1e59e50_0 .net "train_mispredicted", 0 0, L_0x1e60910;  alias, 1 drivers
v0x1e59f10_0 .net "train_pc", 6 0, L_0x1e60c00;  alias, 1 drivers
v0x1e59ff0_0 .net "train_taken", 0 0, L_0x1e606f0;  alias, 1 drivers
v0x1e5a0b0_0 .net "train_valid", 0 0, v0x1e5c050_0;  alias, 1 drivers
E_0x1df9a30 .event posedge, v0x1e59550_0, v0x1e59610_0;
L_0x1e60d90 .array/port v0x1e596d0, L_0x1e60e90;
L_0x1e60e90 .concat [ 7 2 0 0], L_0x1e14040, L_0x7f1d9a836180;
L_0x1e60f80 .part L_0x1e60d90, 1, 1;
L_0x1e61070 .functor MUXZ 1, L_0x7f1d9a8361c8, L_0x1e60f80, v0x1e5b6d0_0, C4<>;
L_0x1e61230 .functor MUXZ 7, L_0x7f1d9a836210, v0x1e59870_0, v0x1e5b6d0_0, C4<>;
S_0x1deeba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1ded1a0;
 .timescale -12 -12;
v0x1e26750_0 .var/i "i", 31 0;
S_0x1e5a2d0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1de87e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1e5a480 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1de9d50 .functor BUFZ 1, v0x1e5b7a0_0, C4<0>, C4<0>, C4<0>;
L_0x7f1d9a8360a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e5af60_0 .net *"_ivl_10", 0 0, L_0x7f1d9a8360a8;  1 drivers
L_0x7f1d9a8360f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1e5b040_0 .net *"_ivl_14", 6 0, L_0x7f1d9a8360f0;  1 drivers
L_0x7f1d9a836138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1e5b120_0 .net *"_ivl_18", 6 0, L_0x7f1d9a836138;  1 drivers
L_0x7f1d9a836018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1e5b1e0_0 .net *"_ivl_2", 6 0, L_0x7f1d9a836018;  1 drivers
L_0x7f1d9a836060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e5b2c0_0 .net *"_ivl_6", 0 0, L_0x7f1d9a836060;  1 drivers
v0x1e5b3f0_0 .net "areset", 0 0, L_0x1de9d50;  alias, 1 drivers
v0x1e5b490_0 .net "clk", 0 0, v0x1e5f6a0_0;  alias, 1 drivers
v0x1e5b560_0 .net "predict_pc", 6 0, L_0x1e604c0;  alias, 1 drivers
v0x1e5b630_0 .var "predict_pc_r", 6 0;
v0x1e5b6d0_0 .var "predict_valid", 0 0;
v0x1e5b7a0_0 .var "reset", 0 0;
v0x1e5b840_0 .net "tb_match", 0 0, L_0x1e618d0;  alias, 1 drivers
v0x1e5b900_0 .net "train_history", 6 0, L_0x1e60a70;  alias, 1 drivers
v0x1e5b9f0_0 .var "train_history_r", 6 0;
v0x1e5bab0_0 .net "train_mispredicted", 0 0, L_0x1e60910;  alias, 1 drivers
v0x1e5bb80_0 .var "train_mispredicted_r", 0 0;
v0x1e5bc20_0 .net "train_pc", 6 0, L_0x1e60c00;  alias, 1 drivers
v0x1e5be20_0 .var "train_pc_r", 6 0;
v0x1e5bee0_0 .net "train_taken", 0 0, L_0x1e606f0;  alias, 1 drivers
v0x1e5bfb0_0 .var "train_taken_r", 0 0;
v0x1e5c050_0 .var "train_valid", 0 0;
v0x1e5c120_0 .var "wavedrom_enable", 0 0;
v0x1e5c1c0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1e5c2a0_0 .var "wavedrom_title", 511 0;
E_0x1df8ed0/0 .event negedge, v0x1e59610_0;
E_0x1df8ed0/1 .event posedge, v0x1e59610_0;
E_0x1df8ed0 .event/or E_0x1df8ed0/0, E_0x1df8ed0/1;
L_0x1e604c0 .functor MUXZ 7, L_0x7f1d9a836018, v0x1e5b630_0, v0x1e5b6d0_0, C4<>;
L_0x1e606f0 .functor MUXZ 1, L_0x7f1d9a836060, v0x1e5bfb0_0, v0x1e5c050_0, C4<>;
L_0x1e60910 .functor MUXZ 1, L_0x7f1d9a8360a8, v0x1e5bb80_0, v0x1e5c050_0, C4<>;
L_0x1e60a70 .functor MUXZ 7, L_0x7f1d9a8360f0, v0x1e5b9f0_0, v0x1e5c050_0, C4<>;
L_0x1e60c00 .functor MUXZ 7, L_0x7f1d9a836138, v0x1e5be20_0, v0x1e5c050_0, C4<>;
S_0x1e5a540 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1e5a2d0;
 .timescale -12 -12;
v0x1e5a7a0_0 .var/2u "arfail", 0 0;
v0x1e5a880_0 .var "async", 0 0;
v0x1e5a940_0 .var/2u "datafail", 0 0;
v0x1e5a9e0_0 .var/2u "srfail", 0 0;
E_0x1df8c80 .event posedge, v0x1e59610_0;
E_0x1ddb9f0 .event negedge, v0x1e59610_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1df8c80;
    %wait E_0x1df8c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b7a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df8c80;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1ddb9f0;
    %load/vec4 v0x1e5b840_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1e5a940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b7a0_0, 0;
    %wait E_0x1df8c80;
    %load/vec4 v0x1e5b840_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1e5a7a0_0, 0, 1;
    %wait E_0x1df8c80;
    %load/vec4 v0x1e5b840_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1e5a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b7a0_0, 0;
    %load/vec4 v0x1e5a9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1e5a7a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1e5a880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1e5a940_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1e5a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1e5aaa0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1e5a2d0;
 .timescale -12 -12;
v0x1e5aca0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e5ad80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1e5a2d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e5c520 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1de87e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x1e5cf70_0 .var "GHR", 6 0;
v0x1e5d070 .array "PHT", 0 127, 1 0;
v0x1e5e130_0 .net "areset", 0 0, L_0x1de9d50;  alias, 1 drivers
v0x1e5e250_0 .net "clk", 0 0, v0x1e5f6a0_0;  alias, 1 drivers
v0x1e5e340_0 .var/i "i", 31 0;
v0x1e5e450_0 .var "predict_history", 6 0;
v0x1e5e530_0 .net "predict_pc", 6 0, L_0x1e604c0;  alias, 1 drivers
v0x1e5e640_0 .var "predict_taken", 0 0;
v0x1e5e700_0 .net "predict_valid", 0 0, v0x1e5b6d0_0;  alias, 1 drivers
v0x1e5e7a0_0 .net "train_history", 6 0, L_0x1e60a70;  alias, 1 drivers
v0x1e5e8b0_0 .net "train_mispredicted", 0 0, L_0x1e60910;  alias, 1 drivers
v0x1e5e9a0_0 .net "train_pc", 6 0, L_0x1e60c00;  alias, 1 drivers
v0x1e5eab0_0 .net "train_taken", 0 0, L_0x1e606f0;  alias, 1 drivers
v0x1e5eba0_0 .net "train_valid", 0 0, v0x1e5c050_0;  alias, 1 drivers
v0x1e5d070_0 .array/port v0x1e5d070, 0;
E_0x1e3f310/0 .event anyedge, v0x1e59bd0_0, v0x1e5cf70_0, v0x1e59a30_0, v0x1e5d070_0;
v0x1e5d070_1 .array/port v0x1e5d070, 1;
v0x1e5d070_2 .array/port v0x1e5d070, 2;
v0x1e5d070_3 .array/port v0x1e5d070, 3;
v0x1e5d070_4 .array/port v0x1e5d070, 4;
E_0x1e3f310/1 .event anyedge, v0x1e5d070_1, v0x1e5d070_2, v0x1e5d070_3, v0x1e5d070_4;
v0x1e5d070_5 .array/port v0x1e5d070, 5;
v0x1e5d070_6 .array/port v0x1e5d070, 6;
v0x1e5d070_7 .array/port v0x1e5d070, 7;
v0x1e5d070_8 .array/port v0x1e5d070, 8;
E_0x1e3f310/2 .event anyedge, v0x1e5d070_5, v0x1e5d070_6, v0x1e5d070_7, v0x1e5d070_8;
v0x1e5d070_9 .array/port v0x1e5d070, 9;
v0x1e5d070_10 .array/port v0x1e5d070, 10;
v0x1e5d070_11 .array/port v0x1e5d070, 11;
v0x1e5d070_12 .array/port v0x1e5d070, 12;
E_0x1e3f310/3 .event anyedge, v0x1e5d070_9, v0x1e5d070_10, v0x1e5d070_11, v0x1e5d070_12;
v0x1e5d070_13 .array/port v0x1e5d070, 13;
v0x1e5d070_14 .array/port v0x1e5d070, 14;
v0x1e5d070_15 .array/port v0x1e5d070, 15;
v0x1e5d070_16 .array/port v0x1e5d070, 16;
E_0x1e3f310/4 .event anyedge, v0x1e5d070_13, v0x1e5d070_14, v0x1e5d070_15, v0x1e5d070_16;
v0x1e5d070_17 .array/port v0x1e5d070, 17;
v0x1e5d070_18 .array/port v0x1e5d070, 18;
v0x1e5d070_19 .array/port v0x1e5d070, 19;
v0x1e5d070_20 .array/port v0x1e5d070, 20;
E_0x1e3f310/5 .event anyedge, v0x1e5d070_17, v0x1e5d070_18, v0x1e5d070_19, v0x1e5d070_20;
v0x1e5d070_21 .array/port v0x1e5d070, 21;
v0x1e5d070_22 .array/port v0x1e5d070, 22;
v0x1e5d070_23 .array/port v0x1e5d070, 23;
v0x1e5d070_24 .array/port v0x1e5d070, 24;
E_0x1e3f310/6 .event anyedge, v0x1e5d070_21, v0x1e5d070_22, v0x1e5d070_23, v0x1e5d070_24;
v0x1e5d070_25 .array/port v0x1e5d070, 25;
v0x1e5d070_26 .array/port v0x1e5d070, 26;
v0x1e5d070_27 .array/port v0x1e5d070, 27;
v0x1e5d070_28 .array/port v0x1e5d070, 28;
E_0x1e3f310/7 .event anyedge, v0x1e5d070_25, v0x1e5d070_26, v0x1e5d070_27, v0x1e5d070_28;
v0x1e5d070_29 .array/port v0x1e5d070, 29;
v0x1e5d070_30 .array/port v0x1e5d070, 30;
v0x1e5d070_31 .array/port v0x1e5d070, 31;
v0x1e5d070_32 .array/port v0x1e5d070, 32;
E_0x1e3f310/8 .event anyedge, v0x1e5d070_29, v0x1e5d070_30, v0x1e5d070_31, v0x1e5d070_32;
v0x1e5d070_33 .array/port v0x1e5d070, 33;
v0x1e5d070_34 .array/port v0x1e5d070, 34;
v0x1e5d070_35 .array/port v0x1e5d070, 35;
v0x1e5d070_36 .array/port v0x1e5d070, 36;
E_0x1e3f310/9 .event anyedge, v0x1e5d070_33, v0x1e5d070_34, v0x1e5d070_35, v0x1e5d070_36;
v0x1e5d070_37 .array/port v0x1e5d070, 37;
v0x1e5d070_38 .array/port v0x1e5d070, 38;
v0x1e5d070_39 .array/port v0x1e5d070, 39;
v0x1e5d070_40 .array/port v0x1e5d070, 40;
E_0x1e3f310/10 .event anyedge, v0x1e5d070_37, v0x1e5d070_38, v0x1e5d070_39, v0x1e5d070_40;
v0x1e5d070_41 .array/port v0x1e5d070, 41;
v0x1e5d070_42 .array/port v0x1e5d070, 42;
v0x1e5d070_43 .array/port v0x1e5d070, 43;
v0x1e5d070_44 .array/port v0x1e5d070, 44;
E_0x1e3f310/11 .event anyedge, v0x1e5d070_41, v0x1e5d070_42, v0x1e5d070_43, v0x1e5d070_44;
v0x1e5d070_45 .array/port v0x1e5d070, 45;
v0x1e5d070_46 .array/port v0x1e5d070, 46;
v0x1e5d070_47 .array/port v0x1e5d070, 47;
v0x1e5d070_48 .array/port v0x1e5d070, 48;
E_0x1e3f310/12 .event anyedge, v0x1e5d070_45, v0x1e5d070_46, v0x1e5d070_47, v0x1e5d070_48;
v0x1e5d070_49 .array/port v0x1e5d070, 49;
v0x1e5d070_50 .array/port v0x1e5d070, 50;
v0x1e5d070_51 .array/port v0x1e5d070, 51;
v0x1e5d070_52 .array/port v0x1e5d070, 52;
E_0x1e3f310/13 .event anyedge, v0x1e5d070_49, v0x1e5d070_50, v0x1e5d070_51, v0x1e5d070_52;
v0x1e5d070_53 .array/port v0x1e5d070, 53;
v0x1e5d070_54 .array/port v0x1e5d070, 54;
v0x1e5d070_55 .array/port v0x1e5d070, 55;
v0x1e5d070_56 .array/port v0x1e5d070, 56;
E_0x1e3f310/14 .event anyedge, v0x1e5d070_53, v0x1e5d070_54, v0x1e5d070_55, v0x1e5d070_56;
v0x1e5d070_57 .array/port v0x1e5d070, 57;
v0x1e5d070_58 .array/port v0x1e5d070, 58;
v0x1e5d070_59 .array/port v0x1e5d070, 59;
v0x1e5d070_60 .array/port v0x1e5d070, 60;
E_0x1e3f310/15 .event anyedge, v0x1e5d070_57, v0x1e5d070_58, v0x1e5d070_59, v0x1e5d070_60;
v0x1e5d070_61 .array/port v0x1e5d070, 61;
v0x1e5d070_62 .array/port v0x1e5d070, 62;
v0x1e5d070_63 .array/port v0x1e5d070, 63;
v0x1e5d070_64 .array/port v0x1e5d070, 64;
E_0x1e3f310/16 .event anyedge, v0x1e5d070_61, v0x1e5d070_62, v0x1e5d070_63, v0x1e5d070_64;
v0x1e5d070_65 .array/port v0x1e5d070, 65;
v0x1e5d070_66 .array/port v0x1e5d070, 66;
v0x1e5d070_67 .array/port v0x1e5d070, 67;
v0x1e5d070_68 .array/port v0x1e5d070, 68;
E_0x1e3f310/17 .event anyedge, v0x1e5d070_65, v0x1e5d070_66, v0x1e5d070_67, v0x1e5d070_68;
v0x1e5d070_69 .array/port v0x1e5d070, 69;
v0x1e5d070_70 .array/port v0x1e5d070, 70;
v0x1e5d070_71 .array/port v0x1e5d070, 71;
v0x1e5d070_72 .array/port v0x1e5d070, 72;
E_0x1e3f310/18 .event anyedge, v0x1e5d070_69, v0x1e5d070_70, v0x1e5d070_71, v0x1e5d070_72;
v0x1e5d070_73 .array/port v0x1e5d070, 73;
v0x1e5d070_74 .array/port v0x1e5d070, 74;
v0x1e5d070_75 .array/port v0x1e5d070, 75;
v0x1e5d070_76 .array/port v0x1e5d070, 76;
E_0x1e3f310/19 .event anyedge, v0x1e5d070_73, v0x1e5d070_74, v0x1e5d070_75, v0x1e5d070_76;
v0x1e5d070_77 .array/port v0x1e5d070, 77;
v0x1e5d070_78 .array/port v0x1e5d070, 78;
v0x1e5d070_79 .array/port v0x1e5d070, 79;
v0x1e5d070_80 .array/port v0x1e5d070, 80;
E_0x1e3f310/20 .event anyedge, v0x1e5d070_77, v0x1e5d070_78, v0x1e5d070_79, v0x1e5d070_80;
v0x1e5d070_81 .array/port v0x1e5d070, 81;
v0x1e5d070_82 .array/port v0x1e5d070, 82;
v0x1e5d070_83 .array/port v0x1e5d070, 83;
v0x1e5d070_84 .array/port v0x1e5d070, 84;
E_0x1e3f310/21 .event anyedge, v0x1e5d070_81, v0x1e5d070_82, v0x1e5d070_83, v0x1e5d070_84;
v0x1e5d070_85 .array/port v0x1e5d070, 85;
v0x1e5d070_86 .array/port v0x1e5d070, 86;
v0x1e5d070_87 .array/port v0x1e5d070, 87;
v0x1e5d070_88 .array/port v0x1e5d070, 88;
E_0x1e3f310/22 .event anyedge, v0x1e5d070_85, v0x1e5d070_86, v0x1e5d070_87, v0x1e5d070_88;
v0x1e5d070_89 .array/port v0x1e5d070, 89;
v0x1e5d070_90 .array/port v0x1e5d070, 90;
v0x1e5d070_91 .array/port v0x1e5d070, 91;
v0x1e5d070_92 .array/port v0x1e5d070, 92;
E_0x1e3f310/23 .event anyedge, v0x1e5d070_89, v0x1e5d070_90, v0x1e5d070_91, v0x1e5d070_92;
v0x1e5d070_93 .array/port v0x1e5d070, 93;
v0x1e5d070_94 .array/port v0x1e5d070, 94;
v0x1e5d070_95 .array/port v0x1e5d070, 95;
v0x1e5d070_96 .array/port v0x1e5d070, 96;
E_0x1e3f310/24 .event anyedge, v0x1e5d070_93, v0x1e5d070_94, v0x1e5d070_95, v0x1e5d070_96;
v0x1e5d070_97 .array/port v0x1e5d070, 97;
v0x1e5d070_98 .array/port v0x1e5d070, 98;
v0x1e5d070_99 .array/port v0x1e5d070, 99;
v0x1e5d070_100 .array/port v0x1e5d070, 100;
E_0x1e3f310/25 .event anyedge, v0x1e5d070_97, v0x1e5d070_98, v0x1e5d070_99, v0x1e5d070_100;
v0x1e5d070_101 .array/port v0x1e5d070, 101;
v0x1e5d070_102 .array/port v0x1e5d070, 102;
v0x1e5d070_103 .array/port v0x1e5d070, 103;
v0x1e5d070_104 .array/port v0x1e5d070, 104;
E_0x1e3f310/26 .event anyedge, v0x1e5d070_101, v0x1e5d070_102, v0x1e5d070_103, v0x1e5d070_104;
v0x1e5d070_105 .array/port v0x1e5d070, 105;
v0x1e5d070_106 .array/port v0x1e5d070, 106;
v0x1e5d070_107 .array/port v0x1e5d070, 107;
v0x1e5d070_108 .array/port v0x1e5d070, 108;
E_0x1e3f310/27 .event anyedge, v0x1e5d070_105, v0x1e5d070_106, v0x1e5d070_107, v0x1e5d070_108;
v0x1e5d070_109 .array/port v0x1e5d070, 109;
v0x1e5d070_110 .array/port v0x1e5d070, 110;
v0x1e5d070_111 .array/port v0x1e5d070, 111;
v0x1e5d070_112 .array/port v0x1e5d070, 112;
E_0x1e3f310/28 .event anyedge, v0x1e5d070_109, v0x1e5d070_110, v0x1e5d070_111, v0x1e5d070_112;
v0x1e5d070_113 .array/port v0x1e5d070, 113;
v0x1e5d070_114 .array/port v0x1e5d070, 114;
v0x1e5d070_115 .array/port v0x1e5d070, 115;
v0x1e5d070_116 .array/port v0x1e5d070, 116;
E_0x1e3f310/29 .event anyedge, v0x1e5d070_113, v0x1e5d070_114, v0x1e5d070_115, v0x1e5d070_116;
v0x1e5d070_117 .array/port v0x1e5d070, 117;
v0x1e5d070_118 .array/port v0x1e5d070, 118;
v0x1e5d070_119 .array/port v0x1e5d070, 119;
v0x1e5d070_120 .array/port v0x1e5d070, 120;
E_0x1e3f310/30 .event anyedge, v0x1e5d070_117, v0x1e5d070_118, v0x1e5d070_119, v0x1e5d070_120;
v0x1e5d070_121 .array/port v0x1e5d070, 121;
v0x1e5d070_122 .array/port v0x1e5d070, 122;
v0x1e5d070_123 .array/port v0x1e5d070, 123;
v0x1e5d070_124 .array/port v0x1e5d070, 124;
E_0x1e3f310/31 .event anyedge, v0x1e5d070_121, v0x1e5d070_122, v0x1e5d070_123, v0x1e5d070_124;
v0x1e5d070_125 .array/port v0x1e5d070, 125;
v0x1e5d070_126 .array/port v0x1e5d070, 126;
v0x1e5d070_127 .array/port v0x1e5d070, 127;
E_0x1e3f310/32 .event anyedge, v0x1e5d070_125, v0x1e5d070_126, v0x1e5d070_127;
E_0x1e3f310 .event/or E_0x1e3f310/0, E_0x1e3f310/1, E_0x1e3f310/2, E_0x1e3f310/3, E_0x1e3f310/4, E_0x1e3f310/5, E_0x1e3f310/6, E_0x1e3f310/7, E_0x1e3f310/8, E_0x1e3f310/9, E_0x1e3f310/10, E_0x1e3f310/11, E_0x1e3f310/12, E_0x1e3f310/13, E_0x1e3f310/14, E_0x1e3f310/15, E_0x1e3f310/16, E_0x1e3f310/17, E_0x1e3f310/18, E_0x1e3f310/19, E_0x1e3f310/20, E_0x1e3f310/21, E_0x1e3f310/22, E_0x1e3f310/23, E_0x1e3f310/24, E_0x1e3f310/25, E_0x1e3f310/26, E_0x1e3f310/27, E_0x1e3f310/28, E_0x1e3f310/29, E_0x1e3f310/30, E_0x1e3f310/31, E_0x1e3f310/32;
S_0x1e5cc70 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 33, 4 33 0, S_0x1e5c520;
 .timescale 0 0;
v0x1e5ce70_0 .var/i "index", 31 0;
S_0x1e5ee50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1de87e0;
 .timescale -12 -12;
E_0x1e3f600 .event anyedge, v0x1e5fc50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e5fc50_0;
    %nor/r;
    %assign/vec4 v0x1e5fc50_0, 0;
    %wait E_0x1e3f600;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e5a2d0;
T_4 ;
    %wait E_0x1df8c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b7a0_0, 0;
    %wait E_0x1df8c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5bb80_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1e5b9f0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1e5be20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5bfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b6d0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1e5b630_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e5a880_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1e5a540;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e5ad80;
    %join;
    %wait E_0x1df8c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b6d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1e5b630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b6d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e5b9f0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1e5be20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5bfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5bb80_0, 0;
    %wait E_0x1ddb9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b7a0_0, 0;
    %wait E_0x1df8c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %wait E_0x1df8c80;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1e5b9f0_0, 0;
    %wait E_0x1df8c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df8c80;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e5b9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5bfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %wait E_0x1df8c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df8c80;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e5ad80;
    %join;
    %wait E_0x1df8c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b7a0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1e5b630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5b6d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e5b9f0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1e5be20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5bfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5bb80_0, 0;
    %wait E_0x1ddb9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b7a0_0, 0;
    %wait E_0x1df8c80;
    %wait E_0x1df8c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %wait E_0x1df8c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %wait E_0x1df8c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1e5b9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5bfb0_0, 0;
    %wait E_0x1df8c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df8c80;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e5b9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5bfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %wait E_0x1df8c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %wait E_0x1df8c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1e5b9f0_0, 0;
    %wait E_0x1df8c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df8c80;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e5ad80;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df8ed0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1e5c050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e5bfb0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1e5be20_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1e5b630_0, 0;
    %assign/vec4 v0x1e5b6d0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1e5b9f0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1e5bb80_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1ded1a0;
T_5 ;
    %wait E_0x1df9a30;
    %load/vec4 v0x1e59550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1deeba0;
    %jmp t_0;
    .scope S_0x1deeba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e26750_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1e26750_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1e26750_0;
    %store/vec4a v0x1e596d0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1e26750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e26750_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1ded1a0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1e59870_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1e59bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1e59870_0;
    %load/vec4 v0x1e59b10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1e59870_0, 0;
T_5.5 ;
    %load/vec4 v0x1e5a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1e59d70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e596d0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1e59ff0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1e59d70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e596d0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1e59d70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e596d0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1e59d70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e596d0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1e59ff0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1e59d70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e596d0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1e59d70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e596d0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1e59e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1e59c90_0;
    %load/vec4 v0x1e59ff0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1e59870_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1e5c520;
T_6 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1e5cf70_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e5e340_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x1e5e340_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1e5e340_0;
    %store/vec4a v0x1e5d070, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x1e5e340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e5e340_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0x1e5c520;
T_7 ;
    %wait E_0x1df9a30;
    %load/vec4 v0x1e5e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1e5cf70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e5e340_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x1e5e340_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1e5e340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e5d070, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x1e5e340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e5e340_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1e5eba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %fork t_3, S_0x1e5cc70;
    %jmp t_2;
    .scope S_0x1e5cc70;
t_3 ;
    %load/vec4 v0x1e5e9a0_0;
    %pad/u 32;
    %load/vec4 v0x1e5e7a0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x1e5ce70_0, 0, 32;
    %load/vec4 v0x1e5eab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %ix/getv/s 4, v0x1e5ce70_0;
    %load/vec4a v0x1e5d070, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.9, 5;
    %ix/getv/s 4, v0x1e5ce70_0;
    %load/vec4a v0x1e5d070, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0x1e5ce70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e5d070, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %ix/getv/s 4, v0x1e5ce70_0;
    %load/vec4a v0x1e5d070, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.11, 5;
    %ix/getv/s 4, v0x1e5ce70_0;
    %load/vec4a v0x1e5d070, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x1e5ce70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e5d070, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x1e5e8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x1e5e7a0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1e5eab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1e5cf70_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x1e5cf70_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1e5eab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1e5cf70_0, 0;
T_7.14 ;
    %end;
    .scope S_0x1e5c520;
t_2 %join;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1e5c520;
T_8 ;
    %wait E_0x1e3f310;
    %load/vec4 v0x1e5e700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e5cf70_0;
    %store/vec4 v0x1e5e450_0, 0, 7;
    %load/vec4 v0x1e5e530_0;
    %load/vec4 v0x1e5cf70_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1e5d070, 4;
    %cmpi/u 2, 0, 2;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x1e5e640_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5e640_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1e5e450_0, 0, 7;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1de87e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5f6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5fc50_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1de87e0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e5f6a0_0;
    %inv;
    %store/vec4 v0x1e5f6a0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1de87e0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e5b490_0, v0x1e5fec0_0, v0x1e5f6a0_0, v0x1e5f600_0, v0x1e5fb10_0, v0x1e5f930_0, v0x1e60220_0, v0x1e60180_0, v0x1e60020_0, v0x1e5ff60_0, v0x1e600c0_0, v0x1e5fa70_0, v0x1e5f9d0_0, v0x1e5f890_0, v0x1e5f740_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1de87e0;
T_12 ;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1de87e0;
T_13 ;
    %wait E_0x1df8ed0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e5fbb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5fbb0_0, 4, 32;
    %load/vec4 v0x1e5fd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5fbb0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e5fbb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5fbb0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1e5fa70_0;
    %load/vec4 v0x1e5fa70_0;
    %load/vec4 v0x1e5f9d0_0;
    %xor;
    %load/vec4 v0x1e5fa70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5fbb0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5fbb0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x1e5f890_0;
    %load/vec4 v0x1e5f890_0;
    %load/vec4 v0x1e5f740_0;
    %xor;
    %load/vec4 v0x1e5f890_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5fbb0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x1e5fbb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5fbb0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/gshare/iter4/response0/top_module.sv";
