src/main.o src/main.o: ../src/main.c \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xil_cache.h \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xil_types.h \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xil_printf.h \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xparameters.h \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xparameters_ps.h \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/bspconfig.h \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xil_io.h \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xil_printf.h \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xstatus.h \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xil_assert.h \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xpseudo_asm.h \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xreg_cortexa9.h \
 E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xil_cache.h:

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xil_types.h:

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xil_printf.h:

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xparameters.h:

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xparameters_ps.h:

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/bspconfig.h:

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xil_io.h:

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xil_printf.h:

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xstatus.h:

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xil_assert.h:

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xpseudo_asm.h:

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xreg_cortexa9.h:

E:/fpga_proj/ps/axi4_ddr_rw/vitis/axi4_ddr_rw/export/axi4_ddr_rw/sw/axi4_ddr_rw/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h:
