; SMT-LIBv2 description generated by Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-module top
(declare-sort |top_s| 0)
(declare-fun |top_is| (|top_s|) Bool)
(declare-fun |top#0| (|top_s|) (_ BitVec 8)) ; \a
; yosys-smt2-input a 8
; yosys-smt2-wire a 8
; yosys-smt2-witness {"offset": 0, "path": ["\\a"], "smtname": "a", "smtoffset": 0, "type": "input", "width": 8}
(define-fun |top_n a| ((state |top_s|)) (_ BitVec 8) (|top#0| state))
(declare-fun |top#1| (|top_s|) (_ BitVec 8)) ; \b
; yosys-smt2-input b 8
; yosys-smt2-wire b 8
; yosys-smt2-witness {"offset": 0, "path": ["\\b"], "smtname": "b", "smtoffset": 0, "type": "input", "width": 8}
(define-fun |top_n b| ((state |top_s|)) (_ BitVec 8) (|top#1| state))
(declare-fun |top#2| (|top_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |top_n clk| ((state |top_s|)) Bool (|top#2| state))
(declare-fun |top#3| (|top_s|) Bool) ; \rst_n
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |top_n rst_n| ((state |top_s|)) Bool (|top#3| state))
(define-fun |top#4| ((state |top_s|)) (_ BitVec 8) (bvadd (|top#0| state) (|top#1| state))) ; \sum_d
; yosys-smt2-wire sum_d 8
(define-fun |top_n sum_d| ((state |top_s|)) (_ BitVec 8) (|top#4| state))
; yosys-smt2-anyinit top#5 8 top.sv:15.3-18.6
; yosys-smt2-witness {"offset": 0, "path": ["\\sum_q"], "smtname": 5, "smtoffset": 0, "type": "init", "width": 8}
(declare-fun |top#5| (|top_s|) (_ BitVec 8)) ; \sum_q
; yosys-smt2-register sum_q 8
; yosys-smt2-wire sum_q 8
(define-fun |top_n sum_q| ((state |top_s|)) (_ BitVec 8) (|top#5| state))
; yosys-smt2-output y 8
; yosys-smt2-wire y 8
(define-fun |top_n y| ((state |top_s|)) (_ BitVec 8) (|top#5| state))
(define-fun |top#6| ((state |top_s|)) (_ BitVec 1) (bvnot (ite (|top#2| state) #b1 #b0))) ; $auto$rtlil.cc:3128:Not$12
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$13
(define-fun |top_u 0| ((state |top_s|)) Bool (or (= ((_ extract 0 0) (|top#6| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$13
(define-fun |top#7| ((state |top_s|)) (_ BitVec 8) (ite (|top#3| state) (|top#4| state) #b00000000)) ; $0\sum_q[7:0]
(define-fun |top_a| ((state |top_s|)) Bool true)
(define-fun |top_u| ((state |top_s|)) Bool 
  (|top_u 0| state)
)
(define-fun |top_i| ((state |top_s|)) Bool true)
(define-fun |top_h| ((state |top_s|)) Bool true)
(define-fun |top_t| ((state |top_s|) (next_state |top_s|)) Bool 
  (= (|top#7| state) (|top#5| next_state)) ; $procdff$8 \sum_q
) ; end of module top
; yosys-smt2-topmod top
; end of yosys output
