read_verilog -sv ../top_mem.v
proc
sim -d top
