

================================================================
== Vitis HLS Report for 'twoNormSquared_6'
================================================================
* Date:           Fri Jan  9 14:31:08 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_twoNormSquared_6_Pipeline_accum_loop_fu_153  |twoNormSquared_6_Pipeline_accum_loop  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     24|     8355|     8540|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|     1600|     -|
|Register             |        -|      -|      459|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     24|     8814|    10142|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_7_no_dsp_1_U767                |dadd_64ns_64ns_64_7_no_dsp_1          |        0|   0|   536|   820|    0|
    |grp_twoNormSquared_6_Pipeline_accum_loop_fu_153  |twoNormSquared_6_Pipeline_accum_loop  |        0|  24|  7819|  7720|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|  24|  8355|  8540|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  680|        201|    1|        201|
    |ap_done                             |    8|          2|    1|          2|
    |grp_fu_188_ce                       |    8|          3|    1|          3|
    |grp_fu_188_p0                       |   64|          3|   64|        192|
    |grp_fu_188_p1                       |  704|         29|   64|       1856|
    |grp_fu_188_p2                       |   64|          2|   64|        128|
    |primalInfeasBound_edotfifo_ub_read  |    8|          2|    1|          2|
    |res                                 |   64|          2|   64|        128|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               | 1600|        244|  260|       2512|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                             |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                     |  200|   0|  200|          0|
    |ap_done_reg                                                   |    1|   0|    1|          0|
    |grp_fu_188_ce                                                 |    1|   0|    1|          0|
    |grp_fu_188_p0                                                 |   64|   0|   64|          0|
    |grp_fu_188_p1                                                 |   64|   0|   64|          0|
    |grp_twoNormSquared_6_Pipeline_accum_loop_fu_153_ap_start_reg  |    1|   0|    1|          0|
    |pre_grp_fu_188_p2_reg                                         |   64|   0|   64|          0|
    |res_preg                                                      |   64|   0|   64|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                         |  459|   0|  459|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|               twoNormSquared.6|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|               twoNormSquared.6|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|               twoNormSquared.6|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|               twoNormSquared.6|  return value|
|ap_continue                                   |   in|    1|  ap_ctrl_hs|               twoNormSquared.6|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|               twoNormSquared.6|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|               twoNormSquared.6|  return value|
|primalInfeasBound_edotfifo_ub_dout            |   in|  512|     ap_fifo|  primalInfeasBound_edotfifo_ub|       pointer|
|primalInfeasBound_edotfifo_ub_num_data_valid  |   in|    3|     ap_fifo|  primalInfeasBound_edotfifo_ub|       pointer|
|primalInfeasBound_edotfifo_ub_fifo_cap        |   in|    3|     ap_fifo|  primalInfeasBound_edotfifo_ub|       pointer|
|primalInfeasBound_edotfifo_ub_empty_n         |   in|    1|     ap_fifo|  primalInfeasBound_edotfifo_ub|       pointer|
|primalInfeasBound_edotfifo_ub_read            |  out|    1|     ap_fifo|  primalInfeasBound_edotfifo_ub|       pointer|
|n                                             |   in|   32|     ap_none|                              n|        scalar|
|res                                           |  out|   64|      ap_vld|                            res|       pointer|
|res_ap_vld                                    |  out|    1|      ap_vld|                            res|       pointer|
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+

