

================================================================
== Synthesis Summary Report of 'score_sink'
================================================================
+ General Information: 
    * Date:           Mon Nov 24 10:00:31 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        score_sink
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |    Modules   | Issue|      |      Latency     | Iteration|         | Trip |          |      |    |         |          |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ score_sink  |     -|  5.49|        1|  10.000|         -|        2|     -|        no|     -|   -|  4 (~0%)|  41 (~0%)|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+--------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface    | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+--------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| s_axis_score | in        | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+--------------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* Other Ports
+------------+---------+-----------+----------+
| Port       | Mode    | Direction | Bitwidth |
+------------+---------+-----------+----------+
| done_pulse | ap_none | out       | 1        |
+------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+---------------------------------------------------------+
| Argument     | Direction | Datatype                                                |
+--------------+-----------+---------------------------------------------------------+
| s_axis_score | in        | stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>& |
| done_pulse   | out       | bool&                                                   |
+--------------+-----------+---------------------------------------------------------+

* SW-to-HW Mapping
+--------------+--------------+-----------+
| Argument     | HW Interface | HW Type   |
+--------------+--------------+-----------+
| s_axis_score | s_axis_score | interface |
| done_pulse   | done_pulse   | port      |
+--------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+-----------------------------------------------+
| Type      | Options                  | Location                                      |
+-----------+--------------------------+-----------------------------------------------+
| INTERFACE | axis port=s_axis_score   | score_sink.cpp:21 in score_sink, s_axis_score |
| INTERFACE | ap_none port=done_pulse  | score_sink.cpp:22 in score_sink, done_pulse   |
| INTERFACE | ap_ctrl_none port=return | score_sink.cpp:23 in score_sink, return       |
+-----------+--------------------------+-----------------------------------------------+


