0.6
2019.1
May 24 2019
14:51:52
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/ADDER_tb.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/ALU_MUX_tb.v,,ADDER_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/ALU_CONTROL_tb.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/BOTTOM_MUX_tb.v,,ALU_CONTROL_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/ALU_MUX_tb.v,1595968337,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/EX_MEM_tb.v,,ALU_MUX_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/AND_Gate_tb.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/D_MEM_tb.v,,AND_Gate_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/BOTTOM_MUX_tb.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/ADDER_tb.v,,BOTTOM_MUX_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/CONTROL_tb.v,1595535706,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/S_EXTEND_tb.v,,CONTROL_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/D_MEM_tb.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/PIPELINE_tb.v,,D_MEM_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/EX_MEM_tb.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/INSTR_MEM_tb.v,,EX_MEM_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/ID_EX_tb.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/I_DECODE_tb.v,,ID_EX_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/IF_ID_tb.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/CONTROL_tb.v,,IF_ID_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/INCR_tb.v,1595532992,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/IF_ID_tb.v,,INCR_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/INSTR_MEM_tb.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/PC_tb.v,,,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/I_DECODE_tb.v,1595966927,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/ALU_CONTROL_tb.v,,I_DECODE_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/I_FETCH_tb.v,1595533583,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/INCR_tb.v,,I_FETCH_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/MEM_WB_tb.v,1595971158,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/AND_Gate_tb.v,,MEM_WB_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/PC_tb.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/I_FETCH_tb.v,,PC_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/PIPELINE_tb.v,1596239434,verilog,,,,PIPELINE_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/REG_tb.v,1595535890,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/ID_EX_tb.v,,REG_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/S_EXTEND_tb.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/REG_tb.v,,S_EXTEND_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/new/MUX_tb.v,1595532086,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/INSTR_MEM_tb.v,,MUX_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ADDER.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/I_EXECUTE.v,,ADDER,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/BOTTOM_MUX.v,,ALU,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_CONTROL.v,1596482810,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/EX_MEM.v,,ALU_CONTROL,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_MUX.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ADDER.v,,ALU_MUX,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/AND_Gate.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/D_MEM.v,,AND_Gate,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/BOTTOM_MUX.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_CONTROL.v,,BOTTOM_MUX,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v,1596149157,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ID_EX.v,,CONTROL,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/D_MEM.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM.v,,D_MEM,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/EX_MEM.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/THREE_ONE_MUX.v,,EX_MEM,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/FORWARDING_UNIT.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v,,FORWARDING_UNIT,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ID_EX.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/I_DECODE.v,,ID_EX,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/INSTR_MEM_tb.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/imports/MIPS/MEM_WB_tb.v,,INSTR_MEM_tb,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/I_DECODE.v,1595966753,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU.v,,I_DECODE,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/I_EXECUTE.v,1596149157,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM_WB.v,,I_EXECUTE,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/WB.v,,MEM,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM_WB.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/AND_Gate.v,,MEM_WB,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v,1596149324,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sim_1/new/MUX_tb.v,,PIPELINE,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/REG.v,1596221935,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v,,REG,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/S_EXTEND.v,1596498271,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/REG.v,,S_EXTEND,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/THREE_ONE_MUX.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_MUX.v,,THREE_ONE_MUX,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/WB.v,1480344038,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/FORWARDING_UNIT.v,,WB,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/IF_ID.v,1594437031,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/I_FETCH.v,,IF_ID,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INCR.v,1594434951,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/IF_ID.v,,INCR,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INSTR_MEM.v,1596499701,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/S_EXTEND.v,,INSTR_MEM,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/I_FETCH.v,1594434673,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INSTR_MEM.v,,I_FETCH,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/MUX.v,1596500156,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/PC.v,,MUX,,,,,,,,
/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/PC.v,1596500156,verilog,,/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INCR.v,,PC,,,,,,,,
