

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 72757259ad1ee6d78bb8398f9fd0492a  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_320/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_320/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_320/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_320/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_320/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_320/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x5633bc49049e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_320/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_320/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc498270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc498500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc498790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc498a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc498cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc498f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc4991d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc499460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc4996e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc499960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc499be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc499e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc49a0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc49a360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc49a5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5633bc49a860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49aa80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49aca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49aec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49b0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49b300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49b520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49b740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49b960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49bb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49bda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49bfc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49c1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49c400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49c620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49c840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5633bc49ca60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633bc734100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633bc734140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633bc734180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633bc7341c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633bc733380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633bc7340e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633bc49f900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633bc49f920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633bc7340e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633bc49f904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5633bc7340f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffeff0d9c40..

GPGPU-Sim PTX: cudaLaunch for 0x0x5633bc49049e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,3,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 71869
gpu_sim_insn = 51953664
gpu_ipc =     722.8939
gpu_tot_sim_cycle = 71869
gpu_tot_sim_insn = 51953664
gpu_tot_ipc =     722.8939
gpu_tot_issued_cta = 96
gpu_occupancy = 12.4408% 
gpu_tot_occupancy = 12.4408% 
max_total_param_size = 0
gpu_stall_dramfull = 3721
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.5748
partiton_level_parallism_total  =       9.5748
partiton_level_parallism_util =      23.1397
partiton_level_parallism_util_total  =      23.1397
L2_BW  =     346.8359 GB/Sec
L2_BW_total  =     346.8359 GB/Sec
gpu_total_sim_rate=149292

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 195
	L1D_cache_core[1]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 522
	L1D_cache_core[2]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 909
	L1D_cache_core[3]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 420
	L1D_cache_core[4]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 454
	L1D_cache_core[5]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 208
	L1D_cache_core[6]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 207
	L1D_cache_core[7]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 512
	L1D_cache_core[8]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 821
	L1D_cache_core[9]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005
	L1D_cache_core[10]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 850
	L1D_cache_core[11]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[12]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 176
	L1D_cache_core[13]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 453
	L1D_cache_core[14]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 786
	L1D_cache_core[15]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 975
	L1D_cache_core[16]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1002
	L1D_cache_core[17]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1094
	L1D_cache_core[18]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 421
	L1D_cache_core[19]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1196
	L1D_cache_core[20]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 804
	L1D_cache_core[21]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[22]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 702
	L1D_cache_core[23]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[24]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 623
	L1D_cache_core[25]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601
	L1D_cache_core[26]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1104
	L1D_cache_core[27]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 671
	L1D_cache_core[28]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 989
	L1D_cache_core[29]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 745
	L1D_cache_core[30]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 609
	L1D_cache_core[31]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 472
	L1D_cache_core[32]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[33]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[34]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1369
	L1D_cache_core[35]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[36]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 511
	L1D_cache_core[37]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[38]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 370
	L1D_cache_core[39]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 957
	L1D_cache_core[40]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1061
	L1D_cache_core[41]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 709
	L1D_cache_core[42]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 873
	L1D_cache_core[43]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 736
	L1D_cache_core[44]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 472
	L1D_cache_core[45]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 504
	L1D_cache_core[46]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1428
	L1D_cache_core[47]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 560
	L1D_cache_core[48]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640
	L1D_cache_core[49]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1230
	L1D_cache_core[50]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 357
	L1D_cache_core[51]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1188
	L1D_cache_core[52]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 843
	L1D_cache_core[53]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 888
	L1D_cache_core[54]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 388
	L1D_cache_core[55]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 496
	L1D_cache_core[56]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 986
	L1D_cache_core[57]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 876
	L1D_cache_core[58]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 878
	L1D_cache_core[59]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 204
	L1D_cache_core[60]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1130
	L1D_cache_core[61]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1036
	L1D_cache_core[62]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[63]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 857
	L1D_cache_core[64]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 620
	L1D_cache_core[65]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[66]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1531
	L1D_cache_core[67]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 617
	L1D_cache_core[68]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 182
	L1D_cache_core[69]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[70]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 511
	L1D_cache_core[71]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600
	L1D_cache_core[72]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1133
	L1D_cache_core[73]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 478
	L1D_cache_core[74]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[75]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[76]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[77]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 843
	L1D_cache_core[78]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1148
	L1D_cache_core[79]: Access = 14336, Miss = 14336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 278
	L1D_total_cache_accesses = 688128
	L1D_total_cache_misses = 688128
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 56509
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.149
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 491520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 491520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15493
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 41016
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4352, 4352, 4352, 4352, 4352, 4352, 4352, 4352, 
gpgpu_n_tot_thrd_icount = 53477376
gpgpu_n_tot_w_icount = 1671168
gpgpu_n_stall_shd_mem = 934977
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 491520
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 983040
gpgpu_n_store_insn = 393216
gpgpu_n_shmem_insn = 4521984
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 540672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 239616
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 695361
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6578537	W0_Idle:1130060	W0_Scoreboard:3840723	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1671168
single_issue_nums: WS0:417792	WS1:417792	WS2:417792	WS3:417792	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3932160 {8:491520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19660800 {40:491520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
maxmflatency = 2065 
max_icnt2mem_latency = 1899 
maxmrqlatency = 669 
max_icnt2sh_latency = 579 
averagemflatency = 754 
avg_icnt2mem_latency = 515 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 37 
mrq_lat_table:33472 	21148 	12607 	7770 	12795 	41849 	10366 	2309 	918 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39061 	184143 	288891 	175916 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	34791 	55719 	74538 	92565 	114144 	228655 	87716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	267324 	79080 	63234 	66170 	70006 	81176 	50418 	10622 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	25 	26 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        48        40        68        24        24        20        24        68        80        20        20        48        32        40        56 
dram[1]:        52        40        48        68        28        24        28        20        72        60        20        20        36        40        52        68 
dram[2]:        64        52        64        60        24        24        24        20        60        76        36        28        32        36        36        64 
dram[3]:        60        28        68        44        20        20        24        24        56        64        32        44        20        44        60        72 
dram[4]:        48        68        36        64        24        20        28        40        72        68        24        22        28        40        56        64 
dram[5]:        36        64        56        64        27        28        20        32        68        68        24        20        28        36        56        52 
dram[6]:        48        52        43        68        24        20        32        16        64        16        16        24        20        52        52        72 
dram[7]:        52        40        24        64        24        20        16        16        72        80        28        16        52        28        32        64 
dram[8]:        56        40        36        64        24        24        24        24        84        24        20        20        52        44        40        52 
dram[9]:        56        48        56        68        20        28        20        24        64        20        20        20        20        52        48        52 
dram[10]:        64        32        36        60        28        28        24        20        76        24        40        32        20        44        40        52 
dram[11]:        56        48        32        56        20        20        16        20        60        20        20        44        28        38        44        60 
dram[12]:        53        56        64        68        24        20        24        20        60        20        24        24        32        32        48        52 
dram[13]:        60        52        28        64        36        28        24        28        80        20        24        24        56        56        36        48 
dram[14]:        56        60        56        76        20        20        20        20        60        72        20        20        20        40        56        48 
dram[15]:        52        28        40        52        20        24        20        20        80        56        16        28        56        60        28        52 
dram[16]:        32        60        32        52        24        24        24        24        64        64        20        24        28        56        44        84 
dram[17]:        64        48        64        56        32        24        24        24        68        84        20        20        44        32        32        64 
dram[18]:        32        44        40        40        20        16        24        20        69        20        28        40        24        56        40        44 
dram[19]:        40        24        32        60        32        20        24        20        72        16        36        40        44        28        40        56 
dram[20]:        52        44        44        64        36        24        24        24        72        20        24        24        40        40        28        64 
dram[21]:        48        48        48        32        28        24        20        32        76        24        12        20        24        56        26        80 
dram[22]:        64        36        28        60        24        24        20        24        20        16        12        28        40        32        32        64 
dram[23]:        24        56        40        60        20        20        20        16        24        20        24        28        20        56        56        84 
dram[24]:        34        48        56        64        20        24        24        24        60        64        20        20        20        36        44        64 
dram[25]:        52        44        44        64        28        28        32        20        60        68        24        20        44        36        40        48 
dram[26]:        60        60        48        80        20        24        24        20        60        60        20        40        24        52        32        44 
dram[27]:        56        44        32        64        20        28        20        28        72        76        24        44        28        56        44        52 
dram[28]:        56        32        50        64        28        36        24        20        84        68        24        24        48        44        24        44 
dram[29]:        28        44        60        64        28        28        32        24        60        64        16        24        24        44        52        48 
dram[30]:        36        44        36        64        20        35        24        20        84        72        28        20        56        44        48        56 
dram[31]:        56        60        48        76        24        16        16        20        60        64        24        20        28        48        40        44 
maximum service time to same row:
dram[0]:     14049     14336     26742     42205     14266     13704     14117     14090     43769     44942     13733     14005     22126     27276     22462     14406 
dram[1]:     27950     27157     21555     42869     14057     13681     13969     13259     44101     30572     13825     13743     22206     21766     22003     33296 
dram[2]:     28978     14513     28671     18591     14167     13778     13608     13820     27493     45142     13739     16235     16359     16670     21436     29253 
dram[3]:     29075     21580     33037     26510     13501     12604     13777     13272     32540     30783     13836     14078     22120     27226     27729     43912 
dram[4]:     27422     44585     13674     43412     14071     13621     14335     13350     44699     44995     13830     13949     22296     16351     27940     33484 
dram[5]:     22231     30818     18183     28923     14655     14051     13833     13996     44518     44638     13588     14122     15628     22071     28091     15930 
dram[6]:     18398     14417     13646     42408     13476     13793     13689     13462     30552     14398     13956     14009     16723     27260     22576     43702 
dram[7]:     27135     14478     14652     28855     14116     13619     13770     13919     44633     45813     13780     14040     21463     13857     21748     29120 
dram[8]:     22521     22103     13660     30568     13347     14236     14049     13750     45753      6332     14482     13905     14249     27068     14947     14584 
dram[9]:     27918     14810     21986     44814     12759     13981     14031     13457     31042      5763     13609     13878     14730     27446     22237     27898 
dram[10]:     18722     14361     14061     18342     14016     14113     13900     14028     44884      5759     13691     13894     14728     22130     14720     14562 
dram[11]:     32961     27305     13905     32840     14008     13816     14029     14078     30624      6405     13985     14425     21778     27550     21983     33147 
dram[12]:     27882     27384     26723     42925     13703     13616     14141     14227     30822      5751     14361     13927     22433     14363     27890     27930 
dram[13]:     32472     14220     15726     42845     14407     14310     13917     14020     45741      6341     14051     14027     27218     22595     14752     14537 
dram[14]:     27702     32595     13913     43129     13543     13781     14254     13738     30857     45809     13964     13909     16441     22738     27494     22487 
dram[15]:     27354     21875     27250     15800     12633     14159     13764     14071     45153     44533     13669     13990     14952     27334     17066     14809 
dram[16]:     22116     33181     13916     32535     14190     13946     13979     13571     44237     31147     13946     14341     14664     26895     27102     43961 
dram[17]:     27167     14464     27137     13950     14573     13775     13449     14159     44001     45676     13823     14134     22385     27151     22458     29212 
dram[18]:     21883     27202     26835     15349     13764     13735     14098     13571     44750     14232     13935     14458     14630     27057     21913     27754 
dram[19]:     14551     14462     14134     27260     14304     14179     13997     13600     44776      5852     13862     14213     16405     16478     21654     14019 
dram[20]:     26954     15070     14117     32603     14601     14655     13400     13630     45140      5834     13711     13711     22223     27134     17302     29152 
dram[21]:     32761     18406     27505     14096     14223     13969     14716     13592     45342     14109     13935     13804     14785     26988     15829     43900 
dram[22]:     32407     14385     14274     28617     14259     14085     13973     13625      5802      5839     13712     14035     22001     21995     14762     29094 
dram[23]:     14568     18418     27036     28557     13821     13195     13427     13596      5779     14429     14896     14053     14642     27218     14602     43783 
dram[24]:     21961     14283     27093     28870     13853     13552     14411     13828     27265     31358     13528     13815     14355     21138     22940     33228 
dram[25]:     22396     27128     13790     28555     13426     14415     14233     13919     27800     44781     14204     14162     13857     16680     14888     14194 
dram[26]:     32752     27197     32448     43166     13396     14179     13675     14504     30431     45532     13913     13822     14055     26950     21961     27391 
dram[27]:     27619     18418     14489     28652     13126     14047     14080     14762     44690     45699     13906     14174     16785     21962     14634     22684 
dram[28]:     27486     16794     13797     28435     13439     14443     13757     13918     45869     45763     13929     14181     13762     21895     14595     22118 
dram[29]:     21906     14240     27462     42499     13879     13601     14358     13857     31034     31390     13892     14335     14386     27154     27987     27531 
dram[30]:     22150     32754     26776     28910     13102     14400     13793     14551     45026     45653     13920     14217     22190     21894     22383     27537 
dram[31]:     27249     27194     13697     43173     13417     14109     14369     13364     30492     45960     13909     14345     22139     15079     22270     27679 
average row accesses per activate:
dram[0]:  5.920000  5.600000  7.023809  8.000000  7.063830  8.205129  6.958333  8.150000  8.827586  9.703704  6.522727  7.250000  5.853659  6.222222  9.076923  8.230769 
dram[1]:  5.882353  6.571429  6.319149  7.567567  8.000000  8.756757  7.063830  5.678571 10.000000  8.062500  6.466667  7.170732  5.217391  6.400000  6.941176  8.560000 
dram[2]:  7.250000  6.950000  7.891892  7.230769  6.979592  7.043478  5.894737  6.612245  6.536585  9.629630  6.000000  7.170732  5.333333  6.054054  7.000000 10.500000 
dram[3]:  7.200000  6.950000  7.121951  6.780488  6.666667  6.612245  5.964912  6.480000  8.000000  8.965517  6.651163  7.729730  6.666667  7.000000  8.814815  9.130435 
dram[4]:  7.219512  9.066667  7.500000  7.611111  7.085106  7.155556  6.509804  7.111111 10.038462 10.076923  5.920000  6.926829  5.714286  7.225806  7.548387  9.545455 
dram[5]:  6.340425  7.742857  6.543478  6.950000  8.238095  6.875000  7.545455  8.100000  8.600000  9.703704  6.166667  6.545455  7.058824  5.945946  8.666667  8.400000 
dram[6]:  7.121951  7.513514  5.959184  7.205128  7.125000  6.833333  5.483871  6.400000  9.214286  9.142858  5.918367  5.959184  5.217391  7.724138  7.000000 10.095238 
dram[7]:  6.636364  6.547619  6.636364  6.690476  7.860465  6.480000  5.793103  6.612245  8.062500 11.000000  5.920000  5.725490  7.741935  6.400000  5.666667  9.636364 
dram[8]:  6.208333  5.259259  6.106383  7.657143  7.545455  6.770833  7.906977  8.050000 10.076923 11.454545  7.170732  6.577778  5.714286  6.787879  6.378378  7.333333 
dram[9]:  7.000000  5.957447  6.085106  7.852941  6.384615  7.130435  6.576923  6.957447  9.851851  8.533334  6.391304  6.297873  5.244444  7.466667  6.742857  8.148149 
dram[10]:  7.684210  6.173913  5.916667  6.756098  6.452830  7.200000  6.071429  7.066667  9.034483  9.692307  5.803922  7.512821  5.454545  6.588235  6.263158  7.928571 
dram[11]:  7.300000  6.173913  5.916667  7.128205  6.145454  6.978724  6.296296  6.708333  7.937500  9.481482  6.083333  6.857143  5.756098  8.615385  6.432433  7.928571 
dram[12]:  7.578948  7.421052  6.857143  9.133333  6.760000  6.708333  7.511111  7.571429  9.000000  9.846154  6.208333  6.434783  7.058824  7.586207  7.000000  8.296296 
dram[13]:  6.837209  6.409091  6.260870  7.210526  7.720930  8.050000  7.952381  8.473684 12.190476 10.166667  6.255319  6.166667  6.666667  9.166667  6.102564  5.894737 
dram[14]:  8.200000  7.473684  5.897959  7.405406  6.129630  6.192307  6.693878  6.530612  9.407408  8.322580  5.315790  6.297873  4.705883  7.466667  6.263158 10.181818 
dram[15]:  6.720930  7.885714  6.454545  6.523809  5.683333  7.853659  6.188679  6.583333 11.217391  9.461538  5.527273  6.636364  5.853659  8.461538  6.432433  7.724138 
dram[16]:  5.764706  7.513514  6.930233  6.800000  7.148936  7.581395  6.680000  6.782609 10.320000 10.320000  5.920000  7.073171  4.857143  6.054054  6.378378 13.625000 
dram[17]:  6.340425  5.600000  6.750000  6.272727  9.052631  8.526316  6.700000  8.421053  8.733334  9.923077  6.212766  6.837209  6.102564  6.875000  7.151515  9.478261 
dram[18]:  6.391304  6.900000  6.704545  7.771429  6.509804  5.758621  6.836735  6.480000  9.214286  9.142858  5.500000  7.538462  6.153846  8.800000  7.866667  9.333333 
dram[19]:  5.068965  6.272727  6.297873  6.418605  6.857143  6.958333  6.816327  7.200000  8.451612  9.142858  6.255319  7.170732  6.000000  7.724138  8.740741  7.225806 
dram[20]:  6.382979  6.222222  6.391304  8.117647  8.195122  7.500000  6.384615  7.534883  7.878788 10.333333  6.340425  6.837209  6.857143  7.466667  7.866667  8.461538 
dram[21]:  6.425532  7.459459  6.391304  7.351351  7.395349  8.048780  7.130435  6.893617 13.000000  9.333333  5.518518  6.590909  6.315790  6.787879  5.756098  9.565217 
dram[22]:  5.960000  6.850000  6.041667  6.731707  7.260870  8.048780  5.892857  5.890909  8.258064 10.080000  5.381818  6.952381  6.666667  7.225806  6.685714 11.684211 
dram[23]:  6.081633  6.878049  5.958333  7.459459  6.259259  6.680000  6.423077  6.153846 13.473684 11.130435  6.040816  6.829268  6.000000  9.739130  7.800000 12.333333 
dram[24]:  6.744186  6.454545  7.142857  8.058824  6.938776  6.913043  6.307693  6.431373  9.428572  8.290322  6.361702  8.111111  6.000000  6.400000  6.210526  9.727273 
dram[25]:  5.407407  6.761905  6.122449  7.459459  6.396226  8.722222  7.244444  7.311111  8.933333 11.043478  6.382979  8.342857  5.106383  7.586207  6.051282  7.642857 
dram[26]:  6.577778  6.409091  6.533333  7.722222  6.833333  7.043478  6.897959  5.963636  8.387096  7.935484  6.837209  7.300000  5.454545  8.960000  7.375000  7.066667 
dram[27]:  7.400000  6.266667  5.653846  8.176471  7.170213  7.200000  6.500000  6.288462  9.777778 11.545455  5.800000  6.697674  5.454545  7.333333  6.378378  8.000000 
dram[28]:  5.882353  6.571429  6.020408  7.315790  7.434783  8.594595  6.720000  7.111111 11.391304 10.040000  5.960000  7.891892  6.611111  7.225806  5.756098  7.777778 
dram[29]:  5.660378  6.272727  6.883721  7.611111  7.347826  8.153846  7.234043  6.893617  9.214286  7.588235  6.340425  6.488889  6.500000  8.000000  5.900000  9.545455 
dram[30]:  6.000000  7.076923  5.333333  8.363636  6.277778  7.761905  6.627451  6.734694 10.916667 10.160000  6.255319  7.300000  5.853659  5.894737  6.800000  9.434783 
dram[31]:  7.047619  6.731707  5.725490  8.806452  6.720000  6.440000  6.500000  5.892857  8.290322  8.758620  5.622642  6.260870  5.853659  6.787879  6.800000  7.785714 
average row locality = 143298/20433 = 7.013067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       252       256       256       256       316       316       320       320       252       256       280       284       192       192       192       192 
dram[1]:       256       252       256       256       320       320       320       312       256       252       284       288       192       192       192       192 
dram[2]:       256       256       256       256       320       320       316       320       256       256       288       288       192       192       192       192 
dram[3]:       252       256       256       252       320       320       320       320       252       256       280       280       192       192       192       192 
dram[4]:       256       256       256       252       304       312       320       316       256       256       288       280       192       192       192       192 
dram[5]:       256       256       256       256       320       320       320       320       252       256       288       284       192       188       192       192 
dram[6]:       256       256       256       256       312       320       320       316       256       256       284       288       192       192       192       192 
dram[7]:       256       256       256       256       308       316       316       320       256       252       288       288       192       192       192       192 
dram[8]:       256       256       256       256       316       316       320       316       252       252       288       288       192       192       192       192 
dram[9]:       252       252       256       256       316       320       320       320       256       256       288       288       188       192       192       192 
dram[10]:       256       256       256       256       320       316       320       316       256       252       288       288       192       192       192       192 
dram[11]:       256       256       256       256       316       320       320       320       248       256       284       284       188       192       192       192 
dram[12]:       252       256       256       252       320       316       320       316       248       256       288       288       192       188       192       192 
dram[13]:       256       256       256       252       316       316       316       320       252       244       284       288       192       188       192       192 
dram[14]:       252       256       256       256       312       316       320       316       248       256       288       288       192       192       192       192 
dram[15]:       256       248       252       256       320       316       320       312       252       244       288       284       192       188       192       192 
dram[16]:       252       256       256       252       312       320       320       312       252       256       288       284       192       192       192       192 
dram[17]:       256       256       256       256       320       320       320       320       256       256       284       288       192       188       192       192 
dram[18]:       256       256       256       252       316       320       320       320       252       256       280       288       192       188       192       192 
dram[19]:       256       256       256       256       320       320       320       320       256       256       288       288       192       192       192       192 
dram[20]:       256       256       256       256       320       320       320       320       256       248       288       288       192       192       192       192 
dram[21]:       256       252       256       252       304       320       316       320       256       252       288       284       192       192       192       192 
dram[22]:       256       248       256       252       316       316       316       320       256       252       288       288       192       192       192       192 
dram[23]:       256       256       252       252       320       320       320       316       256       256       288       276       192       192       192       192 
dram[24]:       252       256       256       256       320       316       320       320       252       256       288       288       192       192       192       192 
dram[25]:       256       256       256       256       320       312       320       320       256       252       288       288       192       188       192       192 
dram[26]:       256       256       256       256       312       320       320       320       252       244       288       288       192       192       192       188 
dram[27]:       256       256       256       256       320       320       320       320       256       252       284       284       192       188       192       192 
dram[28]:       256       256       256       256       320       316       316       316       256       248       288       288       192       192       192       188 
dram[29]:       256       256       256       252       316       316       320       320       252       256       288       288       188       192       192       188 
dram[30]:       256       256       252       256       320       320       320       320       256       252       284       288       192       192       192       192 
dram[31]:       256       256       256       252       320       316       320       320       252       252       288       284       192       192       192       192 
total dram reads = 132420
bank skew: 320/188 = 1.70
chip skew: 4160/4112 = 1.01
number of total write accesses:
dram[0]:       176        96       156        96        64        16        56        24        16        24        28        24       192       128       176        88 
dram[1]:       176        96       164        96        64        16        48        24        16        24        28        24       192       128       176        88 
dram[2]:       136        88       144       104        88        16        80        16        48        16        24        24       192       128       184        72 
dram[3]:       144        88       144       104        80        16        80        16        48        16        24        24       192       128       184        72 
dram[4]:       160        64       176        88       116        40        48        16        20        24        32        16       192       128       168        72 
dram[5]:       168        60       180        88       104        40        48        16        24        24        32        16       192       128       168        72 
dram[6]:       144        88       144       104       120        32        80        16         8         0        24        16       192       128       184        80 
dram[7]:       144        76       144       104       120        32        80        16         8         4        32        16       192       128       184        80 
dram[8]:       168       112       124        48        64        36        80        24        40         0        24        32       192       128       176       112 
dram[9]:       168       112       120        44        64        32        88        28        40         0        24        32       192       128       176       112 
dram[10]:       144       112       112        84        88        32        80         8        24         0        32        20       192       128       184       120 
dram[11]:       144       112       112        88        88        32        80         8        24         0        32        16       192       128       184       120 
dram[12]:       144       104       128        88        72        24        72         8        16         0        40        32       192       128       184       128 
dram[13]:       152       104       128        88        64        24        72         8        16         0        40        32       192       128       184       128 
dram[14]:       140       112       132        72        76        24        32        16        24         8        60        32       192       128       184       128 
dram[15]:       132       112       128        72        84        24        32        16        24         8        64        32       192       128       184       128 
dram[16]:       168        88       168        80        96        24        56         0        24         8        32        24       184       128       176       104 
dram[17]:       168        96       164        80        96        16        60         0        24         8        32        24       184       128       176       104 
dram[18]:       152        80       156        80        64        56        60        16        24         0        24        24       192       128       176       128 
dram[19]:       152        80       160        80        64        56        56        16        24         0        24        24       192       128       176       128 
dram[20]:       176        96       152        80        64        40        48        16        16         0        40        24       192       128       176       112 
dram[21]:       184        96       152        80        56        40        48        16        16         0        40        24       192       128       176       112 
dram[22]:       168       104       136        96        72        56        56        16         0         0        32        16       192       128       168       120 
dram[23]:       168       104       136        96        72        56        56        16         0         0        32        16       192       128       168       120 
dram[24]:       152       112       176        72        80         8        32        32        48         4        44        16       192       128       176        88 
dram[25]:       144       112       176        80        76         8        24        36        48         8        48        16       192       128       176        88 
dram[26]:       160       104       152        88        64        16        72        32        32         8        24        16       192       128       176        96 
dram[27]:       160       104       152        88        68        16        72        28        32         8        24        16       192       128       176        96 
dram[28]:       176        80       156        88        88         8        80        16        24        12        40        16       184       128       176        88 
dram[29]:       176        80       160        88        88         8        80        16        24         8        40        16       184       128       176        88 
dram[30]:       152        80       144        80        76        24        72        40        24         8        40        16       192       128       184       100 
dram[31]:       160        80       144        84        64        24        72        40        20         8        40        16       192       128       184       104 
total dram writes = 43520
min_bank_accesses = 0!
chip skew: 1360/1360 = 1.00
average mf latency per bank:
dram[0]:       1349      1590      1614      1763      1730      1916      1870      1852      9812     10054      6741      6905      1074      1262      1122      1392
dram[1]:       1278      1534      1505      1712      1672      1829      1853      1858     10050      9379      7167      7553      1015      1184      1079      1332
dram[2]:       1431      1553      1610      1631      1605      1857      1769      1817      8384     10296      7014      6759      1038      1177      1090      1481
dram[3]:       1437      1576      1614      1669      1625      1846      1714      1886      9188      9583      7683      7457      1061      1207      1070      1469
dram[4]:       1347      1695      1466      1778      1532      1718      1843      1855     10210      9823      7138      7759      1045      1211      1154      1417
dram[5]:       1371      1734      1489      1800      1535      1755      1918      1875      9549      9802      6456      6975      1074      1238      1168      1473
dram[6]:       1417      1525      1559      1676      1479      1771      1679      1894     10027      9957      7194      7608      1055      1223      1078      1355
dram[7]:       1387      1581      1570      1713      1479      1802      1703      1850      9873     11421      6590      6909      1054      1207      1098      1395
dram[8]:       1330      1500      1689      2038      1691      1727      1739      1867      8986     11289      7334      6439      1070      1164      1160      1278
dram[9]:       1283      1457      1667      2012      1694      1728      1660      1858      8844      9938      6564      6936      1023      1126      1152      1254
dram[10]:       1340      1449      1765      1716      1561      1701      1692      1941      9568     11119      6811      7047      1057      1180      1141      1283
dram[11]:       1324      1457      1709      1718      1596      1662      1694      1968      9583     10007      6990      7421      1035      1160      1139      1239
dram[12]:       1409      1482      1671      1712      1674      1811      1747      2018     10405      9969      6506      7068      1036      1208      1102      1217
dram[13]:       1364      1472      1676      1718      1686      1727      1785      1922      9664     11373      6635      6396      1043      1166      1078      1232
dram[14]:       1443      1445      1637      1788      1669      1791      1979      1964      9489      9857      6216      6960      1021      1187      1080      1218
dram[15]:       1503      1459      1719      1854      1602      1782      2004      1944     10142     11299      6379      6783      1094      1212      1113      1226
dram[16]:       1316      1573      1475      1870      1630      1808      1843      2055      9773     10284      6586      7816      1033      1274      1102      1287
dram[17]:       1317      1547      1489      1838      1614      1832      1820      2018      9106     10241      6829      6590      1068      1279      1121      1358
dram[18]:       1406      1572      1504      1890      1733      1623      1823      1911      9810     10722      7455      7086      1071      1272      1129      1223
dram[19]:       1386      1563      1440      1796      1649      1613      1852      1865      8701     10379      7017      6754       999      1198      1103      1230
dram[20]:       1294      1527      1520      1870      1735      1728      1908      1891      9242     10829      6310      6543      1030      1282      1138      1288
dram[21]:       1271      1505      1487      1887      1884      1690      1889      1824      9942     11028      6817      7370      1029      1277      1120      1232
dram[22]:       1311      1512      1587      1766      1682      1631      1899      1866      9958     10530      6697      6539      1028      1244      1137      1235
dram[23]:       1334      1471      1631      1750      1709      1595      1840      1910     10660      9812      6789      7578      1021      1287      1133      1234
dram[24]:       1356      1440      1445      1810      1625      1891      1932      1846      8863      9837      6226      6861      1079      1229      1064      1451
dram[25]:       1375      1470      1458      1814      1668      1862      2056      1794      8251     10763      6736      6820      1092      1246      1053      1439
dram[26]:       1303      1499      1558      1714      1789      1816      1756      1810      9578     10222      6806      7153      1060      1222      1082      1424
dram[27]:       1316      1532      1567      1756      1723      1781      1815      1772      9171     10819      7149      7284      1069      1241      1079      1419
dram[28]:       1256      1671      1556      1800      1630      1932      1786      1937      9127     10321      6857      6788      1088      1259      1141      1485
dram[29]:       1239      1625      1488      1761      1634      1960      1685      1894     10005      9769      6256      7199      1086      1198      1096      1400
dram[30]:       1340      1636      1647      1820      1697      1804      1823      1777      9431     11131      7008      7069      1068      1259      1077      1380
dram[31]:       1303      1634      1555      1758      1736      1801      1718      1798      9278      9841      6435      7262      1045      1212      1041      1348
maximum mf latency per bank:
dram[0]:       1556      1486      1535      1593      1391      1403      1443      1388      1628      2019      1821      1823      1348      1251      1184      1392
dram[1]:       1542      1487      1541      1592      1394      1384      1442      1380      2058      2029      1702      1945      1351      1251      1184      1385
dram[2]:       1574      1599      1618      1621      1457      1389      1415      1417      1520      2056      1933      1831      1170      1152      1304      1306
dram[3]:       1534      1637      1598      1596      1449      1392      1417      1441      2057      1607      1820      1949      1160      1139      1304      1310
dram[4]:       1438      1643      1559      1523      1444      1366      1436      1472      2059      2057      1924      1981      1191      1348      1136      1118
dram[5]:       1435      1637      1566      1518      1454      1374      1435      1468      1635      1916      1729      1826      1196      1329      1140      1121
dram[6]:       1569      1358      1588      1581      1391      1373      1440      1485      2058      1564      1827      1990      1137      1224      1309      1332
dram[7]:       1561      1356      1574      1577      1393      1371      1442      1489      1743      2065      1934      1590      1137      1225      1314      1357
dram[8]:       1604      1622      1598      1650      1384      1462      1398      1347      1556      2058      1900      1842      1076      1021      1405      1439
dram[9]:       1590      1621      1601      1664      1387      1471      1422      1338      2060      1470      1821      1926      1080      1032      1407      1463
dram[10]:       1542      1553      1507      1442      1428      1423      1496      1386      1981      2065      1906      1927      1192      1143      1393      1557
dram[11]:       1543      1550      1519      1449      1430      1432      1500      1389      1696      1674      1820      1837      1195      1143      1357      1539
dram[12]:       1397      1575      1573      1700      1403      1380      1445      1337      2063      1486      1815      1927      1084      1198      1483      1418
dram[13]:       1397      1565      1582      1694      1402      1366      1441      1329      1581      2059      1926      1812      1095      1181      1492      1416
dram[14]:       1467      1578      1513      1632      1436      1337      1455      1352      1693      1659      1818      1839      1184      1146      1419      1380
dram[15]:       1448      1574      1530      1625      1440      1346      1455      1357      2063      2060      1914      1894      1140      1129      1416      1365
dram[16]:       1199      1395      1439      1380      1587      1567      1585      1528      1862      2057      1494      1952      1077      1205      1181      1347
dram[17]:       1218      1413      1439      1392      1579      1563      1579      1522      1516      1929      1930      1840      1090      1204      1182      1343
dram[18]:       1289      1360      1379      1373      1565      1553      1501      1678      2060      2057      1807      1733      1106      1196      1257      1290
dram[19]:       1288      1362      1358      1386      1564      1560      1501      1701      1496      2025      1933      1943       994      1192      1258      1291
dram[20]:       1393      1277      1409      1366      1627      1628      1568      1486      1515      1927      1755      1841      1025      1231      1283      1333
dram[21]:       1384      1270      1409      1367      1625      1624      1554      1496      2057      2059      1956      1934      1140      1224      1271      1355
dram[22]:       1291      1382      1277      1414      1542      1497      1555      1682      1501      2015      1957      1542      1024      1225      1299      1275
dram[23]:       1297      1388      1313      1419      1568      1512      1581      1670      2056      1571      1824      1840      1023      1225      1306      1275
dram[24]:       1294      1419      1426      1352      1502      1579      1632      1464      2061      2059      1816      1436      1184      1214      1025      1357
dram[25]:       1299      1419      1431      1353      1502      1599      1625      1468      1485      2010      1934      1904      1175      1222      1098      1357
dram[26]:       1283      1369      1394      1422      1543      1517      1573      1450      2057      1712      1817      1836      1256      1195      1191      1333
dram[27]:       1260      1372      1414      1347      1541      1500      1585      1456      1988      2060      1879      1903      1258      1178      1194      1311
dram[28]:       1390      1390      1309      1485      1485      1600      1561      1593      1586      2005      1927      1734      1105      1231      1222      1291
dram[29]:       1381      1392      1302      1491      1493      1588      1556      1591      2059      1783      1812      1823      1105      1228      1232      1302
dram[30]:       1399      1378      1376      1336      1570      1494      1571      1559      1608      2058      1930      1956      1131      1358      1183      1247
dram[31]:       1396      1378      1342      1342      1589      1538      1571      1556      1582      1784      1500      1812      1147      1350      1155      1248
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47806 n_act=620 n_pre=604 n_ref_event=0 n_req=4472 n_rd=4132 n_rd_L2_A=0 n_write=0 n_wr_bk=1358 bw_util=0.1017
n_activity=11884 dram_eff=0.462
bk0: 252a 51844i bk1: 256a 51788i bk2: 256a 52034i bk3: 256a 52470i bk4: 316a 52077i bk5: 316a 52391i bk6: 320a 52178i bk7: 320a 52290i bk8: 252a 52808i bk9: 256a 52779i bk10: 280a 52147i bk11: 284a 52433i bk12: 192a 51656i bk13: 192a 52016i bk14: 192a 52320i bk15: 192a 52767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861360
Row_Buffer_Locality_read = 0.880203
Row_Buffer_Locality_write = 0.632353
Bank_Level_Parallism = 2.993434
Bank_Level_Parallism_Col = 2.339125
Bank_Level_Parallism_Ready = 1.419308
write_to_read_ratio_blp_rw_average = 0.275288
GrpLevelPara = 1.847169 

BW Util details:
bwutil = 0.101733 
total_CMD = 53965 
util_bw = 5490 
Wasted_Col = 3949 
Wasted_Row = 1222 
Idle = 43304 

BW Util Bottlenecks: 
RCDc_limit = 3031 
RCDWRc_limit = 613 
WTRc_limit = 276 
RTWc_limit = 1401 
CCDLc_limit = 2457 
rwq = 0 
CCDLc_limit_alone = 2310 
WTRc_limit_alone = 245 
RTWc_limit_alone = 1285 

Commands details: 
total_CMD = 53965 
n_nop = 47806 
Read = 4132 
Write = 0 
L2_Alloc = 0 
L2_WB = 1358 
n_act = 620 
n_pre = 604 
n_ref = 0 
n_req = 4472 
total_req = 5490 

Dual Bus Interface Util: 
issued_total_row = 1224 
issued_total_col = 5490 
Row_Bus_Util =  0.022681 
CoL_Bus_Util = 0.101733 
Either_Row_CoL_Bus_Util = 0.114130 
Issued_on_Two_Bus_Simul_Util = 0.010284 
issued_two_Eff = 0.090112 
queue_avg = 1.608672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60867
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47786 n_act=643 n_pre=627 n_ref_event=0 n_req=4480 n_rd=4140 n_rd_L2_A=0 n_write=0 n_wr_bk=1357 bw_util=0.1019
n_activity=12147 dram_eff=0.4525
bk0: 256a 51675i bk1: 252a 51975i bk2: 256a 51900i bk3: 256a 52438i bk4: 320a 52216i bk5: 320a 52439i bk6: 320a 52067i bk7: 312a 51993i bk8: 256a 52918i bk9: 252a 52666i bk10: 284a 52085i bk11: 288a 52370i bk12: 192a 51368i bk13: 192a 51901i bk14: 192a 51977i bk15: 192a 52728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856473
Row_Buffer_Locality_read = 0.874638
Row_Buffer_Locality_write = 0.635294
Bank_Level_Parallism = 3.066119
Bank_Level_Parallism_Col = 2.415056
Bank_Level_Parallism_Ready = 1.504093
write_to_read_ratio_blp_rw_average = 0.281127
GrpLevelPara = 1.860310 

BW Util details:
bwutil = 0.101862 
total_CMD = 53965 
util_bw = 5497 
Wasted_Col = 4089 
Wasted_Row = 1243 
Idle = 43136 

BW Util Bottlenecks: 
RCDc_limit = 3155 
RCDWRc_limit = 551 
WTRc_limit = 266 
RTWc_limit = 1413 
CCDLc_limit = 2606 
rwq = 0 
CCDLc_limit_alone = 2433 
WTRc_limit_alone = 223 
RTWc_limit_alone = 1283 

Commands details: 
total_CMD = 53965 
n_nop = 47786 
Read = 4140 
Write = 0 
L2_Alloc = 0 
L2_WB = 1357 
n_act = 643 
n_pre = 627 
n_ref = 0 
n_req = 4480 
total_req = 5497 

Dual Bus Interface Util: 
issued_total_row = 1270 
issued_total_col = 5497 
Row_Bus_Util =  0.023534 
CoL_Bus_Util = 0.101862 
Either_Row_CoL_Bus_Util = 0.114500 
Issued_on_Two_Bus_Simul_Util = 0.010896 
issued_two_Eff = 0.095161 
queue_avg = 1.581117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.58112
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47762 n_act=651 n_pre=635 n_ref_event=0 n_req=4496 n_rd=4156 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1022
n_activity=11781 dram_eff=0.4682
bk0: 256a 52140i bk1: 256a 52256i bk2: 256a 52295i bk3: 256a 52345i bk4: 320a 51974i bk5: 320a 52234i bk6: 316a 51818i bk7: 320a 52192i bk8: 256a 52316i bk9: 256a 52894i bk10: 288a 52017i bk11: 288a 52429i bk12: 192a 51344i bk13: 192a 51980i bk14: 192a 51983i bk15: 192a 53071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855205
Row_Buffer_Locality_read = 0.871752
Row_Buffer_Locality_write = 0.652941
Bank_Level_Parallism = 3.061802
Bank_Level_Parallism_Col = 2.311067
Bank_Level_Parallism_Ready = 1.400471
write_to_read_ratio_blp_rw_average = 0.273401
GrpLevelPara = 1.841889 

BW Util details:
bwutil = 0.102214 
total_CMD = 53965 
util_bw = 5516 
Wasted_Col = 4104 
Wasted_Row = 1043 
Idle = 43302 

BW Util Bottlenecks: 
RCDc_limit = 3334 
RCDWRc_limit = 576 
WTRc_limit = 378 
RTWc_limit = 1212 
CCDLc_limit = 2611 
rwq = 0 
CCDLc_limit_alone = 2460 
WTRc_limit_alone = 345 
RTWc_limit_alone = 1094 

Commands details: 
total_CMD = 53965 
n_nop = 47762 
Read = 4156 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 651 
n_pre = 635 
n_ref = 0 
n_req = 4496 
total_req = 5516 

Dual Bus Interface Util: 
issued_total_row = 1286 
issued_total_col = 5516 
Row_Bus_Util =  0.023830 
CoL_Bus_Util = 0.102214 
Either_Row_CoL_Bus_Util = 0.114945 
Issued_on_Two_Bus_Simul_Util = 0.011100 
issued_two_Eff = 0.096566 
queue_avg = 1.574168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.57417
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47788 n_act=629 n_pre=613 n_ref_event=0 n_req=4472 n_rd=4132 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1018
n_activity=12128 dram_eff=0.4528
bk0: 252a 52327i bk1: 256a 52208i bk2: 256a 52212i bk3: 252a 52254i bk4: 320a 51842i bk5: 320a 52216i bk6: 320a 51658i bk7: 320a 52125i bk8: 252a 52522i bk9: 256a 52753i bk10: 280a 52190i bk11: 280a 52505i bk12: 192a 51561i bk13: 192a 52019i bk14: 192a 52184i bk15: 192a 52995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859347
Row_Buffer_Locality_read = 0.873185
Row_Buffer_Locality_write = 0.691176
Bank_Level_Parallism = 3.005390
Bank_Level_Parallism_Col = 2.372326
Bank_Level_Parallism_Ready = 1.412782
write_to_read_ratio_blp_rw_average = 0.257704
GrpLevelPara = 1.879583 

BW Util details:
bwutil = 0.101770 
total_CMD = 53965 
util_bw = 5492 
Wasted_Col = 3923 
Wasted_Row = 1346 
Idle = 43204 

BW Util Bottlenecks: 
RCDc_limit = 3322 
RCDWRc_limit = 481 
WTRc_limit = 276 
RTWc_limit = 1353 
CCDLc_limit = 2402 
rwq = 0 
CCDLc_limit_alone = 2249 
WTRc_limit_alone = 236 
RTWc_limit_alone = 1240 

Commands details: 
total_CMD = 53965 
n_nop = 47788 
Read = 4132 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 629 
n_pre = 613 
n_ref = 0 
n_req = 4472 
total_req = 5492 

Dual Bus Interface Util: 
issued_total_row = 1242 
issued_total_col = 5492 
Row_Bus_Util =  0.023015 
CoL_Bus_Util = 0.101770 
Either_Row_CoL_Bus_Util = 0.114463 
Issued_on_Two_Bus_Simul_Util = 0.010322 
issued_two_Eff = 0.090173 
queue_avg = 1.741166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47848 n_act=604 n_pre=588 n_ref_event=0 n_req=4460 n_rd=4120 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1015
n_activity=11967 dram_eff=0.4579
bk0: 256a 51783i bk1: 256a 52628i bk2: 256a 52062i bk3: 252a 52556i bk4: 304a 52000i bk5: 312a 52258i bk6: 320a 52028i bk7: 316a 52141i bk8: 256a 52749i bk9: 256a 52950i bk10: 288a 52079i bk11: 280a 52375i bk12: 192a 51526i bk13: 192a 52170i bk14: 192a 52242i bk15: 192a 52812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864574
Row_Buffer_Locality_read = 0.879854
Row_Buffer_Locality_write = 0.679412
Bank_Level_Parallism = 2.984011
Bank_Level_Parallism_Col = 2.376153
Bank_Level_Parallism_Ready = 1.485036
write_to_read_ratio_blp_rw_average = 0.256376
GrpLevelPara = 1.855050 

BW Util details:
bwutil = 0.101547 
total_CMD = 53965 
util_bw = 5480 
Wasted_Col = 3843 
Wasted_Row = 1247 
Idle = 43395 

BW Util Bottlenecks: 
RCDc_limit = 3030 
RCDWRc_limit = 508 
WTRc_limit = 453 
RTWc_limit = 922 
CCDLc_limit = 2434 
rwq = 0 
CCDLc_limit_alone = 2302 
WTRc_limit_alone = 392 
RTWc_limit_alone = 851 

Commands details: 
total_CMD = 53965 
n_nop = 47848 
Read = 4120 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 604 
n_pre = 588 
n_ref = 0 
n_req = 4460 
total_req = 5480 

Dual Bus Interface Util: 
issued_total_row = 1192 
issued_total_col = 5480 
Row_Bus_Util =  0.022088 
CoL_Bus_Util = 0.101547 
Either_Row_CoL_Bus_Util = 0.113351 
Issued_on_Two_Bus_Simul_Util = 0.010284 
issued_two_Eff = 0.090731 
queue_avg = 1.443899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=1.4439
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47799 n_act=614 n_pre=598 n_ref_event=0 n_req=4488 n_rd=4148 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1021
n_activity=11774 dram_eff=0.4678
bk0: 256a 51751i bk1: 256a 52639i bk2: 256a 51882i bk3: 256a 52313i bk4: 320a 52112i bk5: 320a 52047i bk6: 320a 51959i bk7: 320a 52315i bk8: 252a 52785i bk9: 256a 52854i bk10: 288a 52121i bk11: 284a 52370i bk12: 192a 51968i bk13: 188a 51791i bk14: 192a 52333i bk15: 192a 52823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863191
Row_Buffer_Locality_read = 0.877772
Row_Buffer_Locality_write = 0.685294
Bank_Level_Parallism = 3.043167
Bank_Level_Parallism_Col = 2.387230
Bank_Level_Parallism_Ready = 1.455338
write_to_read_ratio_blp_rw_average = 0.258599
GrpLevelPara = 1.894343 

BW Util details:
bwutil = 0.102066 
total_CMD = 53965 
util_bw = 5508 
Wasted_Col = 3811 
Wasted_Row = 1152 
Idle = 43494 

BW Util Bottlenecks: 
RCDc_limit = 3163 
RCDWRc_limit = 458 
WTRc_limit = 335 
RTWc_limit = 1172 
CCDLc_limit = 2332 
rwq = 0 
CCDLc_limit_alone = 2220 
WTRc_limit_alone = 306 
RTWc_limit_alone = 1089 

Commands details: 
total_CMD = 53965 
n_nop = 47799 
Read = 4148 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 614 
n_pre = 598 
n_ref = 0 
n_req = 4488 
total_req = 5508 

Dual Bus Interface Util: 
issued_total_row = 1212 
issued_total_col = 5508 
Row_Bus_Util =  0.022459 
CoL_Bus_Util = 0.102066 
Either_Row_CoL_Bus_Util = 0.114259 
Issued_on_Two_Bus_Simul_Util = 0.010266 
issued_two_Eff = 0.089848 
queue_avg = 1.467043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=1.46704
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47791 n_act=658 n_pre=642 n_ref_event=0 n_req=4484 n_rd=4144 n_rd_L2_A=0 n_write=0 n_wr_bk=1353 bw_util=0.1019
n_activity=12034 dram_eff=0.4568
bk0: 256a 52125i bk1: 256a 52276i bk2: 256a 51881i bk3: 256a 52346i bk4: 312a 52015i bk5: 320a 52221i bk6: 320a 51621i bk7: 316a 52152i bk8: 256a 52844i bk9: 256a 52737i bk10: 284a 52092i bk11: 288a 52061i bk12: 192a 51287i bk13: 192a 51982i bk14: 192a 51972i bk15: 192a 52976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.853223
Row_Buffer_Locality_read = 0.867037
Row_Buffer_Locality_write = 0.684366
Bank_Level_Parallism = 3.101991
Bank_Level_Parallism_Col = 2.417369
Bank_Level_Parallism_Ready = 1.462980
write_to_read_ratio_blp_rw_average = 0.258666
GrpLevelPara = 1.909741 

BW Util details:
bwutil = 0.101862 
total_CMD = 53965 
util_bw = 5497 
Wasted_Col = 3990 
Wasted_Row = 1259 
Idle = 43219 

BW Util Bottlenecks: 
RCDc_limit = 3355 
RCDWRc_limit = 488 
WTRc_limit = 341 
RTWc_limit = 1271 
CCDLc_limit = 2514 
rwq = 0 
CCDLc_limit_alone = 2387 
WTRc_limit_alone = 301 
RTWc_limit_alone = 1184 

Commands details: 
total_CMD = 53965 
n_nop = 47791 
Read = 4144 
Write = 0 
L2_Alloc = 0 
L2_WB = 1353 
n_act = 658 
n_pre = 642 
n_ref = 0 
n_req = 4484 
total_req = 5497 

Dual Bus Interface Util: 
issued_total_row = 1300 
issued_total_col = 5497 
Row_Bus_Util =  0.024090 
CoL_Bus_Util = 0.101862 
Either_Row_CoL_Bus_Util = 0.114407 
Issued_on_Two_Bus_Simul_Util = 0.011545 
issued_two_Eff = 0.100907 
queue_avg = 1.673770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67377
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47787 n_act=658 n_pre=642 n_ref_event=0 n_req=4476 n_rd=4136 n_rd_L2_A=0 n_write=0 n_wr_bk=1352 bw_util=0.1017
n_activity=12020 dram_eff=0.4566
bk0: 256a 51941i bk1: 256a 52225i bk2: 256a 52106i bk3: 256a 52158i bk4: 308a 51959i bk5: 316a 52038i bk6: 316a 51726i bk7: 320a 52113i bk8: 256a 52715i bk9: 252a 52914i bk10: 288a 51882i bk11: 288a 52103i bk12: 192a 52011i bk13: 192a 52218i bk14: 192a 51669i bk15: 192a 52945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852961
Row_Buffer_Locality_read = 0.867747
Row_Buffer_Locality_write = 0.672566
Bank_Level_Parallism = 3.064445
Bank_Level_Parallism_Col = 2.363093
Bank_Level_Parallism_Ready = 1.474854
write_to_read_ratio_blp_rw_average = 0.270273
GrpLevelPara = 1.867604 

BW Util details:
bwutil = 0.101696 
total_CMD = 53965 
util_bw = 5488 
Wasted_Col = 4165 
Wasted_Row = 1178 
Idle = 43134 

BW Util Bottlenecks: 
RCDc_limit = 3462 
RCDWRc_limit = 538 
WTRc_limit = 355 
RTWc_limit = 1249 
CCDLc_limit = 2619 
rwq = 0 
CCDLc_limit_alone = 2459 
WTRc_limit_alone = 316 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 53965 
n_nop = 47787 
Read = 4136 
Write = 0 
L2_Alloc = 0 
L2_WB = 1352 
n_act = 658 
n_pre = 642 
n_ref = 0 
n_req = 4476 
total_req = 5488 

Dual Bus Interface Util: 
issued_total_row = 1300 
issued_total_col = 5488 
Row_Bus_Util =  0.024090 
CoL_Bus_Util = 0.101696 
Either_Row_CoL_Bus_Util = 0.114482 
Issued_on_Two_Bus_Simul_Util = 0.011304 
issued_two_Eff = 0.098737 
queue_avg = 1.604836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=1.60484
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47807 n_act=635 n_pre=619 n_ref_event=0 n_req=4480 n_rd=4140 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1019
n_activity=11970 dram_eff=0.4595
bk0: 256a 51909i bk1: 256a 51813i bk2: 256a 51794i bk3: 256a 52688i bk4: 316a 52213i bk5: 316a 51756i bk6: 320a 52086i bk7: 316a 52428i bk8: 252a 52881i bk9: 252a 53071i bk10: 288a 52267i bk11: 288a 52222i bk12: 192a 51478i bk13: 192a 52259i bk14: 192a 51803i bk15: 192a 52024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858259
Row_Buffer_Locality_read = 0.877295
Row_Buffer_Locality_write = 0.626471
Bank_Level_Parallism = 3.082089
Bank_Level_Parallism_Col = 2.436654
Bank_Level_Parallism_Ready = 1.455273
write_to_read_ratio_blp_rw_average = 0.278794
GrpLevelPara = 1.896468 

BW Util details:
bwutil = 0.101918 
total_CMD = 53965 
util_bw = 5500 
Wasted_Col = 4068 
Wasted_Row = 1213 
Idle = 43184 

BW Util Bottlenecks: 
RCDc_limit = 3211 
RCDWRc_limit = 571 
WTRc_limit = 370 
RTWc_limit = 1791 
CCDLc_limit = 2556 
rwq = 0 
CCDLc_limit_alone = 2378 
WTRc_limit_alone = 328 
RTWc_limit_alone = 1655 

Commands details: 
total_CMD = 53965 
n_nop = 47807 
Read = 4140 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 635 
n_pre = 619 
n_ref = 0 
n_req = 4480 
total_req = 5500 

Dual Bus Interface Util: 
issued_total_row = 1254 
issued_total_col = 5500 
Row_Bus_Util =  0.023237 
CoL_Bus_Util = 0.101918 
Either_Row_CoL_Bus_Util = 0.114111 
Issued_on_Two_Bus_Simul_Util = 0.011044 
issued_two_Eff = 0.096785 
queue_avg = 1.442565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=1.44256
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47776 n_act=654 n_pre=638 n_ref_event=0 n_req=4484 n_rd=4144 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.102
n_activity=11716 dram_eff=0.4698
bk0: 252a 51849i bk1: 252a 52103i bk2: 256a 51873i bk3: 256a 52566i bk4: 316a 51753i bk5: 320a 52193i bk6: 320a 51890i bk7: 320a 52154i bk8: 256a 52716i bk9: 256a 52743i bk10: 288a 52148i bk11: 288a 52103i bk12: 188a 51295i bk13: 192a 52536i bk14: 192a 51892i bk15: 192a 52420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854148
Row_Buffer_Locality_read = 0.874517
Row_Buffer_Locality_write = 0.605882
Bank_Level_Parallism = 3.161302
Bank_Level_Parallism_Col = 2.466831
Bank_Level_Parallism_Ready = 1.488554
write_to_read_ratio_blp_rw_average = 0.280593
GrpLevelPara = 1.894286 

BW Util details:
bwutil = 0.101992 
total_CMD = 53965 
util_bw = 5504 
Wasted_Col = 3955 
Wasted_Row = 1198 
Idle = 43308 

BW Util Bottlenecks: 
RCDc_limit = 3164 
RCDWRc_limit = 630 
WTRc_limit = 420 
RTWc_limit = 1295 
CCDLc_limit = 2579 
rwq = 0 
CCDLc_limit_alone = 2433 
WTRc_limit_alone = 381 
RTWc_limit_alone = 1188 

Commands details: 
total_CMD = 53965 
n_nop = 47776 
Read = 4144 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 654 
n_pre = 638 
n_ref = 0 
n_req = 4484 
total_req = 5504 

Dual Bus Interface Util: 
issued_total_row = 1292 
issued_total_col = 5504 
Row_Bus_Util =  0.023941 
CoL_Bus_Util = 0.101992 
Either_Row_CoL_Bus_Util = 0.114685 
Issued_on_Two_Bus_Simul_Util = 0.011248 
issued_two_Eff = 0.098077 
queue_avg = 1.660484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.66048
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47767 n_act=661 n_pre=645 n_ref_event=0 n_req=4488 n_rd=4148 n_rd_L2_A=0 n_write=0 n_wr_bk=1359 bw_util=0.102
n_activity=12136 dram_eff=0.4538
bk0: 256a 52258i bk1: 256a 52171i bk2: 256a 51877i bk3: 256a 52224i bk4: 320a 51799i bk5: 316a 52243i bk6: 320a 51725i bk7: 316a 52208i bk8: 256a 52736i bk9: 252a 52889i bk10: 288a 51934i bk11: 288a 52479i bk12: 192a 51519i bk13: 192a 52243i bk14: 192a 52155i bk15: 192a 52445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852718
Row_Buffer_Locality_read = 0.871022
Row_Buffer_Locality_write = 0.629412
Bank_Level_Parallism = 3.027597
Bank_Level_Parallism_Col = 2.353830
Bank_Level_Parallism_Ready = 1.448520
write_to_read_ratio_blp_rw_average = 0.275648
GrpLevelPara = 1.856596 

BW Util details:
bwutil = 0.102048 
total_CMD = 53965 
util_bw = 5507 
Wasted_Col = 4003 
Wasted_Row = 1397 
Idle = 43058 

BW Util Bottlenecks: 
RCDc_limit = 3181 
RCDWRc_limit = 606 
WTRc_limit = 355 
RTWc_limit = 1119 
CCDLc_limit = 2656 
rwq = 0 
CCDLc_limit_alone = 2546 
WTRc_limit_alone = 315 
RTWc_limit_alone = 1049 

Commands details: 
total_CMD = 53965 
n_nop = 47767 
Read = 4148 
Write = 0 
L2_Alloc = 0 
L2_WB = 1359 
n_act = 661 
n_pre = 645 
n_ref = 0 
n_req = 4488 
total_req = 5507 

Dual Bus Interface Util: 
issued_total_row = 1306 
issued_total_col = 5507 
Row_Bus_Util =  0.024201 
CoL_Bus_Util = 0.102048 
Either_Row_CoL_Bus_Util = 0.114852 
Issued_on_Two_Bus_Simul_Util = 0.011396 
issued_two_Eff = 0.099226 
queue_avg = 1.489428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.48943
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47800 n_act=658 n_pre=642 n_ref_event=0 n_req=4476 n_rd=4136 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1018
n_activity=11859 dram_eff=0.4634
bk0: 256a 52081i bk1: 256a 51918i bk2: 256a 51584i bk3: 256a 52186i bk4: 316a 51686i bk5: 320a 52192i bk6: 320a 51917i bk7: 320a 52186i bk8: 248a 52776i bk9: 256a 52884i bk10: 284a 51980i bk11: 284a 52223i bk12: 188a 51509i bk13: 192a 52392i bk14: 192a 52068i bk15: 192a 52499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852994
Row_Buffer_Locality_read = 0.870164
Row_Buffer_Locality_write = 0.644118
Bank_Level_Parallism = 3.162445
Bank_Level_Parallism_Col = 2.469025
Bank_Level_Parallism_Ready = 1.455240
write_to_read_ratio_blp_rw_average = 0.273765
GrpLevelPara = 1.899571 

BW Util details:
bwutil = 0.101844 
total_CMD = 53965 
util_bw = 5496 
Wasted_Col = 3948 
Wasted_Row = 1255 
Idle = 43266 

BW Util Bottlenecks: 
RCDc_limit = 3201 
RCDWRc_limit = 541 
WTRc_limit = 397 
RTWc_limit = 1409 
CCDLc_limit = 2704 
rwq = 0 
CCDLc_limit_alone = 2551 
WTRc_limit_alone = 360 
RTWc_limit_alone = 1293 

Commands details: 
total_CMD = 53965 
n_nop = 47800 
Read = 4136 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 658 
n_pre = 642 
n_ref = 0 
n_req = 4476 
total_req = 5496 

Dual Bus Interface Util: 
issued_total_row = 1300 
issued_total_col = 5496 
Row_Bus_Util =  0.024090 
CoL_Bus_Util = 0.101844 
Either_Row_CoL_Bus_Util = 0.114241 
Issued_on_Two_Bus_Simul_Util = 0.011693 
issued_two_Eff = 0.102352 
queue_avg = 1.788863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78886
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47833 n_act=605 n_pre=589 n_ref_event=0 n_req=4472 n_rd=4132 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1018
n_activity=11630 dram_eff=0.4722
bk0: 252a 52269i bk1: 256a 52382i bk2: 256a 52146i bk3: 252a 52654i bk4: 320a 52001i bk5: 316a 52203i bk6: 320a 52102i bk7: 316a 52221i bk8: 248a 52862i bk9: 256a 52970i bk10: 288a 51805i bk11: 288a 52132i bk12: 192a 51695i bk13: 188a 52308i bk14: 192a 51797i bk15: 192a 52510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864714
Row_Buffer_Locality_read = 0.880203
Row_Buffer_Locality_write = 0.676471
Bank_Level_Parallism = 3.053293
Bank_Level_Parallism_Col = 2.405078
Bank_Level_Parallism_Ready = 1.465950
write_to_read_ratio_blp_rw_average = 0.274062
GrpLevelPara = 1.922188 

BW Util details:
bwutil = 0.101770 
total_CMD = 53965 
util_bw = 5492 
Wasted_Col = 3793 
Wasted_Row = 1148 
Idle = 43532 

BW Util Bottlenecks: 
RCDc_limit = 3011 
RCDWRc_limit = 493 
WTRc_limit = 319 
RTWc_limit = 1555 
CCDLc_limit = 2252 
rwq = 0 
CCDLc_limit_alone = 2106 
WTRc_limit_alone = 300 
RTWc_limit_alone = 1428 

Commands details: 
total_CMD = 53965 
n_nop = 47833 
Read = 4132 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 605 
n_pre = 589 
n_ref = 0 
n_req = 4472 
total_req = 5492 

Dual Bus Interface Util: 
issued_total_row = 1194 
issued_total_col = 5492 
Row_Bus_Util =  0.022125 
CoL_Bus_Util = 0.101770 
Either_Row_CoL_Bus_Util = 0.113629 
Issued_on_Two_Bus_Simul_Util = 0.010266 
issued_two_Eff = 0.090346 
queue_avg = 1.687427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68743
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47847 n_act=611 n_pre=595 n_ref_event=0 n_req=4460 n_rd=4120 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1015
n_activity=11805 dram_eff=0.4642
bk0: 256a 51991i bk1: 256a 52099i bk2: 256a 52026i bk3: 252a 52470i bk4: 316a 52195i bk5: 316a 52356i bk6: 316a 51937i bk7: 320a 52508i bk8: 252a 53065i bk9: 244a 53049i bk10: 284a 52300i bk11: 288a 52194i bk12: 192a 51785i bk13: 188a 52269i bk14: 192a 51795i bk15: 192a 52145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863005
Row_Buffer_Locality_read = 0.879612
Row_Buffer_Locality_write = 0.661765
Bank_Level_Parallism = 3.022875
Bank_Level_Parallism_Col = 2.364480
Bank_Level_Parallism_Ready = 1.410949
write_to_read_ratio_blp_rw_average = 0.275290
GrpLevelPara = 1.884292 

BW Util details:
bwutil = 0.101547 
total_CMD = 53965 
util_bw = 5480 
Wasted_Col = 3788 
Wasted_Row = 1224 
Idle = 43473 

BW Util Bottlenecks: 
RCDc_limit = 2991 
RCDWRc_limit = 494 
WTRc_limit = 262 
RTWc_limit = 1494 
CCDLc_limit = 2573 
rwq = 0 
CCDLc_limit_alone = 2431 
WTRc_limit_alone = 249 
RTWc_limit_alone = 1365 

Commands details: 
total_CMD = 53965 
n_nop = 47847 
Read = 4120 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 611 
n_pre = 595 
n_ref = 0 
n_req = 4460 
total_req = 5480 

Dual Bus Interface Util: 
issued_total_row = 1206 
issued_total_col = 5480 
Row_Bus_Util =  0.022348 
CoL_Bus_Util = 0.101547 
Either_Row_CoL_Bus_Util = 0.113370 
Issued_on_Two_Bus_Simul_Util = 0.010525 
issued_two_Eff = 0.092841 
queue_avg = 1.443417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=1.44342
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47774 n_act=666 n_pre=650 n_ref_event=0 n_req=4472 n_rd=4132 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1018
n_activity=11742 dram_eff=0.4677
bk0: 252a 52058i bk1: 256a 52061i bk2: 256a 51924i bk3: 256a 52396i bk4: 312a 51633i bk5: 316a 52096i bk6: 320a 51856i bk7: 316a 52122i bk8: 248a 52789i bk9: 256a 52878i bk10: 288a 51537i bk11: 288a 52075i bk12: 192a 51043i bk13: 192a 52304i bk14: 192a 51701i bk15: 192a 52722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851073
Row_Buffer_Locality_read = 0.867861
Row_Buffer_Locality_write = 0.647059
Bank_Level_Parallism = 3.267482
Bank_Level_Parallism_Col = 2.539080
Bank_Level_Parallism_Ready = 1.514020
write_to_read_ratio_blp_rw_average = 0.273385
GrpLevelPara = 1.933205 

BW Util details:
bwutil = 0.101770 
total_CMD = 53965 
util_bw = 5492 
Wasted_Col = 3948 
Wasted_Row = 1185 
Idle = 43340 

BW Util Bottlenecks: 
RCDc_limit = 3248 
RCDWRc_limit = 554 
WTRc_limit = 377 
RTWc_limit = 1542 
CCDLc_limit = 2517 
rwq = 0 
CCDLc_limit_alone = 2353 
WTRc_limit_alone = 357 
RTWc_limit_alone = 1398 

Commands details: 
total_CMD = 53965 
n_nop = 47774 
Read = 4132 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 666 
n_pre = 650 
n_ref = 0 
n_req = 4472 
total_req = 5492 

Dual Bus Interface Util: 
issued_total_row = 1316 
issued_total_col = 5492 
Row_Bus_Util =  0.024386 
CoL_Bus_Util = 0.101770 
Either_Row_CoL_Bus_Util = 0.114723 
Issued_on_Two_Bus_Simul_Util = 0.011433 
issued_two_Eff = 0.099661 
queue_avg = 1.848550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84855
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47810 n_act=647 n_pre=631 n_ref_event=0 n_req=4452 n_rd=4112 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1014
n_activity=12033 dram_eff=0.4547
bk0: 256a 52106i bk1: 248a 52414i bk2: 252a 51982i bk3: 256a 52288i bk4: 320a 51677i bk5: 316a 52244i bk6: 320a 51875i bk7: 312a 52254i bk8: 252a 53011i bk9: 244a 52983i bk10: 288a 51398i bk11: 284a 52343i bk12: 192a 51696i bk13: 188a 52433i bk14: 192a 51724i bk15: 192a 52419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854672
Row_Buffer_Locality_read = 0.871839
Row_Buffer_Locality_write = 0.647059
Bank_Level_Parallism = 3.077389
Bank_Level_Parallism_Col = 2.387422
Bank_Level_Parallism_Ready = 1.446272
write_to_read_ratio_blp_rw_average = 0.278771
GrpLevelPara = 1.852689 

BW Util details:
bwutil = 0.101399 
total_CMD = 53965 
util_bw = 5472 
Wasted_Col = 4076 
Wasted_Row = 1190 
Idle = 43227 

BW Util Bottlenecks: 
RCDc_limit = 3227 
RCDWRc_limit = 527 
WTRc_limit = 290 
RTWc_limit = 1423 
CCDLc_limit = 2589 
rwq = 0 
CCDLc_limit_alone = 2461 
WTRc_limit_alone = 256 
RTWc_limit_alone = 1329 

Commands details: 
total_CMD = 53965 
n_nop = 47810 
Read = 4112 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 647 
n_pre = 631 
n_ref = 0 
n_req = 4452 
total_req = 5472 

Dual Bus Interface Util: 
issued_total_row = 1278 
issued_total_col = 5472 
Row_Bus_Util =  0.023682 
CoL_Bus_Util = 0.101399 
Either_Row_CoL_Bus_Util = 0.114055 
Issued_on_Two_Bus_Simul_Util = 0.011026 
issued_two_Eff = 0.096669 
queue_avg = 1.506940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=1.50694
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47786 n_act=637 n_pre=621 n_ref_event=0 n_req=4468 n_rd=4128 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1017
n_activity=12059 dram_eff=0.4551
bk0: 252a 51566i bk1: 256a 52254i bk2: 256a 51996i bk3: 252a 52214i bk4: 312a 52103i bk5: 320a 52285i bk6: 320a 51991i bk7: 312a 52310i bk8: 252a 52920i bk9: 256a 52932i bk10: 288a 52017i bk11: 284a 52379i bk12: 192a 51543i bk13: 192a 52081i bk14: 192a 52090i bk15: 192a 53149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857431
Row_Buffer_Locality_read = 0.877907
Row_Buffer_Locality_write = 0.608824
Bank_Level_Parallism = 2.964969
Bank_Level_Parallism_Col = 2.314246
Bank_Level_Parallism_Ready = 1.448797
write_to_read_ratio_blp_rw_average = 0.273855
GrpLevelPara = 1.837003 

BW Util details:
bwutil = 0.101696 
total_CMD = 53965 
util_bw = 5488 
Wasted_Col = 4088 
Wasted_Row = 1243 
Idle = 43146 

BW Util Bottlenecks: 
RCDc_limit = 3150 
RCDWRc_limit = 667 
WTRc_limit = 380 
RTWc_limit = 1157 
CCDLc_limit = 2596 
rwq = 0 
CCDLc_limit_alone = 2471 
WTRc_limit_alone = 339 
RTWc_limit_alone = 1073 

Commands details: 
total_CMD = 53965 
n_nop = 47786 
Read = 4128 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 637 
n_pre = 621 
n_ref = 0 
n_req = 4468 
total_req = 5488 

Dual Bus Interface Util: 
issued_total_row = 1258 
issued_total_col = 5488 
Row_Bus_Util =  0.023311 
CoL_Bus_Util = 0.101696 
Either_Row_CoL_Bus_Util = 0.114500 
Issued_on_Two_Bus_Simul_Util = 0.010507 
issued_two_Eff = 0.091762 
queue_avg = 1.403317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.40332
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47815 n_act=622 n_pre=606 n_ref_event=0 n_req=4492 n_rd=4152 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1021
n_activity=11950 dram_eff=0.4613
bk0: 256a 51725i bk1: 256a 52085i bk2: 256a 51831i bk3: 256a 52179i bk4: 320a 52197i bk5: 320a 52395i bk6: 320a 51969i bk7: 320a 52546i bk8: 256a 52763i bk9: 256a 52900i bk10: 284a 52121i bk11: 288a 52459i bk12: 192a 51666i bk13: 188a 52346i bk14: 192a 51867i bk15: 192a 52882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861532
Row_Buffer_Locality_read = 0.881021
Row_Buffer_Locality_write = 0.623529
Bank_Level_Parallism = 2.951033
Bank_Level_Parallism_Col = 2.339146
Bank_Level_Parallism_Ready = 1.466981
write_to_read_ratio_blp_rw_average = 0.269413
GrpLevelPara = 1.812407 

BW Util details:
bwutil = 0.102140 
total_CMD = 53965 
util_bw = 5512 
Wasted_Col = 4072 
Wasted_Row = 1260 
Idle = 43121 

BW Util Bottlenecks: 
RCDc_limit = 3091 
RCDWRc_limit = 593 
WTRc_limit = 327 
RTWc_limit = 1150 
CCDLc_limit = 2585 
rwq = 0 
CCDLc_limit_alone = 2452 
WTRc_limit_alone = 304 
RTWc_limit_alone = 1040 

Commands details: 
total_CMD = 53965 
n_nop = 47815 
Read = 4152 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 622 
n_pre = 606 
n_ref = 0 
n_req = 4492 
total_req = 5512 

Dual Bus Interface Util: 
issued_total_row = 1228 
issued_total_col = 5512 
Row_Bus_Util =  0.022755 
CoL_Bus_Util = 0.102140 
Either_Row_CoL_Bus_Util = 0.113963 
Issued_on_Two_Bus_Simul_Util = 0.010933 
issued_two_Eff = 0.095935 
queue_avg = 1.450959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=1.45096
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47798 n_act=638 n_pre=622 n_ref_event=0 n_req=4476 n_rd=4136 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1018
n_activity=11713 dram_eff=0.4692
bk0: 256a 51786i bk1: 256a 51932i bk2: 256a 51543i bk3: 252a 52244i bk4: 316a 51820i bk5: 320a 51864i bk6: 320a 52116i bk7: 320a 52157i bk8: 252a 52818i bk9: 256a 52884i bk10: 280a 51712i bk11: 288a 52450i bk12: 192a 51462i bk13: 188a 52413i bk14: 192a 52322i bk15: 192a 52500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857462
Row_Buffer_Locality_read = 0.873549
Row_Buffer_Locality_write = 0.661765
Bank_Level_Parallism = 3.225447
Bank_Level_Parallism_Col = 2.502040
Bank_Level_Parallism_Ready = 1.457424
write_to_read_ratio_blp_rw_average = 0.289212
GrpLevelPara = 1.912801 

BW Util details:
bwutil = 0.101844 
total_CMD = 53965 
util_bw = 5496 
Wasted_Col = 3923 
Wasted_Row = 1089 
Idle = 43457 

BW Util Bottlenecks: 
RCDc_limit = 3206 
RCDWRc_limit = 583 
WTRc_limit = 256 
RTWc_limit = 1841 
CCDLc_limit = 2619 
rwq = 0 
CCDLc_limit_alone = 2431 
WTRc_limit_alone = 234 
RTWc_limit_alone = 1675 

Commands details: 
total_CMD = 53965 
n_nop = 47798 
Read = 4136 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 638 
n_pre = 622 
n_ref = 0 
n_req = 4476 
total_req = 5496 

Dual Bus Interface Util: 
issued_total_row = 1260 
issued_total_col = 5496 
Row_Bus_Util =  0.023348 
CoL_Bus_Util = 0.101844 
Either_Row_CoL_Bus_Util = 0.114278 
Issued_on_Two_Bus_Simul_Util = 0.010914 
issued_two_Eff = 0.095508 
queue_avg = 1.803020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80302
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47787 n_act=657 n_pre=641 n_ref_event=0 n_req=4500 n_rd=4160 n_rd_L2_A=0 n_write=0 n_wr_bk=1357 bw_util=0.1022
n_activity=11580 dram_eff=0.4764
bk0: 256a 51486i bk1: 256a 51675i bk2: 256a 51855i bk3: 256a 52272i bk4: 320a 51929i bk5: 320a 51983i bk6: 320a 52079i bk7: 320a 52281i bk8: 256a 52732i bk9: 256a 52795i bk10: 288a 52125i bk11: 288a 52516i bk12: 192a 51879i bk13: 192a 52434i bk14: 192a 52417i bk15: 192a 52549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854000
Row_Buffer_Locality_read = 0.871394
Row_Buffer_Locality_write = 0.641176
Bank_Level_Parallism = 3.117675
Bank_Level_Parallism_Col = 2.400107
Bank_Level_Parallism_Ready = 1.470546
write_to_read_ratio_blp_rw_average = 0.279814
GrpLevelPara = 1.876915 

BW Util details:
bwutil = 0.102233 
total_CMD = 53965 
util_bw = 5517 
Wasted_Col = 3930 
Wasted_Row = 1116 
Idle = 43402 

BW Util Bottlenecks: 
RCDc_limit = 3163 
RCDWRc_limit = 607 
WTRc_limit = 382 
RTWc_limit = 1192 
CCDLc_limit = 2542 
rwq = 0 
CCDLc_limit_alone = 2425 
WTRc_limit_alone = 352 
RTWc_limit_alone = 1105 

Commands details: 
total_CMD = 53965 
n_nop = 47787 
Read = 4160 
Write = 0 
L2_Alloc = 0 
L2_WB = 1357 
n_act = 657 
n_pre = 641 
n_ref = 0 
n_req = 4500 
total_req = 5517 

Dual Bus Interface Util: 
issued_total_row = 1298 
issued_total_col = 5517 
Row_Bus_Util =  0.024053 
CoL_Bus_Util = 0.102233 
Either_Row_CoL_Bus_Util = 0.114482 
Issued_on_Two_Bus_Simul_Util = 0.011804 
issued_two_Eff = 0.103108 
queue_avg = 1.363662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=1.36366
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47779 n_act=620 n_pre=604 n_ref_event=0 n_req=4492 n_rd=4152 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1021
n_activity=12144 dram_eff=0.4539
bk0: 256a 51793i bk1: 256a 52198i bk2: 256a 51826i bk3: 256a 52358i bk4: 320a 52310i bk5: 320a 52165i bk6: 320a 51645i bk7: 320a 52404i bk8: 256a 52738i bk9: 248a 52851i bk10: 288a 52060i bk11: 288a 52292i bk12: 192a 51611i bk13: 192a 52215i bk14: 192a 51916i bk15: 192a 52881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861977
Row_Buffer_Locality_read = 0.876686
Row_Buffer_Locality_write = 0.682353
Bank_Level_Parallism = 3.003494
Bank_Level_Parallism_Col = 2.369674
Bank_Level_Parallism_Ready = 1.441763
write_to_read_ratio_blp_rw_average = 0.285770
GrpLevelPara = 1.861842 

BW Util details:
bwutil = 0.102140 
total_CMD = 53965 
util_bw = 5512 
Wasted_Col = 4171 
Wasted_Row = 1194 
Idle = 43088 

BW Util Bottlenecks: 
RCDc_limit = 3233 
RCDWRc_limit = 493 
WTRc_limit = 322 
RTWc_limit = 1648 
CCDLc_limit = 2528 
rwq = 0 
CCDLc_limit_alone = 2350 
WTRc_limit_alone = 291 
RTWc_limit_alone = 1501 

Commands details: 
total_CMD = 53965 
n_nop = 47779 
Read = 4152 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 620 
n_pre = 604 
n_ref = 0 
n_req = 4492 
total_req = 5512 

Dual Bus Interface Util: 
issued_total_row = 1224 
issued_total_col = 5512 
Row_Bus_Util =  0.022681 
CoL_Bus_Util = 0.102140 
Either_Row_CoL_Bus_Util = 0.114630 
Issued_on_Two_Bus_Simul_Util = 0.010192 
issued_two_Eff = 0.088910 
queue_avg = 1.670787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67079
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47820 n_act=624 n_pre=608 n_ref_event=0 n_req=4464 n_rd=4124 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1016
n_activity=11812 dram_eff=0.4643
bk0: 256a 51813i bk1: 252a 52484i bk2: 256a 51993i bk3: 252a 52385i bk4: 304a 52110i bk5: 320a 52276i bk6: 316a 52119i bk7: 320a 52205i bk8: 256a 52971i bk9: 252a 52852i bk10: 288a 51565i bk11: 284a 52227i bk12: 192a 51431i bk13: 192a 52375i bk14: 192a 51708i bk15: 192a 52903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860215
Row_Buffer_Locality_read = 0.876334
Row_Buffer_Locality_write = 0.664706
Bank_Level_Parallism = 3.052429
Bank_Level_Parallism_Col = 2.371866
Bank_Level_Parallism_Ready = 1.457330
write_to_read_ratio_blp_rw_average = 0.278926
GrpLevelPara = 1.844879 

BW Util details:
bwutil = 0.101621 
total_CMD = 53965 
util_bw = 5484 
Wasted_Col = 4043 
Wasted_Row = 1116 
Idle = 43322 

BW Util Bottlenecks: 
RCDc_limit = 3194 
RCDWRc_limit = 553 
WTRc_limit = 360 
RTWc_limit = 1352 
CCDLc_limit = 2557 
rwq = 0 
CCDLc_limit_alone = 2398 
WTRc_limit_alone = 316 
RTWc_limit_alone = 1237 

Commands details: 
total_CMD = 53965 
n_nop = 47820 
Read = 4124 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 624 
n_pre = 608 
n_ref = 0 
n_req = 4464 
total_req = 5484 

Dual Bus Interface Util: 
issued_total_row = 1232 
issued_total_col = 5484 
Row_Bus_Util =  0.022830 
CoL_Bus_Util = 0.101621 
Either_Row_CoL_Bus_Util = 0.113870 
Issued_on_Two_Bus_Simul_Util = 0.010581 
issued_two_Eff = 0.092921 
queue_avg = 1.584434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=1.58443
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47804 n_act=651 n_pre=635 n_ref_event=0 n_req=4472 n_rd=4132 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1018
n_activity=11714 dram_eff=0.4688
bk0: 256a 51768i bk1: 248a 52079i bk2: 256a 51814i bk3: 252a 52398i bk4: 316a 52162i bk5: 316a 52226i bk6: 316a 51773i bk7: 320a 51896i bk8: 256a 52671i bk9: 252a 52908i bk10: 288a 51715i bk11: 288a 52431i bk12: 192a 51749i bk13: 192a 52454i bk14: 192a 52036i bk15: 192a 53107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854428
Row_Buffer_Locality_read = 0.869555
Row_Buffer_Locality_write = 0.670588
Bank_Level_Parallism = 3.054985
Bank_Level_Parallism_Col = 2.347867
Bank_Level_Parallism_Ready = 1.417699
write_to_read_ratio_blp_rw_average = 0.257935
GrpLevelPara = 1.858319 

BW Util details:
bwutil = 0.101770 
total_CMD = 53965 
util_bw = 5492 
Wasted_Col = 4091 
Wasted_Row = 1129 
Idle = 43253 

BW Util Bottlenecks: 
RCDc_limit = 3403 
RCDWRc_limit = 559 
WTRc_limit = 347 
RTWc_limit = 1079 
CCDLc_limit = 2539 
rwq = 0 
CCDLc_limit_alone = 2419 
WTRc_limit_alone = 295 
RTWc_limit_alone = 1011 

Commands details: 
total_CMD = 53965 
n_nop = 47804 
Read = 4132 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 651 
n_pre = 635 
n_ref = 0 
n_req = 4472 
total_req = 5492 

Dual Bus Interface Util: 
issued_total_row = 1286 
issued_total_col = 5492 
Row_Bus_Util =  0.023830 
CoL_Bus_Util = 0.101770 
Either_Row_CoL_Bus_Util = 0.114167 
Issued_on_Two_Bus_Simul_Util = 0.011433 
issued_two_Eff = 0.100146 
queue_avg = 1.546373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54637
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47798 n_act=626 n_pre=610 n_ref_event=0 n_req=4476 n_rd=4136 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1018
n_activity=11944 dram_eff=0.4601
bk0: 256a 51702i bk1: 256a 52288i bk2: 252a 51721i bk3: 252a 52549i bk4: 320a 51752i bk5: 320a 52192i bk6: 320a 51958i bk7: 316a 51991i bk8: 256a 53081i bk9: 256a 53017i bk10: 288a 52039i bk11: 276a 52236i bk12: 192a 51680i bk13: 192a 52537i bk14: 192a 52045i bk15: 192a 52985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860143
Row_Buffer_Locality_read = 0.875484
Row_Buffer_Locality_write = 0.673529
Bank_Level_Parallism = 3.048753
Bank_Level_Parallism_Col = 2.390561
Bank_Level_Parallism_Ready = 1.445961
write_to_read_ratio_blp_rw_average = 0.255036
GrpLevelPara = 1.861117 

BW Util details:
bwutil = 0.101844 
total_CMD = 53965 
util_bw = 5496 
Wasted_Col = 3856 
Wasted_Row = 1191 
Idle = 43422 

BW Util Bottlenecks: 
RCDc_limit = 3206 
RCDWRc_limit = 531 
WTRc_limit = 484 
RTWc_limit = 1023 
CCDLc_limit = 2563 
rwq = 0 
CCDLc_limit_alone = 2398 
WTRc_limit_alone = 388 
RTWc_limit_alone = 954 

Commands details: 
total_CMD = 53965 
n_nop = 47798 
Read = 4136 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 626 
n_pre = 610 
n_ref = 0 
n_req = 4476 
total_req = 5496 

Dual Bus Interface Util: 
issued_total_row = 1236 
issued_total_col = 5496 
Row_Bus_Util =  0.022904 
CoL_Bus_Util = 0.101844 
Either_Row_CoL_Bus_Util = 0.114278 
Issued_on_Two_Bus_Simul_Util = 0.010470 
issued_two_Eff = 0.091617 
queue_avg = 1.524859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=1.52486
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47779 n_act=638 n_pre=622 n_ref_event=0 n_req=4488 n_rd=4148 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1021
n_activity=11870 dram_eff=0.464
bk0: 252a 51531i bk1: 256a 52066i bk2: 256a 52078i bk3: 256a 52602i bk4: 320a 52069i bk5: 316a 52344i bk6: 320a 51965i bk7: 320a 52189i bk8: 252a 52608i bk9: 256a 52804i bk10: 288a 52051i bk11: 288a 52600i bk12: 192a 51418i bk13: 192a 52072i bk14: 192a 51896i bk15: 192a 52829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857843
Row_Buffer_Locality_read = 0.874638
Row_Buffer_Locality_write = 0.652941
Bank_Level_Parallism = 3.047752
Bank_Level_Parallism_Col = 2.404239
Bank_Level_Parallism_Ready = 1.427197
write_to_read_ratio_blp_rw_average = 0.292573
GrpLevelPara = 1.832432 

BW Util details:
bwutil = 0.102066 
total_CMD = 53965 
util_bw = 5508 
Wasted_Col = 4043 
Wasted_Row = 1213 
Idle = 43201 

BW Util Bottlenecks: 
RCDc_limit = 3114 
RCDWRc_limit = 583 
WTRc_limit = 227 
RTWc_limit = 1601 
CCDLc_limit = 2524 
rwq = 0 
CCDLc_limit_alone = 2371 
WTRc_limit_alone = 205 
RTWc_limit_alone = 1470 

Commands details: 
total_CMD = 53965 
n_nop = 47779 
Read = 4148 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 638 
n_pre = 622 
n_ref = 0 
n_req = 4488 
total_req = 5508 

Dual Bus Interface Util: 
issued_total_row = 1260 
issued_total_col = 5508 
Row_Bus_Util =  0.023348 
CoL_Bus_Util = 0.102066 
Either_Row_CoL_Bus_Util = 0.114630 
Issued_on_Two_Bus_Simul_Util = 0.010785 
issued_two_Eff = 0.094083 
queue_avg = 1.631632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=1.63163
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47737 n_act=639 n_pre=623 n_ref_event=0 n_req=4484 n_rd=4144 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.102
n_activity=12239 dram_eff=0.4497
bk0: 256a 51587i bk1: 256a 52103i bk2: 256a 51765i bk3: 256a 52502i bk4: 320a 51686i bk5: 312a 52581i bk6: 320a 52259i bk7: 320a 52249i bk8: 256a 52578i bk9: 252a 53071i bk10: 288a 51946i bk11: 288a 52653i bk12: 192a 51388i bk13: 188a 52369i bk14: 192a 51640i bk15: 192a 52557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857493
Row_Buffer_Locality_read = 0.877172
Row_Buffer_Locality_write = 0.617647
Bank_Level_Parallism = 2.994191
Bank_Level_Parallism_Col = 2.323569
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.295958
GrpLevelPara = 1.806911 

BW Util details:
bwutil = 0.101992 
total_CMD = 53965 
util_bw = 5504 
Wasted_Col = 4321 
Wasted_Row = 1193 
Idle = 42947 

BW Util Bottlenecks: 
RCDc_limit = 3215 
RCDWRc_limit = 644 
WTRc_limit = 318 
RTWc_limit = 1600 
CCDLc_limit = 2590 
rwq = 0 
CCDLc_limit_alone = 2434 
WTRc_limit_alone = 284 
RTWc_limit_alone = 1478 

Commands details: 
total_CMD = 53965 
n_nop = 47737 
Read = 4144 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 639 
n_pre = 623 
n_ref = 0 
n_req = 4484 
total_req = 5504 

Dual Bus Interface Util: 
issued_total_row = 1262 
issued_total_col = 5504 
Row_Bus_Util =  0.023386 
CoL_Bus_Util = 0.101992 
Either_Row_CoL_Bus_Util = 0.115408 
Issued_on_Two_Bus_Simul_Util = 0.009969 
issued_two_Eff = 0.086384 
queue_avg = 1.488539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=1.48854
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47800 n_act=644 n_pre=628 n_ref_event=0 n_req=4472 n_rd=4132 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1018
n_activity=12040 dram_eff=0.4561
bk0: 256a 51774i bk1: 256a 52101i bk2: 256a 51776i bk3: 256a 52433i bk4: 312a 51758i bk5: 320a 52243i bk6: 320a 51940i bk7: 320a 51772i bk8: 252a 52726i bk9: 244a 52766i bk10: 288a 52083i bk11: 288a 52508i bk12: 192a 51245i bk13: 192a 52465i bk14: 192a 51996i bk15: 188a 52412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855993
Row_Buffer_Locality_read = 0.872217
Row_Buffer_Locality_write = 0.658824
Bank_Level_Parallism = 3.205179
Bank_Level_Parallism_Col = 2.514341
Bank_Level_Parallism_Ready = 1.452294
write_to_read_ratio_blp_rw_average = 0.290144
GrpLevelPara = 1.900151 

BW Util details:
bwutil = 0.101770 
total_CMD = 53965 
util_bw = 5492 
Wasted_Col = 3890 
Wasted_Row = 1199 
Idle = 43384 

BW Util Bottlenecks: 
RCDc_limit = 3110 
RCDWRc_limit = 571 
WTRc_limit = 317 
RTWc_limit = 1361 
CCDLc_limit = 2602 
rwq = 0 
CCDLc_limit_alone = 2447 
WTRc_limit_alone = 274 
RTWc_limit_alone = 1249 

Commands details: 
total_CMD = 53965 
n_nop = 47800 
Read = 4132 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 644 
n_pre = 628 
n_ref = 0 
n_req = 4472 
total_req = 5492 

Dual Bus Interface Util: 
issued_total_row = 1272 
issued_total_col = 5492 
Row_Bus_Util =  0.023571 
CoL_Bus_Util = 0.101770 
Either_Row_CoL_Bus_Util = 0.114241 
Issued_on_Two_Bus_Simul_Util = 0.011100 
issued_two_Eff = 0.097161 
queue_avg = 1.975058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97506
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47791 n_act=647 n_pre=631 n_ref_event=0 n_req=4484 n_rd=4144 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.102
n_activity=11708 dram_eff=0.4701
bk0: 256a 52055i bk1: 256a 52013i bk2: 256a 51673i bk3: 256a 52596i bk4: 320a 52133i bk5: 320a 52243i bk6: 320a 52030i bk7: 320a 51868i bk8: 256a 52805i bk9: 252a 53095i bk10: 284a 51567i bk11: 284a 52349i bk12: 192a 51323i bk13: 188a 52429i bk14: 192a 51883i bk15: 192a 52788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855709
Row_Buffer_Locality_read = 0.872587
Row_Buffer_Locality_write = 0.650000
Bank_Level_Parallism = 3.143916
Bank_Level_Parallism_Col = 2.401901
Bank_Level_Parallism_Ready = 1.426781
write_to_read_ratio_blp_rw_average = 0.292263
GrpLevelPara = 1.888070 

BW Util details:
bwutil = 0.101992 
total_CMD = 53965 
util_bw = 5504 
Wasted_Col = 3956 
Wasted_Row = 1060 
Idle = 43445 

BW Util Bottlenecks: 
RCDc_limit = 3074 
RCDWRc_limit = 583 
WTRc_limit = 293 
RTWc_limit = 1372 
CCDLc_limit = 2557 
rwq = 0 
CCDLc_limit_alone = 2433 
WTRc_limit_alone = 265 
RTWc_limit_alone = 1276 

Commands details: 
total_CMD = 53965 
n_nop = 47791 
Read = 4144 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 647 
n_pre = 631 
n_ref = 0 
n_req = 4484 
total_req = 5504 

Dual Bus Interface Util: 
issued_total_row = 1278 
issued_total_col = 5504 
Row_Bus_Util =  0.023682 
CoL_Bus_Util = 0.101992 
Either_Row_CoL_Bus_Util = 0.114407 
Issued_on_Two_Bus_Simul_Util = 0.011267 
issued_two_Eff = 0.098477 
queue_avg = 1.460539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=1.46054
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47812 n_act=628 n_pre=612 n_ref_event=0 n_req=4476 n_rd=4136 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1018
n_activity=12122 dram_eff=0.4534
bk0: 256a 51227i bk1: 256a 52003i bk2: 256a 51404i bk3: 256a 52441i bk4: 320a 52108i bk5: 316a 52503i bk6: 316a 51920i bk7: 316a 52274i bk8: 256a 53061i bk9: 248a 52837i bk10: 288a 52024i bk11: 288a 52202i bk12: 192a 51670i bk13: 192a 52337i bk14: 192a 51572i bk15: 188a 52525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859696
Row_Buffer_Locality_read = 0.877418
Row_Buffer_Locality_write = 0.644118
Bank_Level_Parallism = 3.121987
Bank_Level_Parallism_Col = 2.498139
Bank_Level_Parallism_Ready = 1.497089
write_to_read_ratio_blp_rw_average = 0.291809
GrpLevelPara = 1.884718 

BW Util details:
bwutil = 0.101844 
total_CMD = 53965 
util_bw = 5496 
Wasted_Col = 4026 
Wasted_Row = 1307 
Idle = 43136 

BW Util Bottlenecks: 
RCDc_limit = 3075 
RCDWRc_limit = 548 
WTRc_limit = 369 
RTWc_limit = 1705 
CCDLc_limit = 2576 
rwq = 0 
CCDLc_limit_alone = 2410 
WTRc_limit_alone = 342 
RTWc_limit_alone = 1566 

Commands details: 
total_CMD = 53965 
n_nop = 47812 
Read = 4136 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 628 
n_pre = 612 
n_ref = 0 
n_req = 4476 
total_req = 5496 

Dual Bus Interface Util: 
issued_total_row = 1240 
issued_total_col = 5496 
Row_Bus_Util =  0.022978 
CoL_Bus_Util = 0.101844 
Either_Row_CoL_Bus_Util = 0.114018 
Issued_on_Two_Bus_Simul_Util = 0.010803 
issued_two_Eff = 0.094751 
queue_avg = 1.609654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=1.60965
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47803 n_act=635 n_pre=619 n_ref_event=0 n_req=4476 n_rd=4136 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1018
n_activity=12088 dram_eff=0.4547
bk0: 256a 51462i bk1: 256a 51855i bk2: 256a 52142i bk3: 252a 52442i bk4: 316a 52138i bk5: 316a 52339i bk6: 320a 52033i bk7: 320a 52097i bk8: 252a 52856i bk9: 256a 52695i bk10: 288a 52107i bk11: 288a 52088i bk12: 188a 51746i bk13: 192a 52418i bk14: 192a 51958i bk15: 188a 52785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858132
Row_Buffer_Locality_read = 0.876209
Row_Buffer_Locality_write = 0.638235
Bank_Level_Parallism = 3.068097
Bank_Level_Parallism_Col = 2.396263
Bank_Level_Parallism_Ready = 1.536208
write_to_read_ratio_blp_rw_average = 0.268587
GrpLevelPara = 1.859263 

BW Util details:
bwutil = 0.101844 
total_CMD = 53965 
util_bw = 5496 
Wasted_Col = 3989 
Wasted_Row = 1191 
Idle = 43289 

BW Util Bottlenecks: 
RCDc_limit = 3125 
RCDWRc_limit = 573 
WTRc_limit = 477 
RTWc_limit = 1097 
CCDLc_limit = 2473 
rwq = 0 
CCDLc_limit_alone = 2367 
WTRc_limit_alone = 434 
RTWc_limit_alone = 1034 

Commands details: 
total_CMD = 53965 
n_nop = 47803 
Read = 4136 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 635 
n_pre = 619 
n_ref = 0 
n_req = 4476 
total_req = 5496 

Dual Bus Interface Util: 
issued_total_row = 1254 
issued_total_col = 5496 
Row_Bus_Util =  0.023237 
CoL_Bus_Util = 0.101844 
Either_Row_CoL_Bus_Util = 0.114185 
Issued_on_Two_Bus_Simul_Util = 0.010896 
issued_two_Eff = 0.095424 
queue_avg = 1.598610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59861
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47774 n_act=644 n_pre=628 n_ref_event=0 n_req=4488 n_rd=4148 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1021
n_activity=11832 dram_eff=0.4655
bk0: 256a 51507i bk1: 256a 52389i bk2: 252a 51505i bk3: 256a 52540i bk4: 320a 51869i bk5: 320a 52336i bk6: 320a 51978i bk7: 320a 52071i bk8: 256a 52938i bk9: 252a 52949i bk10: 284a 51872i bk11: 288a 52229i bk12: 192a 51748i bk13: 192a 51826i bk14: 192a 51981i bk15: 192a 52810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856506
Row_Buffer_Locality_read = 0.874397
Row_Buffer_Locality_write = 0.638235
Bank_Level_Parallism = 3.165781
Bank_Level_Parallism_Col = 2.461125
Bank_Level_Parallism_Ready = 1.510167
write_to_read_ratio_blp_rw_average = 0.278769
GrpLevelPara = 1.913445 

BW Util details:
bwutil = 0.102066 
total_CMD = 53965 
util_bw = 5508 
Wasted_Col = 3917 
Wasted_Row = 1119 
Idle = 43421 

BW Util Bottlenecks: 
RCDc_limit = 3094 
RCDWRc_limit = 596 
WTRc_limit = 386 
RTWc_limit = 1384 
CCDLc_limit = 2451 
rwq = 0 
CCDLc_limit_alone = 2301 
WTRc_limit_alone = 346 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 53965 
n_nop = 47774 
Read = 4148 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 644 
n_pre = 628 
n_ref = 0 
n_req = 4488 
total_req = 5508 

Dual Bus Interface Util: 
issued_total_row = 1272 
issued_total_col = 5508 
Row_Bus_Util =  0.023571 
CoL_Bus_Util = 0.102066 
Either_Row_CoL_Bus_Util = 0.114723 
Issued_on_Two_Bus_Simul_Util = 0.010914 
issued_two_Eff = 0.095138 
queue_avg = 1.668174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66817
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53965 n_nop=47772 n_act=669 n_pre=653 n_ref_event=0 n_req=4480 n_rd=4140 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1019
n_activity=12006 dram_eff=0.4581
bk0: 256a 51733i bk1: 256a 52184i bk2: 256a 51583i bk3: 252a 52573i bk4: 320a 52146i bk5: 316a 52165i bk6: 320a 52027i bk7: 320a 51831i bk8: 252a 52659i bk9: 252a 52769i bk10: 288a 51955i bk11: 284a 52249i bk12: 192a 51382i bk13: 192a 52534i bk14: 192a 51934i bk15: 192a 52710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850670
Row_Buffer_Locality_read = 0.867391
Row_Buffer_Locality_write = 0.647059
Bank_Level_Parallism = 3.124860
Bank_Level_Parallism_Col = 2.392600
Bank_Level_Parallism_Ready = 1.432545
write_to_read_ratio_blp_rw_average = 0.287575
GrpLevelPara = 1.879771 

BW Util details:
bwutil = 0.101918 
total_CMD = 53965 
util_bw = 5500 
Wasted_Col = 4035 
Wasted_Row = 1181 
Idle = 43249 

BW Util Bottlenecks: 
RCDc_limit = 3273 
RCDWRc_limit = 621 
WTRc_limit = 258 
RTWc_limit = 1493 
CCDLc_limit = 2538 
rwq = 0 
CCDLc_limit_alone = 2378 
WTRc_limit_alone = 219 
RTWc_limit_alone = 1372 

Commands details: 
total_CMD = 53965 
n_nop = 47772 
Read = 4140 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 669 
n_pre = 653 
n_ref = 0 
n_req = 4480 
total_req = 5500 

Dual Bus Interface Util: 
issued_total_row = 1322 
issued_total_col = 5500 
Row_Bus_Util =  0.024497 
CoL_Bus_Util = 0.101918 
Either_Row_CoL_Bus_Util = 0.114760 
Issued_on_Two_Bus_Simul_Util = 0.011656 
issued_two_Eff = 0.101566 
queue_avg = 1.558584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=1.55858

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 773, Reservation_fails = 507
L2_cache_bank[1]: Access = 10752, Miss = 5136, Miss_rate = 0.478, Pending_hits = 803, Reservation_fails = 171
L2_cache_bank[2]: Access = 10752, Miss = 5144, Miss_rate = 0.478, Pending_hits = 834, Reservation_fails = 142
L2_cache_bank[3]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 929, Reservation_fails = 413
L2_cache_bank[4]: Access = 10752, Miss = 5148, Miss_rate = 0.479, Pending_hits = 845, Reservation_fails = 226
L2_cache_bank[5]: Access = 10752, Miss = 5152, Miss_rate = 0.479, Pending_hits = 908, Reservation_fails = 409
L2_cache_bank[6]: Access = 10752, Miss = 5132, Miss_rate = 0.477, Pending_hits = 804, Reservation_fails = 454
L2_cache_bank[7]: Access = 10752, Miss = 5144, Miss_rate = 0.478, Pending_hits = 828, Reservation_fails = 691
L2_cache_bank[8]: Access = 10752, Miss = 5116, Miss_rate = 0.476, Pending_hits = 849, Reservation_fails = 332
L2_cache_bank[9]: Access = 10752, Miss = 5148, Miss_rate = 0.479, Pending_hits = 857, Reservation_fails = 324
L2_cache_bank[10]: Access = 10752, Miss = 5152, Miss_rate = 0.479, Pending_hits = 831, Reservation_fails = 105
L2_cache_bank[11]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 813, Reservation_fails = 318
L2_cache_bank[12]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 872, Reservation_fails = 268
L2_cache_bank[13]: Access = 10752, Miss = 5148, Miss_rate = 0.479, Pending_hits = 861, Reservation_fails = 601
L2_cache_bank[14]: Access = 10752, Miss = 5132, Miss_rate = 0.477, Pending_hits = 863, Reservation_fails = 430
L2_cache_bank[15]: Access = 10752, Miss = 5148, Miss_rate = 0.479, Pending_hits = 835, Reservation_fails = 551
L2_cache_bank[16]: Access = 10752, Miss = 5144, Miss_rate = 0.478, Pending_hits = 792, Reservation_fails = 351
L2_cache_bank[17]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 877, Reservation_fails = 375
L2_cache_bank[18]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 839, Reservation_fails = 339
L2_cache_bank[19]: Access = 10752, Miss = 5148, Miss_rate = 0.479, Pending_hits = 861, Reservation_fails = 219
L2_cache_bank[20]: Access = 10752, Miss = 5144, Miss_rate = 0.478, Pending_hits = 877, Reservation_fails = 141
L2_cache_bank[21]: Access = 10752, Miss = 5148, Miss_rate = 0.479, Pending_hits = 912, Reservation_fails = 356
L2_cache_bank[22]: Access = 10752, Miss = 5132, Miss_rate = 0.477, Pending_hits = 653, Reservation_fails = 257
L2_cache_bank[23]: Access = 10752, Miss = 5148, Miss_rate = 0.479, Pending_hits = 792, Reservation_fails = 165
L2_cache_bank[24]: Access = 10752, Miss = 5136, Miss_rate = 0.478, Pending_hits = 804, Reservation_fails = 392
L2_cache_bank[25]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 843, Reservation_fails = 395
L2_cache_bank[26]: Access = 10752, Miss = 5136, Miss_rate = 0.478, Pending_hits = 837, Reservation_fails = 100
L2_cache_bank[27]: Access = 10752, Miss = 5128, Miss_rate = 0.477, Pending_hits = 889, Reservation_fails = 205
L2_cache_bank[28]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 835, Reservation_fails = 216
L2_cache_bank[29]: Access = 10752, Miss = 5136, Miss_rate = 0.478, Pending_hits = 843, Reservation_fails = 381
L2_cache_bank[30]: Access = 10752, Miss = 5128, Miss_rate = 0.477, Pending_hits = 843, Reservation_fails = 304
L2_cache_bank[31]: Access = 10752, Miss = 5128, Miss_rate = 0.477, Pending_hits = 853, Reservation_fails = 698
L2_cache_bank[32]: Access = 10752, Miss = 5132, Miss_rate = 0.477, Pending_hits = 905, Reservation_fails = 694
L2_cache_bank[33]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 888, Reservation_fails = 409
L2_cache_bank[34]: Access = 10752, Miss = 5144, Miss_rate = 0.478, Pending_hits = 789, Reservation_fails = 76
L2_cache_bank[35]: Access = 10752, Miss = 5152, Miss_rate = 0.479, Pending_hits = 814, Reservation_fails = 316
L2_cache_bank[36]: Access = 10752, Miss = 5132, Miss_rate = 0.477, Pending_hits = 762, Reservation_fails = 526
L2_cache_bank[37]: Access = 10752, Miss = 5148, Miss_rate = 0.479, Pending_hits = 847, Reservation_fails = 730
L2_cache_bank[38]: Access = 10752, Miss = 5152, Miss_rate = 0.479, Pending_hits = 894, Reservation_fails = 474
L2_cache_bank[39]: Access = 10752, Miss = 5152, Miss_rate = 0.479, Pending_hits = 930, Reservation_fails = 216
L2_cache_bank[40]: Access = 10752, Miss = 5144, Miss_rate = 0.478, Pending_hits = 797, Reservation_fails = 497
L2_cache_bank[41]: Access = 10752, Miss = 5152, Miss_rate = 0.479, Pending_hits = 818, Reservation_fails = 326
L2_cache_bank[42]: Access = 10752, Miss = 5136, Miss_rate = 0.478, Pending_hits = 874, Reservation_fails = 583
L2_cache_bank[43]: Access = 10752, Miss = 5132, Miss_rate = 0.477, Pending_hits = 846, Reservation_fails = 420
L2_cache_bank[44]: Access = 10752, Miss = 5136, Miss_rate = 0.478, Pending_hits = 853, Reservation_fails = 379
L2_cache_bank[45]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 893, Reservation_fails = 426
L2_cache_bank[46]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 768, Reservation_fails = 431
L2_cache_bank[47]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 885, Reservation_fails = 498
L2_cache_bank[48]: Access = 10752, Miss = 5144, Miss_rate = 0.478, Pending_hits = 838, Reservation_fails = 482
L2_cache_bank[49]: Access = 10752, Miss = 5148, Miss_rate = 0.479, Pending_hits = 862, Reservation_fails = 386
L2_cache_bank[50]: Access = 10752, Miss = 5144, Miss_rate = 0.478, Pending_hits = 778, Reservation_fails = 172
L2_cache_bank[51]: Access = 10752, Miss = 5144, Miss_rate = 0.478, Pending_hits = 847, Reservation_fails = 96
L2_cache_bank[52]: Access = 10752, Miss = 5136, Miss_rate = 0.478, Pending_hits = 764, Reservation_fails = 353
L2_cache_bank[53]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 767, Reservation_fails = 285
L2_cache_bank[54]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 927, Reservation_fails = 412
L2_cache_bank[55]: Access = 10752, Miss = 5148, Miss_rate = 0.479, Pending_hits = 853, Reservation_fails = 522
L2_cache_bank[56]: Access = 10752, Miss = 5148, Miss_rate = 0.479, Pending_hits = 798, Reservation_fails = 167
L2_cache_bank[57]: Access = 10752, Miss = 5132, Miss_rate = 0.477, Pending_hits = 817, Reservation_fails = 345
L2_cache_bank[58]: Access = 10752, Miss = 5144, Miss_rate = 0.478, Pending_hits = 832, Reservation_fails = 502
L2_cache_bank[59]: Access = 10752, Miss = 5136, Miss_rate = 0.478, Pending_hits = 911, Reservation_fails = 438
L2_cache_bank[60]: Access = 10752, Miss = 5152, Miss_rate = 0.479, Pending_hits = 860, Reservation_fails = 567
L2_cache_bank[61]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 873, Reservation_fails = 785
L2_cache_bank[62]: Access = 10752, Miss = 5140, Miss_rate = 0.478, Pending_hits = 858, Reservation_fails = 262
L2_cache_bank[63]: Access = 10752, Miss = 5144, Miss_rate = 0.478, Pending_hits = 829, Reservation_fails = 378
L2_total_cache_accesses = 688128
L2_total_cache_misses = 329028
L2_total_cache_miss_rate = 0.4781
L2_total_cache_pending_hits = 53832
L2_total_cache_reservation_fails = 23989
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 305268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 99315
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 147456
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 491520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23989
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.029
average_pipeline_duty_cycle=2611.074463
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2367680
	Total NON REG=347136
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184384
	Total NON REG=173568
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183872
	Total NON REG=173568
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185280
	Total NON REG=173568
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186656
	Total NON REG=173568
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187840
	Total NON REG=173568
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2364928
	Total NON REG=347136
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184544
	Total NON REG=173568
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183552
	Total NON REG=173568
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184672
	Total NON REG=173568
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184992
	Total NON REG=173568
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2362496
	Total NON REG=347136
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2362912
	Total NON REG=347136
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185088
	Total NON REG=173568
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185056
	Total NON REG=173568
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186240
	Total NON REG=173568
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185888
	Total NON REG=173568
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185472
	Total NON REG=173568
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2366048
	Total NON REG=347136
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185728
	Total NON REG=173568
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185760
	Total NON REG=173568
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184512
	Total NON REG=173568
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184512
	Total NON REG=173568
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2367712
	Total NON REG=347136
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186272
	Total NON REG=173568
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184288
	Total NON REG=173568
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185600
	Total NON REG=173568
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1182784
	Total NON REG=173568
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185920
	Total NON REG=173568
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186432
	Total NON REG=173568
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186688
	Total NON REG=173568
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184224
	Total NON REG=173568
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1182976
	Total NON REG=173568
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2364160
	Total NON REG=347136
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185632
	Total NON REG=173568
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185184
	Total NON REG=173568
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183712
	Total NON REG=173568
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186592
	Total NON REG=173568
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2363040
	Total NON REG=347136
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187072
	Total NON REG=173568
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186592
	Total NON REG=173568
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186912
	Total NON REG=173568
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184896
	Total NON REG=173568
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184096
	Total NON REG=173568
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185952
	Total NON REG=173568
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2361952
	Total NON REG=347136
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1188928
	Total NON REG=173568
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1182912
	Total NON REG=173568
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184416
	Total NON REG=173568
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1188384
	Total NON REG=173568
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2369536
	Total NON REG=347136
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185984
	Total NON REG=173568
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183616
	Total NON REG=173568
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185472
	Total NON REG=173568
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187808
	Total NON REG=173568
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185824
	Total NON REG=173568
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184736
	Total NON REG=173568
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184384
	Total NON REG=173568
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185792
	Total NON REG=173568
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2366496
	Total NON REG=347136
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187872
	Total NON REG=173568
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187264
	Total NON REG=173568
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184864
	Total NON REG=173568
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187040
	Total NON REG=173568
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183872
	Total NON REG=173568
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184768
	Total NON REG=173568
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186816
	Total NON REG=173568
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185856
	Total NON REG=173568
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2365920
	Total NON REG=347136
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185056
	Total NON REG=173568
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1184000
	Total NON REG=173568
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2365024
	Total NON REG=347136
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1185664
	Total NON REG=173568
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1183104
	Total NON REG=173568
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2365888
	Total NON REG=347136
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1187264
	Total NON REG=173568
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2366016
	Total NON REG=347136
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1181600
	Total NON REG=173568
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=17608
	Total FP Deocded Instructions=3008
	Total INT Deocded Instructions=13624
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=10002432
	Total FP Acesses=41216
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2621440
	Total SP Acesses=769280
	Total MEM Acesses=67072
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2096
	Total REG Reads=1638656
	Total REG Writes=1186944
	Total NON REG=173568
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=35216
	Total FP Deocded Instructions=6016
	Total INT Deocded Instructions=27248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=20004864
	Total FP Acesses=82432
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=98304
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1538560
	Total MEM Acesses=134144
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=4192
	Total REG Reads=3277312
	Total REG Writes=2364672
	Total NON REG=347136


==========Power Metrics -- Memory==========
Total memory controller accesses: 132420
Total memory controller reads: 132420
Total memory controller writes: 0
!!!Total Shared memory access: 150784
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 491520
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 15493
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 196608
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 41016
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 491520
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 305268
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 53832
	Cache_stats[GLOBAL_ACC_R][MISS] = 33105
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 23989
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 99315
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 49152
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 147456
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 491520
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

icnt_total_pkts_mem_to_simt=688128
icnt_total_pkts_simt_to_mem=688128
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 688128
Req_Network_cycles = 71869
Req_Network_injected_packets_per_cycle =       9.5748 
Req_Network_conflicts_per_cycle =       9.2631
Req_Network_conflicts_per_cycle_util =      22.4613
Req_Bank_Level_Parallism =      23.2170
Req_Network_in_buffer_full_per_cycle =       0.9171
Req_Network_in_buffer_avg_util =      58.1289
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2165

Reply_Network_injected_packets_num = 688128
Reply_Network_cycles = 71869
Reply_Network_injected_packets_per_cycle =        9.5748
Reply_Network_conflicts_per_cycle =        8.7921
Reply_Network_conflicts_per_cycle_util =      21.0501
Reply_Bank_Level_Parallism =      22.9238
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.3516
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1197
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 48 sec (348 sec)
gpgpu_simulation_rate = 149292 (inst/sec)
gpgpu_simulation_rate = 206 (cycle/sec)
gpgpu_silicon_slowdown = 5495145x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
