`timescale 1ns/1ps

module tb_ram;

reg clk;
reg we;
reg [1:0] addr;
reg [7:0] din;
wire [7:0] dout;

ram uut (
    .clk(clk),
    .we(we),
    .addr(addr),
    .din(din),
    .dout(dout)
);

// Clock generator
always #5 clk = ~clk;

initial begin
    $display("Start simulation");
    clk = 0;
    we = 1; addr = 2'b00; din = 8'hA5; #10;
    we = 1; addr = 2'b01; din = 8'h3C; #10;
    we = 0; addr = 2'b00;              #10;
    we = 0; addr = 2'b01;              #10;
    $stop;
end

endmodule
