
Project3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a40  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  08000bc8  08000bc8  00001bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000d7c  08000d7c  00002054  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000d7c  08000d7c  00002054  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000d7c  08000d7c  00002054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d7c  08000d7c  00001d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000d80  08000d80  00001d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08000d84  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  20000054  08000dd8  00002054  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  08000dd8  000021b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002054  2**0
                  CONTENTS, READONLY
 12 .debug_info   000024bf  00000000  00000000  00002084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000886  00000000  00000000  00004543  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000190  00000000  00000000  00004dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000116  00000000  00000000  00004f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025037  00000000  00000000  00005076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002a91  00000000  00000000  0002a0ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5ef2  00000000  00000000  0002cb3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00112a30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000006d8  00000000  00000000  00112a74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0011314c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000054 	.word	0x20000054
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000bb0 	.word	0x08000bb0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000058 	.word	0x20000058
 80001c4:	08000bb0 	.word	0x08000bb0

080001c8 <System_Clock_Init>:
#include "SysClock.h"

//******************************************************************************************
// Switch the PLL source from MSI to HSI, and select the PLL as SYSCLK source.
//******************************************************************************************
void System_Clock_Init(void){
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
	uint32_t HSITrim;

	// To correctly read data from FLASH memory, the number of wait states (LATENCY)
  // must be correctly programmed according to the frequency of the CPU clock
  // (HCLK) and the supply voltage of the device.
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 80001ce:	4b6b      	ldr	r3, [pc, #428]	@ (800037c <System_Clock_Init+0x1b4>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	4a6a      	ldr	r2, [pc, #424]	@ (800037c <System_Clock_Init+0x1b4>)
 80001d4:	f023 0307 	bic.w	r3, r3, #7
 80001d8:	6013      	str	r3, [r2, #0]
	FLASH->ACR |=  FLASH_ACR_LATENCY_2WS;
 80001da:	4b68      	ldr	r3, [pc, #416]	@ (800037c <System_Clock_Init+0x1b4>)
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	4a67      	ldr	r2, [pc, #412]	@ (800037c <System_Clock_Init+0x1b4>)
 80001e0:	f043 0302 	orr.w	r3, r3, #2
 80001e4:	6013      	str	r3, [r2, #0]

	// Enable the Internal High Speed oscillator (HSI
	RCC->CR |= RCC_CR_HSION;
 80001e6:	4b66      	ldr	r3, [pc, #408]	@ (8000380 <System_Clock_Init+0x1b8>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4a65      	ldr	r2, [pc, #404]	@ (8000380 <System_Clock_Init+0x1b8>)
 80001ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80001f0:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_HSIRDY) == 0);
 80001f2:	bf00      	nop
 80001f4:	4b62      	ldr	r3, [pc, #392]	@ (8000380 <System_Clock_Init+0x1b8>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d0f9      	beq.n	80001f4 <System_Clock_Init+0x2c>
	// Adjusts the Internal High Speed oscillator (HSI) calibration value
	// RC oscillator frequencies are factory calibrated by ST for 1 % accuracy at 25oC
	// After reset, the factory calibration value is loaded in HSICAL[7:0] of RCC_ICSCR
	HSITrim = 16; // user-programmable trimming value that is added to HSICAL[7:0] in ICSCR.
 8000200:	2310      	movs	r3, #16
 8000202:	607b      	str	r3, [r7, #4]
	RCC->ICSCR &= ~RCC_ICSCR_HSITRIM;
 8000204:	4b5e      	ldr	r3, [pc, #376]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000206:	685b      	ldr	r3, [r3, #4]
 8000208:	4a5d      	ldr	r2, [pc, #372]	@ (8000380 <System_Clock_Init+0x1b8>)
 800020a:	f023 53f8 	bic.w	r3, r3, #520093696	@ 0x1f000000
 800020e:	6053      	str	r3, [r2, #4]
	RCC->ICSCR |= HSITrim << 24;
 8000210:	4b5b      	ldr	r3, [pc, #364]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000212:	685a      	ldr	r2, [r3, #4]
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	061b      	lsls	r3, r3, #24
 8000218:	4959      	ldr	r1, [pc, #356]	@ (8000380 <System_Clock_Init+0x1b8>)
 800021a:	4313      	orrs	r3, r2
 800021c:	604b      	str	r3, [r1, #4]

	RCC->CR    &= ~RCC_CR_PLLON;
 800021e:	4b58      	ldr	r3, [pc, #352]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	4a57      	ldr	r2, [pc, #348]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000224:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000228:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == RCC_CR_PLLRDY);
 800022a:	bf00      	nop
 800022c:	4b54      	ldr	r3, [pc, #336]	@ (8000380 <System_Clock_Init+0x1b8>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000234:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000238:	d0f8      	beq.n	800022c <System_Clock_Init+0x64>

	// Select clock source to PLL
	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLSRC;
 800023a:	4b51      	ldr	r3, [pc, #324]	@ (8000380 <System_Clock_Init+0x1b8>)
 800023c:	68db      	ldr	r3, [r3, #12]
 800023e:	4a50      	ldr	r2, [pc, #320]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000240:	f023 0303 	bic.w	r3, r3, #3
 8000244:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI; // 00 = No clock, 01 = MSI, 10 = HSI, 11 = HSE
 8000246:	4b4e      	ldr	r3, [pc, #312]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000248:	68db      	ldr	r3, [r3, #12]
 800024a:	4a4d      	ldr	r2, [pc, #308]	@ (8000380 <System_Clock_Init+0x1b8>)
 800024c:	f043 0302 	orr.w	r3, r3, #2
 8000250:	60d3      	str	r3, [r2, #12]

	// Make PLL as 80 MHz
	// f(VCO clock) = f(PLL clock input) * (PLLN / PLLM) = 16MHz * 20/2 = 160 MHz
	// f(PLL_R) = f(VCO clock) / PLLR = 160MHz/2 = 80MHz
	RCC->PLLCFGR = (RCC->PLLCFGR & ~RCC_PLLCFGR_PLLN) | 20U << 8;
 8000252:	4b4b      	ldr	r3, [pc, #300]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000254:	68db      	ldr	r3, [r3, #12]
 8000256:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800025a:	4a49      	ldr	r2, [pc, #292]	@ (8000380 <System_Clock_Init+0x1b8>)
 800025c:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8000260:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR = (RCC->PLLCFGR & ~RCC_PLLCFGR_PLLM) | 1U << 4; // 000: PLLM = 1, 001: PLLM = 2, 010: PLLM = 3, 011: PLLM = 4, 100: PLLM = 5, 101: PLLM = 6, 110: PLLM = 7, 111: PLLM = 8
 8000262:	4b47      	ldr	r3, [pc, #284]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000264:	68db      	ldr	r3, [r3, #12]
 8000266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800026a:	4a45      	ldr	r2, [pc, #276]	@ (8000380 <System_Clock_Init+0x1b8>)
 800026c:	f043 0310 	orr.w	r3, r3, #16
 8000270:	60d3      	str	r3, [r2, #12]

	RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLR;  // 00: PLLR = 2, 01: PLLR = 4, 10: PLLR = 6, 11: PLLR = 8
 8000272:	4b43      	ldr	r3, [pc, #268]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000274:	68db      	ldr	r3, [r3, #12]
 8000276:	4a42      	ldr	r2, [pc, #264]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000278:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800027c:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLREN; // Enable Main PLL PLLCLK output
 800027e:	4b40      	ldr	r3, [pc, #256]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000280:	68db      	ldr	r3, [r3, #12]
 8000282:	4a3f      	ldr	r2, [pc, #252]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000284:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000288:	60d3      	str	r3, [r2, #12]

	RCC->CR   |= RCC_CR_PLLON;
 800028a:	4b3d      	ldr	r3, [pc, #244]	@ (8000380 <System_Clock_Init+0x1b8>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	4a3c      	ldr	r2, [pc, #240]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000290:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000294:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == 0);
 8000296:	bf00      	nop
 8000298:	4b39      	ldr	r3, [pc, #228]	@ (8000380 <System_Clock_Init+0x1b8>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d0f9      	beq.n	8000298 <System_Clock_Init+0xd0>

	// Select PLL selected as system clock
	RCC->CFGR &= ~RCC_CFGR_SW;
 80002a4:	4b36      	ldr	r3, [pc, #216]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002a6:	689b      	ldr	r3, [r3, #8]
 80002a8:	4a35      	ldr	r2, [pc, #212]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002aa:	f023 0303 	bic.w	r3, r3, #3
 80002ae:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL; // 00: MSI, 01:HSI, 10: HSE, 11: PLL
 80002b0:	4b33      	ldr	r3, [pc, #204]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002b2:	689b      	ldr	r3, [r3, #8]
 80002b4:	4a32      	ldr	r2, [pc, #200]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002b6:	f043 0303 	orr.w	r3, r3, #3
 80002ba:	6093      	str	r3, [r2, #8]

	// Wait until System Clock has been selected
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 80002bc:	bf00      	nop
 80002be:	4b30      	ldr	r3, [pc, #192]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002c0:	689b      	ldr	r3, [r3, #8]
 80002c2:	f003 030c 	and.w	r3, r3, #12
 80002c6:	2b0c      	cmp	r3, #12
 80002c8:	d1f9      	bne.n	80002be <System_Clock_Init+0xf6>

	// The maximum frequency of the AHB, the APB1 and the APB2 domains is 80 MHz.
	RCC->CFGR &= ~RCC_CFGR_HPRE;  // AHB prescaler = 1; SYSCLK not divided
 80002ca:	4b2d      	ldr	r3, [pc, #180]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002cc:	689b      	ldr	r3, [r3, #8]
 80002ce:	4a2c      	ldr	r2, [pc, #176]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80002d4:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE1; // APB high-speed prescaler (APB1) = 1, HCLK not divided
 80002d6:	4b2a      	ldr	r3, [pc, #168]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002d8:	689b      	ldr	r3, [r3, #8]
 80002da:	4a29      	ldr	r2, [pc, #164]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002dc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80002e0:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE2; // APB high-speed prescaler (APB2) = 1, HCLK not divided
 80002e2:	4b27      	ldr	r3, [pc, #156]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002e4:	689b      	ldr	r3, [r3, #8]
 80002e6:	4a26      	ldr	r2, [pc, #152]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002e8:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80002ec:	6093      	str	r3, [r2, #8]
	// RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;
	// RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
	// RCC->PLLCFGR |= RCC_PLLCFGR_PLLPEN; // Enable Main PLL PLLSAI3CLK output enable
	// RCC->PLLCFGR |= RCC_PLLCFGR_PLLQEN; // Enable Main PLL PLL48M1CLK output enable

	RCC->CR &= ~RCC_CR_PLLSAI1ON;  // SAI1 PLL enable
 80002ee:	4b24      	ldr	r3, [pc, #144]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	4a23      	ldr	r2, [pc, #140]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002f4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80002f8:	6013      	str	r3, [r2, #0]
	while ( (RCC->CR & RCC_CR_PLLSAI1ON) == RCC_CR_PLLSAI1ON );
 80002fa:	bf00      	nop
 80002fc:	4b20      	ldr	r3, [pc, #128]	@ (8000380 <System_Clock_Init+0x1b8>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000304:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8000308:	d0f8      	beq.n	80002fc <System_Clock_Init+0x134>
	// 8 MHz * 24 / 17 = 11.294MHz
	// f(VCOSAI1 clock) = f(PLL clock input) *  (PLLSAI1N / PLLM)
	// PLLSAI1CLK: f(PLLSAI1_P) = f(VCOSAI1 clock) / PLLSAI1P
	// PLLUSB2CLK: f(PLLSAI1_Q) = f(VCOSAI1 clock) / PLLSAI1Q
	// PLLADC1CLK: f(PLLSAI1_R) = f(VCOSAI1 clock) / PLLSAI1R
	RCC->PLLSAI1CFGR &= ~RCC_PLLSAI1CFGR_PLLSAI1N;
 800030a:	4b1d      	ldr	r3, [pc, #116]	@ (8000380 <System_Clock_Init+0x1b8>)
 800030c:	691b      	ldr	r3, [r3, #16]
 800030e:	4a1c      	ldr	r2, [pc, #112]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000310:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8000314:	6113      	str	r3, [r2, #16]
	RCC->PLLSAI1CFGR |= 24U<<8;
 8000316:	4b1a      	ldr	r3, [pc, #104]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000318:	691b      	ldr	r3, [r3, #16]
 800031a:	4a19      	ldr	r2, [pc, #100]	@ (8000380 <System_Clock_Init+0x1b8>)
 800031c:	f443 53c0 	orr.w	r3, r3, #6144	@ 0x1800
 8000320:	6113      	str	r3, [r2, #16]

	// SAI1PLL division factor for PLLSAI1CLK
	// 0: PLLSAI1P = 7, 1: PLLSAI1P = 17
	RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1P;
 8000322:	4b17      	ldr	r3, [pc, #92]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000324:	691b      	ldr	r3, [r3, #16]
 8000326:	4a16      	ldr	r2, [pc, #88]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000328:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800032c:	6113      	str	r3, [r2, #16]
	RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1PEN;
 800032e:	4b14      	ldr	r3, [pc, #80]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000330:	691b      	ldr	r3, [r3, #16]
 8000332:	4a13      	ldr	r2, [pc, #76]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000334:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000338:	6113      	str	r3, [r2, #16]
	// 00: PLLSAI1R = 2, 01: PLLSAI1R = 4, 10: PLLSAI1R = 6, 11: PLLSAI1R = 8
	// RCC->PLLSAI1CFGR &= ~RCC_PLLSAI1CFGR_PLLSAI1R;
	// RCC->PLLSAI1CFGR |= U<<25;
	// RCC->PLLSAI1CFGR |= RCC_PLLSAI1CFGR_PLLSAI1REN;

	RCC->CR |= RCC_CR_PLLSAI1ON;  // SAI1 PLL enable
 800033a:	4b11      	ldr	r3, [pc, #68]	@ (8000380 <System_Clock_Init+0x1b8>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	4a10      	ldr	r2, [pc, #64]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000340:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000344:	6013      	str	r3, [r2, #0]
	while ( (RCC->CR & RCC_CR_PLLSAI1ON) == 0);
 8000346:	bf00      	nop
 8000348:	4b0d      	ldr	r3, [pc, #52]	@ (8000380 <System_Clock_Init+0x1b8>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000350:	2b00      	cmp	r3, #0
 8000352:	d0f9      	beq.n	8000348 <System_Clock_Init+0x180>
	// SAI1 clock source selection
	// 00: PLLSAI1 "P" clock (PLLSAI1CLK) selected as SAI1 clock
	// 01: PLLSAI2 "P" clock (PLLSAI2CLK) selected as SAI1 clock
	// 10: PLL "P" clock (PLLSAI3CLK) selected as SAI1 clock
	// 11: External input SAI1_EXTCLK selected as SAI1 clock
	RCC->CCIPR &= ~RCC_CCIPR_SAI1SEL;
 8000354:	4b0a      	ldr	r3, [pc, #40]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000356:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800035a:	4a09      	ldr	r2, [pc, #36]	@ (8000380 <System_Clock_Init+0x1b8>)
 800035c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000360:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

	RCC->APB2ENR |= RCC_APB2ENR_SAI1EN;
 8000364:	4b06      	ldr	r3, [pc, #24]	@ (8000380 <System_Clock_Init+0x1b8>)
 8000366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000368:	4a05      	ldr	r2, [pc, #20]	@ (8000380 <System_Clock_Init+0x1b8>)
 800036a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800036e:	6613      	str	r3, [r2, #96]	@ 0x60
}
 8000370:	bf00      	nop
 8000372:	370c      	adds	r7, #12
 8000374:	46bd      	mov	sp, r7
 8000376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037a:	4770      	bx	lr
 800037c:	40022000 	.word	0x40022000
 8000380:	40021000 	.word	0x40021000

08000384 <init_systick>:
};
enum ui_state_t ui_state = UI_INIT;

// This function is to Initialize SysTick registers
void init_systick()
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
	// Use the SysTick global structure pointer to do the following in this
	// exact order with separate lines for each step:
	//
	// Disable SysTick by clearing the CTRL (CSR) register.
	SysTick->CTRL = 0UL;
 8000388:	4b10      	ldr	r3, [pc, #64]	@ (80003cc <init_systick+0x48>)
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]

	// Set the LOAD (RVR) to 15,999 to give us a 1 millisecond timer
	// System clock is 16MHz
	SysTick->LOAD |= (SysTick_LOAD_RELOAD_Msk & 15999UL);
 800038e:	4b0f      	ldr	r3, [pc, #60]	@ (80003cc <init_systick+0x48>)
 8000390:	685b      	ldr	r3, [r3, #4]
 8000392:	4a0e      	ldr	r2, [pc, #56]	@ (80003cc <init_systick+0x48>)
 8000394:	f443 5379 	orr.w	r3, r3, #15936	@ 0x3e40
 8000398:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 800039c:	6053      	str	r3, [r2, #4]

	// Set the clock source bit in the CTRL (CSR) to the internal clock.
	SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 800039e:	4b0b      	ldr	r3, [pc, #44]	@ (80003cc <init_systick+0x48>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	4a0a      	ldr	r2, [pc, #40]	@ (80003cc <init_systick+0x48>)
 80003a4:	f043 0304 	orr.w	r3, r3, #4
 80003a8:	6013      	str	r3, [r2, #0]

	// Enable the interrupt bit
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 80003aa:	4b08      	ldr	r3, [pc, #32]	@ (80003cc <init_systick+0x48>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	4a07      	ldr	r2, [pc, #28]	@ (80003cc <init_systick+0x48>)
 80003b0:	f043 0302 	orr.w	r3, r3, #2
 80003b4:	6013      	str	r3, [r2, #0]

	// Set the enable bit in the CTRL (CSR) to start the timer.
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk ;
 80003b6:	4b05      	ldr	r3, [pc, #20]	@ (80003cc <init_systick+0x48>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	4a04      	ldr	r2, [pc, #16]	@ (80003cc <init_systick+0x48>)
 80003bc:	f043 0301 	orr.w	r3, r3, #1
 80003c0:	6013      	str	r3, [r2, #0]
}
 80003c2:	bf00      	nop
 80003c4:	46bd      	mov	sp, r7
 80003c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ca:	4770      	bx	lr
 80003cc:	e000e010 	.word	0xe000e010

080003d0 <SysTick_Handler>:

//******************************************************************************************
// This function is to handle SysTick Timer
//******************************************************************************************
void SysTick_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
    if(start_timer == 1){
 80003d4:	4b0d      	ldr	r3, [pc, #52]	@ (800040c <SysTick_Handler+0x3c>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	2b01      	cmp	r3, #1
 80003da:	d111      	bne.n	8000400 <SysTick_Handler+0x30>
    	seventyFive_milisecond_counter++;
 80003dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000410 <SysTick_Handler+0x40>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	3301      	adds	r3, #1
 80003e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000410 <SysTick_Handler+0x40>)
 80003e4:	6013      	str	r3, [r2, #0]

    	if (seventyFive_milisecond_counter >= 75)
 80003e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000410 <SysTick_Handler+0x40>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	2b4a      	cmp	r3, #74	@ 0x4a
 80003ec:	d908      	bls.n	8000400 <SysTick_Handler+0x30>
    	{

    		seventyFive_milisecond_elapsed = 1;
 80003ee:	4b09      	ldr	r3, [pc, #36]	@ (8000414 <SysTick_Handler+0x44>)
 80003f0:	2201      	movs	r2, #1
 80003f2:	701a      	strb	r2, [r3, #0]
    		seventyFive_milisecond_counter = 0;
 80003f4:	4b06      	ldr	r3, [pc, #24]	@ (8000410 <SysTick_Handler+0x40>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	601a      	str	r2, [r3, #0]
    		start_timer = 0;
 80003fa:	4b04      	ldr	r3, [pc, #16]	@ (800040c <SysTick_Handler+0x3c>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	701a      	strb	r2, [r3, #0]
    	}
    }
}
 8000400:	bf00      	nop
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	20000075 	.word	0x20000075
 8000410:	20000070 	.word	0x20000070
 8000414:	20000074 	.word	0x20000074

08000418 <main>:
	}

}

int main(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b086      	sub	sp, #24
 800041c:	af00      	add	r7, sp, #0
    // Initialize GPIO, Timer, and UART
	System_Clock_Init(); // set System Clock = 80 MHz
 800041e:	f7ff fed3 	bl	80001c8 <System_Clock_Init>
	GPIO_Init();
 8000422:	f000 f853 	bl	80004cc <GPIO_Init>
    TIM2_PWM_Init();
 8000426:	f000 f881 	bl	800052c <TIM2_PWM_Init>
    init_systick();
 800042a:	f7ff ffab 	bl	8000384 <init_systick>
	USART2_Init(115200);
 800042e:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8000432:	f000 fa1f 	bl	8000874 <USART2_Init>
	USART2_WriteString("Complete Clock, GPIO and UART config!\r\n");
 8000436:	4820      	ldr	r0, [pc, #128]	@ (80004b8 <main+0xa0>)
 8000438:	f000 fac8 	bl	80009cc <USART2_WriteString>
    UART_Init();
 800043c:	f000 f8bc 	bl	80005b8 <UART_Init>

    char buffer[10];
    int pulse_width = 1000;  // Default 1ms pulse width
 8000440:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000444:	613b      	str	r3, [r7, #16]

    while (1) {
        // Prompt user for new pulse width

    	UART_SendString("Enter new pulse width (in microseconds, 10-200): ");
 8000446:	481d      	ldr	r0, [pc, #116]	@ (80004bc <main+0xa4>)
 8000448:	f000 f994 	bl	8000774 <UART_SendString>

        int i = 0;
 800044c:	2300      	movs	r3, #0
 800044e:	617b      	str	r3, [r7, #20]
        char c;

        // Read input from UART
        while ((c = UART_ReceiveChar()) != '\r') {
 8000450:	e00b      	b.n	800046a <main+0x52>
            buffer[i++] = c;
 8000452:	697b      	ldr	r3, [r7, #20]
 8000454:	1c5a      	adds	r2, r3, #1
 8000456:	617a      	str	r2, [r7, #20]
 8000458:	3318      	adds	r3, #24
 800045a:	443b      	add	r3, r7
 800045c:	7bfa      	ldrb	r2, [r7, #15]
 800045e:	f803 2c14 	strb.w	r2, [r3, #-20]
            UART_SendChar(c);  // Echo back the character
 8000462:	7bfb      	ldrb	r3, [r7, #15]
 8000464:	4618      	mov	r0, r3
 8000466:	f000 f95d 	bl	8000724 <UART_SendChar>
        while ((c = UART_ReceiveChar()) != '\r') {
 800046a:	f000 f947 	bl	80006fc <UART_ReceiveChar>
 800046e:	4603      	mov	r3, r0
 8000470:	73fb      	strb	r3, [r7, #15]
 8000472:	7bfb      	ldrb	r3, [r7, #15]
 8000474:	2b0d      	cmp	r3, #13
 8000476:	d1ec      	bne.n	8000452 <main+0x3a>
        }
        buffer[i] = '\0';  // Null-terminate the string
 8000478:	1d3a      	adds	r2, r7, #4
 800047a:	697b      	ldr	r3, [r7, #20]
 800047c:	4413      	add	r3, r2
 800047e:	2200      	movs	r2, #0
 8000480:	701a      	strb	r2, [r3, #0]
        UART_SendString("\n\r");
 8000482:	480f      	ldr	r0, [pc, #60]	@ (80004c0 <main+0xa8>)
 8000484:	f000 f976 	bl	8000774 <UART_SendString>

        // Convert input to integer
        pulse_width = atoi(buffer);
 8000488:	1d3b      	adds	r3, r7, #4
 800048a:	4618      	mov	r0, r3
 800048c:	f000 fadd 	bl	8000a4a <atoi>
 8000490:	6138      	str	r0, [r7, #16]

        // Validate pulse width (ensure it's between 10 and 200 microseconds)
        if (pulse_width < 10 || pulse_width > 200) {
 8000492:	693b      	ldr	r3, [r7, #16]
 8000494:	2b09      	cmp	r3, #9
 8000496:	dd02      	ble.n	800049e <main+0x86>
 8000498:	693b      	ldr	r3, [r7, #16]
 800049a:	2bc8      	cmp	r3, #200	@ 0xc8
 800049c:	dd03      	ble.n	80004a6 <main+0x8e>
            UART_SendString("Invalid input! Please enter a value between 400 and 2000.\n\r");
 800049e:	4809      	ldr	r0, [pc, #36]	@ (80004c4 <main+0xac>)
 80004a0:	f000 f968 	bl	8000774 <UART_SendString>
 80004a4:	e006      	b.n	80004b4 <main+0x9c>
        } else {
            // Adjust PWM duty cycle based on the user input
            TIM2->CCR1 = pulse_width;
 80004a6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004aa:	693b      	ldr	r3, [r7, #16]
 80004ac:	6353      	str	r3, [r2, #52]	@ 0x34
            UART_SendString("Pulse width updated!\n\r");
 80004ae:	4806      	ldr	r0, [pc, #24]	@ (80004c8 <main+0xb0>)
 80004b0:	f000 f960 	bl	8000774 <UART_SendString>
    while (1) {
 80004b4:	e7c7      	b.n	8000446 <main+0x2e>
 80004b6:	bf00      	nop
 80004b8:	08000bc8 	.word	0x08000bc8
 80004bc:	08000bf0 	.word	0x08000bf0
 80004c0:	08000c24 	.word	0x08000c24
 80004c4:	08000c28 	.word	0x08000c28
 80004c8:	08000c64 	.word	0x08000c64

080004cc <GPIO_Init>:
    }

}

void GPIO_Init(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
    // Enable GPIOA clock
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 80004d0:	4b15      	ldr	r3, [pc, #84]	@ (8000528 <GPIO_Init+0x5c>)
 80004d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004d4:	4a14      	ldr	r2, [pc, #80]	@ (8000528 <GPIO_Init+0x5c>)
 80004d6:	f043 0301 	orr.w	r3, r3, #1
 80004da:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // Set PA5 to Alternate Function mode
    GPIOA->MODER &= ~(GPIO_MODER_MODE5);       // Clear PA5 mode bits
 80004dc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80004e6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80004ea:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= GPIO_MODER_MODE5_1;        // Set PA5 to AF mode
 80004ec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80004f6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80004fa:	6013      	str	r3, [r2, #0]

    // Select AF1 (TIM2_CH1) for PA5
    GPIOA->AFR[0] |= (1 << GPIO_AFRL_AFSEL5_Pos);  // Set AF1 (TIM2) for PA5
 80004fc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000500:	6a1b      	ldr	r3, [r3, #32]
 8000502:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000506:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800050a:	6213      	str	r3, [r2, #32]

    // Set PA5 to Push-pull, No pull-up/down, High-speed
    GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR5;
 800050c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000510:	689b      	ldr	r3, [r3, #8]
 8000512:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000516:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 800051a:	6093      	str	r3, [r2, #8]
}
 800051c:	bf00      	nop
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	40021000 	.word	0x40021000

0800052c <TIM2_PWM_Init>:

void TIM2_PWM_Init(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
    // Enable TIM2 clock
    RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 8000530:	4b20      	ldr	r3, [pc, #128]	@ (80005b4 <TIM2_PWM_Init+0x88>)
 8000532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000534:	4a1f      	ldr	r2, [pc, #124]	@ (80005b4 <TIM2_PWM_Init+0x88>)
 8000536:	f043 0301 	orr.w	r3, r3, #1
 800053a:	6593      	str	r3, [r2, #88]	@ 0x58

    // Configure the timer for PWM
    TIM2->PSC = 7999;   // Prescaler value for 80 MHz / (7999 + 1) = 10 kHz
 800053c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000540:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000544:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = 199;    // Auto-reload value for 10 kHz / (199 + 1) = 50 Hz
 8000546:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800054a:	22c7      	movs	r2, #199	@ 0xc7
 800054c:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM2->CCR1 = 50;    // Initial duty cycle (adjust as necessary)
 800054e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000552:	2232      	movs	r2, #50	@ 0x32
 8000554:	635a      	str	r2, [r3, #52]	@ 0x34

    // Set PWM mode 1 on TIM2 CH1 (active until match, inactive otherwise)
    TIM2->CCMR1 &= ~(TIM_CCMR1_OC1M); // Clear OC1M bits
 8000556:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000560:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000564:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000568:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |= (0x6 << TIM_CCMR1_OC1M_Pos); // Set PWM mode 1 (110)
 800056a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000574:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000578:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |= TIM_CCMR1_OC1PE; // Enable preload register on CCR1
 800057a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000584:	f043 0308 	orr.w	r3, r3, #8
 8000588:	6193      	str	r3, [r2, #24]

    // Enable capture/compare for channel 1
    TIM2->CCER |= TIM_CCER_CC1E; // Enable TIM2 CH1 output
 800058a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800058e:	6a1b      	ldr	r3, [r3, #32]
 8000590:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000594:	f043 0301 	orr.w	r3, r3, #1
 8000598:	6213      	str	r3, [r2, #32]

    // Enable the counter
    TIM2->CR1 |= TIM_CR1_CEN; // Enable timer
 800059a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005a4:	f043 0301 	orr.w	r3, r3, #1
 80005a8:	6013      	str	r3, [r2, #0]
}
 80005aa:	bf00      	nop
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr
 80005b4:	40021000 	.word	0x40021000

080005b8 <UART_Init>:

void UART_Init( void )
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0

	// Enable the clock of USART 1 & 2
	RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;  // Enable USART 2 clock
 80005bc:	4b4d      	ldr	r3, [pc, #308]	@ (80006f4 <UART_Init+0x13c>)
 80005be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005c0:	4a4c      	ldr	r2, [pc, #304]	@ (80006f4 <UART_Init+0x13c>)
 80005c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005c6:	6593      	str	r3, [r2, #88]	@ 0x58
	// Select the USART1 clock source
	// 00: PCLK selected as USART2 clock
	// 01: System clock (SYSCLK) selected as USART2 clock
	// 10: HSI16 clock selected as USART2 clock
	// 11: LSE clock selected as USART2 clock
	RCC->CCIPR &= ~RCC_CCIPR_USART2SEL;
 80005c8:	4b4a      	ldr	r3, [pc, #296]	@ (80006f4 <UART_Init+0x13c>)
 80005ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005ce:	4a49      	ldr	r2, [pc, #292]	@ (80006f4 <UART_Init+0x13c>)
 80005d0:	f023 030c 	bic.w	r3, r3, #12
 80005d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	RCC->CCIPR |=  RCC_CCIPR_USART2SEL_0;
 80005d8:	4b46      	ldr	r3, [pc, #280]	@ (80006f4 <UART_Init+0x13c>)
 80005da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005de:	4a45      	ldr	r2, [pc, #276]	@ (80006f4 <UART_Init+0x13c>)
 80005e0:	f043 0304 	orr.w	r3, r3, #4
 80005e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88


	// Enable USART2 clock (assuming PA2 for TX and PA3 for RX)
	RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;
 80005e8:	4b42      	ldr	r3, [pc, #264]	@ (80006f4 <UART_Init+0x13c>)
 80005ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005ec:	4a41      	ldr	r2, [pc, #260]	@ (80006f4 <UART_Init+0x13c>)
 80005ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005f2:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 80005f4:	4b3f      	ldr	r3, [pc, #252]	@ (80006f4 <UART_Init+0x13c>)
 80005f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f8:	4a3e      	ldr	r2, [pc, #248]	@ (80006f4 <UART_Init+0x13c>)
 80005fa:	f043 0301 	orr.w	r3, r3, #1
 80005fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
	// PA2 = USART2_TX (AF7)
	// PA3 = USART2_RX (AF7)
	// Alternate function, High Speed, Push pull, Pull up
	// **********************************************************
	// Input(00), Output(01), AlterFunc(10), Analog(11)
	GPIOA->MODER   &= ~(3<<(2*TX_PIN) | 3<<(2*RX_PIN));	// Clear bits
 8000600:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800060a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800060e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER   |=   2<<(2*TX_PIN) | 2<<(2*RX_PIN);
 8000610:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800061a:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800061e:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0]  &= ~(0xF<<(4*TX_PIN) | 0xF<<(4*RX_PIN));
 8000620:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000624:	6a1b      	ldr	r3, [r3, #32]
 8000626:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800062a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800062e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |=   7<<(4*TX_PIN) | 7<<(4*RX_PIN);
 8000630:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000634:	6a1b      	ldr	r3, [r3, #32]
 8000636:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800063a:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800063e:	6213      	str	r3, [r2, #32]
	// GPIO Speed: Low speed (00), Medium speed (01), Fast speed (10), High speed (11)
	GPIOA->OSPEEDR |=   3<<(2*TX_PIN) | 3<<(2*RX_PIN);
 8000640:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000644:	689b      	ldr	r3, [r3, #8]
 8000646:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800064a:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 800064e:	6093      	str	r3, [r2, #8]
	// GPIO Push-Pull: No pull-up, pull-down (00), Pull-up (01), Pull-down (10), Reserved (11)
	GPIOA->PUPDR   &= ~(3<<(2*TX_PIN) | 3<<(2*RX_PIN));
 8000650:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000654:	68db      	ldr	r3, [r3, #12]
 8000656:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800065a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800065e:	60d3      	str	r3, [r2, #12]
	// GPIO Output Type: Output push-pull (0, reset), Output open drain (1)
	GPIOA->OTYPER  &=  ~(1<<TX_PIN | 1<<RX_PIN);
 8000660:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800066a:	f023 030c 	bic.w	r3, r3, #12
 800066e:	6053      	str	r3, [r2, #4]

	// Default setting:
	//     No hardware flow control, 8 data bits, no parity, 1 start bit and 1 stop bit
	USART2->CR1 &= ~USART_CR1_UE;  // Disable USART
 8000670:	4b21      	ldr	r3, [pc, #132]	@ (80006f8 <UART_Init+0x140>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a20      	ldr	r2, [pc, #128]	@ (80006f8 <UART_Init+0x140>)
 8000676:	f023 0301 	bic.w	r3, r3, #1
 800067a:	6013      	str	r3, [r2, #0]

	// Configure word length to 8 bit
	USART2->CR1 &= ~USART_CR1_M;   // M: 00 = 8 data bits, 01 = 9 data bits, 10 = 7 data bits
 800067c:	4b1e      	ldr	r3, [pc, #120]	@ (80006f8 <UART_Init+0x140>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a1d      	ldr	r2, [pc, #116]	@ (80006f8 <UART_Init+0x140>)
 8000682:	f023 2310 	bic.w	r3, r3, #268439552	@ 0x10001000
 8000686:	6013      	str	r3, [r2, #0]

	// Configure oversampling mode: Oversampling by 16
	USART2->CR1 &= ~USART_CR1_OVER8;  // 0 = oversampling by 16, 1 = oversampling by 8
 8000688:	4b1b      	ldr	r3, [pc, #108]	@ (80006f8 <UART_Init+0x140>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a1a      	ldr	r2, [pc, #104]	@ (80006f8 <UART_Init+0x140>)
 800068e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000692:	6013      	str	r3, [r2, #0]

	// Configure stop bits to 1 stop bit
	//   00: 1 Stop bit;      01: 0.5 Stop bit
	//   10: 2 Stop bits;     11: 1.5 Stop bit
	USART2->CR2 &= ~USART_CR2_STOP;
 8000694:	4b18      	ldr	r3, [pc, #96]	@ (80006f8 <UART_Init+0x140>)
 8000696:	685b      	ldr	r3, [r3, #4]
 8000698:	4a17      	ldr	r2, [pc, #92]	@ (80006f8 <UART_Init+0x140>)
 800069a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800069e:	6053      	str	r3, [r2, #4]
	// CSet Baudrate to 9600 using APB frequency (80,000,000 Hz)
	// If oversampling by 16, Tx/Rx baud = f_CK / USARTDIV,
	// If oversampling by 8,  Tx/Rx baud = 2*f_CK / USARTDIV
	// When OVER8 = 0, BRR = USARTDIV
	// USARTDIV = 80MHz/9600 = 8333 = 0x208D
	USART2->BRR  = 0x208D; // Limited to 16 bits
 80006a0:	4b15      	ldr	r3, [pc, #84]	@ (80006f8 <UART_Init+0x140>)
 80006a2:	f242 028d 	movw	r2, #8333	@ 0x208d
 80006a6:	60da      	str	r2, [r3, #12]

	USART2->CR1  |= (USART_CR1_RE | USART_CR1_TE);  	// Transmitter and Receiver enable
 80006a8:	4b13      	ldr	r3, [pc, #76]	@ (80006f8 <UART_Init+0x140>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a12      	ldr	r2, [pc, #72]	@ (80006f8 <UART_Init+0x140>)
 80006ae:	f043 030c 	orr.w	r3, r3, #12
 80006b2:	6013      	str	r3, [r2, #0]


	USART2->ICR |= USART_ICR_TCCF;
 80006b4:	4b10      	ldr	r3, [pc, #64]	@ (80006f8 <UART_Init+0x140>)
 80006b6:	6a1b      	ldr	r3, [r3, #32]
 80006b8:	4a0f      	ldr	r2, [pc, #60]	@ (80006f8 <UART_Init+0x140>)
 80006ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006be:	6213      	str	r3, [r2, #32]


	USART2->CR1  |= USART_CR1_UE; // USART enable
 80006c0:	4b0d      	ldr	r3, [pc, #52]	@ (80006f8 <UART_Init+0x140>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a0c      	ldr	r2, [pc, #48]	@ (80006f8 <UART_Init+0x140>)
 80006c6:	f043 0301 	orr.w	r3, r3, #1
 80006ca:	6013      	str	r3, [r2, #0]

	while ( (USART2->ISR & USART_ISR_TEACK) == 0); // Verify that the USART is ready for reception
 80006cc:	bf00      	nop
 80006ce:	4b0a      	ldr	r3, [pc, #40]	@ (80006f8 <UART_Init+0x140>)
 80006d0:	69db      	ldr	r3, [r3, #28]
 80006d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d0f9      	beq.n	80006ce <UART_Init+0x116>
	while ( (USART2->ISR & USART_ISR_REACK) == 0); // Verify that the USART is ready for transmission
 80006da:	bf00      	nop
 80006dc:	4b06      	ldr	r3, [pc, #24]	@ (80006f8 <UART_Init+0x140>)
 80006de:	69db      	ldr	r3, [r3, #28]
 80006e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d0f9      	beq.n	80006dc <UART_Init+0x124>
}
 80006e8:	bf00      	nop
 80006ea:	bf00      	nop
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr
 80006f4:	40021000 	.word	0x40021000
 80006f8:	40004400 	.word	0x40004400

080006fc <UART_ReceiveChar>:

char UART_ReceiveChar()
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
    while (!(USART2->ISR & USART_ISR_RXNE)); // Wait until data is received
 8000700:	bf00      	nop
 8000702:	4b07      	ldr	r3, [pc, #28]	@ (8000720 <UART_ReceiveChar+0x24>)
 8000704:	69db      	ldr	r3, [r3, #28]
 8000706:	f003 0320 	and.w	r3, r3, #32
 800070a:	2b00      	cmp	r3, #0
 800070c:	d0f9      	beq.n	8000702 <UART_ReceiveChar+0x6>
    return ((char)(USART2->RDR & 0xFF));
 800070e:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <UART_ReceiveChar+0x24>)
 8000710:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000712:	b29b      	uxth	r3, r3
 8000714:	b2db      	uxtb	r3, r3
}
 8000716:	4618      	mov	r0, r3
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr
 8000720:	40004400 	.word	0x40004400

08000724 <UART_SendChar>:
	USART2->ISR &= ~USART_ISR_TC;
}


void UART_SendChar(char c)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	71fb      	strb	r3, [r7, #7]
    // Wait until the transmit data register is empty
    while (!(USART2->ISR & USART_ISR_TXE));
 800072e:	bf00      	nop
 8000730:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <UART_SendChar+0x4c>)
 8000732:	69db      	ldr	r3, [r3, #28]
 8000734:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000738:	2b00      	cmp	r3, #0
 800073a:	d0f9      	beq.n	8000730 <UART_SendChar+0xc>
    USART2->TDR = c; // Transmit the character
 800073c:	4b0c      	ldr	r3, [pc, #48]	@ (8000770 <UART_SendChar+0x4c>)
 800073e:	79fa      	ldrb	r2, [r7, #7]
 8000740:	b292      	uxth	r2, r2
 8000742:	851a      	strh	r2, [r3, #40]	@ 0x28
	UART_Delay(300);
 8000744:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000748:	f000 f82a 	bl	80007a0 <UART_Delay>

    // Writing USART_DR automatically clears the TXE flag
	while (!(USART2->ISR & USART_ISR_TC));   		  // wait until TC bit is set
 800074c:	bf00      	nop
 800074e:	4b08      	ldr	r3, [pc, #32]	@ (8000770 <UART_SendChar+0x4c>)
 8000750:	69db      	ldr	r3, [r3, #28]
 8000752:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000756:	2b00      	cmp	r3, #0
 8000758:	d0f9      	beq.n	800074e <UART_SendChar+0x2a>
	USART2->ISR &= ~USART_ISR_TC;
 800075a:	4b05      	ldr	r3, [pc, #20]	@ (8000770 <UART_SendChar+0x4c>)
 800075c:	69db      	ldr	r3, [r3, #28]
 800075e:	4a04      	ldr	r2, [pc, #16]	@ (8000770 <UART_SendChar+0x4c>)
 8000760:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000764:	61d3      	str	r3, [r2, #28]
}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40004400 	.word	0x40004400

08000774 <UART_SendString>:

void UART_SendString(char* str)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
    while (*str)
 800077c:	e006      	b.n	800078c <UART_SendString+0x18>
    {
        UART_SendChar(*str++);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	1c5a      	adds	r2, r3, #1
 8000782:	607a      	str	r2, [r7, #4]
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff ffcc 	bl	8000724 <UART_SendChar>
    while (*str)
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d1f4      	bne.n	800077e <UART_SendString+0xa>
    }
}
 8000794:	bf00      	nop
 8000796:	bf00      	nop
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
	...

080007a0 <UART_Delay>:

void UART_Delay(uint32_t us)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
	uint32_t time = 100*us/7;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	2264      	movs	r2, #100	@ 0x64
 80007ac:	fb03 f202 	mul.w	r2, r3, r2
 80007b0:	4b0a      	ldr	r3, [pc, #40]	@ (80007dc <UART_Delay+0x3c>)
 80007b2:	fba3 1302 	umull	r1, r3, r3, r2
 80007b6:	1ad2      	subs	r2, r2, r3
 80007b8:	0852      	lsrs	r2, r2, #1
 80007ba:	4413      	add	r3, r2
 80007bc:	089b      	lsrs	r3, r3, #2
 80007be:	60fb      	str	r3, [r7, #12]
	while(--time);
 80007c0:	bf00      	nop
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	3b01      	subs	r3, #1
 80007c6:	60fb      	str	r3, [r7, #12]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d1f9      	bne.n	80007c2 <UART_Delay+0x22>
}
 80007ce:	bf00      	nop
 80007d0:	bf00      	nop
 80007d2:	3714      	adds	r7, #20
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	24924925 	.word	0x24924925

080007e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80007e4:	4b06      	ldr	r3, [pc, #24]	@ (8000800 <SystemInit+0x20>)
 80007e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007ea:	4a05      	ldr	r2, [pc, #20]	@ (8000800 <SystemInit+0x20>)
 80007ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	e000ed00 	.word	0xe000ed00

08000804 <TIM2_IRQHandler>:

//******************************************************************************************
// This function is to handle Timer2 Interrupt, triggered when rising edge is detected
//******************************************************************************************
void TIM2_IRQHandler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
	// Capture event on CH1 only
	if (TIM2->SR & TIM_SR_CC1IF)
 800080a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800080e:	691b      	ldr	r3, [r3, #16]
 8000810:	f003 0302 	and.w	r3, r3, #2
 8000814:	2b00      	cmp	r3, #0
 8000816:	d020      	beq.n	800085a <TIM2_IRQHandler+0x56>
    {
		// Current captured counter
		uint32_t current_ticks = TIM2->CCR1;
 8000818:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800081c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800081e:	607b      	str	r3, [r7, #4]

        // MP-Sept-25: Revised and simplified code
        // Let's skip first reading to ensure we have valid signal to work with
        if (!first_capture)
 8000820:	4b11      	ldr	r3, [pc, #68]	@ (8000868 <TIM2_IRQHandler+0x64>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	b2db      	uxtb	r3, r3
 8000826:	f083 0301 	eor.w	r3, r3, #1
 800082a:	b2db      	uxtb	r3, r3
 800082c:	2b00      	cmp	r3, #0
 800082e:	d006      	beq.n	800083e <TIM2_IRQHandler+0x3a>
        {
        	// Calculate period using current and last rising edge values
        	// This should handle overflow automatically
        	period_ticks = (current_ticks - last_capture);
 8000830:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <TIM2_IRQHandler+0x68>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	687a      	ldr	r2, [r7, #4]
 8000836:	1ad3      	subs	r3, r2, r3
 8000838:	4a0d      	ldr	r2, [pc, #52]	@ (8000870 <TIM2_IRQHandler+0x6c>)
 800083a:	6013      	str	r3, [r2, #0]
 800083c:	e002      	b.n	8000844 <TIM2_IRQHandler+0x40>
        }
        else
        {
        	// Skip very first reading
        	first_capture = false;
 800083e:	4b0a      	ldr	r3, [pc, #40]	@ (8000868 <TIM2_IRQHandler+0x64>)
 8000840:	2200      	movs	r2, #0
 8000842:	701a      	strb	r2, [r3, #0]
        }
        // Save for next edge
        last_capture = current_ticks;
 8000844:	4a09      	ldr	r2, [pc, #36]	@ (800086c <TIM2_IRQHandler+0x68>)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	6013      	str	r3, [r2, #0]

    	// Clear flag
    	TIM2->SR &= ~TIM_SR_CC1IF;
 800084a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800084e:	691b      	ldr	r3, [r3, #16]
 8000850:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000854:	f023 0302 	bic.w	r3, r3, #2
 8000858:	6113      	str	r3, [r2, #16]
    }
}
 800085a:	bf00      	nop
 800085c:	370c      	adds	r7, #12
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	20000000 	.word	0x20000000
 800086c:	20000078 	.word	0x20000078
 8000870:	2000007c 	.word	0x2000007c

08000874 <USART2_Init>:
//	while ( (USART2->ISR & USART_ISR_TEACK) == 0); // Verify that the USART is ready for reception
//	while ( (USART2->ISR & USART_ISR_REACK) == 0); // Verify that the USART is ready for transmission
//}

void USART2_Init(int baudrate)
{
 8000874:	b480      	push	{r7}
 8000876:	b085      	sub	sp, #20
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
    // Enable clocks
    RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;
 800087c:	4b44      	ldr	r3, [pc, #272]	@ (8000990 <USART2_Init+0x11c>)
 800087e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000880:	4a43      	ldr	r2, [pc, #268]	@ (8000990 <USART2_Init+0x11c>)
 8000882:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000886:	6593      	str	r3, [r2, #88]	@ 0x58
    RCC->AHB2ENR  |= RCC_AHB2ENR_GPIOAEN;
 8000888:	4b41      	ldr	r3, [pc, #260]	@ (8000990 <USART2_Init+0x11c>)
 800088a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088c:	4a40      	ldr	r2, [pc, #256]	@ (8000990 <USART2_Init+0x11c>)
 800088e:	f043 0301 	orr.w	r3, r3, #1
 8000892:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // ----------------------------
    // Configure PA2 (USART2_TX), PA3 (USART2_RX)
    // ----------------------------
    GPIOA->MODER &= ~((3u << (2*2)) | (3u << (3*2)));
 8000894:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800089e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80008a2:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  ((2u << (2*2)) | (2u << (3*2)));  		// 10 = alternate function
 80008a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80008ae:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80008b2:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] &= ~((0xFu << (2*4)) | (0xFu << (3*4)));
 80008b4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80008b8:	6a1b      	ldr	r3, [r3, #32]
 80008ba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80008be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80008c2:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=  ((7u << (2*4)) | (7u << (3*4))); 		// AF7 = USART2
 80008c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80008c8:	6a1b      	ldr	r3, [r3, #32]
 80008ca:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80008ce:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80008d2:	6213      	str	r3, [r2, #32]
    GPIOA->OTYPER &= ~((1u<<2) | (1u<<3));             		// push-pull
 80008d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80008de:	f023 030c 	bic.w	r3, r3, #12
 80008e2:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR |= ((3u << (2*2)) | (3u << (3*2))); 		// very high speed
 80008e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80008e8:	689b      	ldr	r3, [r3, #8]
 80008ea:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80008ee:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 80008f2:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= ~((3u << (2*2)) | (3u << (3*2)));  		// no pull
 80008f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80008f8:	68db      	ldr	r3, [r3, #12]
 80008fa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80008fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000902:	60d3      	str	r3, [r2, #12]

    // Disable USART before config
    USART2->CR1 &= ~USART_CR1_UE;
 8000904:	4b23      	ldr	r3, [pc, #140]	@ (8000994 <USART2_Init+0x120>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a22      	ldr	r2, [pc, #136]	@ (8000994 <USART2_Init+0x120>)
 800090a:	f023 0301 	bic.w	r3, r3, #1
 800090e:	6013      	str	r3, [r2, #0]

    // Word length = 8, no parity, oversampling = 16
    USART2->CR1 &= ~(USART_CR1_M | USART_CR1_PCE | USART_CR1_OVER8);
 8000910:	4b20      	ldr	r3, [pc, #128]	@ (8000994 <USART2_Init+0x120>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a1f      	ldr	r2, [pc, #124]	@ (8000994 <USART2_Init+0x120>)
 8000916:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800091a:	f423 4314 	bic.w	r3, r3, #37888	@ 0x9400
 800091e:	6013      	str	r3, [r2, #0]

    // Stop bits = 1
    USART2->CR2 &= ~USART_CR2_STOP;
 8000920:	4b1c      	ldr	r3, [pc, #112]	@ (8000994 <USART2_Init+0x120>)
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	4a1b      	ldr	r2, [pc, #108]	@ (8000994 <USART2_Init+0x120>)
 8000926:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800092a:	6053      	str	r3, [r2, #4]

    // No flow control
    USART2->CR3 &= ~(USART_CR3_RTSE | USART_CR3_CTSE);
 800092c:	4b19      	ldr	r3, [pc, #100]	@ (8000994 <USART2_Init+0x120>)
 800092e:	689b      	ldr	r3, [r3, #8]
 8000930:	4a18      	ldr	r2, [pc, #96]	@ (8000994 <USART2_Init+0x120>)
 8000932:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000936:	6093      	str	r3, [r2, #8]

    // MP-Sept-25: Set Baud rate --- Update for 16MHz or 80MHz
    //uint32_t pclk1 = 16000000UL; /// if HSI at 16MHz, APB1 prescaler = 1
    uint32_t pclk1 = 80000000UL;  // if PLL at 80 MHz, APB1 prescaler = 1
 8000938:	4b17      	ldr	r3, [pc, #92]	@ (8000998 <USART2_Init+0x124>)
 800093a:	60fb      	str	r3, [r7, #12]
    USART2->BRR = (pclk1 + (baudrate/2U)) / baudrate;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	085a      	lsrs	r2, r3, #1
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	441a      	add	r2, r3
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	4913      	ldr	r1, [pc, #76]	@ (8000994 <USART2_Init+0x120>)
 8000948:	fbb2 f3f3 	udiv	r3, r2, r3
 800094c:	60cb      	str	r3, [r1, #12]

    // Enable transmitter and receiver
    USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;
 800094e:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <USART2_Init+0x120>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a10      	ldr	r2, [pc, #64]	@ (8000994 <USART2_Init+0x120>)
 8000954:	f043 030c 	orr.w	r3, r3, #12
 8000958:	6013      	str	r3, [r2, #0]

    // Enable USART
    USART2->CR1 |= USART_CR1_UE;
 800095a:	4b0e      	ldr	r3, [pc, #56]	@ (8000994 <USART2_Init+0x120>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	4a0d      	ldr	r2, [pc, #52]	@ (8000994 <USART2_Init+0x120>)
 8000960:	f043 0301 	orr.w	r3, r3, #1
 8000964:	6013      	str	r3, [r2, #0]

    while (!(USART2->ISR & USART_ISR_TEACK));
 8000966:	bf00      	nop
 8000968:	4b0a      	ldr	r3, [pc, #40]	@ (8000994 <USART2_Init+0x120>)
 800096a:	69db      	ldr	r3, [r3, #28]
 800096c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000970:	2b00      	cmp	r3, #0
 8000972:	d0f9      	beq.n	8000968 <USART2_Init+0xf4>
    while (!(USART2->ISR & USART_ISR_REACK));
 8000974:	bf00      	nop
 8000976:	4b07      	ldr	r3, [pc, #28]	@ (8000994 <USART2_Init+0x120>)
 8000978:	69db      	ldr	r3, [r3, #28]
 800097a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800097e:	2b00      	cmp	r3, #0
 8000980:	d0f9      	beq.n	8000976 <USART2_Init+0x102>
}
 8000982:	bf00      	nop
 8000984:	bf00      	nop
 8000986:	3714      	adds	r7, #20
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr
 8000990:	40021000 	.word	0x40021000
 8000994:	40004400 	.word	0x40004400
 8000998:	04c4b400 	.word	0x04c4b400

0800099c <USART2_WriteChar>:

//******************************************************************************************
// USART Write functions for testing
//******************************************************************************************
void USART2_WriteChar(char c)
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	4603      	mov	r3, r0
 80009a4:	71fb      	strb	r3, [r7, #7]
    while (!(USART2->ISR & USART_ISR_TXE)); // wait until TX buffer empty - blocking
 80009a6:	bf00      	nop
 80009a8:	4b07      	ldr	r3, [pc, #28]	@ (80009c8 <USART2_WriteChar+0x2c>)
 80009aa:	69db      	ldr	r3, [r3, #28]
 80009ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d0f9      	beq.n	80009a8 <USART2_WriteChar+0xc>
    USART2->TDR = c;
 80009b4:	4b04      	ldr	r3, [pc, #16]	@ (80009c8 <USART2_WriteChar+0x2c>)
 80009b6:	79fa      	ldrb	r2, [r7, #7]
 80009b8:	b292      	uxth	r2, r2
 80009ba:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 80009bc:	bf00      	nop
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr
 80009c8:	40004400 	.word	0x40004400

080009cc <USART2_WriteString>:

void USART2_WriteString(const char *s)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
    while (*s)
 80009d4:	e006      	b.n	80009e4 <USART2_WriteString+0x18>
    {
        USART2_WriteChar(*s++);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	1c5a      	adds	r2, r3, #1
 80009da:	607a      	str	r2, [r7, #4]
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff ffdc 	bl	800099c <USART2_WriteChar>
    while (*s)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d1f4      	bne.n	80009d6 <USART2_WriteString+0xa>
    }
}
 80009ec:	bf00      	nop
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
	...

080009f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80009f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a30 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009fc:	f7ff fef0 	bl	80007e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a00:	480c      	ldr	r0, [pc, #48]	@ (8000a34 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a02:	490d      	ldr	r1, [pc, #52]	@ (8000a38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a04:	4a0d      	ldr	r2, [pc, #52]	@ (8000a3c <LoopForever+0xe>)
  movs r3, #0
 8000a06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a08:	e002      	b.n	8000a10 <LoopCopyDataInit>

08000a0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a0e:	3304      	adds	r3, #4

08000a10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a14:	d3f9      	bcc.n	8000a0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a16:	4a0a      	ldr	r2, [pc, #40]	@ (8000a40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a18:	4c0a      	ldr	r4, [pc, #40]	@ (8000a44 <LoopForever+0x16>)
  movs r3, #0
 8000a1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a1c:	e001      	b.n	8000a22 <LoopFillZerobss>

08000a1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a20:	3204      	adds	r2, #4

08000a22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a24:	d3fb      	bcc.n	8000a1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a26:	f000 f89f 	bl	8000b68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a2a:	f7ff fcf5 	bl	8000418 <main>

08000a2e <LoopForever>:

LoopForever:
    b LoopForever
 8000a2e:	e7fe      	b.n	8000a2e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a30:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000a34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a38:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000a3c:	08000d84 	.word	0x08000d84
  ldr r2, =_sbss
 8000a40:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000a44:	200001b8 	.word	0x200001b8

08000a48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a48:	e7fe      	b.n	8000a48 <ADC1_2_IRQHandler>

08000a4a <atoi>:
 8000a4a:	220a      	movs	r2, #10
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	f000 b87b 	b.w	8000b48 <strtol>
	...

08000a54 <_strtol_l.isra.0>:
 8000a54:	2b24      	cmp	r3, #36	@ 0x24
 8000a56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a5a:	4686      	mov	lr, r0
 8000a5c:	4690      	mov	r8, r2
 8000a5e:	d801      	bhi.n	8000a64 <_strtol_l.isra.0+0x10>
 8000a60:	2b01      	cmp	r3, #1
 8000a62:	d106      	bne.n	8000a72 <_strtol_l.isra.0+0x1e>
 8000a64:	f000 f87a 	bl	8000b5c <__errno>
 8000a68:	2316      	movs	r3, #22
 8000a6a:	6003      	str	r3, [r0, #0]
 8000a6c:	2000      	movs	r0, #0
 8000a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a72:	4834      	ldr	r0, [pc, #208]	@ (8000b44 <_strtol_l.isra.0+0xf0>)
 8000a74:	460d      	mov	r5, r1
 8000a76:	462a      	mov	r2, r5
 8000a78:	f815 4b01 	ldrb.w	r4, [r5], #1
 8000a7c:	5d06      	ldrb	r6, [r0, r4]
 8000a7e:	f016 0608 	ands.w	r6, r6, #8
 8000a82:	d1f8      	bne.n	8000a76 <_strtol_l.isra.0+0x22>
 8000a84:	2c2d      	cmp	r4, #45	@ 0x2d
 8000a86:	d110      	bne.n	8000aaa <_strtol_l.isra.0+0x56>
 8000a88:	782c      	ldrb	r4, [r5, #0]
 8000a8a:	2601      	movs	r6, #1
 8000a8c:	1c95      	adds	r5, r2, #2
 8000a8e:	f033 0210 	bics.w	r2, r3, #16
 8000a92:	d115      	bne.n	8000ac0 <_strtol_l.isra.0+0x6c>
 8000a94:	2c30      	cmp	r4, #48	@ 0x30
 8000a96:	d10d      	bne.n	8000ab4 <_strtol_l.isra.0+0x60>
 8000a98:	782a      	ldrb	r2, [r5, #0]
 8000a9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8000a9e:	2a58      	cmp	r2, #88	@ 0x58
 8000aa0:	d108      	bne.n	8000ab4 <_strtol_l.isra.0+0x60>
 8000aa2:	786c      	ldrb	r4, [r5, #1]
 8000aa4:	3502      	adds	r5, #2
 8000aa6:	2310      	movs	r3, #16
 8000aa8:	e00a      	b.n	8000ac0 <_strtol_l.isra.0+0x6c>
 8000aaa:	2c2b      	cmp	r4, #43	@ 0x2b
 8000aac:	bf04      	itt	eq
 8000aae:	782c      	ldrbeq	r4, [r5, #0]
 8000ab0:	1c95      	addeq	r5, r2, #2
 8000ab2:	e7ec      	b.n	8000a8e <_strtol_l.isra.0+0x3a>
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d1f6      	bne.n	8000aa6 <_strtol_l.isra.0+0x52>
 8000ab8:	2c30      	cmp	r4, #48	@ 0x30
 8000aba:	bf14      	ite	ne
 8000abc:	230a      	movne	r3, #10
 8000abe:	2308      	moveq	r3, #8
 8000ac0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8000ac4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8000ac8:	2200      	movs	r2, #0
 8000aca:	fbbc f9f3 	udiv	r9, ip, r3
 8000ace:	4610      	mov	r0, r2
 8000ad0:	fb03 ca19 	mls	sl, r3, r9, ip
 8000ad4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8000ad8:	2f09      	cmp	r7, #9
 8000ada:	d80f      	bhi.n	8000afc <_strtol_l.isra.0+0xa8>
 8000adc:	463c      	mov	r4, r7
 8000ade:	42a3      	cmp	r3, r4
 8000ae0:	dd1b      	ble.n	8000b1a <_strtol_l.isra.0+0xc6>
 8000ae2:	1c57      	adds	r7, r2, #1
 8000ae4:	d007      	beq.n	8000af6 <_strtol_l.isra.0+0xa2>
 8000ae6:	4581      	cmp	r9, r0
 8000ae8:	d314      	bcc.n	8000b14 <_strtol_l.isra.0+0xc0>
 8000aea:	d101      	bne.n	8000af0 <_strtol_l.isra.0+0x9c>
 8000aec:	45a2      	cmp	sl, r4
 8000aee:	db11      	blt.n	8000b14 <_strtol_l.isra.0+0xc0>
 8000af0:	fb00 4003 	mla	r0, r0, r3, r4
 8000af4:	2201      	movs	r2, #1
 8000af6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8000afa:	e7eb      	b.n	8000ad4 <_strtol_l.isra.0+0x80>
 8000afc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8000b00:	2f19      	cmp	r7, #25
 8000b02:	d801      	bhi.n	8000b08 <_strtol_l.isra.0+0xb4>
 8000b04:	3c37      	subs	r4, #55	@ 0x37
 8000b06:	e7ea      	b.n	8000ade <_strtol_l.isra.0+0x8a>
 8000b08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8000b0c:	2f19      	cmp	r7, #25
 8000b0e:	d804      	bhi.n	8000b1a <_strtol_l.isra.0+0xc6>
 8000b10:	3c57      	subs	r4, #87	@ 0x57
 8000b12:	e7e4      	b.n	8000ade <_strtol_l.isra.0+0x8a>
 8000b14:	f04f 32ff 	mov.w	r2, #4294967295
 8000b18:	e7ed      	b.n	8000af6 <_strtol_l.isra.0+0xa2>
 8000b1a:	1c53      	adds	r3, r2, #1
 8000b1c:	d108      	bne.n	8000b30 <_strtol_l.isra.0+0xdc>
 8000b1e:	2322      	movs	r3, #34	@ 0x22
 8000b20:	f8ce 3000 	str.w	r3, [lr]
 8000b24:	4660      	mov	r0, ip
 8000b26:	f1b8 0f00 	cmp.w	r8, #0
 8000b2a:	d0a0      	beq.n	8000a6e <_strtol_l.isra.0+0x1a>
 8000b2c:	1e69      	subs	r1, r5, #1
 8000b2e:	e006      	b.n	8000b3e <_strtol_l.isra.0+0xea>
 8000b30:	b106      	cbz	r6, 8000b34 <_strtol_l.isra.0+0xe0>
 8000b32:	4240      	negs	r0, r0
 8000b34:	f1b8 0f00 	cmp.w	r8, #0
 8000b38:	d099      	beq.n	8000a6e <_strtol_l.isra.0+0x1a>
 8000b3a:	2a00      	cmp	r2, #0
 8000b3c:	d1f6      	bne.n	8000b2c <_strtol_l.isra.0+0xd8>
 8000b3e:	f8c8 1000 	str.w	r1, [r8]
 8000b42:	e794      	b.n	8000a6e <_strtol_l.isra.0+0x1a>
 8000b44:	08000c7c 	.word	0x08000c7c

08000b48 <strtol>:
 8000b48:	4613      	mov	r3, r2
 8000b4a:	460a      	mov	r2, r1
 8000b4c:	4601      	mov	r1, r0
 8000b4e:	4802      	ldr	r0, [pc, #8]	@ (8000b58 <strtol+0x10>)
 8000b50:	6800      	ldr	r0, [r0, #0]
 8000b52:	f7ff bf7f 	b.w	8000a54 <_strtol_l.isra.0>
 8000b56:	bf00      	nop
 8000b58:	20000004 	.word	0x20000004

08000b5c <__errno>:
 8000b5c:	4b01      	ldr	r3, [pc, #4]	@ (8000b64 <__errno+0x8>)
 8000b5e:	6818      	ldr	r0, [r3, #0]
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	20000004 	.word	0x20000004

08000b68 <__libc_init_array>:
 8000b68:	b570      	push	{r4, r5, r6, lr}
 8000b6a:	4d0d      	ldr	r5, [pc, #52]	@ (8000ba0 <__libc_init_array+0x38>)
 8000b6c:	4c0d      	ldr	r4, [pc, #52]	@ (8000ba4 <__libc_init_array+0x3c>)
 8000b6e:	1b64      	subs	r4, r4, r5
 8000b70:	10a4      	asrs	r4, r4, #2
 8000b72:	2600      	movs	r6, #0
 8000b74:	42a6      	cmp	r6, r4
 8000b76:	d109      	bne.n	8000b8c <__libc_init_array+0x24>
 8000b78:	4d0b      	ldr	r5, [pc, #44]	@ (8000ba8 <__libc_init_array+0x40>)
 8000b7a:	4c0c      	ldr	r4, [pc, #48]	@ (8000bac <__libc_init_array+0x44>)
 8000b7c:	f000 f818 	bl	8000bb0 <_init>
 8000b80:	1b64      	subs	r4, r4, r5
 8000b82:	10a4      	asrs	r4, r4, #2
 8000b84:	2600      	movs	r6, #0
 8000b86:	42a6      	cmp	r6, r4
 8000b88:	d105      	bne.n	8000b96 <__libc_init_array+0x2e>
 8000b8a:	bd70      	pop	{r4, r5, r6, pc}
 8000b8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b90:	4798      	blx	r3
 8000b92:	3601      	adds	r6, #1
 8000b94:	e7ee      	b.n	8000b74 <__libc_init_array+0xc>
 8000b96:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b9a:	4798      	blx	r3
 8000b9c:	3601      	adds	r6, #1
 8000b9e:	e7f2      	b.n	8000b86 <__libc_init_array+0x1e>
 8000ba0:	08000d7c 	.word	0x08000d7c
 8000ba4:	08000d7c 	.word	0x08000d7c
 8000ba8:	08000d7c 	.word	0x08000d7c
 8000bac:	08000d80 	.word	0x08000d80

08000bb0 <_init>:
 8000bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bb2:	bf00      	nop
 8000bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bb6:	bc08      	pop	{r3}
 8000bb8:	469e      	mov	lr, r3
 8000bba:	4770      	bx	lr

08000bbc <_fini>:
 8000bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bbe:	bf00      	nop
 8000bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bc2:	bc08      	pop	{r3}
 8000bc4:	469e      	mov	lr, r3
 8000bc6:	4770      	bx	lr
