{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585920162723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585920162739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 22:22:42 2020 " "Processing started: Fri Apr 03 22:22:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585920162739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1585920162739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cy10lp -c cy10lp " "Command: quartus_sta cy10lp -c cy10lp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1585920162739 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1585920162930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1585920163622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585920163707 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585920163707 ""}
{ "Info" "ISTA_SDC_FOUND" "cy10lp.sdc " "Reading SDC File: 'cy10lp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585920164975 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1585920165042 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1585920165042 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Timing Analyzer" 0 -1 1585920165042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1585920165042 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585920165057 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1585920165088 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585920165442 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1585920165594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.495 " "Worst-case setup slack is 1.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.495               0.000 CLK_SDRAM  " "    1.495               0.000 CLK_SDRAM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.367               0.000 CLK_RISCV  " "    7.367               0.000 CLK_RISCV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.179               0.000 JTAG_TCK  " "   94.179               0.000 JTAG_TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585920165800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 CLK_RISCV  " "    0.417               0.000 CLK_RISCV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 CLK_SDRAM  " "    0.454               0.000 CLK_SDRAM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 JTAG_TCK  " "    0.455               0.000 JTAG_TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585920165837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.722 " "Worst-case recovery slack is 5.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.722               0.000 CLK_SDRAM  " "    5.722               0.000 CLK_SDRAM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.954               0.000 CLK_RISCV  " "   44.954               0.000 CLK_RISCV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585920165865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.152 " "Worst-case removal slack is 1.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152               0.000 CLK_RISCV  " "    1.152               0.000 CLK_RISCV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.027               0.000 CLK_SDRAM  " "    3.027               0.000 CLK_SDRAM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585920165892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.643 " "Worst-case minimum pulse width slack is 4.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.643               0.000 CLK_SDRAM  " "    4.643               0.000 CLK_SDRAM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.979               0.000 CLK_SDRAM_EXT  " "    4.979               0.000 CLK_SDRAM_EXT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.927               0.000 MAX10_CLK2_50  " "    9.927               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.617               0.000 CLK_RISCV  " "   24.617               0.000 CLK_RISCV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.715               0.000 JTAG_TCK  " "   99.715               0.000 JTAG_TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1585920165927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1585920165927 ""}
{ "Info" "ISTA_REPORT_NET_DELAY_INFO" "Net Delay Summary " "Net Delay Summary" { { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1585920165942 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "         Name  Slack    Req Actual            From              To Type  " "         Name  Slack    Req Actual            From              To Type " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1585920165942 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "============= ====== ====== ====== =============== =============== ====  " "============= ====== ====== ====== =============== =============== ==== " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1585920165942 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.273  8.000  2.727 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] " "set_net_delay  5.273  8.000  2.727 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1585920165942 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1585920165942 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1585920165942 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1585920165942 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.482  8.000  2.518 \[get_registers *\] " "set_net_delay  5.482  8.000  2.518 \[get_registers *\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1585920165942 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1585920165942 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1585920165942 ""}  } {  } 0 332163 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585920165942 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585920166251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 26 " "Number of Synchronizer Chains Found: 26" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585920166251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585920166251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.692 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.692" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585920166251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.454 ns " "Worst Case Available Settling Time: 11.454 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585920166251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585920166251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585920166251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1585920166251 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1585920166251 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585920166584 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1585920166586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585920166962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 22:22:46 2020 " "Processing ended: Fri Apr 03 22:22:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585920166962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585920166962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585920166962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1585920166962 ""}
