0.6
2018.2
Jun 14 2018
20:41:02
D:/verilog/FA_SysVerilog/project/FA/FA.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/verilog/FA_SysVerilog/src/full_adder.sv,1656063223,systemVerilog,,D:/verilog/FA_SysVerilog/src/full_adder_tb.sv,,full_adder,,,,,,,,
D:/verilog/FA_SysVerilog/src/full_adder_tb.sv,1656064393,systemVerilog,,,,full_adder_tb,,,,,,,,
