============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep 14 14:33:15 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../01_src/01_rtl/biss_test.v(84)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 12 view nodes, 78 trigger nets, 78 data nets.
KIT-1004 : Chipwatcher code = 1011100100111001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=12,BUS_DIN_NUM=78,BUS_CTRL_NUM=204,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb0100101,32'sb0101101,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb01101110,32'sb010000010,32'sb010001000}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=226) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=226) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=12,BUS_DIN_NUM=78,BUS_CTRL_NUM=204,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb0100101,32'sb0101101,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb01101110,32'sb010000010,32'sb010001000}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=78,BUS_CTRL_NUM=204,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb0100101,32'sb0101101,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb01101110,32'sb010000010,32'sb010001000}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011010) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=12,BUS_DIN_NUM=78,BUS_CTRL_NUM=204,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb0100101,32'sb0101101,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb01101110,32'sb010000010,32'sb010001000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=226)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=226)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=12,BUS_DIN_NUM=78,BUS_CTRL_NUM=204,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb0100101,32'sb0101101,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb01101110,32'sb010000010,32'sb010001000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=78,BUS_CTRL_NUM=204,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb0100101,32'sb0101101,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb01101110,32'sb010000010,32'sb010001000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2988/46 useful/useless nets, 1588/32 useful/useless insts
SYN-1016 : Merged 56 instances.
SYN-1032 : 2445/16 useful/useless nets, 2235/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2429/16 useful/useless nets, 2223/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 671 better
SYN-1014 : Optimize round 2
SYN-1032 : 1898/60 useful/useless nets, 1692/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.926785s wall, 1.000000s user + 0.937500s system = 1.937500s CPU (100.6%)

RUN-1004 : used memory is 117 MB, reserved memory is 87 MB, peak memory is 119 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1930/298 useful/useless nets, 1758/82 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2571 : Optimize after map_dsp, round 1, 410 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 70 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2589/4 useful/useless nets, 2417/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10359, tnet num: 2589, tinst num: 2416, tnode num: 12984, tedge num: 15503.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2589 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 404 (3.36), #lev = 7 (1.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 374 (3.43), #lev = 6 (1.46)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 851 instances into 374 LUTs, name keeping = 70%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 635 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 192 adder to BLE ...
SYN-4008 : Packed 192 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.074873s wall, 0.921875s user + 0.140625s system = 1.062500s CPU (98.8%)

RUN-1004 : used memory is 123 MB, reserved memory is 92 MB, peak memory is 147 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.117338s wall, 2.031250s user + 1.078125s system = 3.109375s CPU (99.7%)

RUN-1004 : used memory is 123 MB, reserved memory is 92 MB, peak memory is 147 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/error[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U2_control/error[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (287 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (465 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 34 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1669 instances
RUN-0007 : 629 luts, 805 seqs, 116 mslices, 66 lslices, 11 pads, 35 brams, 0 dsps
RUN-1001 : There are total 1875 nets
RUN-1001 : 955 nets have 2 pins
RUN-1001 : 754 nets have [3 - 5] pins
RUN-1001 : 109 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     342     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     461     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1667 instances, 629 luts, 805 seqs, 182 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8715, tnet num: 1873, tinst num: 1667, tnode num: 11814, tedge num: 14465.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1873 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.163830s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 488989
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1667.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 371728, overlap = 78.75
PHY-3002 : Step(2): len = 318162, overlap = 78.75
PHY-3002 : Step(3): len = 286891, overlap = 78.75
PHY-3002 : Step(4): len = 267983, overlap = 78.75
PHY-3002 : Step(5): len = 243826, overlap = 78.75
PHY-3002 : Step(6): len = 216274, overlap = 78.75
PHY-3002 : Step(7): len = 199148, overlap = 76.5
PHY-3002 : Step(8): len = 184935, overlap = 78.75
PHY-3002 : Step(9): len = 167530, overlap = 78.75
PHY-3002 : Step(10): len = 151122, overlap = 78.75
PHY-3002 : Step(11): len = 139960, overlap = 78.75
PHY-3002 : Step(12): len = 130708, overlap = 79.3125
PHY-3002 : Step(13): len = 114907, overlap = 81.125
PHY-3002 : Step(14): len = 106935, overlap = 79.75
PHY-3002 : Step(15): len = 102001, overlap = 79.6875
PHY-3002 : Step(16): len = 89170.6, overlap = 78.875
PHY-3002 : Step(17): len = 85306.3, overlap = 78.875
PHY-3002 : Step(18): len = 80448.4, overlap = 78.75
PHY-3002 : Step(19): len = 74128.9, overlap = 78.75
PHY-3002 : Step(20): len = 69535.2, overlap = 78.75
PHY-3002 : Step(21): len = 66368.8, overlap = 79.0625
PHY-3002 : Step(22): len = 61780.2, overlap = 79.75
PHY-3002 : Step(23): len = 58496.6, overlap = 79.5625
PHY-3002 : Step(24): len = 54265, overlap = 80.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.15991e-06
PHY-3002 : Step(25): len = 55546.1, overlap = 79.1562
PHY-3002 : Step(26): len = 56241.7, overlap = 78.8438
PHY-3002 : Step(27): len = 53770.6, overlap = 80.5938
PHY-3002 : Step(28): len = 53667.6, overlap = 76.5938
PHY-3002 : Step(29): len = 53655.7, overlap = 71.9375
PHY-3002 : Step(30): len = 53684.1, overlap = 78.9375
PHY-3002 : Step(31): len = 52032.6, overlap = 69.5938
PHY-3002 : Step(32): len = 51349.5, overlap = 67.5
PHY-3002 : Step(33): len = 50928.1, overlap = 65.7812
PHY-3002 : Step(34): len = 50550.1, overlap = 70.1875
PHY-3002 : Step(35): len = 49821.1, overlap = 70.2812
PHY-3002 : Step(36): len = 49329.1, overlap = 66.2188
PHY-3002 : Step(37): len = 48596.4, overlap = 66.4375
PHY-3002 : Step(38): len = 47627.6, overlap = 66.9375
PHY-3002 : Step(39): len = 46905.2, overlap = 68.375
PHY-3002 : Step(40): len = 45966.5, overlap = 70.75
PHY-3002 : Step(41): len = 44958.1, overlap = 70.5
PHY-3002 : Step(42): len = 43528.9, overlap = 66.625
PHY-3002 : Step(43): len = 41303.2, overlap = 67.9062
PHY-3002 : Step(44): len = 39555.6, overlap = 68.5
PHY-3002 : Step(45): len = 38401.5, overlap = 74.3125
PHY-3002 : Step(46): len = 37943.8, overlap = 73.6875
PHY-3002 : Step(47): len = 37681.1, overlap = 74.8125
PHY-3002 : Step(48): len = 37106, overlap = 78.125
PHY-3002 : Step(49): len = 36611.4, overlap = 80.9375
PHY-3002 : Step(50): len = 35984.6, overlap = 82.3438
PHY-3002 : Step(51): len = 35451.2, overlap = 83.2812
PHY-3002 : Step(52): len = 35250.5, overlap = 87.6875
PHY-3002 : Step(53): len = 35043.6, overlap = 89.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.31981e-06
PHY-3002 : Step(54): len = 35433.2, overlap = 94.0625
PHY-3002 : Step(55): len = 35907.5, overlap = 93.75
PHY-3002 : Step(56): len = 36164.9, overlap = 93.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.26396e-05
PHY-3002 : Step(57): len = 36548.1, overlap = 89.625
PHY-3002 : Step(58): len = 36731.3, overlap = 89.8438
PHY-3002 : Step(59): len = 36832.3, overlap = 92.125
PHY-3002 : Step(60): len = 36849.6, overlap = 92.125
PHY-3002 : Step(61): len = 36981.9, overlap = 80.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010529s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (742.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1873 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036800s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.91793e-06
PHY-3002 : Step(62): len = 43430.6, overlap = 45.9688
PHY-3002 : Step(63): len = 43599, overlap = 45.7812
PHY-3002 : Step(64): len = 43343.5, overlap = 45.375
PHY-3002 : Step(65): len = 43514.9, overlap = 44.375
PHY-3002 : Step(66): len = 43888, overlap = 44.75
PHY-3002 : Step(67): len = 43679, overlap = 44.7812
PHY-3002 : Step(68): len = 43669.3, overlap = 44.5
PHY-3002 : Step(69): len = 43479.6, overlap = 44.5625
PHY-3002 : Step(70): len = 43640, overlap = 43.4375
PHY-3002 : Step(71): len = 43780.2, overlap = 43.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.83587e-06
PHY-3002 : Step(72): len = 43322.8, overlap = 43.4688
PHY-3002 : Step(73): len = 43396.6, overlap = 43.0625
PHY-3002 : Step(74): len = 43396.6, overlap = 43.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.96717e-05
PHY-3002 : Step(75): len = 43305.4, overlap = 42.8125
PHY-3002 : Step(76): len = 43305.4, overlap = 42.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.93435e-05
PHY-3002 : Step(77): len = 43700.1, overlap = 40.8125
PHY-3002 : Step(78): len = 43700.1, overlap = 40.8125
PHY-3002 : Step(79): len = 43507, overlap = 40.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.55226e-05
PHY-3002 : Step(80): len = 44378.9, overlap = 34.8438
PHY-3002 : Step(81): len = 44618.8, overlap = 33.9062
PHY-3002 : Step(82): len = 44319.4, overlap = 33.0938
PHY-3002 : Step(83): len = 44524.5, overlap = 31.625
PHY-3002 : Step(84): len = 44770.1, overlap = 30.0312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1873 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.047536s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.12945e-05
PHY-3002 : Step(85): len = 44470.3, overlap = 70.3125
PHY-3002 : Step(86): len = 44575.7, overlap = 69.625
PHY-3002 : Step(87): len = 44745.4, overlap = 69.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.15001e-05
PHY-3002 : Step(88): len = 44841.6, overlap = 66.75
PHY-3002 : Step(89): len = 45435.8, overlap = 64.625
PHY-3002 : Step(90): len = 48366.4, overlap = 55.4375
PHY-3002 : Step(91): len = 47809.8, overlap = 56.3438
PHY-3002 : Step(92): len = 47550.3, overlap = 55.125
PHY-3002 : Step(93): len = 47390.7, overlap = 54.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000163
PHY-3002 : Step(94): len = 47269.2, overlap = 54.2812
PHY-3002 : Step(95): len = 47551.4, overlap = 53.875
PHY-3002 : Step(96): len = 48077.6, overlap = 51.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000326
PHY-3002 : Step(97): len = 48253.5, overlap = 51.125
PHY-3002 : Step(98): len = 49301.8, overlap = 50.5938
PHY-3002 : Step(99): len = 50784.3, overlap = 46.7188
PHY-3002 : Step(100): len = 50146.4, overlap = 46.9688
PHY-3002 : Step(101): len = 49801.6, overlap = 47.3438
PHY-3002 : Step(102): len = 49677.5, overlap = 46.8125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8715, tnet num: 1873, tinst num: 1667, tnode num: 11814, tedge num: 14465.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 97.88 peak overflow 3.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1875.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 64240, over cnt = 290(0%), over = 1057, worst = 27
PHY-1001 : End global iterations;  0.143330s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.1%)

PHY-1001 : Congestion index: top1 = 43.97, top5 = 26.27, top10 = 18.71, top15 = 13.59.
PHY-1001 : End incremental global routing;  0.203551s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (99.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1873 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.057486s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.5%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1650 has valid locations, 35 needs to be replaced
PHY-3001 : design contains 1701 instances, 629 luts, 839 seqs, 182 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 49895.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8851, tnet num: 1907, tinst num: 1701, tnode num: 12052, tedge num: 14669.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1907 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.181445s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(103): len = 50629.3, overlap = 4
PHY-3002 : Step(104): len = 51136.5, overlap = 4
PHY-3002 : Step(105): len = 51291.5, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00136593
PHY-3002 : Step(106): len = 51161.9, overlap = 4.25
PHY-3002 : Step(107): len = 51104.1, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00273186
PHY-3002 : Step(108): len = 51074.8, overlap = 4.25
PHY-3002 : Step(109): len = 51074.8, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1907 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.048369s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00028071
PHY-3002 : Step(110): len = 51102.2, overlap = 47.25
PHY-3002 : Step(111): len = 51102.2, overlap = 47.25
PHY-3001 : Final: Len = 51102.2, Over = 47.25
PHY-3001 : End incremental placement;  0.432757s wall, 0.437500s user + 0.296875s system = 0.734375s CPU (169.7%)

OPT-1001 : Total overflow 98.69 peak overflow 3.81
OPT-1001 : End high-fanout net optimization;  0.730725s wall, 0.703125s user + 0.312500s system = 1.015625s CPU (139.0%)

OPT-1001 : Current memory(MB): used = 192, reserve = 161, peak = 192.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1374/1909.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 66048, over cnt = 292(0%), over = 1047, worst = 27
PHY-1002 : len = 71576, over cnt = 234(0%), over = 605, worst = 17
PHY-1002 : len = 76512, over cnt = 91(0%), over = 183, worst = 7
PHY-1002 : len = 78816, over cnt = 9(0%), over = 19, worst = 3
PHY-1002 : len = 79008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.124004s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (138.6%)

PHY-1001 : Congestion index: top1 = 39.03, top5 = 27.56, top10 = 20.80, top15 = 15.65.
OPT-1001 : End congestion update;  0.173006s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (126.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1907 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.047790s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.1%)

OPT-0007 : Start: WNS -37 TNS -37 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -37 TNS -37 NUM_FEPS 1 with 4 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -37 TNS -37 NUM_FEPS 1 with 3 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS -37 TNS -37 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.223731s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (125.7%)

OPT-1001 : Current memory(MB): used = 190, reserve = 160, peak = 192.
OPT-1001 : End physical optimization;  1.128323s wall, 1.140625s user + 0.375000s system = 1.515625s CPU (134.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 629 LUT to BLE ...
SYN-4008 : Packed 629 LUT and 211 SEQ to BLE.
SYN-4003 : Packing 628 remaining SEQ's ...
SYN-4005 : Packed 352 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 276 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 905/1208 primitive instances ...
PHY-3001 : End packing;  0.068793s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.9%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 740 instances
RUN-1001 : 344 mslices, 343 lslices, 11 pads, 35 brams, 0 dsps
RUN-1001 : There are total 1704 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 830 nets have [3 - 5] pins
RUN-1001 : 111 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 738 instances, 687 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 51826.4, Over = 65.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7638, tnet num: 1702, tinst num: 738, tnode num: 9902, tedge num: 13041.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.212207s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.39269e-05
PHY-3002 : Step(112): len = 51220.6, overlap = 62
PHY-3002 : Step(113): len = 51018, overlap = 64
PHY-3002 : Step(114): len = 51013.3, overlap = 62.25
PHY-3002 : Step(115): len = 50896.1, overlap = 62.5
PHY-3002 : Step(116): len = 50946.8, overlap = 61.5
PHY-3002 : Step(117): len = 50795, overlap = 61.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.78538e-05
PHY-3002 : Step(118): len = 51040, overlap = 60.5
PHY-3002 : Step(119): len = 51344.4, overlap = 59.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000132748
PHY-3002 : Step(120): len = 52142.2, overlap = 58
PHY-3002 : Step(121): len = 54025.1, overlap = 51.5
PHY-3002 : Step(122): len = 54336.6, overlap = 43.5
PHY-3002 : Step(123): len = 54222.9, overlap = 41.25
PHY-3002 : Step(124): len = 54216, overlap = 42
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.140482s wall, 0.093750s user + 0.468750s system = 0.562500s CPU (400.4%)

PHY-3001 : Trial Legalized: Len = 67050.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.042190s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000738987
PHY-3002 : Step(125): len = 63730.8, overlap = 4.5
PHY-3002 : Step(126): len = 61554.7, overlap = 8.5
PHY-3002 : Step(127): len = 59380.6, overlap = 13.5
PHY-3002 : Step(128): len = 58400.4, overlap = 15.5
PHY-3002 : Step(129): len = 57778.4, overlap = 19.75
PHY-3002 : Step(130): len = 57352.6, overlap = 19.25
PHY-3002 : Step(131): len = 56977.8, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00147797
PHY-3002 : Step(132): len = 57284.9, overlap = 20.5
PHY-3002 : Step(133): len = 57357.3, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00295595
PHY-3002 : Step(134): len = 57520, overlap = 21
PHY-3002 : Step(135): len = 57655.6, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006953s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 62533, Over = 0
PHY-3001 : Spreading special nets. 20 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006985s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (223.7%)

PHY-3001 : 30 instances has been re-located, deltaX = 7, deltaY = 26, maxDist = 2.
PHY-3001 : Final: Len = 63736.8, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7638, tnet num: 1702, tinst num: 738, tnode num: 9902, tedge num: 13041.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 39/1704.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 81528, over cnt = 249(0%), over = 387, worst = 5
PHY-1002 : len = 82616, over cnt = 166(0%), over = 235, worst = 4
PHY-1002 : len = 85296, over cnt = 20(0%), over = 26, worst = 2
PHY-1002 : len = 85536, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 85560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.281245s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (122.2%)

PHY-1001 : Congestion index: top1 = 32.46, top5 = 25.20, top10 = 20.58, top15 = 16.69.
PHY-1001 : End incremental global routing;  0.344140s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (118.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.054472s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.436631s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (114.5%)

OPT-1001 : Current memory(MB): used = 189, reserve = 159, peak = 192.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1495/1704.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 85560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.46, top5 = 25.20, top10 = 20.58, top15 = 16.69.
OPT-1001 : End congestion update;  0.061239s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042223s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.0%)

OPT-0007 : Start: WNS 95 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 722 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 738 instances, 687 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 64064.4, Over = 0
PHY-3001 : End spreading;  0.005516s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (283.3%)

PHY-3001 : Final: Len = 64064.4, Over = 0
PHY-3001 : End incremental legalization;  0.036902s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.7%)

OPT-0007 : Iter 1: improved WNS 95 TNS 0 NUM_FEPS 0 with 4 cells processed and 170 slack improved
OPT-0007 : Iter 2: improved WNS 95 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.152230s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.6%)

OPT-1001 : Current memory(MB): used = 194, reserve = 164, peak = 194.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036299s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1476/1704.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 85840, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 85880, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 85936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033902s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (184.4%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 25.38, top10 = 20.68, top15 = 16.76.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041009s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 95 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.379310
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 95ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 722 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 738 instances, 687 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 64064.4, Over = 0
PHY-3001 : End spreading;  0.005267s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 64064.4, Over = 0
PHY-3001 : End incremental legalization;  0.037258s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (83.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042045s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.3%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1495/1704.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 85936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007530s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.67, top5 = 25.38, top10 = 20.68, top15 = 16.76.
OPT-1001 : End congestion update;  0.059822s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041381s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.5%)

OPT-0007 : Start: WNS 95 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 722 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 738 instances, 687 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 64128.4, Over = 0
PHY-3001 : End spreading;  0.005271s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (296.4%)

PHY-3001 : Final: Len = 64128.4, Over = 0
PHY-3001 : End incremental legalization;  0.037347s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.5%)

OPT-0007 : Iter 1: improved WNS 95 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 95 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.150189s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.0%)

OPT-1001 : Current memory(MB): used = 195, reserve = 165, peak = 196.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1489/1704.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86016, over cnt = 3(0%), over = 5, worst = 3
PHY-1002 : len = 86048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019776s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (395.0%)

PHY-1001 : Congestion index: top1 = 32.78, top5 = 25.45, top10 = 20.72, top15 = 16.78.
OPT-1001 : End congestion update;  0.071350s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (153.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027177s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.0%)

OPT-0007 : Start: WNS 95 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 722 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 738 instances, 687 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 64116.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005614s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (278.3%)

PHY-3001 : 1 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 2.
PHY-3001 : Final: Len = 64276.4, Over = 0
PHY-3001 : End incremental legalization;  0.031705s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.6%)

OPT-0007 : Iter 1: improved WNS 253 TNS 0 NUM_FEPS 0 with 1 cells processed and 158 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 722 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 738 instances, 687 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 64080.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005560s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 2.
PHY-3001 : Final: Len = 64240.4, Over = 0
PHY-3001 : End incremental legalization;  0.039724s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (393.3%)

OPT-0007 : Iter 2: improved WNS 253 TNS 0 NUM_FEPS 0 with 2 cells processed and 94 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 722 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 738 instances, 687 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 64080.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005509s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 2.
PHY-3001 : Final: Len = 64240.4, Over = 0
PHY-3001 : End incremental legalization;  0.038227s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.7%)

OPT-0007 : Iter 3: improved WNS 253 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 4: improved WNS 253 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.247780s wall, 0.390625s user + 0.140625s system = 0.531250s CPU (214.4%)

OPT-1001 : Current memory(MB): used = 197, reserve = 167, peak = 197.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042484s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 197, reserve = 167, peak = 197.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039820s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.7%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1486/1704.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86160, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 86184, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 86200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032227s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.0%)

PHY-1001 : Congestion index: top1 = 32.95, top5 = 25.48, top10 = 20.75, top15 = 16.79.
RUN-1001 : End congestion update;  0.079905s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.8%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.119951s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.2%)

OPT-1001 : Current memory(MB): used = 197, reserve = 167, peak = 197.
OPT-1001 : End physical optimization;  1.601850s wall, 1.812500s user + 0.187500s system = 2.000000s CPU (124.9%)

RUN-1003 : finish command "place" in  6.841898s wall, 8.921875s user + 7.078125s system = 16.000000s CPU (233.9%)

RUN-1004 : used memory is 176 MB, reserved memory is 145 MB, peak memory is 197 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 740 instances
RUN-1001 : 344 mslices, 343 lslices, 11 pads, 35 brams, 0 dsps
RUN-1001 : There are total 1704 nets
RUN-1001 : 707 nets have 2 pins
RUN-1001 : 830 nets have [3 - 5] pins
RUN-1001 : 111 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7638, tnet num: 1702, tinst num: 738, tnode num: 9902, tedge num: 13041.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 344 mslices, 343 lslices, 11 pads, 35 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 81552, over cnt = 258(0%), over = 407, worst = 5
PHY-1002 : len = 82648, over cnt = 171(0%), over = 248, worst = 4
PHY-1002 : len = 85576, over cnt = 21(0%), over = 29, worst = 3
PHY-1002 : len = 85872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.251611s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (130.4%)

PHY-1001 : Congestion index: top1 = 32.72, top5 = 25.31, top10 = 20.59, top15 = 16.70.
PHY-1001 : End global routing;  0.311144s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (125.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 213, reserve = 182, peak = 225.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_6 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 478, reserve = 451, peak = 478.
PHY-1001 : End build detailed router design. 3.529673s wall, 3.453125s user + 0.078125s system = 3.531250s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 43848, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 1.376639s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 43824, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.321711s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (102.0%)

PHY-1001 : Current memory(MB): used = 510, reserve = 484, peak = 510.
PHY-1001 : End phase 1; 1.709573s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 343320, over cnt = 78(0%), over = 78, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 511, reserve = 485, peak = 511.
PHY-1001 : End initial routed; 3.175675s wall, 3.578125s user + 0.218750s system = 3.796875s CPU (119.6%)

PHY-1001 : Update timing.....
PHY-1001 : 186/1532(12%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.722   |  -4.705   |   4   
RUN-1001 :   Hold   |   0.130   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.249847s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 513, reserve = 487, peak = 513.
PHY-1001 : End phase 2; 3.425608s wall, 3.828125s user + 0.218750s system = 4.046875s CPU (118.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 17 pins with SWNS -1.312ns STNS -4.013ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.041950s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.7%)

PHY-1022 : len = 343416, over cnt = 90(0%), over = 90, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.057897s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 343232, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.063265s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 343256, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.034800s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 343304, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.022500s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.4%)

PHY-1001 : Update timing.....
PHY-1001 : 185/1532(12%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.312   |  -4.013   |   4   
RUN-1001 :   Hold   |   0.130   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.225763s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 28 feed throughs used by 24 nets
PHY-1001 : End commit to database; 0.282978s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (104.9%)

PHY-1001 : Current memory(MB): used = 528, reserve = 503, peak = 528.
PHY-1001 : End phase 3; 0.840872s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 34 pins with SWNS -1.119ns STNS -3.736ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.087371s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.4%)

PHY-1022 : len = 343248, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.102729s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (91.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.119ns, -3.736ns, 4}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 342672, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.036492s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (342.5%)

PHY-1001 : Update timing.....
PHY-1001 : 180/1532(11%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.122   |  -3.739   |   4   
RUN-1001 :   Hold   |   0.130   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.291220s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (96.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 37 feed throughs used by 33 nets
PHY-1001 : End commit to database; 0.272624s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.2%)

PHY-1001 : Current memory(MB): used = 529, reserve = 504, peak = 529.
PHY-1001 : End phase 4; 0.721337s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (110.5%)

PHY-1003 : Routed, final wirelength = 342672
PHY-1001 : Current memory(MB): used = 529, reserve = 504, peak = 529.
PHY-1001 : End export database. 0.010153s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  10.450164s wall, 10.765625s user + 0.359375s system = 11.125000s CPU (106.5%)

RUN-1003 : finish command "route" in  11.005050s wall, 11.343750s user + 0.421875s system = 11.765625s CPU (106.9%)

RUN-1004 : used memory is 484 MB, reserved memory is 458 MB, peak memory is 529 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     1028   out of  19600    5.24%
#reg                      839   out of  19600    4.28%
#le                      1304
  #lut only               465   out of   1304   35.66%
  #reg only               276   out of   1304   21.17%
  #lut&reg                563   out of   1304   43.17%
#dsp                        0   out of     29    0.00%
#bram                      35   out of     64   54.69%
  #bram9k                  35
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        251
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   208
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        26
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/clk_out_reg1_reg_syn_5.q1    23
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1304   |846     |182     |846     |35      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |279    |239     |38      |135     |0       |0       |
|  U4_led                             |led            |77     |65      |9       |35      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |944    |539     |135     |667     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |944    |539     |135     |667     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |452    |210     |0       |452     |0       |0       |
|        reg_inst                     |register       |450    |208     |0       |450     |0       |0       |
|        tap_inst                     |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                   |trigger        |492    |329     |135     |215     |0       |0       |
|        bus_inst                     |bus_top        |245    |166     |78      |99      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |100    |66      |34      |34      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |18     |12      |6       |6       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |85     |57      |28      |33      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |26     |16      |10      |10      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |141    |96      |29      |77      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       696   
    #2          2       511   
    #3          3       245   
    #4          4        74   
    #5        5-10      113   
    #6        11-50      40   
    #7       51-100      2    
    #8       101-500     5    
  Average     3.20            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7638, tnet num: 1702, tinst num: 738, tnode num: 9902, tedge num: 13041.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1702 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_6
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: 6d6458017f3d3ab082cc4c2b37a07296eeb03e73527435d34d0286e21f76d1b2 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 738
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1704, pip num: 20154
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 37
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1500 valid insts, and 51104 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101001011100100111001
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.743270s wall, 25.062500s user + 0.078125s system = 25.140625s CPU (916.4%)

RUN-1004 : used memory is 500 MB, reserved memory is 477 MB, peak memory is 676 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240914_143315.log"
