============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 27 2019  07:09:17 pm
  Module:                 AddShift
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                      launch                                   0 R 
(AddShift.sdc_line_11_19_1)      ext delay                     +100     100 R 
InputVector[0]                   in port        13 166.3    0    +0     100 R 
ADDER/A9[1] 
  g7010__3457/A                                                  +0     100   
  g7010__3457/Z                  XOR2_C          2  37.7  277  +180     280 R 
  g6878__7765/B                                                  +0     280   
  g6878__7765/Z                  XNOR2_C         3  50.0  265  +210     490 F 
  g6802__7654/B                                                  +0     490   
  g6802__7654/Z                  XOR2_C          3  42.7  268  +201     691 F 
  CPA_1_g1497__9867/A                                            +0     691   
  CPA_1_g1497__9867/Z            AND2_H          1  20.9   57  +140     831 F 
  CPA_1_g1494__2833/A                                            +0     831   
  CPA_1_g1494__2833/COUT         ADDF_E          1  19.5  139  +231    1062 F 
  CPA_1_g1493__2006/CIN                                          +0    1062   
  CPA_1_g1493__2006/COUT         ADDF_E          1  19.5  138  +152    1214 F 
  CPA_1_g1492__1297/CIN                                          +0    1214   
  CPA_1_g1492__1297/COUT         ADDF_E          1  19.5  136  +152    1365 F 
  CPA_1_g1491__1237/CIN                                          +0    1365   
  CPA_1_g1491__1237/COUT         ADDF_E          1  19.5  140  +151    1517 F 
  CPA_1_g1490__2007/CIN                                          +0    1517   
  CPA_1_g1490__2007/COUT         ADDF_E          1  19.5  136  +152    1668 F 
  CPA_1_g1489__3779/CIN                                          +0    1668   
  CPA_1_g1489__3779/COUT         ADDF_E          1  19.5  139  +151    1820 F 
  CPA_1_g1488__4599/CIN                                          +0    1820   
  CPA_1_g1488__4599/COUT         ADDF_E          1  19.5  139  +152    1971 F 
  CPA_1_g1487__3717/CIN                                          +0    1971   
  CPA_1_g1487__3717/COUT         ADDF_E          1  19.5  139  +152    2123 F 
  CPA_1_g1486__1377/CIN                                          +0    2123   
  CPA_1_g1486__1377/COUT         ADDF_E          1  19.5  139  +152    2275 F 
  CPA_1_g1485__8867/CIN                                          +0    2275   
  CPA_1_g1485__8867/COUT         ADDF_E          1  19.5  139  +152    2426 F 
  CPA_1_g1484__7654/CIN                                          +0    2426   
  CPA_1_g1484__7654/COUT         ADDF_E          1  19.5  139  +152    2578 F 
  CPA_1_g1483__7557/CIN                                          +0    2578   
  CPA_1_g1483__7557/COUT         ADDF_E          1  19.5  139  +152    2730 F 
  CPA_1_g1482__7837/CIN                                          +0    2730   
  CPA_1_g1482__7837/COUT         ADDF_E          1  19.5  139  +152    2882 F 
  CPA_1_g1481__6179/CIN                                          +0    2882   
  CPA_1_g1481__6179/COUT         ADDF_E          1  19.5  139  +152    3033 F 
  CPA_1_g1480__1279/CIN                                          +0    3033   
  CPA_1_g1480__1279/COUT         ADDF_E          1  19.5  139  +152    3185 F 
  CPA_1_g1479__3457/CIN                                          +0    3185   
  CPA_1_g1479__3457/COUT         ADDF_E          1  19.5  139  +152    3337 F 
  CPA_1_g1478__9771/CIN                                          +0    3337   
  CPA_1_g1478__9771/COUT         ADDF_E          1  19.5  137  +152    3489 F 
  CPA_1_g1477__2005/CIN                                          +0    3489   
  CPA_1_g1477__2005/COUT         ADDF_E          1  19.5  137  +151    3640 F 
  CPA_1_g1476__1122/CIN                                          +0    3640   
  CPA_1_g1476__1122/COUT         ADDF_E          1  19.5  139  +151    3791 F 
  CPA_1_g1475__2001/CIN                                          +0    3791   
  CPA_1_g1475__2001/COUT         ADDF_E          1  19.5  139  +152    3943 F 
  CPA_1_g1474__5927/CIN                                          +0    3943   
  CPA_1_g1474__5927/COUT         ADDF_E          1  19.5  137  +152    4095 F 
  CPA_1_g1473__6789/CIN                                          +0    4095   
  CPA_1_g1473__6789/COUT         ADDF_E          1  19.5  139  +151    4246 F 
  CPA_1_g1472__1591/CIN                                          +0    4246   
  CPA_1_g1472__1591/COUT         ADDF_E          1  19.5  139  +152    4398 F 
  CPA_1_g1471__9719/CIN                                          +0    4398   
  CPA_1_g1471__9719/COUT         ADDF_E          1  19.5  139  +152    4550 F 
  CPA_1_g1470__3377/CIN                                          +0    4550   
  CPA_1_g1470__3377/COUT         ADDF_E          1  19.5  139  +152    4702 F 
  CPA_1_g1469__9867/CIN                                          +0    4702   
  CPA_1_g1469__9867/COUT         ADDF_E          1  19.5  139  +152    4854 F 
  CPA_1_g1468__7765/CIN                                          +0    4854   
  CPA_1_g1468__7765/COUT         ADDF_E          1  19.5  139  +152    5005 F 
  CPA_1_g1467__7547/CIN                                          +0    5005   
  CPA_1_g1467__7547/COUT         ADDF_E          1  19.5  139  +152    5157 F 
  CPA_1_g1466__2833/CIN                                          +0    5157   
  CPA_1_g1466__2833/COUT         ADDF_E          1  19.5  139  +152    5309 F 
  CPA_1_g1465__2006/CIN                                          +0    5309   
  CPA_1_g1465__2006/COUT         ADDF_E          1  19.5  139  +152    5461 F 
  CPA_1_g1464__1297/CIN                                          +0    5461   
  CPA_1_g1464__1297/COUT         ADDF_E          1  19.5  139  +152    5613 F 
  CPA_1_g1463__1237/CIN                                          +0    5613   
  CPA_1_g1463__1237/COUT         ADDF_E          1  19.5  140  +152    5764 F 
  CPA_1_g1462__2007/CIN                                          +0    5764   
  CPA_1_g1462__2007/COUT         ADDF_E          1  19.5  140  +152    5916 F 
  CPA_1_g1461__3779/CIN                                          +0    5916   
  CPA_1_g1461__3779/COUT         ADDF_E          1  18.2  136  +149    6066 F 
  CPA_1_g1460__4599/B                                            +0    6066   
  CPA_1_g1460__4599/Z            XOR2_C          1   8.8  138  +113    6179 R 
ADDER/OutputVector[39] 
OutputVector[39]            <<<  out port                        +0    6179 R 
(AddShift.sdc_line_12)           ext delay                     +200    6379 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                              20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   13621ps 
Start-point  : InputVector[0]
End-point    : OutputVector[39]
