# compile vhdl design source files
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sources_1/ip/RAM/RAM_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sim_1/new/RAM_tb.vhd"

# Do not sort compile order
nosort
