Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jan 08 12:01:02 2023
| Host         : DESKTOP-QUS580R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nexys4_timing_summary_routed.rpt -rpx Nexys4_timing_summary_routed.rpx
| Design       : Nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.945        0.000                      0                  355        0.071        0.000                      0                  355        4.500        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.945        0.000                      0                  351        0.071        0.000                      0                  351        4.500        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.259        0.000                      0                    4        0.941        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.693ns (29.636%)  route 4.020ns (70.364%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.708     5.310    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDSE (Prop_fdse_C_Q)         0.456     5.766 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.972     6.738    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.152     6.890 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.451     7.341    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.326     7.667 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.762     8.429    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     8.553 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=1, routed)           0.680     9.233    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124     9.357 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.000     9.357    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X2Y100         MUXF7 (Prop_muxf7_I1_O)      0.214     9.571 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.452    10.023    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.297    10.320 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.703    11.023    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.606    15.029    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    14.968    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 1.693ns (30.652%)  route 3.830ns (69.348%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.708     5.310    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDSE (Prop_fdse_C_Q)         0.456     5.766 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.972     6.738    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.152     6.890 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.451     7.341    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.326     7.667 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.762     8.429    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     8.553 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=1, routed)           0.680     9.233    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124     9.357 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.000     9.357    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X2Y100         MUXF7 (Prop_muxf7_I1_O)      0.214     9.571 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.452    10.023    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.297    10.320 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.513    10.834    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.606    15.029    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDRE (Setup_fdre_C_CE)      -0.169    15.004    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 1.693ns (30.652%)  route 3.830ns (69.348%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.708     5.310    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDSE (Prop_fdse_C_Q)         0.456     5.766 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.972     6.738    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.152     6.890 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.451     7.341    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.326     7.667 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.762     8.429    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     8.553 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=1, routed)           0.680     9.233    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124     9.357 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.000     9.357    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X2Y100         MUXF7 (Prop_muxf7_I1_O)      0.214     9.571 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.452    10.023    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.297    10.320 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.513    10.834    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.606    15.029    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDRE (Setup_fdre_C_CE)      -0.169    15.004    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.693ns (30.688%)  route 3.824ns (69.312%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.708     5.310    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDSE (Prop_fdse_C_Q)         0.456     5.766 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.972     6.738    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.152     6.890 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.451     7.341    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.326     7.667 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.762     8.429    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     8.553 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=1, routed)           0.680     9.233    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124     9.357 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.000     9.357    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X2Y100         MUXF7 (Prop_muxf7_I1_O)      0.214     9.571 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.452    10.023    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]_i_4_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.297    10.320 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.507    10.827    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.588    15.010    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y100         FDRE (Setup_fdre_C_CE)      -0.205    15.029    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.410ns (27.844%)  route 3.654ns (72.156%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.708     5.310    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDSE (Prop_fdse_C_Q)         0.456     5.766 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.972     6.738    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.152     6.890 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.451     7.341    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.326     7.667 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.821     8.487    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.150     8.637 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.915     9.552    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.326     9.878 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.496    10.374    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.604    15.027    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y97          FDRE (Setup_fdre_C_CE)      -0.205    14.966    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.410ns (27.844%)  route 3.654ns (72.156%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.708     5.310    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDSE (Prop_fdse_C_Q)         0.456     5.766 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.972     6.738    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.152     6.890 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.451     7.341    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.326     7.667 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.821     8.487    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.150     8.637 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.915     9.552    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.326     9.878 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.496    10.374    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.604    15.027    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y97          FDRE (Setup_fdre_C_CE)      -0.205    14.966    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.410ns (27.844%)  route 3.654ns (72.156%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.708     5.310    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDSE (Prop_fdse_C_Q)         0.456     5.766 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.972     6.738    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.152     6.890 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.451     7.341    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.326     7.667 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.821     8.487    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.150     8.637 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.915     9.552    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.326     9.878 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.496    10.374    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.604    15.027    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y97          FDRE (Setup_fdre_C_CE)      -0.205    14.966    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.410ns (27.844%)  route 3.654ns (72.156%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.708     5.310    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDSE (Prop_fdse_C_Q)         0.456     5.766 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.972     6.738    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.152     6.890 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.451     7.341    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.326     7.667 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.821     8.487    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.150     8.637 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.915     9.552    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.326     9.878 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.496    10.374    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.604    15.027    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y97          FDRE (Setup_fdre_C_CE)      -0.205    14.966    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.410ns (28.433%)  route 3.549ns (71.567%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.708     5.310    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDSE (Prop_fdse_C_Q)         0.456     5.766 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.972     6.738    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.152     6.890 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.451     7.341    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.326     7.667 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.821     8.487    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.150     8.637 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.915     9.552    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.326     9.878 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.391    10.269    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.606    15.029    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.968    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 1.410ns (28.635%)  route 3.514ns (71.365%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.708     5.310    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y108         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDSE (Prop_fdse_C_Q)         0.456     5.766 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.972     6.738    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.152     6.890 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.451     7.341    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y107         LUT4 (Prop_lut4_I3_O)        0.326     7.667 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=11, routed)          0.821     8.487    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X3Y102         LUT5 (Prop_lut5_I4_O)        0.150     8.637 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.915     9.552    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.326     9.878 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.356    10.234    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.604    15.027    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    14.966    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  4.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.128%)  route 0.216ns (50.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=26, routed)          0.216     1.905    Inst_TempSensorCtl/Inst_TWICtl/state_3[3]
    SLICE_X4Y100         LUT5 (Prop_lut5_I2_O)        0.045     1.950 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[0]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.868     2.034    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.091     1.879    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.783    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[4]_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.997    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.783    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[4]_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.231ns (44.973%)  route 0.283ns (55.027%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.598     1.517    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/Q
                         net (fo=29, routed)          0.229     1.887    Inst_TempSensorCtl/Inst_TWICtl/state_3[0]
    SLICE_X2Y99          LUT6 (Prop_lut6_I2_O)        0.045     1.932 f  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[1]_i_2/O
                         net (fo=1, routed)           0.054     1.986    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[1]_i_2_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.045     2.031 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.031    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[1]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.878     2.043    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     1.918    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 btn_u/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_u/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.953%)  route 0.330ns (70.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    btn_u/clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  btn_u/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  btn_u/Q1_reg/Q
                         net (fo=1, routed)           0.330     1.995    btn_u/Q1_reg_n_0
    SLICE_X0Y106         FDRE                                         r  btn_u/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.871     2.036    btn_u/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  btn_u/Q2_reg/C
                         clock pessimism             -0.245     1.790    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.070     1.860    btn_u/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.783    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[4]_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.033 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.033    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]_i_1_n_4
    SLICE_X1Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.783    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[4]_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]_i_1_n_6
    SLICE_X1Y100         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y100         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDSE (Hold_fdse_C_D)         0.105     1.896    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.783    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[4]_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.036 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.036    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.783    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt[4]_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.943 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.047 r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.047    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]_i_1_n_5
    SLICE_X1Y101         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.872     2.037    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y101         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDSE (Hold_fdse_C_D)         0.105     1.896    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.529%)  route 0.369ns (66.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.598     1.517    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/Q
                         net (fo=29, routed)          0.369     2.027    Inst_TempSensorCtl/Inst_TWICtl/state_3[0]
    SLICE_X2Y99          LUT6 (Prop_lut6_I2_O)        0.045     2.072 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_2/O
                         net (fo=1, routed)           0.000     2.072    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_2_n_0
    SLICE_X2Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.878     2.043    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120     1.917    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     b1_rx/FSM_sequential_r_SM_Main_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     b1_rx/FSM_sequential_r_SM_Main_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     b1_rx/FSM_sequential_r_SM_Main_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     b1_rx/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     b1_rx/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     b1_rx/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     b1_rx/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     b1_rx/r_Clk_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     b1_rx/r_Clk_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    b1_tx/FSM_sequential_r_SM_Main_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    b1_tx/o_TX_Serial_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    b1_tx/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    b1_tx/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    b1_tx/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    b1_tx/r_Clk_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    b1_tx/r_Clk_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    b1_tx/r_Clk_Count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    b1_tx/r_Clk_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    b1_tx/r_TX_Data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    b1_tx/r_TX_Data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    b1_tx/r_TX_Data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    b1_tx/r_TX_Data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    b1_tx/r_TX_Data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     b1_rx/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     b1_rx/FSM_sequential_r_SM_Main_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     b1_rx/FSM_sequential_r_SM_Main_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     b1_rx/FSM_sequential_r_SM_Main_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     b1_rx/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     b1_rx/r_Bit_Index_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.608ns (20.608%)  route 2.342ns (79.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.726     5.329    btn_c/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  btn_c/Q3_reg/Q
                         net (fo=3, routed)           0.673     6.457    btn_c/Q3
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.152     6.609 f  btn_c/state[2]_i_1/O
                         net (fo=27, routed)          1.670     8.279    unitate_cc/AR[0]
    SLICE_X1Y113         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.584    15.006    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/C
                         clock pessimism              0.180    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X1Y113         FDCE (Recov_fdce_C_CLR)     -0.613    14.538    unitate_cc/FSM_sequential_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.608ns (20.608%)  route 2.342ns (79.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.726     5.329    btn_c/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  btn_c/Q3_reg/Q
                         net (fo=3, routed)           0.673     6.457    btn_c/Q3
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.152     6.609 f  btn_c/state[2]_i_1/O
                         net (fo=27, routed)          1.670     8.279    unitate_cc/AR[0]
    SLICE_X1Y113         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.584    15.006    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                         clock pessimism              0.180    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X1Y113         FDCE (Recov_fdce_C_CLR)     -0.613    14.538    unitate_cc/FSM_sequential_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.608ns (21.572%)  route 2.210ns (78.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.726     5.329    btn_c/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  btn_c/Q3_reg/Q
                         net (fo=3, routed)           0.673     6.457    btn_c/Q3
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.152     6.609 f  btn_c/state[2]_i_1/O
                         net (fo=27, routed)          1.538     8.147    unitate_cc/AR[0]
    SLICE_X3Y113         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.584    15.006    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                         clock pessimism              0.180    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.613    14.538    unitate_cc/FSM_sequential_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.608ns (21.572%)  route 2.210ns (78.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.726     5.329    btn_c/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  btn_c/Q3_reg/Q
                         net (fo=3, routed)           0.673     6.457    btn_c/Q3
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.152     6.609 f  btn_c/state[2]_i_1/O
                         net (fo=27, routed)          1.538     8.147    unitate_cc/AR[0]
    SLICE_X3Y113         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.584    15.006    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[3]/C
                         clock pessimism              0.180    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X3Y113         FDCE (Recov_fdce_C_CLR)     -0.613    14.538    unitate_cc/FSM_sequential_stare_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  6.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.231ns (22.146%)  route 0.812ns (77.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    btn_c/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 f  btn_c/Q2_reg/Q
                         net (fo=4, routed)           0.188     1.841    btn_c/Q2
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.103     1.944 f  btn_c/state[2]_i_1/O
                         net (fo=27, routed)          0.624     2.567    unitate_cc/AR[0]
    SLICE_X3Y113         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.866     2.031    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                         clock pessimism             -0.245     1.785    
    SLICE_X3Y113         FDCE (Remov_fdce_C_CLR)     -0.159     1.626    unitate_cc/FSM_sequential_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.231ns (22.146%)  route 0.812ns (77.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    btn_c/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 f  btn_c/Q2_reg/Q
                         net (fo=4, routed)           0.188     1.841    btn_c/Q2
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.103     1.944 f  btn_c/state[2]_i_1/O
                         net (fo=27, routed)          0.624     2.567    unitate_cc/AR[0]
    SLICE_X3Y113         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.866     2.031    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[3]/C
                         clock pessimism             -0.245     1.785    
    SLICE_X3Y113         FDCE (Remov_fdce_C_CLR)     -0.159     1.626    unitate_cc/FSM_sequential_stare_cur_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.231ns (21.271%)  route 0.855ns (78.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    btn_c/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 f  btn_c/Q2_reg/Q
                         net (fo=4, routed)           0.188     1.841    btn_c/Q2
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.103     1.944 f  btn_c/state[2]_i_1/O
                         net (fo=27, routed)          0.667     2.610    unitate_cc/AR[0]
    SLICE_X1Y113         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.866     2.031    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/C
                         clock pessimism             -0.245     1.785    
    SLICE_X1Y113         FDCE (Remov_fdce_C_CLR)     -0.159     1.626    unitate_cc/FSM_sequential_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.231ns (21.271%)  route 0.855ns (78.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.605     1.524    btn_c/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 f  btn_c/Q2_reg/Q
                         net (fo=4, routed)           0.188     1.841    btn_c/Q2
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.103     1.944 f  btn_c/state[2]_i_1/O
                         net (fo=27, routed)          0.667     2.610    unitate_cc/AR[0]
    SLICE_X1Y113         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.866     2.031    unitate_cc/clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                         clock pessimism             -0.245     1.785    
    SLICE_X1Y113         FDCE (Remov_fdce_C_CLR)     -0.159     1.626    unitate_cc/FSM_sequential_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.984    





