# Day 1 ‚Äì Basic RTL Design and Simulation

## ‚úÖ Objective
- To design and verify a simple RTL circuit using Verilog.
- Write a testbench to apply input vectors.
- Simulate using **iverilog** and visualize results with **GTKWave**.

## üõ†Ô∏è Tools Used
-iVerilog ‚Üí Open-source Verilog compiler and simulator, used to compile and run Verilog design files.
-GTKWave ‚Üí Waveform viewer to analyze simulation output signals visually (timing diagrams).
-Yosys ‚Üí Open-source framework for RTL synthesis, mainly used to synthesize Verilog code into a gate-level netlist.

iVerilog ‚Üí For compiling and simulating Verilog code.

GTKWave ‚Üí For viewing waveforms generated by simulation.

Yosys ‚Üí For performing synthesis (converting RTL design into gate-level representation).

**üìò Key Terms**
-Design ‚Üí The main Verilog code/module that implements the required logic or digital circuit (e.g., adder, counter, FSM).
-Testbench ‚Üí A separate Verilog file written to test the design. It applies input stimulus, monitors outputs, and verifies that the design works correctly. The testbench is not synthesized, it is only for simulation.

**Lab Session 1 ‚Äì Activities and Commands**
1. Virtual Machine Setup
‚¶Å	Opened the VM for the RTL workshop.
‚¶Å	Cloned the workshop repository:
git clone (https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git)

Navigated into the library:
cd sky130RTLDesignAndSynthesisWorkshop
cd my_lib
ls -- # Viewing all .library files used for synthesis 

2.Verilog Simulation with iVerilog
‚¶Å	Navigated to Verilog files folder:
cd sky130RTLDesignAndSynthesisWorkshop
cd verilog_files/

Compiled RTL and testbench:
iverilog good_mux.v tb_good_mux.v 
Checked compiled output:
ls 
./a.out 

Generated GTK waveform dump which happended internally 
vcd-file gtk-tb-goodmux.vcd 

Opened GTKWave to view waveform:
gtkwave tb_good_mux.vcd ‚Üí opens waveform for verification.

Comments:
‚¶Å	iverilog goodmux.v tb-goodmux.v ‚Üí compiles design and testbench.
‚¶Å	gtkwave gtk-tb-goodmux.vcd 
4. RTL Synthesis with Yosys
‚¶Å	Invoked Yosys:
yosys 
Steps in Yosys workflow:
1.	Read Liberty file (standard cell info for synthesis):
read_liberty -lib path/to/file.lib 
Read Verilog design:
read_verilog path/to/design.v 
Perform synthesis (synth - top module):
synth -top <module_name> 
Generate netlist using ABC:
abc -liberty path/to/file.lib 
Analyze and show results:
show 
Comments:
‚¶Å	read_liberty ‚Üí loads standard cell library for synthesis.
‚¶Å	read_verilog ‚Üí loads the design RTL.
‚¶Å	synth -top ‚Üí synthesizes the design module.
‚¶Å	abc -liberty ‚Üí maps design to technology cells.
‚¶Å	show ‚Üí visualizes netlist or synthesis results.
