

================================================================
== Vitis HLS Report for 'needwun_Pipeline_trace'
================================================================
* Date:           Sat Apr  5 08:32:43 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.943 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- trace   |        ?|        ?|         3|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      227|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      100|    -|
|Register             |        -|     -|      223|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      223|      327|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln64_1_fu_231_p2   |         +|   0|  0|  16|          15|          15|
    |add_ln64_fu_237_p2     |         +|   0|  0|  16|          15|          15|
    |add_ln66_fu_258_p2     |         +|   0|  0|  71|          64|           1|
    |grp_fu_162_p2          |         +|   0|  0|  39|          32|           2|
    |grp_fu_167_p2          |         +|   0|  0|  39|          32|           2|
    |ap_condition_164       |       and|   0|  0|   2|           1|           1|
    |icmp_ln62_1_fu_199_p2  |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln62_fu_193_p2    |      icmp|   0|  0|  20|          32|           1|
    |or_ln62_fu_205_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 227|         225|          41|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |SEQA_address0             |  14|          3|    7|         21|
    |SEQB_address0             |  14|          3|    7|         21|
    |a_idx_fu_58               |   9|          2|   32|         64|
    |a_str_idx_fu_50           |   9|          2|   64|        128|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3   |   9|          2|    1|          2|
    |ap_sig_allocacmp_a_idx_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_b_idx_1  |   9|          2|   32|         64|
    |b_idx_fu_54               |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 100|         22|  209|        432|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_idx_1_reg_337                   |  32|   0|   32|          0|
    |a_idx_fu_58                       |  32|   0|   32|          0|
    |a_str_idx_fu_50                   |  64|   0|   64|          0|
    |alignedA_addr_reg_355             |   8|   0|    8|          0|
    |alignedB_addr_reg_360             |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |b_idx_1_reg_332                   |  32|   0|   32|          0|
    |b_idx_fu_54                       |  32|   0|   32|          0|
    |or_ln62_reg_342                   |   1|   0|    1|          0|
    |ptr_load_reg_351                  |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 223|   0|  223|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_trace|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_trace|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_trace|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_trace|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_trace|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_trace|  return value|
|SEQA_address0           |  out|    7|   ap_memory|                    SEQA|         array|
|SEQA_ce0                |  out|    1|   ap_memory|                    SEQA|         array|
|SEQA_q0                 |   in|    8|   ap_memory|                    SEQA|         array|
|SEQB_address0           |  out|    7|   ap_memory|                    SEQB|         array|
|SEQB_ce0                |  out|    1|   ap_memory|                    SEQB|         array|
|SEQB_q0                 |   in|    8|   ap_memory|                    SEQB|         array|
|ptr_address0            |  out|   15|   ap_memory|                     ptr|         array|
|ptr_ce0                 |  out|    1|   ap_memory|                     ptr|         array|
|ptr_q0                  |   in|    8|   ap_memory|                     ptr|         array|
|alignedA_address0       |  out|    8|   ap_memory|                alignedA|         array|
|alignedA_ce0            |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_we0            |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_d0             |  out|    8|   ap_memory|                alignedA|         array|
|alignedA_address1       |  out|    8|   ap_memory|                alignedA|         array|
|alignedA_ce1            |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_we1            |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_d1             |  out|    8|   ap_memory|                alignedA|         array|
|alignedB_address0       |  out|    8|   ap_memory|                alignedB|         array|
|alignedB_ce0            |  out|    1|   ap_memory|                alignedB|         array|
|alignedB_we0            |  out|    1|   ap_memory|                alignedB|         array|
|alignedB_d0             |  out|    8|   ap_memory|                alignedB|         array|
|alignedB_address1       |  out|    8|   ap_memory|                alignedB|         array|
|alignedB_ce1            |  out|    1|   ap_memory|                alignedB|         array|
|alignedB_we1            |  out|    1|   ap_memory|                alignedB|         array|
|alignedB_d1             |  out|    8|   ap_memory|                alignedB|         array|
|b_str_idx_2_out         |  out|   32|      ap_vld|         b_str_idx_2_out|       pointer|
|b_str_idx_2_out_ap_vld  |  out|    1|      ap_vld|         b_str_idx_2_out|       pointer|
+------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_str_idx = alloca i32 1"   --->   Operation 6 'alloca' 'a_str_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_idx = alloca i32 1"   --->   Operation 7 'alloca' 'b_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_idx = alloca i32 1"   --->   Operation 8 'alloca' 'a_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ptr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedA, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQA, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.41ns)   --->   "%store_ln0 = store i32 128, i32 %a_idx"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 15 [1/1] (0.41ns)   --->   "%store_ln0 = store i32 128, i32 %b_idx"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %a_str_idx"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%b_idx_1 = load i32 %b_idx" [nw.c:63]   --->   Operation 18 'load' 'b_idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%a_idx_1 = load i32 %a_idx"   --->   Operation 19 'load' 'a_idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln62 = icmp_sgt  i32 %a_idx_1, i32 0" [nw.c:62]   --->   Operation 20 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln62_1 = icmp_sgt  i32 %b_idx_1, i32 0" [nw.c:62]   --->   Operation 21 'icmp' 'icmp_ln62_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.12ns)   --->   "%or_ln62 = or i1 %icmp_ln62, i1 %icmp_ln62_1" [nw.c:62]   --->   Operation 22 'or' 'or_ln62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %or_ln62, void %pad_a.exitStub, void %while.body" [nw.c:62]   --->   Operation 23 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %a_idx_1"   --->   Operation 24 'trunc' 'empty_16' <Predicate = (or_ln62)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %b_idx_1" [nw.c:63]   --->   Operation 25 'trunc' 'empty_17' <Predicate = (or_ln62)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i32 %b_idx_1" [nw.c:63]   --->   Operation 26 'trunc' 'trunc_ln63' <Predicate = (or_ln62)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln63, i7 0" [nw.c:63]   --->   Operation 27 'bitconcatenate' 'shl_ln1' <Predicate = (or_ln62)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1 = add i15 %empty_16, i15 %empty_17" [nw.c:64]   --->   Operation 28 'add' 'add_ln64_1' <Predicate = (or_ln62)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln64 = add i15 %add_ln64_1, i15 %shl_ln1" [nw.c:64]   --->   Operation 29 'add' 'add_ln64' <Predicate = (or_ln62)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i15 %add_ln64" [nw.c:64]   --->   Operation 30 'zext' 'zext_ln64' <Predicate = (or_ln62)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ptr_addr = getelementptr i8 %ptr, i64 0, i64 %zext_ln64" [nw.c:64]   --->   Operation 31 'getelementptr' 'ptr_addr' <Predicate = (or_ln62)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.24ns)   --->   "%ptr_load = load i15 %ptr_addr" [nw.c:64]   --->   Operation 32 'load' 'ptr_load' <Predicate = (or_ln62)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16641> <RAM>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%b_str_idx = load i64 %a_str_idx"   --->   Operation 33 'load' 'b_str_idx' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = trunc i64 %b_str_idx"   --->   Operation 34 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.14ns)   --->   "%add_ln66 = add i64 %b_str_idx, i64 1" [nw.c:66]   --->   Operation 36 'add' 'add_ln66' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [nw.c:63]   --->   Operation 37 'specloopname' 'specloopname_ln63' <Predicate = (or_ln62)> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (1.24ns)   --->   "%ptr_load = load i15 %ptr_addr" [nw.c:64]   --->   Operation 38 'load' 'ptr_load' <Predicate = (or_ln62)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16641> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%alignedA_addr = getelementptr i8 %alignedA, i64 0, i64 %b_str_idx" [nw.c:71]   --->   Operation 39 'getelementptr' 'alignedA_addr' <Predicate = (or_ln62)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%alignedB_addr = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx" [nw.c:72]   --->   Operation 40 'getelementptr' 'alignedB_addr' <Predicate = (or_ln62)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.34ns)   --->   "%switch_ln64 = switch i8 %ptr_load, void %if.else121, i8 92, void %if.then90, i8 60, void %if.then110" [nw.c:64]   --->   Operation 41 'switch' 'switch_ln64' <Predicate = (or_ln62)> <Delay = 0.34>
ST_3 : Operation 42 [1/1] (0.88ns)   --->   "%a_idx_3 = add i32 %a_idx_1, i32 4294967295" [nw.c:71]   --->   Operation 42 'add' 'a_idx_3' <Predicate = (or_ln62 & ptr_load == 60)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %a_idx_3" [nw.c:71]   --->   Operation 43 'zext' 'zext_ln71' <Predicate = (or_ln62 & ptr_load == 60)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%SEQA_addr_1 = getelementptr i8 %SEQA, i64 0, i64 %zext_ln71" [nw.c:71]   --->   Operation 44 'getelementptr' 'SEQA_addr_1' <Predicate = (or_ln62 & ptr_load == 60)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.56ns)   --->   "%SEQA_load_1 = load i7 %SEQA_addr_1" [nw.c:71]   --->   Operation 45 'load' 'SEQA_load_1' <Predicate = (or_ln62 & ptr_load == 60)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 46 [1/1] (0.62ns)   --->   "%store_ln72 = store i8 45, i8 %alignedB_addr" [nw.c:72]   --->   Operation 46 'store' 'store_ln72' <Predicate = (or_ln62 & ptr_load == 60)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 47 [1/1] (0.41ns)   --->   "%store_ln74 = store i32 %a_idx_3, i32 %a_idx" [nw.c:74]   --->   Operation 47 'store' 'store_ln74' <Predicate = (or_ln62 & ptr_load == 60)> <Delay = 0.41>
ST_3 : Operation 48 [1/1] (0.88ns)   --->   "%a_idx_2 = add i32 %a_idx_1, i32 4294967295" [nw.c:65]   --->   Operation 48 'add' 'a_idx_2' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %a_idx_2" [nw.c:65]   --->   Operation 49 'zext' 'zext_ln65' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%SEQA_addr = getelementptr i8 %SEQA, i64 0, i64 %zext_ln65" [nw.c:65]   --->   Operation 50 'getelementptr' 'SEQA_addr' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.56ns)   --->   "%SEQA_load = load i7 %SEQA_addr" [nw.c:65]   --->   Operation 51 'load' 'SEQA_load' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 52 [1/1] (0.88ns)   --->   "%b_idx_3 = add i32 %b_idx_1, i32 4294967295" [nw.c:66]   --->   Operation 52 'add' 'b_idx_3' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i32 %b_idx_3" [nw.c:66]   --->   Operation 53 'zext' 'zext_ln66' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%SEQB_addr_1 = getelementptr i8 %SEQB, i64 0, i64 %zext_ln66" [nw.c:66]   --->   Operation 54 'getelementptr' 'SEQB_addr_1' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (0.56ns)   --->   "%SEQB_load_1 = load i7 %SEQB_addr_1" [nw.c:66]   --->   Operation 55 'load' 'SEQB_load_1' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 56 [1/1] (0.41ns)   --->   "%store_ln69 = store i32 %a_idx_2, i32 %a_idx" [nw.c:69]   --->   Operation 56 'store' 'store_ln69' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.41>
ST_3 : Operation 57 [1/1] (0.41ns)   --->   "%store_ln69 = store i32 %b_idx_3, i32 %b_idx" [nw.c:69]   --->   Operation 57 'store' 'store_ln69' <Predicate = (or_ln62 & ptr_load == 92)> <Delay = 0.41>
ST_3 : Operation 58 [1/1] (0.62ns)   --->   "%store_ln76 = store i8 45, i8 %alignedA_addr" [nw.c:76]   --->   Operation 58 'store' 'store_ln76' <Predicate = (or_ln62 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 59 [1/1] (0.88ns)   --->   "%b_idx_2 = add i32 %b_idx_1, i32 4294967295" [nw.c:77]   --->   Operation 59 'add' 'b_idx_2' <Predicate = (or_ln62 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i32 %b_idx_2" [nw.c:77]   --->   Operation 60 'zext' 'zext_ln77' <Predicate = (or_ln62 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%SEQB_addr = getelementptr i8 %SEQB, i64 0, i64 %zext_ln77" [nw.c:77]   --->   Operation 61 'getelementptr' 'SEQB_addr' <Predicate = (or_ln62 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (0.56ns)   --->   "%SEQB_load = load i7 %SEQB_addr" [nw.c:77]   --->   Operation 62 'load' 'SEQB_load' <Predicate = (or_ln62 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 63 [1/1] (0.41ns)   --->   "%store_ln77 = store i32 %b_idx_2, i32 %b_idx" [nw.c:77]   --->   Operation 63 'store' 'store_ln77' <Predicate = (or_ln62 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.41>
ST_3 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln62 = store i64 %add_ln66, i64 %a_str_idx" [nw.c:62]   --->   Operation 64 'store' 'store_ln62' <Predicate = (or_ln62)> <Delay = 0.38>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln62 = br void %while.cond" [nw.c:62]   --->   Operation 65 'br' 'br_ln62' <Predicate = (or_ln62)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_str_idx_2_out, i32 %empty"   --->   Operation 77 'write' 'write_ln0' <Predicate = (!or_ln62)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (!or_ln62)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 66 [1/2] (0.56ns)   --->   "%SEQA_load_1 = load i7 %SEQA_addr_1" [nw.c:71]   --->   Operation 66 'load' 'SEQA_load_1' <Predicate = (ptr_load == 60)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 67 [1/1] (0.62ns)   --->   "%store_ln71 = store i8 %SEQA_load_1, i8 %alignedA_addr" [nw.c:71]   --->   Operation 67 'store' 'store_ln71' <Predicate = (ptr_load == 60)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln74 = br void %if.end133" [nw.c:74]   --->   Operation 68 'br' 'br_ln74' <Predicate = (ptr_load == 60)> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.56ns)   --->   "%SEQA_load = load i7 %SEQA_addr" [nw.c:65]   --->   Operation 69 'load' 'SEQA_load' <Predicate = (ptr_load == 92)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 70 [1/1] (0.62ns)   --->   "%store_ln65 = store i8 %SEQA_load, i8 %alignedA_addr" [nw.c:65]   --->   Operation 70 'store' 'store_ln65' <Predicate = (ptr_load == 92)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 71 [1/2] (0.56ns)   --->   "%SEQB_load_1 = load i7 %SEQB_addr_1" [nw.c:66]   --->   Operation 71 'load' 'SEQB_load_1' <Predicate = (ptr_load == 92)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 72 [1/1] (0.62ns)   --->   "%store_ln66 = store i8 %SEQB_load_1, i8 %alignedB_addr" [nw.c:66]   --->   Operation 72 'store' 'store_ln66' <Predicate = (ptr_load == 92)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln69 = br void %if.end133" [nw.c:69]   --->   Operation 73 'br' 'br_ln69' <Predicate = (ptr_load == 92)> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.56ns)   --->   "%SEQB_load = load i7 %SEQB_addr" [nw.c:77]   --->   Operation 74 'load' 'SEQB_load' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 75 [1/1] (0.62ns)   --->   "%store_ln77 = store i8 %SEQB_load, i8 %alignedB_addr" [nw.c:77]   --->   Operation 75 'store' 'store_ln77' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end133"   --->   Operation 76 'br' 'br_ln0' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SEQA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SEQB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ptr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ alignedA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ alignedB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ b_str_idx_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_str_idx         (alloca        ) [ 01110]
b_idx             (alloca        ) [ 01110]
a_idx             (alloca        ) [ 01110]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
store_ln0         (store         ) [ 00000]
store_ln0         (store         ) [ 00000]
store_ln0         (store         ) [ 00000]
br_ln0            (br            ) [ 00000]
b_idx_1           (load          ) [ 01010]
a_idx_1           (load          ) [ 01010]
icmp_ln62         (icmp          ) [ 00000]
icmp_ln62_1       (icmp          ) [ 00000]
or_ln62           (or            ) [ 01110]
br_ln62           (br            ) [ 00000]
empty_16          (trunc         ) [ 00000]
empty_17          (trunc         ) [ 00000]
trunc_ln63        (trunc         ) [ 00000]
shl_ln1           (bitconcatenate) [ 00000]
add_ln64_1        (add           ) [ 00000]
add_ln64          (add           ) [ 00000]
zext_ln64         (zext          ) [ 00000]
ptr_addr          (getelementptr ) [ 01010]
b_str_idx         (load          ) [ 00000]
empty             (trunc         ) [ 00000]
specpipeline_ln0  (specpipeline  ) [ 00000]
add_ln66          (add           ) [ 00000]
specloopname_ln63 (specloopname  ) [ 00000]
ptr_load          (load          ) [ 01011]
alignedA_addr     (getelementptr ) [ 01001]
alignedB_addr     (getelementptr ) [ 01001]
switch_ln64       (switch        ) [ 00000]
a_idx_3           (add           ) [ 00000]
zext_ln71         (zext          ) [ 00000]
SEQA_addr_1       (getelementptr ) [ 01001]
store_ln72        (store         ) [ 00000]
store_ln74        (store         ) [ 00000]
a_idx_2           (add           ) [ 00000]
zext_ln65         (zext          ) [ 00000]
SEQA_addr         (getelementptr ) [ 01001]
b_idx_3           (add           ) [ 00000]
zext_ln66         (zext          ) [ 00000]
SEQB_addr_1       (getelementptr ) [ 01001]
store_ln69        (store         ) [ 00000]
store_ln69        (store         ) [ 00000]
store_ln76        (store         ) [ 00000]
b_idx_2           (add           ) [ 00000]
zext_ln77         (zext          ) [ 00000]
SEQB_addr         (getelementptr ) [ 01001]
store_ln77        (store         ) [ 00000]
store_ln62        (store         ) [ 00000]
br_ln62           (br            ) [ 00000]
SEQA_load_1       (load          ) [ 00000]
store_ln71        (store         ) [ 00000]
br_ln74           (br            ) [ 00000]
SEQA_load         (load          ) [ 00000]
store_ln65        (store         ) [ 00000]
SEQB_load_1       (load          ) [ 00000]
store_ln66        (store         ) [ 00000]
br_ln69           (br            ) [ 00000]
SEQB_load         (load          ) [ 00000]
store_ln77        (store         ) [ 00000]
br_ln0            (br            ) [ 00000]
write_ln0         (write         ) [ 00000]
ret_ln0           (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SEQA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SEQA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="SEQB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SEQB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ptr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="alignedA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alignedA"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="alignedB">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alignedB"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_str_idx_2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_str_idx_2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="a_str_idx_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_str_idx/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="b_idx_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_idx/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="a_idx_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_idx/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="ptr_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="15" slack="0"/>
<pin id="73" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="15" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ptr_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="alignedA_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="64" slack="0"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alignedA_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="alignedB_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="64" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alignedB_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="SEQA_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SEQA_addr_1/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SEQA_load_1/3 SEQA_load/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="1"/>
<pin id="111" dir="0" index="1" bw="8" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="8" slack="0"/>
<pin id="115" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="117" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 store_ln66/4 store_ln77/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="SEQA_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SEQA_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="SEQB_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SEQB_addr_1/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SEQB_load_1/3 SEQB_load/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="1"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="8" slack="0"/>
<pin id="147" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="149" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 store_ln71/4 store_ln65/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="SEQB_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SEQB_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_idx_3/3 a_idx_2/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_idx_3/3 b_idx_2/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="b_idx_1_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_idx_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="a_idx_1_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_idx_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln62_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln62_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="or_ln62_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="empty_16_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_16/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="empty_17_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln63_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="shl_ln1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="15" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln64_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="15" slack="0"/>
<pin id="233" dir="0" index="1" bw="15" slack="0"/>
<pin id="234" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln64_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="15" slack="0"/>
<pin id="239" dir="0" index="1" bw="15" slack="0"/>
<pin id="240" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln64_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="15" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="b_str_idx_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="2"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_str_idx/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="empty_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln66_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln71_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln74_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="2"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln65_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln66_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln69_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln69_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="2"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln77_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln77_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="2"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln62_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="2"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/3 "/>
</bind>
</comp>

<comp id="309" class="1005" name="a_str_idx_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="a_str_idx "/>
</bind>
</comp>

<comp id="316" class="1005" name="b_idx_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_idx "/>
</bind>
</comp>

<comp id="324" class="1005" name="a_idx_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_idx "/>
</bind>
</comp>

<comp id="332" class="1005" name="b_idx_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_idx_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="a_idx_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_idx_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="or_ln62_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln62 "/>
</bind>
</comp>

<comp id="346" class="1005" name="ptr_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="15" slack="1"/>
<pin id="348" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ptr_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="ptr_load_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="ptr_load "/>
</bind>
</comp>

<comp id="355" class="1005" name="alignedA_addr_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="1"/>
<pin id="357" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alignedA_addr "/>
</bind>
</comp>

<comp id="360" class="1005" name="alignedB_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alignedB_addr "/>
</bind>
</comp>

<comp id="365" class="1005" name="SEQA_addr_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="1"/>
<pin id="367" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SEQA_addr_1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="SEQA_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="1"/>
<pin id="372" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SEQA_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="SEQB_addr_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="1"/>
<pin id="377" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SEQB_addr_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="SEQB_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="1"/>
<pin id="382" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SEQB_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="48" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="119"><net_src comp="89" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="141" pin=4"/></net>

<net id="151"><net_src comp="82" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="160"><net_src comp="103" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="161"><net_src comp="135" pin="3"/><net_sink comp="109" pin=1"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="187" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="193" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="190" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="187" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="187" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="211" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="215" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="223" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="262"><net_src comp="248" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="162" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="273"><net_src comp="162" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="162" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="282"><net_src comp="167" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="288"><net_src comp="162" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="167" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="167" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="303"><net_src comp="167" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="258" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="50" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="319"><net_src comp="54" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="327"><net_src comp="58" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="335"><net_src comp="187" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="340"><net_src comp="190" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="345"><net_src comp="205" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="69" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="354"><net_src comp="76" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="82" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="363"><net_src comp="89" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="368"><net_src comp="96" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="373"><net_src comp="120" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="378"><net_src comp="128" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="383"><net_src comp="152" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: SEQA | {}
	Port: SEQB | {}
	Port: ptr | {}
	Port: alignedA | {3 4 }
	Port: alignedB | {3 4 }
	Port: b_str_idx_2_out | {3 }
 - Input state : 
	Port: needwun_Pipeline_trace : SEQA | {3 4 }
	Port: needwun_Pipeline_trace : SEQB | {3 4 }
	Port: needwun_Pipeline_trace : ptr | {2 3 }
	Port: needwun_Pipeline_trace : alignedA | {}
	Port: needwun_Pipeline_trace : alignedB | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln62 : 1
		icmp_ln62_1 : 1
		or_ln62 : 2
		br_ln62 : 2
		empty_16 : 1
		empty_17 : 1
		trunc_ln63 : 1
		shl_ln1 : 2
		add_ln64_1 : 2
		add_ln64 : 3
		zext_ln64 : 4
		ptr_addr : 5
		ptr_load : 6
	State 3
		empty : 1
		add_ln66 : 1
		alignedA_addr : 1
		alignedB_addr : 1
		switch_ln64 : 1
		zext_ln71 : 1
		SEQA_addr_1 : 2
		SEQA_load_1 : 3
		store_ln72 : 2
		store_ln74 : 1
		zext_ln65 : 1
		SEQA_addr : 2
		SEQA_load : 3
		zext_ln66 : 1
		SEQB_addr_1 : 2
		SEQB_load_1 : 3
		store_ln69 : 1
		store_ln69 : 1
		store_ln76 : 2
		zext_ln77 : 1
		SEQB_addr : 2
		SEQB_load : 3
		store_ln77 : 1
		store_ln62 : 2
		write_ln0 : 2
	State 4
		store_ln71 : 1
		store_ln65 : 1
		store_ln66 : 1
		store_ln77 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       grp_fu_162      |    0    |    39   |
|          |       grp_fu_167      |    0    |    39   |
|    add   |   add_ln64_1_fu_231   |    0    |    16   |
|          |    add_ln64_fu_237    |    0    |    16   |
|          |    add_ln66_fu_258    |    0    |    71   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln62_fu_193   |    0    |    20   |
|          |   icmp_ln62_1_fu_199  |    0    |    20   |
|----------|-----------------------|---------|---------|
|    or    |     or_ln62_fu_205    |    0    |    2    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_62 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    empty_16_fu_211    |    0    |    0    |
|   trunc  |    empty_17_fu_215    |    0    |    0    |
|          |   trunc_ln63_fu_219   |    0    |    0    |
|          |      empty_fu_253     |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln1_fu_223    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln64_fu_243   |    0    |    0    |
|          |    zext_ln71_fu_264   |    0    |    0    |
|   zext   |    zext_ln65_fu_274   |    0    |    0    |
|          |    zext_ln66_fu_279   |    0    |    0    |
|          |    zext_ln77_fu_294   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   223   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| SEQA_addr_1_reg_365 |    7   |
|  SEQA_addr_reg_370  |    7   |
| SEQB_addr_1_reg_375 |    7   |
|  SEQB_addr_reg_380  |    7   |
|   a_idx_1_reg_337   |   32   |
|    a_idx_reg_324    |   32   |
|  a_str_idx_reg_309  |   64   |
|alignedA_addr_reg_355|    8   |
|alignedB_addr_reg_360|    8   |
|   b_idx_1_reg_332   |   32   |
|    b_idx_reg_316    |   32   |
|   or_ln62_reg_342   |    1   |
|   ptr_addr_reg_346  |   15   |
|   ptr_load_reg_351  |    8   |
+---------------------+--------+
|        Total        |   260  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_76 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_103 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_135 |  p0  |   4  |   7  |   28   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   86   || 1.29243 ||    49   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   223  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   49   |
|  Register |    -   |   260  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   260  |   272  |
+-----------+--------+--------+--------+
