============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Thu Jun 23 20:43:47 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(680)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1142)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
RUN-1001 : Project manager successfully analyzed 66 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.655494s wall, 1.546875s user + 0.109375s system = 1.656250s CPU (100.0%)

RUN-1004 : used memory is 327 MB, reserved memory is 305 MB, peak memory is 335 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 443 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 12107 instances
RUN-0007 : 7605 luts, 3338 seqs, 689 mslices, 360 lslices, 62 pads, 12 brams, 29 dsps
RUN-1001 : There are total 14591 nets
RUN-1001 : 8960 nets have 2 pins
RUN-1001 : 4237 nets have [3 - 5] pins
RUN-1001 : 743 nets have [6 - 10] pins
RUN-1001 : 317 nets have [11 - 20] pins
RUN-1001 : 324 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     380     
RUN-1001 :   No   |  No   |  Yes  |     895     
RUN-1001 :   No   |  Yes  |  No   |     91      
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1036     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  87   |     10     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 103
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12105 instances, 7605 luts, 3338 seqs, 1049 slices, 183 macros(1049 instances: 689 mslices 360 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1529 pins
PHY-0007 : Cell area utilization is 49%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 59359, tnet num: 14292, tinst num: 12105, tnode num: 70928, tedge num: 98208.
TMR-2508 : Levelizing timing graph completed, there are 299 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.070535s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.1788e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12105.
PHY-3001 : Level 1 #clusters 1625.
PHY-3001 : End clustering;  0.088339s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.18377e+06, overlap = 366.656
PHY-3002 : Step(2): len = 1.05096e+06, overlap = 383.812
PHY-3002 : Step(3): len = 751554, overlap = 528.188
PHY-3002 : Step(4): len = 664842, overlap = 561.844
PHY-3002 : Step(5): len = 545446, overlap = 648.594
PHY-3002 : Step(6): len = 476021, overlap = 672.375
PHY-3002 : Step(7): len = 395685, overlap = 765.094
PHY-3002 : Step(8): len = 342488, overlap = 834.75
PHY-3002 : Step(9): len = 297647, overlap = 882.719
PHY-3002 : Step(10): len = 257828, overlap = 912.281
PHY-3002 : Step(11): len = 231950, overlap = 924.281
PHY-3002 : Step(12): len = 201906, overlap = 988.344
PHY-3002 : Step(13): len = 189904, overlap = 1038.56
PHY-3002 : Step(14): len = 163794, overlap = 1075.81
PHY-3002 : Step(15): len = 152185, overlap = 1104.84
PHY-3002 : Step(16): len = 132567, overlap = 1124
PHY-3002 : Step(17): len = 123590, overlap = 1135.44
PHY-3002 : Step(18): len = 104741, overlap = 1189.53
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.7923e-07
PHY-3002 : Step(19): len = 107574, overlap = 1177.09
PHY-3002 : Step(20): len = 132749, overlap = 1101.5
PHY-3002 : Step(21): len = 128817, overlap = 1131.03
PHY-3002 : Step(22): len = 137861, overlap = 1103.5
PHY-3002 : Step(23): len = 137212, overlap = 1075.09
PHY-3002 : Step(24): len = 141841, overlap = 1066.31
PHY-3002 : Step(25): len = 140032, overlap = 1018.81
PHY-3002 : Step(26): len = 140609, overlap = 1000.78
PHY-3002 : Step(27): len = 139106, overlap = 1003.38
PHY-3002 : Step(28): len = 138054, overlap = 999.625
PHY-3002 : Step(29): len = 137085, overlap = 1000.53
PHY-3002 : Step(30): len = 136353, overlap = 997.25
PHY-3002 : Step(31): len = 134001, overlap = 1001.28
PHY-3002 : Step(32): len = 132259, overlap = 996.781
PHY-3002 : Step(33): len = 130401, overlap = 993.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15846e-06
PHY-3002 : Step(34): len = 143902, overlap = 1004.75
PHY-3002 : Step(35): len = 158202, overlap = 970.969
PHY-3002 : Step(36): len = 158779, overlap = 952.094
PHY-3002 : Step(37): len = 160035, overlap = 954.125
PHY-3002 : Step(38): len = 160995, overlap = 954.562
PHY-3002 : Step(39): len = 162602, overlap = 957.5
PHY-3002 : Step(40): len = 160126, overlap = 958.719
PHY-3002 : Step(41): len = 160079, overlap = 957.219
PHY-3002 : Step(42): len = 160081, overlap = 968.062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.31692e-06
PHY-3002 : Step(43): len = 186173, overlap = 939
PHY-3002 : Step(44): len = 205078, overlap = 892.812
PHY-3002 : Step(45): len = 211141, overlap = 858.969
PHY-3002 : Step(46): len = 212972, overlap = 847.438
PHY-3002 : Step(47): len = 210379, overlap = 851.938
PHY-3002 : Step(48): len = 210037, overlap = 858.812
PHY-3002 : Step(49): len = 208822, overlap = 843.062
PHY-3002 : Step(50): len = 208311, overlap = 821.906
PHY-3002 : Step(51): len = 207315, overlap = 819.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.63384e-06
PHY-3002 : Step(52): len = 232811, overlap = 807.469
PHY-3002 : Step(53): len = 250814, overlap = 723.625
PHY-3002 : Step(54): len = 256516, overlap = 668.281
PHY-3002 : Step(55): len = 258525, overlap = 653.031
PHY-3002 : Step(56): len = 257016, overlap = 649.469
PHY-3002 : Step(57): len = 257584, overlap = 662.344
PHY-3002 : Step(58): len = 255517, overlap = 658
PHY-3002 : Step(59): len = 253345, overlap = 677.406
PHY-3002 : Step(60): len = 251704, overlap = 669.812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.26767e-06
PHY-3002 : Step(61): len = 280678, overlap = 551.344
PHY-3002 : Step(62): len = 300974, overlap = 494.969
PHY-3002 : Step(63): len = 306994, overlap = 493.156
PHY-3002 : Step(64): len = 309416, overlap = 470.781
PHY-3002 : Step(65): len = 307631, overlap = 459.969
PHY-3002 : Step(66): len = 307878, overlap = 450.344
PHY-3002 : Step(67): len = 305248, overlap = 423.625
PHY-3002 : Step(68): len = 304366, overlap = 429.125
PHY-3002 : Step(69): len = 304859, overlap = 431.344
PHY-3002 : Step(70): len = 305086, overlap = 446.812
PHY-3002 : Step(71): len = 304288, overlap = 452.625
PHY-3002 : Step(72): len = 304163, overlap = 462.219
PHY-3002 : Step(73): len = 303602, overlap = 480.75
PHY-3002 : Step(74): len = 302995, overlap = 479.312
PHY-3002 : Step(75): len = 302691, overlap = 480.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.85353e-05
PHY-3002 : Step(76): len = 330420, overlap = 453.594
PHY-3002 : Step(77): len = 347388, overlap = 426.656
PHY-3002 : Step(78): len = 351033, overlap = 409.844
PHY-3002 : Step(79): len = 351735, overlap = 411.188
PHY-3002 : Step(80): len = 350851, overlap = 408.406
PHY-3002 : Step(81): len = 351384, overlap = 396.531
PHY-3002 : Step(82): len = 351835, overlap = 391.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.70707e-05
PHY-3002 : Step(83): len = 375828, overlap = 381
PHY-3002 : Step(84): len = 391938, overlap = 330.75
PHY-3002 : Step(85): len = 397629, overlap = 319.938
PHY-3002 : Step(86): len = 400881, overlap = 321.031
PHY-3002 : Step(87): len = 402370, overlap = 304.594
PHY-3002 : Step(88): len = 403283, overlap = 297.938
PHY-3002 : Step(89): len = 401587, overlap = 292.469
PHY-3002 : Step(90): len = 400606, overlap = 277.344
PHY-3002 : Step(91): len = 400660, overlap = 262.812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.41414e-05
PHY-3002 : Step(92): len = 420186, overlap = 215.344
PHY-3002 : Step(93): len = 435088, overlap = 207.688
PHY-3002 : Step(94): len = 438851, overlap = 207.969
PHY-3002 : Step(95): len = 440318, overlap = 213.094
PHY-3002 : Step(96): len = 442052, overlap = 215.344
PHY-3002 : Step(97): len = 442970, overlap = 212.438
PHY-3002 : Step(98): len = 439630, overlap = 205.406
PHY-3002 : Step(99): len = 439609, overlap = 203.469
PHY-3002 : Step(100): len = 442037, overlap = 195.438
PHY-3002 : Step(101): len = 442798, overlap = 189.031
PHY-3002 : Step(102): len = 439771, overlap = 190.062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000140263
PHY-3002 : Step(103): len = 451493, overlap = 181.625
PHY-3002 : Step(104): len = 459737, overlap = 169.312
PHY-3002 : Step(105): len = 460726, overlap = 164.844
PHY-3002 : Step(106): len = 462219, overlap = 174.344
PHY-3002 : Step(107): len = 466277, overlap = 177.406
PHY-3002 : Step(108): len = 468848, overlap = 174.281
PHY-3002 : Step(109): len = 467578, overlap = 174.031
PHY-3002 : Step(110): len = 467498, overlap = 175.156
PHY-3002 : Step(111): len = 469196, overlap = 175.688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000280526
PHY-3002 : Step(112): len = 476531, overlap = 167.094
PHY-3002 : Step(113): len = 486014, overlap = 143.844
PHY-3002 : Step(114): len = 488691, overlap = 143.531
PHY-3002 : Step(115): len = 490254, overlap = 135.156
PHY-3002 : Step(116): len = 492347, overlap = 134.469
PHY-3002 : Step(117): len = 493014, overlap = 127.094
PHY-3002 : Step(118): len = 492012, overlap = 124.688
PHY-3002 : Step(119): len = 492303, overlap = 126.844
PHY-3002 : Step(120): len = 493558, overlap = 123.969
PHY-3002 : Step(121): len = 494254, overlap = 121.438
PHY-3002 : Step(122): len = 493334, overlap = 129.125
PHY-3002 : Step(123): len = 492778, overlap = 128.656
PHY-3002 : Step(124): len = 492887, overlap = 122.188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000556542
PHY-3002 : Step(125): len = 497449, overlap = 116.5
PHY-3002 : Step(126): len = 501641, overlap = 114.938
PHY-3002 : Step(127): len = 502927, overlap = 110.312
PHY-3002 : Step(128): len = 504622, overlap = 111.438
PHY-3002 : Step(129): len = 506739, overlap = 116.188
PHY-3002 : Step(130): len = 508048, overlap = 115.156
PHY-3002 : Step(131): len = 507822, overlap = 104.906
PHY-3002 : Step(132): len = 508418, overlap = 107.688
PHY-3002 : Step(133): len = 509911, overlap = 107.781
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000986002
PHY-3002 : Step(134): len = 512219, overlap = 109
PHY-3002 : Step(135): len = 514660, overlap = 106.812
PHY-3002 : Step(136): len = 516050, overlap = 107.312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019759s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (474.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14591.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 709192, over cnt = 1747(4%), over = 9575, worst = 41
PHY-1001 : End global iterations;  0.600335s wall, 0.828125s user + 0.171875s system = 1.000000s CPU (166.6%)

PHY-1001 : Congestion index: top1 = 91.42, top5 = 69.23, top10 = 59.07, top15 = 52.67.
PHY-3001 : End congestion estimation;  0.770117s wall, 0.984375s user + 0.171875s system = 1.156250s CPU (150.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.350475s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.9355e-05
PHY-3002 : Step(137): len = 615655, overlap = 51.125
PHY-3002 : Step(138): len = 600290, overlap = 31.0938
PHY-3002 : Step(139): len = 588423, overlap = 29.7812
PHY-3002 : Step(140): len = 568307, overlap = 26.0938
PHY-3002 : Step(141): len = 550721, overlap = 29.9688
PHY-3002 : Step(142): len = 540161, overlap = 36.875
PHY-3002 : Step(143): len = 539409, overlap = 30.2188
PHY-3002 : Step(144): len = 534428, overlap = 28.0625
PHY-3002 : Step(145): len = 531960, overlap = 30.0938
PHY-3002 : Step(146): len = 531899, overlap = 33.1562
PHY-3002 : Step(147): len = 528721, overlap = 38.9062
PHY-3002 : Step(148): len = 527568, overlap = 36.3438
PHY-3002 : Step(149): len = 523469, overlap = 40.2188
PHY-3002 : Step(150): len = 520513, overlap = 41.1562
PHY-3002 : Step(151): len = 520332, overlap = 39.9688
PHY-3002 : Step(152): len = 519789, overlap = 38.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013871
PHY-3002 : Step(153): len = 527046, overlap = 40.6562
PHY-3002 : Step(154): len = 534364, overlap = 45.5938
PHY-3002 : Step(155): len = 536153, overlap = 47
PHY-3002 : Step(156): len = 534901, overlap = 43.4688
PHY-3002 : Step(157): len = 534155, overlap = 48.4062
PHY-3002 : Step(158): len = 534406, overlap = 49.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000251277
PHY-3002 : Step(159): len = 541136, overlap = 49.1875
PHY-3002 : Step(160): len = 547100, overlap = 43.4375
PHY-3002 : Step(161): len = 553932, overlap = 41.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 126/14591.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 652264, over cnt = 2304(6%), over = 11121, worst = 64
PHY-1001 : End global iterations;  0.724885s wall, 1.140625s user + 0.109375s system = 1.250000s CPU (172.4%)

PHY-1001 : Congestion index: top1 = 99.27, top5 = 70.54, top10 = 59.31, top15 = 52.85.
PHY-3001 : End congestion estimation;  0.915722s wall, 1.328125s user + 0.109375s system = 1.437500s CPU (157.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.355484s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.32772e-05
PHY-3002 : Step(162): len = 549891, overlap = 190.062
PHY-3002 : Step(163): len = 544773, overlap = 153.844
PHY-3002 : Step(164): len = 542081, overlap = 138.844
PHY-3002 : Step(165): len = 536368, overlap = 117.688
PHY-3002 : Step(166): len = 528636, overlap = 109.344
PHY-3002 : Step(167): len = 522249, overlap = 117.125
PHY-3002 : Step(168): len = 518227, overlap = 119
PHY-3002 : Step(169): len = 513122, overlap = 118.281
PHY-3002 : Step(170): len = 507817, overlap = 127.625
PHY-3002 : Step(171): len = 504274, overlap = 120.125
PHY-3002 : Step(172): len = 502223, overlap = 121.375
PHY-3002 : Step(173): len = 500321, overlap = 121.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126554
PHY-3002 : Step(174): len = 505846, overlap = 111.156
PHY-3002 : Step(175): len = 509407, overlap = 103.156
PHY-3002 : Step(176): len = 512251, overlap = 100.125
PHY-3002 : Step(177): len = 516520, overlap = 89.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000253109
PHY-3002 : Step(178): len = 519598, overlap = 85.2812
PHY-3002 : Step(179): len = 525617, overlap = 80.2188
PHY-3002 : Step(180): len = 531933, overlap = 78.7188
PHY-3002 : Step(181): len = 534490, overlap = 77.5625
PHY-3002 : Step(182): len = 533548, overlap = 76.8438
PHY-3002 : Step(183): len = 532546, overlap = 73.0938
PHY-3002 : Step(184): len = 531326, overlap = 73.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 59359, tnet num: 14292, tinst num: 12105, tnode num: 70928, tedge num: 98208.
TMR-2508 : Levelizing timing graph completed, there are 299 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 353.00 peak overflow 4.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 493/14591.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 648272, over cnt = 2559(7%), over = 9602, worst = 36
PHY-1001 : End global iterations;  0.768774s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (164.6%)

PHY-1001 : Congestion index: top1 = 74.05, top5 = 58.08, top10 = 51.70, top15 = 47.69.
PHY-1001 : End incremental global routing;  0.968849s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (151.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.425601s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (91.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.696570s wall, 2.062500s user + 0.062500s system = 2.125000s CPU (125.3%)

OPT-1001 : Current memory(MB): used = 528, reserve = 514, peak = 542.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12003/14591.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 648272, over cnt = 2559(7%), over = 9602, worst = 36
PHY-1002 : len = 705232, over cnt = 1729(4%), over = 4391, worst = 20
PHY-1002 : len = 730496, over cnt = 1015(2%), over = 2169, worst = 17
PHY-1002 : len = 747904, over cnt = 496(1%), over = 1077, worst = 17
PHY-1002 : len = 758584, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.285655s wall, 1.828125s user + 0.062500s system = 1.890625s CPU (147.1%)

PHY-1001 : Congestion index: top1 = 65.22, top5 = 53.60, top10 = 48.75, top15 = 45.77.
OPT-1001 : End congestion update;  1.503237s wall, 2.046875s user + 0.062500s system = 2.109375s CPU (140.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.283610s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (99.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.786973s wall, 2.296875s user + 0.093750s system = 2.390625s CPU (133.8%)

OPT-1001 : Current memory(MB): used = 533, reserve = 519, peak = 542.
OPT-1001 : End physical optimization;  4.586974s wall, 5.359375s user + 0.187500s system = 5.546875s CPU (120.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7605 LUT to BLE ...
SYN-4008 : Packed 7605 LUT and 1344 SEQ to BLE.
SYN-4003 : Packing 1994 remaining SEQ's ...
SYN-4005 : Packed 1708 SEQ with LUT/SLICE
SYN-4006 : 4617 single LUT's are left
SYN-4006 : 286 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 7891/9057 primitive instances ...
PHY-3001 : End packing;  0.758091s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (101.0%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 5476 instances
RUN-1001 : 2680 mslices, 2681 lslices, 62 pads, 12 brams, 29 dsps
RUN-1001 : There are total 13479 nets
RUN-1001 : 7587 nets have 2 pins
RUN-1001 : 4398 nets have [3 - 5] pins
RUN-1001 : 821 nets have [6 - 10] pins
RUN-1001 : 339 nets have [11 - 20] pins
RUN-1001 : 324 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 5474 instances, 5361 slices, 183 macros(1049 instances: 689 mslices 360 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1023 pins
PHY-3001 : Cell area utilization is 61%
PHY-3001 : After packing: Len = 546091, Over = 170
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7317/13479.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 732808, over cnt = 1636(4%), over = 2635, worst = 9
PHY-1002 : len = 739104, over cnt = 960(2%), over = 1334, worst = 8
PHY-1002 : len = 748400, over cnt = 427(1%), over = 559, worst = 6
PHY-1002 : len = 755592, over cnt = 67(0%), over = 72, worst = 3
PHY-1002 : len = 756944, over cnt = 16(0%), over = 18, worst = 3
PHY-1001 : End global iterations;  1.272073s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (142.5%)

PHY-1001 : Congestion index: top1 = 62.33, top5 = 53.12, top10 = 48.51, top15 = 45.62.
PHY-3001 : End congestion estimation;  1.544684s wall, 2.031250s user + 0.046875s system = 2.078125s CPU (134.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 56224, tnet num: 13180, tinst num: 5474, tnode num: 65232, tedge num: 95974.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.120888s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (100.4%)

RUN-1004 : used memory is 554 MB, reserved memory is 542 MB, peak memory is 554 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.526771s wall, 1.453125s user + 0.062500s system = 1.515625s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.11277e-05
PHY-3002 : Step(185): len = 524519, overlap = 188
PHY-3002 : Step(186): len = 516535, overlap = 216.5
PHY-3002 : Step(187): len = 507065, overlap = 223.75
PHY-3002 : Step(188): len = 505109, overlap = 224.25
PHY-3002 : Step(189): len = 502107, overlap = 224
PHY-3002 : Step(190): len = 501584, overlap = 227
PHY-3002 : Step(191): len = 501545, overlap = 231.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.22553e-05
PHY-3002 : Step(192): len = 518088, overlap = 194.25
PHY-3002 : Step(193): len = 524936, overlap = 176
PHY-3002 : Step(194): len = 526094, overlap = 162.75
PHY-3002 : Step(195): len = 525717, overlap = 165.75
PHY-3002 : Step(196): len = 525829, overlap = 164.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.00953e-05
PHY-3002 : Step(197): len = 538602, overlap = 150.75
PHY-3002 : Step(198): len = 548768, overlap = 142.5
PHY-3002 : Step(199): len = 560090, overlap = 131.5
PHY-3002 : Step(200): len = 559543, overlap = 135.5
PHY-3002 : Step(201): len = 558005, overlap = 126.25
PHY-3002 : Step(202): len = 558860, overlap = 129.25
PHY-3002 : Step(203): len = 561289, overlap = 127.5
PHY-3002 : Step(204): len = 562941, overlap = 129.75
PHY-3002 : Step(205): len = 564191, overlap = 132.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000160191
PHY-3002 : Step(206): len = 572010, overlap = 124.75
PHY-3002 : Step(207): len = 580321, overlap = 118.25
PHY-3002 : Step(208): len = 584603, overlap = 110
PHY-3002 : Step(209): len = 582351, overlap = 108
PHY-3002 : Step(210): len = 581268, overlap = 104
PHY-3002 : Step(211): len = 581293, overlap = 103.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.969644s wall, 0.656250s user + 2.093750s system = 2.750000s CPU (283.6%)

PHY-3001 : Trial Legalized: Len = 632057
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 504/13479.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 765608, over cnt = 2223(6%), over = 3960, worst = 9
PHY-1002 : len = 782456, over cnt = 1317(3%), over = 1905, worst = 8
PHY-1002 : len = 793992, over cnt = 628(1%), over = 875, worst = 6
PHY-1002 : len = 801632, over cnt = 243(0%), over = 360, worst = 6
PHY-1002 : len = 806720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.846129s wall, 2.765625s user + 0.171875s system = 2.937500s CPU (159.1%)

PHY-1001 : Congestion index: top1 = 57.22, top5 = 50.00, top10 = 46.47, top15 = 44.17.
PHY-3001 : End congestion estimation;  2.127577s wall, 3.046875s user + 0.171875s system = 3.218750s CPU (151.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.382574s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (98.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.42066e-05
PHY-3002 : Step(212): len = 590802, overlap = 53
PHY-3002 : Step(213): len = 578905, overlap = 84.5
PHY-3002 : Step(214): len = 574250, overlap = 97.25
PHY-3002 : Step(215): len = 572970, overlap = 102.5
PHY-3002 : Step(216): len = 571914, overlap = 107.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000128413
PHY-3002 : Step(217): len = 581678, overlap = 96.5
PHY-3002 : Step(218): len = 587297, overlap = 90.5
PHY-3002 : Step(219): len = 587730, overlap = 86.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015899s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.3%)

PHY-3001 : Legalized: Len = 609749, Over = 0
PHY-3001 : Spreading special nets. 41 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.044764s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.8%)

PHY-3001 : 60 instances has been re-located, deltaX = 11, deltaY = 45, maxDist = 2.
PHY-3001 : Final: Len = 610743, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 56224, tnet num: 13180, tinst num: 5474, tnode num: 65232, tedge num: 95974.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.242218s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (99.4%)

RUN-1004 : used memory is 562 MB, reserved memory is 553 MB, peak memory is 576 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4455/13479.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 761200, over cnt = 1934(5%), over = 3262, worst = 7
PHY-1002 : len = 771888, over cnt = 1121(3%), over = 1644, worst = 7
PHY-1002 : len = 785032, over cnt = 418(1%), over = 597, worst = 7
PHY-1002 : len = 794472, over cnt = 71(0%), over = 90, worst = 3
PHY-1002 : len = 795400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.529068s wall, 2.156250s user + 0.109375s system = 2.265625s CPU (148.2%)

PHY-1001 : Congestion index: top1 = 57.78, top5 = 50.37, top10 = 46.54, top15 = 44.07.
PHY-1001 : End incremental global routing;  1.793869s wall, 2.390625s user + 0.125000s system = 2.515625s CPU (140.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.382142s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (102.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.446292s wall, 3.031250s user + 0.140625s system = 3.171875s CPU (129.7%)

OPT-1001 : Current memory(MB): used = 568, reserve = 557, peak = 576.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11966/13479.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 795400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.103623s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.6%)

PHY-1001 : Congestion index: top1 = 57.78, top5 = 50.37, top10 = 46.54, top15 = 44.07.
OPT-1001 : End congestion update;  0.356271s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.267947s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.624340s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.1%)

OPT-1001 : Current memory(MB): used = 570, reserve = 558, peak = 576.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.269427s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11966/13479.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 795400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.106458s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.7%)

PHY-1001 : Congestion index: top1 = 57.78, top5 = 50.37, top10 = 46.54, top15 = 44.07.
PHY-1001 : End incremental global routing;  0.361637s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (103.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.359039s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (95.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11966/13479.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 795400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.107872s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.4%)

PHY-1001 : Congestion index: top1 = 57.78, top5 = 50.37, top10 = 46.54, top15 = 44.07.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.266685s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  6.064810s wall, 6.718750s user + 0.187500s system = 6.906250s CPU (113.9%)

RUN-1003 : finish command "place" in  28.740989s wall, 47.578125s user + 11.218750s system = 58.796875s CPU (204.6%)

RUN-1004 : used memory is 520 MB, reserved memory is 507 MB, peak memory is 576 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  1.693836s wall, 2.781250s user + 0.046875s system = 2.828125s CPU (167.0%)

RUN-1004 : used memory is 539 MB, reserved memory is 533 MB, peak memory is 579 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 5476 instances
RUN-1001 : 2680 mslices, 2681 lslices, 62 pads, 12 brams, 29 dsps
RUN-1001 : There are total 13479 nets
RUN-1001 : 7587 nets have 2 pins
RUN-1001 : 4398 nets have [3 - 5] pins
RUN-1001 : 821 nets have [6 - 10] pins
RUN-1001 : 339 nets have [11 - 20] pins
RUN-1001 : 324 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 56224, tnet num: 13180, tinst num: 5474, tnode num: 65232, tedge num: 95974.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.126527s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (99.9%)

RUN-1004 : used memory is 538 MB, reserved memory is 528 MB, peak memory is 579 MB
PHY-1001 : 2680 mslices, 2681 lslices, 62 pads, 12 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 734792, over cnt = 2152(6%), over = 3980, worst = 9
PHY-1002 : len = 752832, over cnt = 1169(3%), over = 1833, worst = 8
PHY-1002 : len = 767408, over cnt = 438(1%), over = 624, worst = 5
PHY-1002 : len = 774616, over cnt = 93(0%), over = 135, worst = 5
PHY-1002 : len = 776440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.710381s wall, 2.546875s user + 0.125000s system = 2.671875s CPU (156.2%)

PHY-1001 : Congestion index: top1 = 56.79, top5 = 49.80, top10 = 45.86, top15 = 43.35.
PHY-1001 : End global routing;  1.977528s wall, 2.812500s user + 0.140625s system = 2.953125s CPU (149.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 581, reserve = 572, peak = 581.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 845, reserve = 839, peak = 845.
PHY-1001 : End build detailed router design. 3.629911s wall, 3.578125s user + 0.062500s system = 3.640625s CPU (100.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 120536, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.124795s wall, 4.000000s user + 0.062500s system = 4.062500s CPU (98.5%)

PHY-1001 : Current memory(MB): used = 880, reserve = 875, peak = 880.
PHY-1001 : End phase 1; 4.131711s wall, 4.000000s user + 0.062500s system = 4.062500s CPU (98.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 6989 net; 23.908760s wall, 23.093750s user + 0.515625s system = 23.609375s CPU (98.7%)

PHY-1022 : len = 1.57766e+06, over cnt = 1933(0%), over = 1947, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 891, reserve = 885, peak = 891.
PHY-1001 : End initial routed; 38.927467s wall, 50.328125s user + 1.109375s system = 51.437500s CPU (132.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12306(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.909915s wall, 1.875000s user + 0.046875s system = 1.921875s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 905, reserve = 899, peak = 905.
PHY-1001 : End phase 2; 40.837470s wall, 52.203125s user + 1.156250s system = 53.359375s CPU (130.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.57766e+06, over cnt = 1933(0%), over = 1947, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.063420s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.5614e+06, over cnt = 759(0%), over = 760, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.308198s wall, 3.406250s user + 0.046875s system = 3.453125s CPU (149.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.56185e+06, over cnt = 210(0%), over = 210, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.992740s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (132.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.56285e+06, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.453827s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (137.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.56311e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.242077s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (103.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.56323e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.161990s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (106.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12306(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.877570s wall, 1.796875s user + 0.078125s system = 1.875000s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 677 feed throughs used by 358 nets
PHY-1001 : End commit to database; 1.565936s wall, 1.468750s user + 0.078125s system = 1.546875s CPU (98.8%)

PHY-1001 : Current memory(MB): used = 971, reserve = 968, peak = 971.
PHY-1001 : End phase 3; 7.896648s wall, 9.265625s user + 0.250000s system = 9.515625s CPU (120.5%)

PHY-1003 : Routed, final wirelength = 1.56323e+06
PHY-1001 : Current memory(MB): used = 974, reserve = 971, peak = 974.
PHY-1001 : End export database. 0.049070s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.5%)

PHY-1001 : End detail routing;  56.902371s wall, 69.437500s user + 1.546875s system = 70.984375s CPU (124.7%)

RUN-1003 : finish command "route" in  60.515769s wall, 73.812500s user + 1.750000s system = 75.562500s CPU (124.9%)

RUN-1004 : used memory is 913 MB, reserved memory is 908 MB, peak memory is 974 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        62
  #input                   12
  #output                  47
  #inout                    3

Utilization Statistics
#lut                    10169   out of  19600   51.88%
#reg                     3527   out of  19600   17.99%
#le                     10450
  #lut only              6923   out of  10450   66.25%
  #reg only               281   out of  10450    2.69%
  #lut&reg               3246   out of  10450   31.06%
#dsp                       29   out of     29  100.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       62   out of    186   33.33%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                       Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                           2018
#2        differentiator/filter/CLK                  GCLK               mslice             differentiator/filter_clk_r_reg_syn_9.q0     288
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                               77
#4        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             APB_Keyboard/KeyToCol/reg7_syn_14.q0         17
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                           16
#6        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1    8
#7        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/do_rx_n_syn_90.q0     4
#8        i2c/DUT_FIFO_TX/w_counter_n                GCLK               mslice             i2c/DUT_FIFO_TX/reg0_syn_69.f1               3
#9        APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0          1
#10       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                              1
#11       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                           0
#12       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                           0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        G14        LVCMOS25          N/A           N/A        NONE    
      RSTn          INPUT         M7        LVCMOS25          N/A           N/A        NONE    
      RXD           INPUT        D16        LVCMOS25          N/A           N/A        NONE    
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A        NONE    
     clk_in         INPUT         D9        LVCMOS25          N/A           N/A        NONE    
     col[3]         INPUT        N14        LVCMOS25          N/A           N/A        NONE    
     col[2]         INPUT        J14        LVCMOS25          N/A           N/A        NONE    
     col[1]         INPUT         R5        LVCMOS25          N/A           N/A        NONE    
     col[0]         INPUT        E10        LVCMOS25          N/A           N/A        NONE    
     mic_in         INPUT         E1        LVCMOS25          N/A           N/A        NONE    
   out_switch       INPUT         T9        LVCMOS25          N/A           N/A        NONE    
   pwm_start        INPUT        H11        LVCMOS25          N/A           N/A        NONE    
       A           OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    Audio_Lo       OUTPUT        F15        LVCMOS25           8            N/A        NONE    
       B           OUTPUT        E11        LVCMOS25           8            N/A        NONE    
       C           OUTPUT        A14        LVCMOS25           8            N/A        NONE    
       D           OUTPUT         E7        LVCMOS25           8            N/A        NONE    
     DIG[3]        OUTPUT         F4        LVCMOS25           8            N/A        NONE    
     DIG[2]        OUTPUT         G6        LVCMOS25           8            N/A        NONE    
     DIG[1]        OUTPUT        M13        LVCMOS25           8            N/A        NONE    
     DIG[0]        OUTPUT        L10        LVCMOS25           8            N/A        NONE    
       DP          OUTPUT        P10        LVCMOS25           8            N/A        NONE    
       E           OUTPUT         L5        LVCMOS25           8            N/A        NONE    
       F           OUTPUT         H4        LVCMOS25           8            N/A        NONE    
       G           OUTPUT        M16        LVCMOS25           8            N/A        NONE    
   LCD_BL_CTR      OUTPUT        H14        LVCMOS25           8            N/A        NONE    
     LCD_CS        OUTPUT         B3        LVCMOS25           8            N/A        NONE    
  LCD_DATA[15]     OUTPUT         H5        LVCMOS25           8            N/A        NONE    
  LCD_DATA[14]     OUTPUT        M10        LVCMOS25           8            N/A        NONE    
  LCD_DATA[13]     OUTPUT         R2        LVCMOS25           8            N/A        NONE    
  LCD_DATA[12]     OUTPUT        K14        LVCMOS25           8            N/A        NONE    
  LCD_DATA[11]     OUTPUT        J16        LVCMOS25           8            N/A        NONE    
  LCD_DATA[10]     OUTPUT        B16        LVCMOS25           8            N/A        NONE    
  LCD_DATA[9]      OUTPUT         C2        LVCMOS25           8            N/A        NONE    
  LCD_DATA[8]      OUTPUT        P14        LVCMOS25           8            N/A        NONE    
  LCD_DATA[7]      OUTPUT         L7        LVCMOS25           8            N/A        NONE    
  LCD_DATA[6]      OUTPUT        J12        LVCMOS25           8            N/A        NONE    
  LCD_DATA[5]      OUTPUT        L16        LVCMOS25           8            N/A        NONE    
  LCD_DATA[4]      OUTPUT         C7        LVCMOS25           8            N/A        NONE    
  LCD_DATA[3]      OUTPUT         G3        LVCMOS25           8            N/A        NONE    
  LCD_DATA[2]      OUTPUT         J1        LVCMOS25           8            N/A        NONE    
  LCD_DATA[1]      OUTPUT         T6        LVCMOS25           8            N/A        NONE    
  LCD_DATA[0]      OUTPUT        F10        LVCMOS25           8            N/A        NONE    
     LCD_RD        OUTPUT        A12        LVCMOS25           8            N/A        NONE    
     LCD_RS        OUTPUT         G1        LVCMOS25           8            N/A        NONE    
    LCD_RST        OUTPUT         N1        LVCMOS25           8            N/A        NONE    
     LCD_WR        OUTPUT         A9        LVCMOS25           8            N/A        NONE    
   MSI001_clk      OUTPUT        E13        LVCMOS25           8            N/A        NONE    
    PWM_out        OUTPUT         E4        LVCMOS25           8            N/A        NONE    
   QN8027_clk      OUTPUT        M11        LVCMOS25           8            N/A        NONE    
    SPI_CLK        OUTPUT        T12        LVCMOS25           8            N/A        NONE    
    SPI_CS_0       OUTPUT        K16        LVCMOS25           8            N/A        NONE    
   SPI_SDO_0       OUTPUT         D3        LVCMOS25           8            N/A        NONE    
      TXD          OUTPUT         D8        LVCMOS25           8            N/A        NONE    
     row[3]        OUTPUT         G5        LVCMOS25           8            N/A        NONE    
     row[2]        OUTPUT         M6        LVCMOS25           8            N/A        NONE    
     row[1]        OUTPUT        H15        LVCMOS25           8            N/A        NONE    
     row[0]        OUTPUT        J11        LVCMOS25           8            N/A        NONE    
  speaker_out      OUTPUT        K12        LVCMOS25           8            N/A        NONE    
      SCL           INOUT         E6        LVCMOS25           8            N/A        NONE    
      SDA           INOUT        K11        LVCMOS25           8            N/A        NONE    
     SWDIO          INOUT        N12        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |10450  |9201    |968     |3527    |12      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |1      |1       |0       |1       |0       |0       |
|  APBTube                               |APBTube                         |81     |71      |10      |57      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |6      |6       |0       |2       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |107    |92      |15      |62      |0       |0       |
|    KeyToCol                            |KeyToCol                        |87     |72      |15      |48      |0       |0       |
|  Buzzer                                |Buzzer                          |636    |560     |44      |316     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |67     |53      |0       |57      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |62     |54      |8       |33      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |58     |50      |8       |32      |0       |0       |
|    BDMA_BGM                            |BDMA                            |38     |38      |0       |33      |0       |0       |
|    BDMA_Sound                          |BDMA                            |39     |39      |0       |35      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |64     |51      |8       |29      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |54     |42      |8       |27      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |4      |4       |0       |2       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |5      |5       |0       |2       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |108    |102     |6       |21      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |108    |102     |6       |22      |0       |0       |
|  Interface_9341                        |Interface_9341                  |8      |8       |0       |2       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |146    |140     |6       |34      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |121    |113     |8       |13      |0       |0       |
|  Printer                               |Printer                         |352    |326     |26      |134     |0       |0       |
|    LCD_ini                             |LCD_ini                         |60     |51      |9       |18      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |22     |22      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |68     |68      |0       |35      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |46     |46      |0       |23      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |41     |41      |0       |15      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |0      |0       |0       |0       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |0      |0       |0       |0       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |17     |13      |4       |7       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |120    |119     |0       |96      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |22     |22      |0       |16      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |16     |16      |0       |16      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |16     |16      |0       |16      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |16     |15      |0       |16      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |4      |4       |0       |4       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusdecs1               |RealTankSoCBusDecS1             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusdecs2               |RealTankSoCBusDecS2             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusdecs3               |RealTankSoCBusDecS3             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |30     |30      |0       |16      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |30     |30      |0       |16      |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |4      |4       |0       |3       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |2      |2       |0       |1       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |6      |6       |0       |3       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |4      |4       |0       |1       |0       |0       |
|  SNR_reader                            |SNR_reader                      |98     |76      |22      |10      |0       |0       |
|  Timer                                 |Timer                           |49     |19      |10      |29      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |199    |180     |12      |117     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |79     |79      |0       |22      |0       |0       |
|  differentiator                        |differentiator                  |1265   |615     |487     |470     |0       |26      |
|    filter                              |filter                          |1102   |524     |415     |454     |0       |24      |
|  i2c                                   |i2c                             |415    |313     |92      |79      |0       |0       |
|    DUT_APB                             |apb                             |23     |13      |0       |22      |0       |0       |
|    DUT_FIFO_TX                         |fifo                            |59     |59      |0       |14      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |333    |241     |92      |43      |0       |0       |
|  pwm_dac                               |pwm                             |482    |348     |132     |42      |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |2      |2       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5234   |5170    |59      |1395    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |934    |852     |41      |594     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |129    |129     |0       |129     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |12     |12      |0       |7       |0       |0       |
|    u_spictrl                           |spi_master_controller           |467    |426     |41      |150     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |106    |101     |5       |22      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |74     |56      |18      |31      |0       |0       |
|      u_txreg                           |spi_master_tx                   |260    |242     |18      |93      |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |326    |285     |0       |308     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7522  
    #2          2       2709  
    #3          3       995   
    #4          4       691   
    #5        5-10      883   
    #6        11-50     567   
    #7       51-100      32   
    #8       101-500     3    
    #9        >500       1    
  Average     3.06            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  1.923277s wall, 3.250000s user + 0.062500s system = 3.312500s CPU (172.2%)

RUN-1004 : used memory is 913 MB, reserved memory is 907 MB, peak memory is 974 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 5474
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 13479, pip num: 131712
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 677
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3144 valid insts, and 370487 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  10.169255s wall, 126.625000s user + 2.109375s system = 128.734375s CPU (1265.9%)

RUN-1004 : used memory is 920 MB, reserved memory is 921 MB, peak memory is 1100 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220623_204347.log"
