// Seed: 1363891434
module module_0 (
    input id_0,
    output id_1,
    input logic id_2
);
  reg id_3;
  reg id_4;
  assign id_1 = id_0 - 1;
  assign id_3 = id_4;
  always id_1 <= id_3;
  logic id_5, id_6;
  logic id_7;
endmodule
