# Covered tests [18/39] / [9/39]
| REG INST | STATUS [0/10] | TEST_CPP [0/10] |
| ---- | ------ | --- |
| ADD | &#9744; | &#9744; |
| AND | &#9744; | &#9744; |
| OR | &#9744; | &#9744; |
| SLL | &#9744; | &#9744; |
| SLT | &#9744; | &#9744; |
| SLTU | &#9744; | &#9744; |
| SRA | &#9744; | &#9744; |
| SRL | &#9744; | &#9744; |
| SUB | &#9744; | &#9744; |
| XOR | &#9744; | &#9744; |
| IMM INST | STATUS [9/9] | TEST_CPP [8/9] |
| ADDI | &#9745; | &#9745; |
| ANDI | &#9745; | &#9745; |
| ORI | &#9745; | &#9744; |
| SLLI | &#9745; | &#9745; |
| SLTI | &#9745; | &#9745; |
| SLTIU | &#9745; | &#9745; |
| SRAI | &#9745; | &#9745; |
| SRLI | &#9745; | &#9745; |
| XORI | &#9745; | &#9745; |
| LOAD INST | STATUS [5/5] | TEST_CPP [0/5] |
| LB | &#9745; | &#9744; |
| LBU | &#9745; | &#9744; |
| LH | &#9745; | &#9744; |
| LHU | &#9745; | &#9744; |
| LW | &#9745; | &#9744; |
| STORE INST | STATUS [0/3] | TEST_CPP [0/3] |
| SB | &#9744; | &#9744; |
| SH | &#9744; | &#9744; |
| SW | &#9744; | &#9744; |
| BRANCH INST | STATUS [0/6] | TEST_CPP [0/6] |
| BEQ | &#9744; | &#9744; |
| BGE | &#9744; | &#9744; |
| BGEU | &#9744; | &#9744; |
| BLT | &#9744; | &#9744; |
| BLTU | &#9744; | &#9744; |
| BNE | &#9744; | &#9744; |
| JUMP INST | STATUS [0/2] | TEST_CPP [0/2] |
| JAL | &#9744; | &#9744; |
| JALR | &#9744; | &#9744; |
| UPPER INST | STATUS [1/2] | TEST_CPP [1/2] |
| LUI | &#9745; | &#9745; |
| AUIPC | &#9744; | &#9744; |
| ENV INST | STATUS [0/2] | TEST_CPP [0/2] |
| EBREAK | &#9744; | &#9744; |
| ECALL | &#9744; | &#9744; |
