Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id 9DEF9110A8
	for <lists+linux-kernel@lfdr.de>; Thu,  2 May 2019 02:31:41 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726209AbfEBA37 (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Wed, 1 May 2019 20:29:59 -0400
Received: from mail-pg1-f193.google.com ([209.85.215.193]:39790 "EHLO
        mail-pg1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726126AbfEBA37 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 1 May 2019 20:29:59 -0400
Received: by mail-pg1-f193.google.com with SMTP id l18so218180pgj.6
        for <linux-kernel@vger.kernel.org>; Wed, 01 May 2019 17:29:58 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=amacapital-net.20150623.gappssmtp.com; s=20150623;
        h=mime-version:subject:from:in-reply-to:date:cc
         :content-transfer-encoding:message-id:references:to;
        bh=wrOmc1AIhMKcPTY9PSBDp2REPUQlwyDhC22cg4j8eZ0=;
        b=C/S7HWJG7s+3BnP/5iCwhq9dCptaonFBExMfbFn/TkBxaeZhCsj3+X4fFPusM+/OXR
         +Wtgr4+JwO0wX03iETZI2B/Nc9DC4Cw2qSdu/UVNRIAPZNlVuGxzjLeyw6T9/Qik6U9D
         ZXQmJ2x1jLNnE4e+HdewFB7Y94mskerz36dx6QbHd1xqAPK6qVcR93X6dKRHvw2iivKD
         9fCNOk+njEev8qcKoE+BMlk3lZOWdaJJex66a+kEpdHQF2q+2ybqijelyXQYY8/ZCe9d
         aC3MnweCxRzaK9f+bojXTrNPAeZdDXvhyjyb+bcpSt/jk8e2bZ3DQ2ySYszOW4EN6FOy
         23FA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:mime-version:subject:from:in-reply-to:date:cc
         :content-transfer-encoding:message-id:references:to;
        bh=wrOmc1AIhMKcPTY9PSBDp2REPUQlwyDhC22cg4j8eZ0=;
        b=EO26EUY8OTNKQJaCgFWTYkkkMoOavy8+We+cK7GVy40LReHnSlpb7ZXuM4/2Bohg+b
         YeZ7VbSIFGL96mwpilGOgc9Xn3mXMKJjdooHBUsZybHs9IuIY3/XZA6CvlrQZLbN30CM
         d4xLqmg7Vc5y7w8X5qukg5SL+gmtHefaFc06LBH83Uoo4q2zoVjAGLutpF1sOZtefxps
         bxIRKLfTyaUPWS3zbTG6v8oAjMZXCHh0xRhoznNonoyFY9boPgIjdU10HiBq2OxpV0VV
         HPvd4j/8sn0PMp68UIQYkOI7WYJN0khJek+bR1YdXaod18/t6vdmlL8Gnd3Z/URboeB9
         snzg==
X-Gm-Message-State: APjAAAVtfURlOyrYZbc0W67uHa5VtB9z4k2NmLmT3k7sXzqtLjlvH2jf
        nCuXxt1ebwHNbno1pm2Cc3BdCg==
X-Google-Smtp-Source: APXvYqzRVq9oK0ByNFLzT5hepYS3L1gJIzwDoV2/KfeRtqEcBZlCxqkPBwyUxlVk/X9mV+7fKzZT7g==
X-Received: by 2002:a63:7504:: with SMTP id q4mr852713pgc.443.1556756997847;
        Wed, 01 May 2019 17:29:57 -0700 (PDT)
Received: from ?IPv6:2601:646:c200:1ef2:a5cd:a01f:29ed:5815? ([2601:646:c200:1ef2:a5cd:a01f:29ed:5815])
        by smtp.gmail.com with ESMTPSA id o9sm34497789pgh.68.2019.05.01.17.29.55
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Wed, 01 May 2019 17:29:56 -0700 (PDT)
Content-Type: text/plain;
        charset=utf-8
Mime-Version: 1.0 (1.0)
Subject: Re: [RESEND PATCH v6 08/12] x86/fsgsbase/64: Use the per-CPU base as GSBASE at the paranoid_entry
From:   Andy Lutomirski <luto@amacapital.net>
X-Mailer: iPhone Mail (16E227)
In-Reply-To: <2B69DB9F-A3FC-4C60-BA51-E11EB9C5877D@intel.com>
Date:   Wed, 1 May 2019 17:29:55 -0700
Cc:     Andy Lutomirski <luto@kernel.org>,
        Thomas Gleixner <tglx@linutronix.de>,
        Ingo Molnar <mingo@kernel.org>,
        "H . Peter Anvin" <hpa@zytor.com>, Andi Kleen <ak@linux.intel.com>,
        "Shankar, Ravi V" <ravi.v.shankar@intel.com>,
        LKML <linux-kernel@vger.kernel.org>,
        Dave Hansen <dave.hansen@linux.intel.com>
Content-Transfer-Encoding: quoted-printable
Message-Id: <F1D424D8-B210-47E3-9E56-FFFF0305BF86@amacapital.net>
References: <1552680405-5265-1-git-send-email-chang.seok.bae@intel.com> <1552680405-5265-9-git-send-email-chang.seok.bae@intel.com> <alpine.DEB.2.21.1903251003090.1798@nanos.tec.linutronix.de> <alpine.DEB.2.21.1904050007050.1802@nanos.tec.linutronix.de> <5DCF2089-98EC-42D3-96C3-6ECCDA0B18E2@amacapital.net> <C79FA889-BD9B-4427-902F-52EE33A3E6EF@intel.com> <CALCETrV4zACb9L_FaU12ZF1O6_vjVyGrcyWwk-mfSUhyxGMXJA@mail.gmail.com> <0816B012-44E8-40FB-8003-33C4841CD0E1@intel.com> <7029A32B-958E-4C1E-8B5F-D49BA68E4755@intel.com> <2863FA6C-F783-4322-9A01-4A2B8A7817A3@amacapital.net> <2B69DB9F-A3FC-4C60-BA51-E11EB9C5877D@intel.com>
To:     "Bae, Chang Seok" <chang.seok.bae@intel.com>
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org



> On May 1, 2019, at 2:04 PM, Bae, Chang Seok <chang.seok.bae@intel.com> wro=
te:
>=20
>=20
>> On May 1, 2019, at 13:25, Andy Lutomirski <luto@amacapital.net> wrote:
>>=20
>>=20
>>=20
>>> On May 1, 2019, at 1:21 PM, Bae, Chang Seok <chang.seok.bae@intel.com> w=
rote:
>>>=20
>>>=20
>>>>> On May 1, 2019, at 11:01, Bae, Chang Seok <chang.seok.bae@intel.com> w=
rote:
>>>>>=20
>>>>> On May 1, 2019, at 10:40, Andy Lutomirski <luto@kernel.org> wrote:
>>>>>=20
>>>>>> On Wed, May 1, 2019 at 6:52 AM Bae, Chang Seok <chang.seok.bae@intel.=
com> wrote:
>>>>>>=20
>>>>>>=20
>>>>>>> On Apr 5, 2019, at 06:50, Andy Lutomirski <luto@amacapital.net> wrot=
e:
>>>>>>>=20
>>>>>>> Furthermore, if you folks even want me to review this series, the pt=
race tests need to be in place.  On inspection of the current code (after th=
e debacle a few releases back), it appears the SETREGSET=E2=80=99s effect de=
pends on the current values in the registers =E2=80=94 it does not actually s=
eem to reliably load the whole state. So my confidence will be greatly incre=
ased if your series first adds a test that detects that bug (and fails!), th=
en fixes the bug in a tiny little patch, then adds FSGSBASE, and keeps the t=
est working.
>>>>>>>=20
>>>>>>=20
>>>>>> I think I need to understand the issue. Appreciate if you can elabora=
te a little bit.
>>>>>>=20
>>>>>=20
>>>>> This patch series gives a particular behavior to PTRACE_SETREGS and
>>>>> PTRACE_POKEUSER.  There should be a test case that validates that
>>>>> behavior, including testing the weird cases where gs !=3D 0 and gsbase=

>>>>> contains unusual values.  Some existing tests might be pretty close to=

>>>>> doing what's needed.
>>>>>=20
>>>>> Beyond that, the current putreg() code does this:
>>>>>=20
>>>>> case offsetof(struct user_regs_struct,gs_base):
>>>>>    /*
>>>>>     * Exactly the same here as the %fs handling above.
>>>>>     */
>>>>>    if (value >=3D TASK_SIZE_MAX)
>>>>>        return -EIO;
>>>>>    if (child->thread.gsbase !=3D value)
>>>>>        return do_arch_prctl_64(child, ARCH_SET_GS, value);
>>>>>    return 0;
>>>>>=20
>>>>> and do_arch_prctl_64(), in turn, does this:
>>>>>=20
>>>>> case ARCH_SET_GS: {
>>>>>    if (unlikely(arg2 >=3D TASK_SIZE_MAX))
>>>>>        return -EPERM;
>>>>>=20
>>>>>    preempt_disable();
>>>>>    /*
>>>>>     * ARCH_SET_GS has always overwritten the index
>>>>>     * and the base. Zero is the most sensible value
>>>>>     * to put in the index, and is the only value that
>>>>>     * makes any sense if FSGSBASE is unavailable.
>>>>>     */
>>>>>    if (task =3D=3D current) {
>>>>>     [not used for ptrace]
>>>>>    } else {
>>>>>        task->thread.gsindex =3D 0;
>>>>>        x86_gsbase_write_task(task, arg2);
>>>>>    }
>>>>>=20
>>>>>    ...
>>>>>=20
>>>>> So writing the value that was already there to gsbase via putreg()
>>>>> does nothing, but writing a *different* value implicitly clears gs,
>>>>> but writing a different value will clear gs.
>>>>>=20
>>>>> This behavior is, AFAICT, complete nonsense.  It happens to work
>>>>> because usually gdb writes the same value back, and, in any case, gs
>>>>> comes *after* gsbase in user_regs_struct, so gs gets replaced anyway.
>>>>> But I think that this behavior should be fixed up and probably tested.=

>>>>> Certainly the behavior should *not* be the same on a fsgsbase kernel,
>>>>> and and the fsgsbase behavior definitely needs a selftest.
>>>>=20
>>>> Okay, got the point; now crystal clear.
>>>>=20
>>>> I have my own test case for that though, need to find a very simple and=

>>>> acceptable solution.
>>>>=20
>>>=20
>>> One solution that I recall, HPA once suggested, is:
>>>  Write registers in a reverse order from user_regs_struct, for SETREGS
>>>=20
>>> Assuming these for clarification, first:
>>>  * old and new index !=3D 0
>>>  * taking GS as an example though, should be the same with FS
>>>=20
>>> Then, interesting cases would be something like these, without FSGSBASE:=

>>>  Case (a), when index only changed to (new index):
>>>      (Then, the result after SETREGS would be)
>>>      GS =3D (new index), GSBASE =3D the base fetched from (new index)
>>>  Case (b), when base only changed to (new base):
>>>  Case (c), when both are changed:
>>>      GS =3D 0, GSBASE =3D (new base)
>>>=20
>>> Now, with FSGSBASE:
>>>  Case (a):
>>>      GS =3D (new index), GSBASE =3D (old base)
>>>  Case (b):
>>>      GS =3D (old index), GSBASE =3D (new base)
>>>  Case (c):
>>>      GS =3D (new index), GSBASE =3D (new base)
>>>=20
>>> As a reference, today's kernel behavior, without FSGSBASE:
>>>  Case (a):
>>>      GS =3D (new index), GSBASE =3D the base fetched from (new index)
>>>  Case (b):
>>>      GS =3D (old index), GSBASE =3D (old base)
>>>  Case (c):
>>>      GS =3D (new index), GSBASE =3D the base fetched from (new index)
>>>=20
>>> Now, with that reverse ordering and taking that "GSBASE is important" [1=
],
>>> it looks like to be working in terms of its base value:
>>>  Case (b) and (c) will behave the same as with FSGSBASE
>>>  Case (a) still differs between w/ and w/o FSGSBASE.
>>>      Well, I'd say this bit comes from the 'new model' vs. the 'leagcy
>>>      model'. So, then okay with that. Any thoughts?
>>>=20
>>>=20
>>>=20
>>=20
>> This seems more complicated than needed.  How about we just remove all th=
e magic and make putreg on the base registers never change the selector.
>>=20
>=20
> Hmm, just wonder what's benefit in terms of making a non-FSGSBASE system
> behave  more similar to one with FSGSBASE (although I would buy that remov=
al).

Simplicity. The current behavior is IMO nuts.

> Well, if we're okay with such divergence, maybe that's it.
>=20
>> As far as I can tell, the only downside is that, on a non-FSGSBASE kernel=
, setting only the base if the selector already has a nonzero value won=E2=80=
=99t work, but I would be quite surprised if this breaks anything.
>=20
>=20
>=20
