# Class Member Variables


## m

* **m\_benchmark\_root** ([**InterChiplet::BenchmarkConfig**](classInterChiplet_1_1BenchmarkConfig.md))
* **m\_phase1\_proc\_cfg\_list** ([**InterChiplet::BenchmarkConfig**](classInterChiplet_1_1BenchmarkConfig.md))
* **m\_phase2\_proc\_cfg\_list** ([**InterChiplet::BenchmarkConfig**](classInterChiplet_1_1BenchmarkConfig.md))
* **m\_simulator\_root** ([**InterChiplet::BenchmarkConfig**](classInterChiplet_1_1BenchmarkConfig.md))
* **m\_bench** ([**InterChiplet::CmdLineOptions**](classInterChiplet_1_1CmdLineOptions.md))
* **m\_cwd** ([**InterChiplet::CmdLineOptions**](classInterChiplet_1_1CmdLineOptions.md))
* **m\_debug** ([**InterChiplet::CmdLineOptions**](classInterChiplet_1_1CmdLineOptions.md))
* **m\_err\_rate\_threshold** ([**InterChiplet::CmdLineOptions**](classInterChiplet_1_1CmdLineOptions.md))
* **m\_timeout\_threshold** ([**InterChiplet::CmdLineOptions**](classInterChiplet_1_1CmdLineOptions.md))
* **m\_desc** ([**InterChiplet::NetworkBenchItem**](classInterChiplet_1_1NetworkBenchItem.md), [**InterChiplet::NetworkDelayItem**](classInterChiplet_1_1NetworkDelayItem.md), [**InterChiplet::SyncCommand**](classInterChiplet_1_1SyncCommand.md))
* **m\_dst** ([**InterChiplet::NetworkBenchItem**](classInterChiplet_1_1NetworkBenchItem.md), [**InterChiplet::NetworkDelayItem**](classInterChiplet_1_1NetworkDelayItem.md), [**InterChiplet::SyncCommand**](classInterChiplet_1_1SyncCommand.md))
* **m\_dst\_cycle** ([**InterChiplet::NetworkBenchItem**](classInterChiplet_1_1NetworkBenchItem.md))
* **m\_id** ([**InterChiplet::NetworkBenchItem**](classInterChiplet_1_1NetworkBenchItem.md), [**InterChiplet::NetworkDelayItem**](classInterChiplet_1_1NetworkDelayItem.md))
* **m\_pac\_size** ([**InterChiplet::NetworkBenchItem**](classInterChiplet_1_1NetworkBenchItem.md))
* **m\_src** ([**InterChiplet::NetworkBenchItem**](classInterChiplet_1_1NetworkBenchItem.md), [**InterChiplet::NetworkDelayItem**](classInterChiplet_1_1NetworkDelayItem.md), [**InterChiplet::SyncCommand**](classInterChiplet_1_1SyncCommand.md))
* **m\_src\_cycle** ([**InterChiplet::NetworkBenchItem**](classInterChiplet_1_1NetworkBenchItem.md))
* **m\_cycle** ([**InterChiplet::NetworkDelayItem**](classInterChiplet_1_1NetworkDelayItem.md), [**InterChiplet::SyncClockStruct**](classInterChiplet_1_1SyncClockStruct.md), [**InterChiplet::SyncCommand**](classInterChiplet_1_1SyncCommand.md))
* **m\_delay\_list** ([**InterChiplet::NetworkDelayItem**](classInterChiplet_1_1NetworkDelayItem.md), [**SyncStruct**](classSyncStruct.md))
* **m\_barrier\_delay\_map** ([**InterChiplet::NetworkDelayStruct**](classInterChiplet_1_1NetworkDelayStruct.md))
* **m\_item\_count** ([**InterChiplet::NetworkDelayStruct**](classInterChiplet_1_1NetworkDelayStruct.md))
* **m\_launch\_delay\_map** ([**InterChiplet::NetworkDelayStruct**](classInterChiplet_1_1NetworkDelayStruct.md))
* **m\_lock\_delay\_map** ([**InterChiplet::NetworkDelayStruct**](classInterChiplet_1_1NetworkDelayStruct.md))
* **m\_src\_delay\_map** ([**InterChiplet::NetworkDelayStruct**](classInterChiplet_1_1NetworkDelayStruct.md))
* **m\_unlock\_delay\_map** ([**InterChiplet::NetworkDelayStruct**](classInterChiplet_1_1NetworkDelayStruct.md))
* **m\_named\_fifo\_map** ([**InterChiplet::PipeComm**](classInterChiplet_1_1PipeComm.md))
* **m\_file\_id** ([**InterChiplet::PipeCommUnit**](classInterChiplet_1_1PipeCommUnit.md))
* **m\_file\_name** ([**InterChiplet::PipeCommUnit**](classInterChiplet_1_1PipeCommUnit.md))
* **m\_read\_ptr** ([**InterChiplet::PipeCommUnit**](classInterChiplet_1_1PipeCommUnit.md))
* **m\_size** ([**InterChiplet::PipeCommUnit**](classInterChiplet_1_1PipeCommUnit.md))
* **mp\_buf** ([**InterChiplet::PipeCommUnit**](classInterChiplet_1_1PipeCommUnit.md))
* **m\_args** ([**InterChiplet::ProcessConfig**](classInterChiplet_1_1ProcessConfig.md), [**ProcessStruct**](classProcessStruct.md))
* **m\_clock\_rate** ([**InterChiplet::ProcessConfig**](classInterChiplet_1_1ProcessConfig.md), [**InterChiplet::SyncCommand**](classInterChiplet_1_1SyncCommand.md), [**ProcessStruct**](classProcessStruct.md))
* **m\_command** ([**InterChiplet::ProcessConfig**](classInterChiplet_1_1ProcessConfig.md), [**ProcessStruct**](classProcessStruct.md))
* **m\_log\_file** ([**InterChiplet::ProcessConfig**](classInterChiplet_1_1ProcessConfig.md), [**ProcessStruct**](classProcessStruct.md))
* **m\_pre\_copy** ([**InterChiplet::ProcessConfig**](classInterChiplet_1_1ProcessConfig.md), [**ProcessStruct**](classProcessStruct.md))
* **m\_to\_stdout** ([**InterChiplet::ProcessConfig**](classInterChiplet_1_1ProcessConfig.md), [**ProcessStruct**](classProcessStruct.md))
* **m\_barrier\_count\_map** ([**InterChiplet::SyncBarrierStruct**](classInterChiplet_1_1SyncBarrierStruct.md))
* **m\_barrier\_items\_map** ([**InterChiplet::SyncBarrierStruct**](classInterChiplet_1_1SyncBarrierStruct.md))
* **m\_read\_cmd\_list** ([**InterChiplet::SyncCommStruct**](classInterChiplet_1_1SyncCommStruct.md))
* **m\_write\_cmd\_list** ([**InterChiplet::SyncCommStruct**](classInterChiplet_1_1SyncCommStruct.md))
* **m\_nbytes** ([**InterChiplet::SyncCommand**](classInterChiplet_1_1SyncCommand.md))
* **m\_res\_list** ([**InterChiplet::SyncCommand**](classInterChiplet_1_1SyncCommand.md))
* **m\_stdin\_fd** ([**InterChiplet::SyncCommand**](classInterChiplet_1_1SyncCommand.md))
* **m\_type** ([**InterChiplet::SyncCommand**](classInterChiplet_1_1SyncCommand.md))
* **m\_launch\_cmd\_list** ([**InterChiplet::SyncLaunchStruct**](classInterChiplet_1_1SyncLaunchStruct.md))
* **m\_waitlaunch\_cmd\_list** ([**InterChiplet::SyncLaunchStruct**](classInterChiplet_1_1SyncLaunchStruct.md))
* **m\_last\_cmd\_map** ([**InterChiplet::SyncLockStruct**](classInterChiplet_1_1SyncLockStruct.md))
* **m\_lock\_cmd\_list** ([**InterChiplet::SyncLockStruct**](classInterChiplet_1_1SyncLockStruct.md))
* **m\_lock\_set** ([**InterChiplet::SyncLockStruct**](classInterChiplet_1_1SyncLockStruct.md))
* **m\_pipe\_set** ([**InterChiplet::SyncPipeStruct**](classInterChiplet_1_1SyncPipeStruct.md))
* **m\_phase** ([**ProcessStruct**](classProcessStruct.md))
* **m\_pid** ([**ProcessStruct**](classProcessStruct.md))
* **m\_pid2** ([**ProcessStruct**](classProcessStruct.md))
* **m\_round** ([**ProcessStruct**](classProcessStruct.md))
* **m\_sync\_struct** ([**ProcessStruct**](classProcessStruct.md))
* **m\_thread** ([**ProcessStruct**](classProcessStruct.md))
* **m\_thread\_id** ([**ProcessStruct**](classProcessStruct.md))
* **m\_unfinished\_line** ([**ProcessStruct**](classProcessStruct.md))
* **m\_barrier\_struct** ([**SyncStruct**](classSyncStruct.md))
* **m\_barrier\_timing\_struct** ([**SyncStruct**](classSyncStruct.md))
* **m\_bench\_list** ([**SyncStruct**](classSyncStruct.md))
* **m\_comm\_struct** ([**SyncStruct**](classSyncStruct.md))
* **m\_cycle\_struct** ([**SyncStruct**](classSyncStruct.md))
* **m\_launch\_struct** ([**SyncStruct**](classSyncStruct.md))
* **m\_lock\_struct** ([**SyncStruct**](classSyncStruct.md))
* **m\_lock\_timing\_struct** ([**SyncStruct**](classSyncStruct.md))
* **m\_mutex** ([**SyncStruct**](classSyncStruct.md))
* **m\_pipe\_struct** ([**SyncStruct**](classSyncStruct.md))

