Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1d5b7bef9c8142c8bc01739fdba5ed0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'in3' [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/TOP.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom_add
Compiling module xil_defaultlib.of_compute
Compiling module xil_defaultlib.add_block
Compiling module xil_defaultlib.rom_and
Compiling module xil_defaultlib.and_block
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.Demux4
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
