
---------- Begin Simulation Statistics ----------
final_tick                               1350192755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 291432                       # Simulator instruction rate (inst/s)
host_mem_usage                                4540360                       # Number of bytes of host memory used
host_op_rate                                   493776                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4460.74                       # Real time elapsed on the host
host_tick_rate                               47661593                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000006                       # Number of instructions simulated
sim_ops                                    2202605300                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.212606                       # Number of seconds simulated
sim_ticks                                212605951500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       577114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1154121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8248930                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     84572643                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     29491140                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     51695950                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     22204810                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      91989554                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2626285                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4767728                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       259197505                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      226038125                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8249311                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39490397                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     23065372                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    331459092                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    421666921                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    376179051                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.120921                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.169382                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    244052245     64.88%     64.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     54009009     14.36%     79.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17401926      4.63%     83.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19153080      5.09%     88.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10093673      2.68%     91.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2926864      0.78%     92.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2475342      0.66%     93.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3001540      0.80%     93.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     23065372      6.13%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    376179051                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1582587                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       421288658                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            79739108                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       378162      0.09%      0.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    318830191     75.61%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           65      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          135      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     79739108     18.91%     94.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     22719260      5.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    421666921                       # Class of committed instruction
system.switch_cpus_1.commit.refs            102458368                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           421666921                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.700848                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.700848                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    243589948                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    872773996                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50201360                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       100054942                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8272919                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     23083229                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         115448258                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1248151                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          30023906                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              362898                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          91989554                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        63718529                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           347933846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1883341                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            576462021                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          377                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         6290                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      16545838                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.216338                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     68988977                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32117425                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.355705                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    425202409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.247294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.312029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      270682086     63.66%     63.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        8679907      2.04%     65.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       12899129      3.03%     68.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        9040960      2.13%     70.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8440365      1.99%     72.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14052415      3.30%     76.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6776864      1.59%     77.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7776346      1.83%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       86854337     20.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    425202409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          120580                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          77895                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  9494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      9904254                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       52121342                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.470834                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          148652838                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         30020909                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      64648129                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    142034810                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       704308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44281605                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    753013914                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    118631929                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20184856                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    625415934                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       626965                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     29542400                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8272919                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     30754901                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       998650                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8276937                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43251                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        29703                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        54060                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     62295698                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     21562342                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        29703                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8854734                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1049520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       704211612                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           609036084                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666352                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       469252995                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.432312                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            613053862                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      976039642                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     528647569                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.587942                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.587942                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1625169      0.25%      0.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    487612427     75.53%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           84      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          138      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         5896      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       104032      0.02%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        39705      0.01%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    124562830     19.29%     95.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     31650513      4.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    645600794                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        149638                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       302981                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        83359                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       796462                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6385545                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.009891                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4522188     70.82%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            5      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1830735     28.67%     99.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        32617      0.51%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    650211532                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1723988930                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    608952725                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1083592305                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        753013914                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       645600794                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    331346969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1502373                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined    477726382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    425202409                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.518338                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.108705                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    228665984     53.78%     53.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     45984470     10.81%     64.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     39008096      9.17%     73.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     29609274      6.96%     80.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     27185861      6.39%     87.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     22833212      5.37%     92.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     17991713      4.23%     96.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      9477864      2.23%     98.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4445935      1.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    425202409                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.518304                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          63719068                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 553                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20891272                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13692045                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    142034810                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44281605                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     267755892                       # number of misc regfile reads
system.switch_cpus_1.numCycles              425211903                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     143637758                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    530265411                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     33200774                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62122711                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     14192921                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4194406                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2138816938                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    830045304                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1005271501                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       109095959                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     47814805                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8272919                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    102073052                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      475006044                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2220116                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1376792818                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       107998161                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1106239692                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1555978187                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4650369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9172667                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1135                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4010350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        60705                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      7991511                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          60705                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             337476                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       312157                       # Transaction distribution
system.membus.trans_dist::CleanEvict           264957                       # Transaction distribution
system.membus.trans_dist::ReadExReq            239531                       # Transaction distribution
system.membus.trans_dist::ReadExResp           239531                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        337476                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1731128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1731128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1731128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     56906496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     56906496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                56906496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            577007                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  577007    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              577007                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2572436000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3126604250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1350192755000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1350192755000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3702965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1573995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          153                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3635714                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          128071                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         128071                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           819333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          819333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3702965                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13822577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13823036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    350042752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350062336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          687564                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40110208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5337933                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000213                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014580                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5336798     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1135      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5337933                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5533759500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6847253000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            229500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           11                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       541126                       # number of demand (read+write) hits
system.l2.demand_hits::total                   541137                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           11                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       541126                       # number of overall hits
system.l2.overall_hits::total                  541137                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3981019                       # number of demand (read+write) misses
system.l2.demand_misses::total                3981161                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          142                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3981019                       # number of overall misses
system.l2.overall_misses::total               3981161                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     13775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 158345711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     158359486000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     13775000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 158345711000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    158359486000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4522145                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4522298                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4522145                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4522298                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.928105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.880339                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880340                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.928105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.880339                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880340                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 97007.042254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 39775.170880                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 39777.212225                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 97007.042254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 39775.170880                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 39777.212225                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              626718                       # number of writebacks
system.l2.writebacks::total                    626718                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3981019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3981161                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3981019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3981161                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     12355000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 118535521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 118547876000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     12355000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 118535521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 118547876000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.928105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.880339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880340                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.928105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.880339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.880340                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87007.042254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29775.170880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 29777.212225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87007.042254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29775.170880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 29777.212225                       # average overall mshr miss latency
system.l2.replacements                         626859                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       947273                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947273                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       947273                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947273                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              153                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          153                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          153                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3354731                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3354731                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        99311                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                99311                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        28760                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28760                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       128071                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           128071                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.224563                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.224563                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        28760                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         28760                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    477092500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    477092500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.224563                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.224563                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16588.751739                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16588.751739                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       221318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                221318                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       598015                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              598015                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  36118067000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   36118067000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       819333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            819333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.729880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 60396.590387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 60396.590387                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       598015                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         598015                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  30137917000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30137917000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.729880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.729880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 50396.590387                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 50396.590387                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       319808                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             319819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3383004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3383146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     13775000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 122227644000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 122241419000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          153                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3702812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3702965                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.928105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.913631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 97007.042254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 36129.914124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 36132.469305                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3383004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3383146                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     12355000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  88397604000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  88409959000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.928105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.913631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87007.042254                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 26129.914124                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 26132.469305                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4064.307913                       # Cycle average of tags in use
system.l2.tags.total_refs                     1813135                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    951517                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.905520                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4064.307913                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.992263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992263                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3747                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.980957                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74328762                       # Number of tag accesses
system.l2.tags.data_accesses                 74328762                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      3404154                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3404154                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      3404154                       # number of overall hits
system.l3.overall_hits::total                 3404154                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       576865                       # number of demand (read+write) misses
system.l3.demand_misses::total                 577007                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          142                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       576865                       # number of overall misses
system.l3.overall_misses::total                577007                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     11500500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  51723665000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      51735165500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     11500500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  51723665000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     51735165500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          142                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3981019                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3981161                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          142                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3981019                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3981161                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.144904                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.144934                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.144904                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.144934                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 80989.436620                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 89663.378780                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 89661.244144                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 80989.436620                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 89663.378780                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 89661.244144                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              312157                       # number of writebacks
system.l3.writebacks::total                    312157                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       576865                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            577007                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          142                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       576865                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           577007                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      9796500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  44801285000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  44811081500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      9796500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  44801285000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  44811081500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.144904                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.144934                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.144904                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.144934                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 68989.436620                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77663.378780                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77661.244144                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 68989.436620                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77663.378780                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77661.244144                       # average overall mshr miss latency
system.l3.replacements                         637358                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       626718                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           626718                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       626718                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       626718                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          457                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           457                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        28760                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                28760                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        28760                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            28760                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       358484                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                358484                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       239531                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              239531                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  22065023000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   22065023000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       598015                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            598015                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.400543                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.400543                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 92117.608994                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 92117.608994                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       239531                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         239531                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  19190651000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  19190651000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.400543                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.400543                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80117.608994                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 80117.608994                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3045670                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3045670                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       337334                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           337476                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     11500500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  29658642000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  29670142500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          142                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3383004                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3383146                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.099714                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.099752                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 80989.436620                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 87920.701738                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 87917.785265                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       337334                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       337476                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      9796500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  25610634000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  25620430500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.099714                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.099752                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 68989.436620                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 75920.701738                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 75917.785265                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8590204                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    670126                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     12.818789                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2088.782198                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       279.740935                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1620.953859                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     7.666895                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 28770.856113                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.063745                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.008537                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.049468                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000234                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.878017                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32686                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 128501534                       # Number of tag accesses
system.l3.tags.data_accesses                128501534                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3383146                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       938875                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3680073                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           28760                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          28760                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           598015                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          598015                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3383146                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     12001432                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    294904256                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          637358                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19978048                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4647279                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.013062                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.113542                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4586574     98.69%     98.69% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  60705      1.31%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4647279                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4622473500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5986121500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         9088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     36919360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36928448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         9088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19978048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19978048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       576865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              577007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       312157                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             312157                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        42746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    173651583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             173694329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        42746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93967492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93967492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93967492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        42746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    173651583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            267661820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    312157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    576244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.036666300500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18485                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18485                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1490451                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             294205                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      577007                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     312157                       # Number of write requests accepted
system.mem_ctrls.readBursts                    577007                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   312157                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    621                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19492                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10216331500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2881930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21023569000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17724.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36474.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   275528                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63377                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                20.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                577007                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               312157                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  516182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   45960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       549620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    103.463484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.223318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   122.681428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       422358     76.85%     76.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        93446     17.00%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15496      2.82%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5976      1.09%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3634      0.66%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1990      0.36%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1387      0.25%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          974      0.18%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4359      0.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       549620                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.179713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.055142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         18369     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           74      0.40%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           15      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            6      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            8      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18485                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.886070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.851974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.086052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10689     57.83%     57.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              469      2.54%     60.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6184     33.45%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1045      5.65%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               84      0.45%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18485                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36888704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19976896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36928448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19978048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       173.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    173.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  212295056000                       # Total gap between requests
system.mem_ctrls.avgGap                     238758.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         9088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     36879616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19976896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 42745.745995732388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 173464645.461724042892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 93962073.305365577340                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       576865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       312157                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3965750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  21019603250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5036382685000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27927.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36437.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16134133.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    38.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1965977580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1044941865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2083002180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          819613080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16782745200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56409681210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34137795840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       113243756955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.646223                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  88197103250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7099300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 117309548250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1958309220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1040866035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2032393860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          809752500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16782745200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      57050650200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33598032480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       113272749495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.782590                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  86784039250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7099300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 118722612250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     63718146                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489328762                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099136                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     63718146                       # number of overall hits
system.cpu.icache.overall_hits::total      1489328762                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          383                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          383                       # number of overall misses
system.cpu.icache.overall_misses::total          2437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     26724500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26724500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     26724500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26724500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     63718529                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489331199                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     63718529                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489331199                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 69776.762402                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10966.146902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 69776.762402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10966.146902                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1695                       # number of writebacks
system.cpu.icache.writebacks::total              1695                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          230                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          230                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          230                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          230                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          153                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          153                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          153                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          153                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     14121000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14121000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     14121000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14121000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 92294.117647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 92294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92294.117647                       # average overall mshr miss latency
system.cpu.icache.replacements                   1695                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     63718146                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489328762                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          383                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     26724500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26724500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     63718529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489331199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 69776.762402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10966.146902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          230                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          230                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     14121000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14121000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 92294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.289877                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489330969                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2207                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          674821.463072                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.830823                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     5.459053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987951                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.010662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5957327003                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5957327003                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    122702457                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        562287721                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    122702457                       # number of overall hits
system.cpu.dcache.overall_hits::total       562287721                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7079266                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22769535                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7079266                       # number of overall misses
system.cpu.dcache.overall_misses::total      22769535                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  23068533000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 295592624995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 318661157995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  23068533000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 295592624995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 318661157995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129781723                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585057256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129781723                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585057256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.054547                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.054547                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38796.203549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 41754.699568                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13995.066566                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38796.203549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 41754.699568                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13995.066566                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     21840612                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          463                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1117682                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.540989                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5575582                       # number of writebacks
system.cpu.dcache.writebacks::total           5575582                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2429058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2429058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2429058                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2429058                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4650208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5244816                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4650208                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5244816                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22473925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 172734511995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 195208436995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22473925000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 172734511995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 195208436995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.035831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.035831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008965                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37796.203549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 37145.545316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37219.310839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37796.203549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 37145.545316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37219.310839                       # average overall mshr miss latency
system.cpu.dcache.replacements               18716427                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    100927607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       429789295                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6131862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17193799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  16366543000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 253143837000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 269510380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    107059469                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    446983094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.057275                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36248.943531                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 41283.355203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15674.859291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2429050                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2429050                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3702812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4154316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15915039000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 131233128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 147148167000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35248.943531                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 35441.477450                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35420.552264                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     21774850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      132498426                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       947404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5575736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6701990000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  42448787995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49150777995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     22722254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138074162                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.041695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040382                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 46833.002572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 44805.371304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8815.119295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       947396                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1090500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6558886000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  41501383995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48060269995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.041695                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007898                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45833.002572                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 43805.741205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44071.774411                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995646                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           582758133                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18716939                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.135333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   389.203674                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    42.175029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    80.616943                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.760163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.082373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.157455                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2358945963                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2358945963                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350192755000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 324081966500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
