// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24
);


output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_16_V_read;
input  [15:0] data_17_V_read;
input  [15:0] data_18_V_read;
input  [15:0] data_19_V_read;
input  [15:0] data_20_V_read;
input  [15:0] data_21_V_read;
input  [15:0] data_22_V_read;
input  [15:0] data_23_V_read;
input  [15:0] data_24_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;

wire   [0:0] tmp_s_fu_218_p2;
wire   [14:0] tmp_fu_224_p1;
wire   [14:0] res_0_V_write_assign_fu_228_p3;
wire   [0:0] tmp_16_1_fu_240_p2;
wire   [14:0] tmp_62_fu_246_p1;
wire   [14:0] res_1_V_write_assign_fu_250_p3;
wire   [0:0] tmp_16_2_fu_262_p2;
wire   [14:0] tmp_63_fu_268_p1;
wire   [14:0] res_2_V_write_assign_fu_272_p3;
wire   [0:0] tmp_16_3_fu_284_p2;
wire   [14:0] tmp_64_fu_290_p1;
wire   [14:0] res_3_V_write_assign_fu_294_p3;
wire   [0:0] tmp_16_4_fu_306_p2;
wire   [14:0] tmp_65_fu_312_p1;
wire   [14:0] res_4_V_write_assign_fu_316_p3;
wire   [0:0] tmp_16_5_fu_328_p2;
wire   [14:0] tmp_66_fu_334_p1;
wire   [14:0] res_5_V_write_assign_fu_338_p3;
wire   [0:0] tmp_16_6_fu_350_p2;
wire   [14:0] tmp_67_fu_356_p1;
wire   [14:0] res_6_V_write_assign_fu_360_p3;
wire   [0:0] tmp_16_7_fu_372_p2;
wire   [14:0] tmp_68_fu_378_p1;
wire   [14:0] res_7_V_write_assign_fu_382_p3;
wire   [0:0] tmp_16_8_fu_394_p2;
wire   [14:0] tmp_69_fu_400_p1;
wire   [14:0] res_8_V_write_assign_fu_404_p3;
wire   [0:0] tmp_16_9_fu_416_p2;
wire   [14:0] tmp_70_fu_422_p1;
wire   [14:0] res_9_V_write_assign_fu_426_p3;
wire   [0:0] tmp_16_s_fu_438_p2;
wire   [14:0] tmp_71_fu_444_p1;
wire   [14:0] res_10_V_write_assign_fu_448_p3;
wire   [0:0] tmp_16_10_fu_460_p2;
wire   [14:0] tmp_72_fu_466_p1;
wire   [14:0] res_11_V_write_assign_fu_470_p3;
wire   [0:0] tmp_16_11_fu_482_p2;
wire   [14:0] tmp_73_fu_488_p1;
wire   [14:0] res_12_V_write_assign_fu_492_p3;
wire   [0:0] tmp_16_12_fu_504_p2;
wire   [14:0] tmp_74_fu_510_p1;
wire   [14:0] res_13_V_write_assign_fu_514_p3;
wire   [0:0] tmp_16_13_fu_526_p2;
wire   [14:0] tmp_75_fu_532_p1;
wire   [14:0] res_14_V_write_assign_fu_536_p3;
wire   [0:0] tmp_16_14_fu_548_p2;
wire   [14:0] tmp_76_fu_554_p1;
wire   [14:0] res_15_V_write_assign_fu_558_p3;
wire   [0:0] tmp_16_15_fu_570_p2;
wire   [14:0] tmp_77_fu_576_p1;
wire   [14:0] res_16_V_write_assign_fu_580_p3;
wire   [0:0] tmp_16_16_fu_592_p2;
wire   [14:0] tmp_78_fu_598_p1;
wire   [14:0] res_17_V_write_assign_fu_602_p3;
wire   [0:0] tmp_16_17_fu_614_p2;
wire   [14:0] tmp_79_fu_620_p1;
wire   [14:0] res_18_V_write_assign_fu_624_p3;
wire   [0:0] tmp_16_18_fu_636_p2;
wire   [14:0] tmp_80_fu_642_p1;
wire   [14:0] res_19_V_write_assign_fu_646_p3;
wire   [0:0] tmp_16_19_fu_658_p2;
wire   [14:0] tmp_81_fu_664_p1;
wire   [14:0] res_20_V_write_assign_fu_668_p3;
wire   [0:0] tmp_16_20_fu_680_p2;
wire   [14:0] tmp_82_fu_686_p1;
wire   [14:0] res_21_V_write_assign_fu_690_p3;
wire   [0:0] tmp_16_21_fu_702_p2;
wire   [14:0] tmp_83_fu_708_p1;
wire   [14:0] res_22_V_write_assign_fu_712_p3;
wire   [0:0] tmp_16_22_fu_724_p2;
wire   [14:0] tmp_84_fu_730_p1;
wire   [14:0] res_23_V_write_assign_fu_734_p3;
wire   [0:0] tmp_16_23_fu_746_p2;
wire   [14:0] tmp_85_fu_752_p1;
wire   [14:0] res_24_V_write_assign_fu_756_p3;
wire   [15:0] res_0_V_write_assign_cast_fu_236_p1;
wire   [15:0] res_1_V_write_assign_cast_fu_258_p1;
wire   [15:0] res_2_V_write_assign_cast_fu_280_p1;
wire   [15:0] res_3_V_write_assign_cast_fu_302_p1;
wire   [15:0] res_4_V_write_assign_cast_fu_324_p1;
wire   [15:0] res_5_V_write_assign_cast_fu_346_p1;
wire   [15:0] res_6_V_write_assign_cast_fu_368_p1;
wire   [15:0] res_7_V_write_assign_cast_fu_390_p1;
wire   [15:0] res_8_V_write_assign_cast_fu_412_p1;
wire   [15:0] res_9_V_write_assign_cast_fu_434_p1;
wire   [15:0] res_10_V_write_assign_cast_fu_456_p1;
wire   [15:0] res_11_V_write_assign_cast_fu_478_p1;
wire   [15:0] res_12_V_write_assign_cast_fu_500_p1;
wire   [15:0] res_13_V_write_assign_cast_fu_522_p1;
wire   [15:0] res_14_V_write_assign_cast_fu_544_p1;
wire   [15:0] res_15_V_write_assign_cast_fu_566_p1;
wire   [15:0] res_16_V_write_assign_cast_fu_588_p1;
wire   [15:0] res_17_V_write_assign_cast_fu_610_p1;
wire   [15:0] res_18_V_write_assign_cast_fu_632_p1;
wire   [15:0] res_19_V_write_assign_cast_fu_654_p1;
wire   [15:0] res_20_V_write_assign_cast_fu_676_p1;
wire   [15:0] res_21_V_write_assign_cast_fu_698_p1;
wire   [15:0] res_22_V_write_assign_cast_fu_720_p1;
wire   [15:0] res_23_V_write_assign_cast_fu_742_p1;
wire   [15:0] res_24_V_write_assign_cast_fu_764_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = res_0_V_write_assign_cast_fu_236_p1;

assign ap_return_1 = res_1_V_write_assign_cast_fu_258_p1;

assign ap_return_10 = res_10_V_write_assign_cast_fu_456_p1;

assign ap_return_11 = res_11_V_write_assign_cast_fu_478_p1;

assign ap_return_12 = res_12_V_write_assign_cast_fu_500_p1;

assign ap_return_13 = res_13_V_write_assign_cast_fu_522_p1;

assign ap_return_14 = res_14_V_write_assign_cast_fu_544_p1;

assign ap_return_15 = res_15_V_write_assign_cast_fu_566_p1;

assign ap_return_16 = res_16_V_write_assign_cast_fu_588_p1;

assign ap_return_17 = res_17_V_write_assign_cast_fu_610_p1;

assign ap_return_18 = res_18_V_write_assign_cast_fu_632_p1;

assign ap_return_19 = res_19_V_write_assign_cast_fu_654_p1;

assign ap_return_2 = res_2_V_write_assign_cast_fu_280_p1;

assign ap_return_20 = res_20_V_write_assign_cast_fu_676_p1;

assign ap_return_21 = res_21_V_write_assign_cast_fu_698_p1;

assign ap_return_22 = res_22_V_write_assign_cast_fu_720_p1;

assign ap_return_23 = res_23_V_write_assign_cast_fu_742_p1;

assign ap_return_24 = res_24_V_write_assign_cast_fu_764_p1;

assign ap_return_3 = res_3_V_write_assign_cast_fu_302_p1;

assign ap_return_4 = res_4_V_write_assign_cast_fu_324_p1;

assign ap_return_5 = res_5_V_write_assign_cast_fu_346_p1;

assign ap_return_6 = res_6_V_write_assign_cast_fu_368_p1;

assign ap_return_7 = res_7_V_write_assign_cast_fu_390_p1;

assign ap_return_8 = res_8_V_write_assign_cast_fu_412_p1;

assign ap_return_9 = res_9_V_write_assign_cast_fu_434_p1;

assign res_0_V_write_assign_cast_fu_236_p1 = res_0_V_write_assign_fu_228_p3;

assign res_0_V_write_assign_fu_228_p3 = ((tmp_s_fu_218_p2[0:0] === 1'b1) ? tmp_fu_224_p1 : 15'd0);

assign res_10_V_write_assign_cast_fu_456_p1 = res_10_V_write_assign_fu_448_p3;

assign res_10_V_write_assign_fu_448_p3 = ((tmp_16_s_fu_438_p2[0:0] === 1'b1) ? tmp_71_fu_444_p1 : 15'd0);

assign res_11_V_write_assign_cast_fu_478_p1 = res_11_V_write_assign_fu_470_p3;

assign res_11_V_write_assign_fu_470_p3 = ((tmp_16_10_fu_460_p2[0:0] === 1'b1) ? tmp_72_fu_466_p1 : 15'd0);

assign res_12_V_write_assign_cast_fu_500_p1 = res_12_V_write_assign_fu_492_p3;

assign res_12_V_write_assign_fu_492_p3 = ((tmp_16_11_fu_482_p2[0:0] === 1'b1) ? tmp_73_fu_488_p1 : 15'd0);

assign res_13_V_write_assign_cast_fu_522_p1 = res_13_V_write_assign_fu_514_p3;

assign res_13_V_write_assign_fu_514_p3 = ((tmp_16_12_fu_504_p2[0:0] === 1'b1) ? tmp_74_fu_510_p1 : 15'd0);

assign res_14_V_write_assign_cast_fu_544_p1 = res_14_V_write_assign_fu_536_p3;

assign res_14_V_write_assign_fu_536_p3 = ((tmp_16_13_fu_526_p2[0:0] === 1'b1) ? tmp_75_fu_532_p1 : 15'd0);

assign res_15_V_write_assign_cast_fu_566_p1 = res_15_V_write_assign_fu_558_p3;

assign res_15_V_write_assign_fu_558_p3 = ((tmp_16_14_fu_548_p2[0:0] === 1'b1) ? tmp_76_fu_554_p1 : 15'd0);

assign res_16_V_write_assign_cast_fu_588_p1 = res_16_V_write_assign_fu_580_p3;

assign res_16_V_write_assign_fu_580_p3 = ((tmp_16_15_fu_570_p2[0:0] === 1'b1) ? tmp_77_fu_576_p1 : 15'd0);

assign res_17_V_write_assign_cast_fu_610_p1 = res_17_V_write_assign_fu_602_p3;

assign res_17_V_write_assign_fu_602_p3 = ((tmp_16_16_fu_592_p2[0:0] === 1'b1) ? tmp_78_fu_598_p1 : 15'd0);

assign res_18_V_write_assign_cast_fu_632_p1 = res_18_V_write_assign_fu_624_p3;

assign res_18_V_write_assign_fu_624_p3 = ((tmp_16_17_fu_614_p2[0:0] === 1'b1) ? tmp_79_fu_620_p1 : 15'd0);

assign res_19_V_write_assign_cast_fu_654_p1 = res_19_V_write_assign_fu_646_p3;

assign res_19_V_write_assign_fu_646_p3 = ((tmp_16_18_fu_636_p2[0:0] === 1'b1) ? tmp_80_fu_642_p1 : 15'd0);

assign res_1_V_write_assign_cast_fu_258_p1 = res_1_V_write_assign_fu_250_p3;

assign res_1_V_write_assign_fu_250_p3 = ((tmp_16_1_fu_240_p2[0:0] === 1'b1) ? tmp_62_fu_246_p1 : 15'd0);

assign res_20_V_write_assign_cast_fu_676_p1 = res_20_V_write_assign_fu_668_p3;

assign res_20_V_write_assign_fu_668_p3 = ((tmp_16_19_fu_658_p2[0:0] === 1'b1) ? tmp_81_fu_664_p1 : 15'd0);

assign res_21_V_write_assign_cast_fu_698_p1 = res_21_V_write_assign_fu_690_p3;

assign res_21_V_write_assign_fu_690_p3 = ((tmp_16_20_fu_680_p2[0:0] === 1'b1) ? tmp_82_fu_686_p1 : 15'd0);

assign res_22_V_write_assign_cast_fu_720_p1 = res_22_V_write_assign_fu_712_p3;

assign res_22_V_write_assign_fu_712_p3 = ((tmp_16_21_fu_702_p2[0:0] === 1'b1) ? tmp_83_fu_708_p1 : 15'd0);

assign res_23_V_write_assign_cast_fu_742_p1 = res_23_V_write_assign_fu_734_p3;

assign res_23_V_write_assign_fu_734_p3 = ((tmp_16_22_fu_724_p2[0:0] === 1'b1) ? tmp_84_fu_730_p1 : 15'd0);

assign res_24_V_write_assign_cast_fu_764_p1 = res_24_V_write_assign_fu_756_p3;

assign res_24_V_write_assign_fu_756_p3 = ((tmp_16_23_fu_746_p2[0:0] === 1'b1) ? tmp_85_fu_752_p1 : 15'd0);

assign res_2_V_write_assign_cast_fu_280_p1 = res_2_V_write_assign_fu_272_p3;

assign res_2_V_write_assign_fu_272_p3 = ((tmp_16_2_fu_262_p2[0:0] === 1'b1) ? tmp_63_fu_268_p1 : 15'd0);

assign res_3_V_write_assign_cast_fu_302_p1 = res_3_V_write_assign_fu_294_p3;

assign res_3_V_write_assign_fu_294_p3 = ((tmp_16_3_fu_284_p2[0:0] === 1'b1) ? tmp_64_fu_290_p1 : 15'd0);

assign res_4_V_write_assign_cast_fu_324_p1 = res_4_V_write_assign_fu_316_p3;

assign res_4_V_write_assign_fu_316_p3 = ((tmp_16_4_fu_306_p2[0:0] === 1'b1) ? tmp_65_fu_312_p1 : 15'd0);

assign res_5_V_write_assign_cast_fu_346_p1 = res_5_V_write_assign_fu_338_p3;

assign res_5_V_write_assign_fu_338_p3 = ((tmp_16_5_fu_328_p2[0:0] === 1'b1) ? tmp_66_fu_334_p1 : 15'd0);

assign res_6_V_write_assign_cast_fu_368_p1 = res_6_V_write_assign_fu_360_p3;

assign res_6_V_write_assign_fu_360_p3 = ((tmp_16_6_fu_350_p2[0:0] === 1'b1) ? tmp_67_fu_356_p1 : 15'd0);

assign res_7_V_write_assign_cast_fu_390_p1 = res_7_V_write_assign_fu_382_p3;

assign res_7_V_write_assign_fu_382_p3 = ((tmp_16_7_fu_372_p2[0:0] === 1'b1) ? tmp_68_fu_378_p1 : 15'd0);

assign res_8_V_write_assign_cast_fu_412_p1 = res_8_V_write_assign_fu_404_p3;

assign res_8_V_write_assign_fu_404_p3 = ((tmp_16_8_fu_394_p2[0:0] === 1'b1) ? tmp_69_fu_400_p1 : 15'd0);

assign res_9_V_write_assign_cast_fu_434_p1 = res_9_V_write_assign_fu_426_p3;

assign res_9_V_write_assign_fu_426_p3 = ((tmp_16_9_fu_416_p2[0:0] === 1'b1) ? tmp_70_fu_422_p1 : 15'd0);

assign tmp_16_10_fu_460_p2 = (($signed(data_11_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_11_fu_482_p2 = (($signed(data_12_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_12_fu_504_p2 = (($signed(data_13_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_13_fu_526_p2 = (($signed(data_14_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_14_fu_548_p2 = (($signed(data_15_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_15_fu_570_p2 = (($signed(data_16_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_16_fu_592_p2 = (($signed(data_17_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_17_fu_614_p2 = (($signed(data_18_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_18_fu_636_p2 = (($signed(data_19_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_19_fu_658_p2 = (($signed(data_20_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_1_fu_240_p2 = (($signed(data_1_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_20_fu_680_p2 = (($signed(data_21_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_21_fu_702_p2 = (($signed(data_22_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_22_fu_724_p2 = (($signed(data_23_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_23_fu_746_p2 = (($signed(data_24_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_2_fu_262_p2 = (($signed(data_2_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_3_fu_284_p2 = (($signed(data_3_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_4_fu_306_p2 = (($signed(data_4_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_5_fu_328_p2 = (($signed(data_5_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_6_fu_350_p2 = (($signed(data_6_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_7_fu_372_p2 = (($signed(data_7_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_8_fu_394_p2 = (($signed(data_8_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_9_fu_416_p2 = (($signed(data_9_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_16_s_fu_438_p2 = (($signed(data_10_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_62_fu_246_p1 = data_1_V_read[14:0];

assign tmp_63_fu_268_p1 = data_2_V_read[14:0];

assign tmp_64_fu_290_p1 = data_3_V_read[14:0];

assign tmp_65_fu_312_p1 = data_4_V_read[14:0];

assign tmp_66_fu_334_p1 = data_5_V_read[14:0];

assign tmp_67_fu_356_p1 = data_6_V_read[14:0];

assign tmp_68_fu_378_p1 = data_7_V_read[14:0];

assign tmp_69_fu_400_p1 = data_8_V_read[14:0];

assign tmp_70_fu_422_p1 = data_9_V_read[14:0];

assign tmp_71_fu_444_p1 = data_10_V_read[14:0];

assign tmp_72_fu_466_p1 = data_11_V_read[14:0];

assign tmp_73_fu_488_p1 = data_12_V_read[14:0];

assign tmp_74_fu_510_p1 = data_13_V_read[14:0];

assign tmp_75_fu_532_p1 = data_14_V_read[14:0];

assign tmp_76_fu_554_p1 = data_15_V_read[14:0];

assign tmp_77_fu_576_p1 = data_16_V_read[14:0];

assign tmp_78_fu_598_p1 = data_17_V_read[14:0];

assign tmp_79_fu_620_p1 = data_18_V_read[14:0];

assign tmp_80_fu_642_p1 = data_19_V_read[14:0];

assign tmp_81_fu_664_p1 = data_20_V_read[14:0];

assign tmp_82_fu_686_p1 = data_21_V_read[14:0];

assign tmp_83_fu_708_p1 = data_22_V_read[14:0];

assign tmp_84_fu_730_p1 = data_23_V_read[14:0];

assign tmp_85_fu_752_p1 = data_24_V_read[14:0];

assign tmp_fu_224_p1 = data_0_V_read[14:0];

assign tmp_s_fu_218_p2 = (($signed(data_0_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

endmodule //relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s
