//./bench.v
//./test1.v


//./test2_case.v
//./bench2_case.v


//./bench_shiftRegister.v
//./test_shiftRegister.v
//./test_shiftRegister2.v
//./test_shiftRegister3.v

//./test_VoteMachine.v
//./test_VoteMachine_1.v
//./bench_VoteMachine.v

//./bench_testDFF.v
//./test_DFF.v
//./test_DFF2.v


//./bench_AsyncReset_counter.v


//./test_AsyncReset_counter.v
//./comp2bit.v
//./comp11counter.v
//./state4.v
//./state4_shiftRegister.v
//./test_Tcycle.v
//./bench_AsyncReset_counter.v

//./bench_task.v
//./bench_trafficlight.v
//./bench_variousclock.v
//./bench_AHBwrite.v
//./test_delaylogicgate.v
//./bench_delaylogicgate.v

//./bench_include.v
//./test_inculde_a1.v
//./test_inculde_b1.v

//./bench_adder8.v


//./bench_mul_addtree1.v // This bench is used to realize multiplier with adder_tree method
//./mul_addtree.v
//./test_mul_chuanxing.v
//./test_mul_chuanxing_FSM.v
//./test_wallace.v
//./fadd.v
//./hadd.v

./FIR_tb.v
./FIR8_order.v
./shift_register.v
./caculator.
./mul_addtree.v





//./bench_SimSystemTask.v
//./bench_random.v

//./test_seqdet.v     // finite state machine
//./bench_seqdet.v   
//./test_AsyncReset_counter.v  // asynchronous reset and synchronous release module
//./test_seqdetRegister.v   // use shift register to write 11010 sequence detection
//./test_seqRegister1111.v  // use shift register to write 1111 sequence detection
//./test_seqdetFSM1111.v   //  use FSM to write 1111 sequence detection 



//./test_adder.v
//./bench_adder.v



//./spi_in.v
//./spi_slave.v
//./spi_out.v


//./wptr_full.sv
//./rptr_empty.sv
//./sync_w2r.sv
//./sync_r2w.v
//./fifomem.sv
//./fifomem_SRAM.v
//./RADP16X9M4.v
//./fifo.sv
//./fifo_SRAM.v


//./ahb_in.v
//./spi2ahb_top.v

//./spi2ahb_testbench.v

// Note: this file is invoked by run_VCS/run_simulation/run_verdi

