
MINI_SDV_SYSTEM_MAIN_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000066  00800100  0000183a  000018ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000183a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000071  00800166  00800166  00001934  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001934  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001990  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001d8  00000000  00000000  000019cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002c52  00000000  00000000  00001ba4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001090  00000000  00000000  000047f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011e4  00000000  00000000  00005886  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000514  00000000  00000000  00006a6c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000992  00000000  00000000  00006f80  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000170f  00000000  00000000  00007912  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000158  00000000  00000000  00009021  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	51 c0       	rjmp	.+162    	; 0xc8 <__bad_interrupt>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c0       	rjmp	.+150    	; 0xc8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	45 c0       	rjmp	.+138    	; 0xc8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	43 c0       	rjmp	.+134    	; 0xc8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	96 c3       	rjmp	.+1836   	; 0x776 <__vector_18>
      4a:	00 00       	nop
      4c:	bc c3       	rjmp	.+1912   	; 0x7c6 <__vector_19>
      4e:	00 00       	nop
      50:	3b c0       	rjmp	.+118    	; 0xc8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	bb c2       	rjmp	.+1398   	; 0x5f0 <__vector_30>
      7a:	00 00       	nop
      7c:	e2 c2       	rjmp	.+1476   	; 0x642 <__vector_31>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ea e3       	ldi	r30, 0x3A	; 58
      a0:	f8 e1       	ldi	r31, 0x18	; 24
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a6 36       	cpi	r26, 0x66	; 102
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	21 e0       	ldi	r18, 0x01	; 1
      b4:	a6 e6       	ldi	r26, 0x66	; 102
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a7 3d       	cpi	r26, 0xD7	; 215
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	af d3       	rcall	.+1886   	; 0x822 <main>
      c4:	0c 94 1b 0c 	jmp	0x1836	; 0x1836 <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <Control_UpdateFromDistance>:
	
}

void Control_UpdateFromDistance(void)
{
	uint16_t d= sdv_sys.distance_cm;
      ca:	60 91 bf 01 	lds	r22, 0x01BF	; 0x8001bf <sdv_sys+0x4>
      ce:	70 91 c0 01 	lds	r23, 0x01C0	; 0x8001c0 <sdv_sys+0x5>
      d2:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <sdv_sys+0x6>
      d6:	90 91 c2 01 	lds	r25, 0x01C2	; 0x8001c2 <sdv_sys+0x7>
      da:	5c d7       	rcall	.+3768   	; 0xf94 <__fixunssfsi>
	
	if(d<=D_EMERGENCY)
      dc:	60 31       	cpi	r22, 0x10	; 16
      de:	71 05       	cpc	r23, r1
      e0:	20 f4       	brcc	.+8      	; 0xea <Control_UpdateFromDistance+0x20>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;		
      e2:	83 e0       	ldi	r24, 0x03	; 3
      e4:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <sdv_sys+0x1>
      e8:	08 95       	ret
	}
	else if(d<=D_CAUTION)
      ea:	6f 31       	cpi	r22, 0x1F	; 31
      ec:	71 05       	cpc	r23, r1
      ee:	20 f4       	brcc	.+8      	; 0xf8 <Control_UpdateFromDistance+0x2e>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
      f0:	82 e0       	ldi	r24, 0x02	; 2
      f2:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <sdv_sys+0x1>
      f6:	08 95       	ret
	}
	else
	{
		
		if(sdv_sys.last_motor_cmd == SPEED_DOWN)
      f8:	80 91 bd 01 	lds	r24, 0x01BD	; 0x8001bd <sdv_sys+0x2>
      fc:	82 30       	cpi	r24, 0x02	; 2
      fe:	21 f4       	brne	.+8      	; 0x108 <Control_UpdateFromDistance+0x3e>
			sdv_sys.motor_cmd=SPEED_UP;
     100:	81 e0       	ldi	r24, 0x01	; 1
     102:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <sdv_sys+0x1>
     106:	08 95       	ret
		else if(sdv_sys.last_motor_cmd == MOTOR_STOP)
     108:	83 30       	cpi	r24, 0x03	; 3
     10a:	21 f4       	brne	.+8      	; 0x114 <Control_UpdateFromDistance+0x4a>
			sdv_sys.motor_cmd=SPEED_DOWN;
     10c:	82 e0       	ldi	r24, 0x02	; 2
     10e:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <sdv_sys+0x1>
     112:	08 95       	ret
		else
			sdv_sys.motor_cmd=SPEED_STAY;
     114:	84 e0       	ldi	r24, 0x04	; 4
     116:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <sdv_sys+0x1>
     11a:	08 95       	ret

0000011c <Control_UpdateFromFCW>:
	
	
}
void Control_UpdateFromFCW(void)
{
	fcw_states state= sdv_sys.fcw_state;
     11c:	80 91 d3 01 	lds	r24, 0x01D3	; 0x8001d3 <sdv_sys+0x18>
	static unsigned int safe_cnt=0;
	static uint8_t restarted = 0; // 재출발 완료 플래그
	if(state != FCW_SAFE){
     120:	88 23       	and	r24, r24
     122:	31 f0       	breq	.+12     	; 0x130 <Control_UpdateFromFCW+0x14>
		safe_cnt = 0;
     124:	10 92 68 01 	sts	0x0168, r1	; 0x800168 <safe_cnt.1651+0x1>
     128:	10 92 67 01 	sts	0x0167, r1	; 0x800167 <safe_cnt.1651>
		restarted = 0;
     12c:	10 92 66 01 	sts	0x0166, r1	; 0x800166 <__data_end>
	}

	if(state==FCW_DANGER)
     130:	82 30       	cpi	r24, 0x02	; 2
     132:	21 f4       	brne	.+8      	; 0x13c <Control_UpdateFromFCW+0x20>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;
     134:	83 e0       	ldi	r24, 0x03	; 3
     136:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <sdv_sys+0x1>
     13a:	08 95       	ret
		//sdv_sys.mode=MODE_EMERGENCY;
	}
	else if(state==FCW_WARNING)
     13c:	81 30       	cpi	r24, 0x01	; 1
     13e:	21 f4       	brne	.+8      	; 0x148 <Control_UpdateFromFCW+0x2c>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
     140:	82 e0       	ldi	r24, 0x02	; 2
     142:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <sdv_sys+0x1>
     146:	08 95       	ret
		//if(sdv_sys.mode != MODE_EMERGENCY)
			//sdv_sys.mode=MODE_AUTO;
	}
	else if(state== FCW_SAFE)
     148:	81 11       	cpse	r24, r1
     14a:	1b c0       	rjmp	.+54     	; 0x182 <Control_UpdateFromFCW+0x66>
	{
		if(!restarted){
     14c:	80 91 66 01 	lds	r24, 0x0166	; 0x800166 <__data_end>
     150:	81 11       	cpse	r24, r1
     152:	15 c0       	rjmp	.+42     	; 0x17e <Control_UpdateFromFCW+0x62>
			if(safe_cnt < SAFE_CNT){
     154:	80 91 67 01 	lds	r24, 0x0167	; 0x800167 <safe_cnt.1651>
     158:	90 91 68 01 	lds	r25, 0x0168	; 0x800168 <safe_cnt.1651+0x1>
     15c:	8f 30       	cpi	r24, 0x0F	; 15
     15e:	91 05       	cpc	r25, r1
     160:	48 f4       	brcc	.+18     	; 0x174 <Control_UpdateFromFCW+0x58>
				safe_cnt++;
     162:	01 96       	adiw	r24, 0x01	; 1
     164:	90 93 68 01 	sts	0x0168, r25	; 0x800168 <safe_cnt.1651+0x1>
     168:	80 93 67 01 	sts	0x0167, r24	; 0x800167 <safe_cnt.1651>
				sdv_sys.motor_cmd = MOTOR_STOP; // 기다리는 동안 정지 유지
     16c:	83 e0       	ldi	r24, 0x03	; 3
     16e:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <sdv_sys+0x1>
     172:	08 95       	ret
			}
			else{
				Control_UpdateFromDistance();  // 재출발 1회
     174:	aa df       	rcall	.-172    	; 0xca <Control_UpdateFromDistance>
				restarted = 1;
     176:	81 e0       	ldi	r24, 0x01	; 1
     178:	80 93 66 01 	sts	0x0166, r24	; 0x800166 <__data_end>
			}
		}
		else{
			Control_UpdateFromDistance();      // 이후는 거리 기반 주행
     17c:	08 95       	ret
     17e:	a5 cf       	rjmp	.-182    	; 0xca <Control_UpdateFromDistance>
     180:	08 95       	ret
		}
		
	}
	 else if(state == FCW_ERROR)
     182:	83 30       	cpi	r24, 0x03	; 3
     184:	11 f4       	brne	.+4      	; 0x18a <Control_UpdateFromFCW+0x6e>
	 {
		 sdv_sys.motor_cmd = MOTOR_STOP;  // 안전 기본값
     186:	80 93 bc 01 	sts	0x01BC, r24	; 0x8001bc <sdv_sys+0x1>
     18a:	08 95       	ret

0000018c <corrected_distance>:
		case FCW_ERROR:
		return "ERROR";
		default:
		return "UNKNOWN";
	}
}
     18c:	cf 92       	push	r12
     18e:	df 92       	push	r13
     190:	ef 92       	push	r14
     192:	ff 92       	push	r15
     194:	60 91 bf 01 	lds	r22, 0x01BF	; 0x8001bf <sdv_sys+0x4>
     198:	70 91 c0 01 	lds	r23, 0x01C0	; 0x8001c0 <sdv_sys+0x5>
     19c:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <sdv_sys+0x6>
     1a0:	90 91 c2 01 	lds	r25, 0x01C2	; 0x8001c2 <sdv_sys+0x7>
     1a4:	20 e0       	ldi	r18, 0x00	; 0
     1a6:	30 e0       	ldi	r19, 0x00	; 0
     1a8:	48 e3       	ldi	r20, 0x38	; 56
     1aa:	51 e4       	ldi	r21, 0x41	; 65
     1ac:	1d d6       	rcall	.+3130   	; 0xde8 <__subsf3>
     1ae:	6b 01       	movw	r12, r22
     1b0:	7c 01       	movw	r14, r24
     1b2:	20 e0       	ldi	r18, 0x00	; 0
     1b4:	30 e0       	ldi	r19, 0x00	; 0
     1b6:	a9 01       	movw	r20, r18
     1b8:	7c d6       	rcall	.+3320   	; 0xeb2 <__cmpsf2>
     1ba:	88 23       	and	r24, r24
     1bc:	1c f4       	brge	.+6      	; 0x1c4 <corrected_distance+0x38>
     1be:	c1 2c       	mov	r12, r1
     1c0:	d1 2c       	mov	r13, r1
     1c2:	76 01       	movw	r14, r12
     1c4:	c0 92 bf 01 	sts	0x01BF, r12	; 0x8001bf <sdv_sys+0x4>
     1c8:	d0 92 c0 01 	sts	0x01C0, r13	; 0x8001c0 <sdv_sys+0x5>
     1cc:	e0 92 c1 01 	sts	0x01C1, r14	; 0x8001c1 <sdv_sys+0x6>
     1d0:	f0 92 c2 01 	sts	0x01C2, r15	; 0x8001c2 <sdv_sys+0x7>
     1d4:	ff 90       	pop	r15
     1d6:	ef 90       	pop	r14
     1d8:	df 90       	pop	r13
     1da:	cf 90       	pop	r12
     1dc:	08 95       	ret

000001de <fcw_get_relative_speed>:




void fcw_get_relative_speed(void){
     1de:	8f 92       	push	r8
     1e0:	9f 92       	push	r9
     1e2:	af 92       	push	r10
     1e4:	bf 92       	push	r11
     1e6:	cf 92       	push	r12
     1e8:	df 92       	push	r13
     1ea:	ef 92       	push	r14
     1ec:	ff 92       	push	r15
     1ee:	cf 93       	push	r28
     1f0:	df 93       	push	r29
	
	// NOTE: distance update period is fixed at 100ms from SUB MCU
	float dt = 0.1;  // seconds
	float delta_distance = sdv_sys.distance_cm - sdv_sys.last_distance_cm;
     1f2:	cb eb       	ldi	r28, 0xBB	; 187
     1f4:	d1 e0       	ldi	r29, 0x01	; 1
     1f6:	cc 80       	ldd	r12, Y+4	; 0x04
     1f8:	dd 80       	ldd	r13, Y+5	; 0x05
     1fa:	ee 80       	ldd	r14, Y+6	; 0x06
     1fc:	ff 80       	ldd	r15, Y+7	; 0x07
     1fe:	28 85       	ldd	r18, Y+8	; 0x08
     200:	39 85       	ldd	r19, Y+9	; 0x09
     202:	4a 85       	ldd	r20, Y+10	; 0x0a
     204:	5b 85       	ldd	r21, Y+11	; 0x0b
     206:	c7 01       	movw	r24, r14
     208:	b6 01       	movw	r22, r12
     20a:	ee d5       	rcall	.+3036   	; 0xde8 <__subsf3>
	float v_cms = delta_distance / dt; // cm/s
     20c:	2d ec       	ldi	r18, 0xCD	; 205
     20e:	3c ec       	ldi	r19, 0xCC	; 204
     210:	4c ec       	ldi	r20, 0xCC	; 204
     212:	5d e3       	ldi	r21, 0x3D	; 61
     214:	52 d6       	rcall	.+3236   	; 0xeba <__divsf3>
	const float beta = 0.4; // 필터 계수 (0 < beta < 1)
	sdv_sys.speed_cms= beta * v_cms + (1 - beta) *sdv_sys.last_speed_cms;
     216:	2d ec       	ldi	r18, 0xCD	; 205
     218:	3c ec       	ldi	r19, 0xCC	; 204
     21a:	4c ec       	ldi	r20, 0xCC	; 204
     21c:	5e e3       	ldi	r21, 0x3E	; 62
     21e:	9c d7       	rcall	.+3896   	; 0x1158 <__mulsf3>
     220:	4b 01       	movw	r8, r22
     222:	5c 01       	movw	r10, r24
     224:	68 89       	ldd	r22, Y+16	; 0x10
     226:	79 89       	ldd	r23, Y+17	; 0x11
     228:	8a 89       	ldd	r24, Y+18	; 0x12
     22a:	9b 89       	ldd	r25, Y+19	; 0x13
     22c:	2a e9       	ldi	r18, 0x9A	; 154
     22e:	39 e9       	ldi	r19, 0x99	; 153
     230:	49 e1       	ldi	r20, 0x19	; 25
     232:	5f e3       	ldi	r21, 0x3F	; 63
     234:	91 d7       	rcall	.+3874   	; 0x1158 <__mulsf3>
     236:	9b 01       	movw	r18, r22
     238:	ac 01       	movw	r20, r24
     23a:	c5 01       	movw	r24, r10
     23c:	b4 01       	movw	r22, r8
     23e:	d5 d5       	rcall	.+2986   	; 0xdea <__addsf3>
     240:	6c 87       	std	Y+12, r22	; 0x0c
     242:	7d 87       	std	Y+13, r23	; 0x0d
     244:	8e 87       	std	Y+14, r24	; 0x0e
     246:	9f 87       	std	Y+15, r25	; 0x0f
	sdv_sys.last_speed_cms = sdv_sys.speed_cms;
     248:	68 8b       	std	Y+16, r22	; 0x10
     24a:	79 8b       	std	Y+17, r23	; 0x11
     24c:	8a 8b       	std	Y+18, r24	; 0x12
     24e:	9b 8b       	std	Y+19, r25	; 0x13
	sdv_sys.last_distance_cm = sdv_sys.distance_cm;
     250:	c8 86       	std	Y+8, r12	; 0x08
     252:	d9 86       	std	Y+9, r13	; 0x09
     254:	ea 86       	std	Y+10, r14	; 0x0a
     256:	fb 86       	std	Y+11, r15	; 0x0b
	

}
     258:	df 91       	pop	r29
     25a:	cf 91       	pop	r28
     25c:	ff 90       	pop	r15
     25e:	ef 90       	pop	r14
     260:	df 90       	pop	r13
     262:	cf 90       	pop	r12
     264:	bf 90       	pop	r11
     266:	af 90       	pop	r10
     268:	9f 90       	pop	r9
     26a:	8f 90       	pop	r8
     26c:	08 95       	ret

0000026e <fcw_get_ttc>:

float fcw_get_ttc(void){
     26e:	cf 92       	push	r12
     270:	df 92       	push	r13
     272:	ef 92       	push	r14
     274:	ff 92       	push	r15
	fcw_get_relative_speed();
     276:	b3 df       	rcall	.-154    	; 0x1de <fcw_get_relative_speed>
	// sdv_sys.speed_cms = (float)relative_speed; // Convert cm/ss
	int v_min=1.0;
	if (sdv_sys.speed_cms >= -v_min){
     278:	c0 90 c7 01 	lds	r12, 0x01C7	; 0x8001c7 <sdv_sys+0xc>
     27c:	d0 90 c8 01 	lds	r13, 0x01C8	; 0x8001c8 <sdv_sys+0xd>
     280:	e0 90 c9 01 	lds	r14, 0x01C9	; 0x8001c9 <sdv_sys+0xe>
     284:	f0 90 ca 01 	lds	r15, 0x01CA	; 0x8001ca <sdv_sys+0xf>
     288:	20 e0       	ldi	r18, 0x00	; 0
     28a:	30 e0       	ldi	r19, 0x00	; 0
     28c:	40 e8       	ldi	r20, 0x80	; 128
     28e:	5f eb       	ldi	r21, 0xBF	; 191
     290:	c7 01       	movw	r24, r14
     292:	b6 01       	movw	r22, r12
     294:	5d d7       	rcall	.+3770   	; 0x1150 <__gesf2>
     296:	88 23       	and	r24, r24
     298:	8c f4       	brge	.+34     	; 0x2bc <fcw_get_ttc+0x4e>
		return 9999.0; // Object is moving away
	}
	float ttc = sdv_sys.distance_cm / (-sdv_sys.speed_cms);
     29a:	60 91 bf 01 	lds	r22, 0x01BF	; 0x8001bf <sdv_sys+0x4>
     29e:	70 91 c0 01 	lds	r23, 0x01C0	; 0x8001c0 <sdv_sys+0x5>
     2a2:	80 91 c1 01 	lds	r24, 0x01C1	; 0x8001c1 <sdv_sys+0x6>
     2a6:	90 91 c2 01 	lds	r25, 0x01C2	; 0x8001c2 <sdv_sys+0x7>
     2aa:	a7 01       	movw	r20, r14
     2ac:	96 01       	movw	r18, r12
     2ae:	50 58       	subi	r21, 0x80	; 128
     2b0:	04 d6       	rcall	.+3080   	; 0xeba <__divsf3>
	
	return ttc;
     2b2:	56 2f       	mov	r21, r22
     2b4:	47 2f       	mov	r20, r23
     2b6:	38 2f       	mov	r19, r24
     2b8:	29 2f       	mov	r18, r25
     2ba:	04 c0       	rjmp	.+8      	; 0x2c4 <fcw_get_ttc+0x56>
float fcw_get_ttc(void){
	fcw_get_relative_speed();
	// sdv_sys.speed_cms = (float)relative_speed; // Convert cm/ss
	int v_min=1.0;
	if (sdv_sys.speed_cms >= -v_min){
		return 9999.0; // Object is moving away
     2bc:	50 e0       	ldi	r21, 0x00	; 0
     2be:	4c e3       	ldi	r20, 0x3C	; 60
     2c0:	3c e1       	ldi	r19, 0x1C	; 28
     2c2:	26 e4       	ldi	r18, 0x46	; 70
	}
	float ttc = sdv_sys.distance_cm / (-sdv_sys.speed_cms);
	
	return ttc;
     2c4:	65 2f       	mov	r22, r21
     2c6:	74 2f       	mov	r23, r20
     2c8:	83 2f       	mov	r24, r19
     2ca:	92 2f       	mov	r25, r18
     2cc:	ff 90       	pop	r15
     2ce:	ef 90       	pop	r14
     2d0:	df 90       	pop	r13
     2d2:	cf 90       	pop	r12
     2d4:	08 95       	ret

000002d6 <fcw_update>:
	sdv_sys.distance_cm=d;
	
}


void fcw_update(void){
     2d6:	cf 92       	push	r12
     2d8:	df 92       	push	r13
     2da:	ef 92       	push	r14
     2dc:	ff 92       	push	r15
	
	static uint32_t danger_cnt = 0;
	
	float ttc = fcw_get_ttc();
     2de:	c7 df       	rcall	.-114    	; 0x26e <fcw_get_ttc>
     2e0:	6b 01       	movw	r12, r22
     2e2:	7c 01       	movw	r14, r24
	sdv_sys.ttc=ttc;
     2e4:	eb eb       	ldi	r30, 0xBB	; 187
     2e6:	f1 e0       	ldi	r31, 0x01	; 1
     2e8:	64 8b       	std	Z+20, r22	; 0x14
     2ea:	75 8b       	std	Z+21, r23	; 0x15
     2ec:	86 8b       	std	Z+22, r24	; 0x16
     2ee:	97 8b       	std	Z+23, r25	; 0x17
	if(sdv_sys.fcw_state==FCW_DANGER){
     2f0:	80 8d       	ldd	r24, Z+24	; 0x18
     2f2:	82 30       	cpi	r24, 0x02	; 2
     2f4:	49 f5       	brne	.+82     	; 0x348 <fcw_update+0x72>
		if(danger_cnt > 0){			
     2f6:	80 91 69 01 	lds	r24, 0x0169	; 0x800169 <danger_cnt.2473>
     2fa:	90 91 6a 01 	lds	r25, 0x016A	; 0x80016a <danger_cnt.2473+0x1>
     2fe:	a0 91 6b 01 	lds	r26, 0x016B	; 0x80016b <danger_cnt.2473+0x2>
     302:	b0 91 6c 01 	lds	r27, 0x016C	; 0x80016c <danger_cnt.2473+0x3>
     306:	00 97       	sbiw	r24, 0x00	; 0
     308:	a1 05       	cpc	r26, r1
     30a:	b1 05       	cpc	r27, r1
     30c:	61 f0       	breq	.+24     	; 0x326 <fcw_update+0x50>
			danger_cnt--;
     30e:	01 97       	sbiw	r24, 0x01	; 1
     310:	a1 09       	sbc	r26, r1
     312:	b1 09       	sbc	r27, r1
     314:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <danger_cnt.2473>
     318:	90 93 6a 01 	sts	0x016A, r25	; 0x80016a <danger_cnt.2473+0x1>
     31c:	a0 93 6b 01 	sts	0x016B, r26	; 0x80016b <danger_cnt.2473+0x2>
     320:	b0 93 6c 01 	sts	0x016C, r27	; 0x80016c <danger_cnt.2473+0x3>
			return;
     324:	41 c0       	rjmp	.+130    	; 0x3a8 <fcw_update+0xd2>
		}
		//위험 상태에서 탈출 조건의 ttc는 좀더 여유를 줌
		 if(ttc < 1.2f && ttc > 0){
     326:	2a e9       	ldi	r18, 0x9A	; 154
     328:	39 e9       	ldi	r19, 0x99	; 153
     32a:	49 e9       	ldi	r20, 0x99	; 153
     32c:	5f e3       	ldi	r21, 0x3F	; 63
     32e:	c7 01       	movw	r24, r14
     330:	b6 01       	movw	r22, r12
     332:	bf d5       	rcall	.+2942   	; 0xeb2 <__cmpsf2>
     334:	88 23       	and	r24, r24
     336:	44 f4       	brge	.+16     	; 0x348 <fcw_update+0x72>
     338:	20 e0       	ldi	r18, 0x00	; 0
     33a:	30 e0       	ldi	r19, 0x00	; 0
     33c:	a9 01       	movw	r20, r18
     33e:	c7 01       	movw	r24, r14
     340:	b6 01       	movw	r22, r12
     342:	06 d7       	rcall	.+3596   	; 0x1150 <__gesf2>
     344:	18 16       	cp	r1, r24
     346:	84 f1       	brlt	.+96     	; 0x3a8 <fcw_update+0xd2>
			   return;
		   }
		
	}
	if (ttc<1.5 &&  ttc>0)
     348:	20 e0       	ldi	r18, 0x00	; 0
     34a:	30 e0       	ldi	r19, 0x00	; 0
     34c:	40 ec       	ldi	r20, 0xC0	; 192
     34e:	5f e3       	ldi	r21, 0x3F	; 63
     350:	c7 01       	movw	r24, r14
     352:	b6 01       	movw	r22, r12
     354:	ae d5       	rcall	.+2908   	; 0xeb2 <__cmpsf2>
     356:	88 23       	and	r24, r24
     358:	c4 f4       	brge	.+48     	; 0x38a <fcw_update+0xb4>
     35a:	20 e0       	ldi	r18, 0x00	; 0
     35c:	30 e0       	ldi	r19, 0x00	; 0
     35e:	a9 01       	movw	r20, r18
     360:	c7 01       	movw	r24, r14
     362:	b6 01       	movw	r22, r12
     364:	f5 d6       	rcall	.+3562   	; 0x1150 <__gesf2>
     366:	18 16       	cp	r1, r24
     368:	84 f4       	brge	.+32     	; 0x38a <fcw_update+0xb4>
	{
		sdv_sys.fcw_state=FCW_DANGER;
     36a:	82 e0       	ldi	r24, 0x02	; 2
     36c:	80 93 d3 01 	sts	0x01D3, r24	; 0x8001d3 <sdv_sys+0x18>
		danger_cnt=DANGER_RELEASE_CNT;
     370:	88 e0       	ldi	r24, 0x08	; 8
     372:	90 e0       	ldi	r25, 0x00	; 0
     374:	a0 e0       	ldi	r26, 0x00	; 0
     376:	b0 e0       	ldi	r27, 0x00	; 0
     378:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <danger_cnt.2473>
     37c:	90 93 6a 01 	sts	0x016A, r25	; 0x80016a <danger_cnt.2473+0x1>
     380:	a0 93 6b 01 	sts	0x016B, r26	; 0x80016b <danger_cnt.2473+0x2>
     384:	b0 93 6c 01 	sts	0x016C, r27	; 0x80016c <danger_cnt.2473+0x3>
		return;
     388:	0f c0       	rjmp	.+30     	; 0x3a8 <fcw_update+0xd2>
	}
	if(ttc<5.0){
     38a:	20 e0       	ldi	r18, 0x00	; 0
     38c:	30 e0       	ldi	r19, 0x00	; 0
     38e:	40 ea       	ldi	r20, 0xA0	; 160
     390:	50 e4       	ldi	r21, 0x40	; 64
     392:	c7 01       	movw	r24, r14
     394:	b6 01       	movw	r22, r12
     396:	8d d5       	rcall	.+2842   	; 0xeb2 <__cmpsf2>
     398:	88 23       	and	r24, r24
     39a:	24 f4       	brge	.+8      	; 0x3a4 <fcw_update+0xce>
		sdv_sys.fcw_state=FCW_WARNING;
     39c:	81 e0       	ldi	r24, 0x01	; 1
     39e:	80 93 d3 01 	sts	0x01D3, r24	; 0x8001d3 <sdv_sys+0x18>
     3a2:	02 c0       	rjmp	.+4      	; 0x3a8 <fcw_update+0xd2>
	}
	else
		sdv_sys.fcw_state=FCW_SAFE;
     3a4:	10 92 d3 01 	sts	0x01D3, r1	; 0x8001d3 <sdv_sys+0x18>
	sdv_sys.ttc=ttc;
	
	
}
     3a8:	ff 90       	pop	r15
     3aa:	ef 90       	pop	r14
     3ac:	df 90       	pop	r13
     3ae:	cf 90       	pop	r12
     3b0:	08 95       	ret

000003b2 <HAL_USART0_Init>:
 */ 
#include<avr/io.h>
#include "hal_uart.h"
#define F_CPU 14745600UL
void HAL_USART0_Init(uint32_t baud){
	const uint16_t ubrr0 = (F_CPU/(16UL*baud)) - 1;
     3b2:	dc 01       	movw	r26, r24
     3b4:	cb 01       	movw	r24, r22
     3b6:	88 0f       	add	r24, r24
     3b8:	99 1f       	adc	r25, r25
     3ba:	aa 1f       	adc	r26, r26
     3bc:	bb 1f       	adc	r27, r27
     3be:	88 0f       	add	r24, r24
     3c0:	99 1f       	adc	r25, r25
     3c2:	aa 1f       	adc	r26, r26
     3c4:	bb 1f       	adc	r27, r27
     3c6:	9c 01       	movw	r18, r24
     3c8:	ad 01       	movw	r20, r26
     3ca:	22 0f       	add	r18, r18
     3cc:	33 1f       	adc	r19, r19
     3ce:	44 1f       	adc	r20, r20
     3d0:	55 1f       	adc	r21, r21
     3d2:	22 0f       	add	r18, r18
     3d4:	33 1f       	adc	r19, r19
     3d6:	44 1f       	adc	r20, r20
     3d8:	55 1f       	adc	r21, r21
     3da:	60 e0       	ldi	r22, 0x00	; 0
     3dc:	70 e0       	ldi	r23, 0x00	; 0
     3de:	81 ee       	ldi	r24, 0xE1	; 225
     3e0:	90 e0       	ldi	r25, 0x00	; 0
     3e2:	1d d7       	rcall	.+3642   	; 0x121e <__udivmodsi4>
     3e4:	21 50       	subi	r18, 0x01	; 1
     3e6:	31 09       	sbc	r19, r1
	UBRR0H = (uint8_t)(ubrr0 >> 8);
     3e8:	30 93 90 00 	sts	0x0090, r19	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UBRR0L = (uint8_t)(ubrr0 & 0xFF);
     3ec:	29 b9       	out	0x09, r18	; 9
	UCSR0A = 0x00;
     3ee:	1b b8       	out	0x0b, r1	; 11
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
     3f0:	88 e9       	ldi	r24, 0x98	; 152
     3f2:	8a b9       	out	0x0a, r24	; 10
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
     3f4:	86 e0       	ldi	r24, 0x06	; 6
     3f6:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     3fa:	08 95       	ret

000003fc <HAL_USART1_Init>:
}
/* ================= UART1 ================= */
void HAL_USART1_Init(uint32_t baud){
	const uint16_t ubrr1 = (F_CPU/(16UL*baud)) - 1;
     3fc:	dc 01       	movw	r26, r24
     3fe:	cb 01       	movw	r24, r22
     400:	88 0f       	add	r24, r24
     402:	99 1f       	adc	r25, r25
     404:	aa 1f       	adc	r26, r26
     406:	bb 1f       	adc	r27, r27
     408:	88 0f       	add	r24, r24
     40a:	99 1f       	adc	r25, r25
     40c:	aa 1f       	adc	r26, r26
     40e:	bb 1f       	adc	r27, r27
     410:	9c 01       	movw	r18, r24
     412:	ad 01       	movw	r20, r26
     414:	22 0f       	add	r18, r18
     416:	33 1f       	adc	r19, r19
     418:	44 1f       	adc	r20, r20
     41a:	55 1f       	adc	r21, r21
     41c:	22 0f       	add	r18, r18
     41e:	33 1f       	adc	r19, r19
     420:	44 1f       	adc	r20, r20
     422:	55 1f       	adc	r21, r21
     424:	60 e0       	ldi	r22, 0x00	; 0
     426:	70 e0       	ldi	r23, 0x00	; 0
     428:	81 ee       	ldi	r24, 0xE1	; 225
     42a:	90 e0       	ldi	r25, 0x00	; 0
     42c:	f8 d6       	rcall	.+3568   	; 0x121e <__udivmodsi4>
     42e:	21 50       	subi	r18, 0x01	; 1
     430:	31 09       	sbc	r19, r1
	UBRR1H = (uint8_t)(ubrr1 >> 8);
     432:	30 93 98 00 	sts	0x0098, r19	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
	UBRR1L = (uint8_t)(ubrr1 & 0xFF);
     436:	20 93 99 00 	sts	0x0099, r18	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
	UCSR1A = 0x00;
     43a:	10 92 9b 00 	sts	0x009B, r1	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
	UCSR1B = (1<<RXCIE1) | (1<<RXEN1) | (1<<TXEN1);  // RX IRQ, RX/TX enable
     43e:	88 e9       	ldi	r24, 0x98	; 152
     440:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
	UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);              // 8N1
     444:	86 e0       	ldi	r24, 0x06	; 6
     446:	80 93 9d 00 	sts	0x009D, r24	; 0x80009d <__TEXT_REGION_LENGTH__+0x7e009d>
     44a:	08 95       	ret

0000044c <HAL_USART1_Enable_Tx_Int>:
}

void HAL_USART1_Enable_Tx_Int(void){UCSR1B |= (1<<UDRIE1);}
     44c:	ea e9       	ldi	r30, 0x9A	; 154
     44e:	f0 e0       	ldi	r31, 0x00	; 0
     450:	80 81       	ld	r24, Z
     452:	80 62       	ori	r24, 0x20	; 32
     454:	80 83       	st	Z, r24
     456:	08 95       	ret

00000458 <HAL_USART1_Disable_Tx_Int>:
void HAL_USART1_Disable_Tx_Int(void){UCSR1B &= ~(1<<UDRIE1);}
     458:	ea e9       	ldi	r30, 0x9A	; 154
     45a:	f0 e0       	ldi	r31, 0x00	; 0
     45c:	80 81       	ld	r24, Z
     45e:	8f 7d       	andi	r24, 0xDF	; 223
     460:	80 83       	st	Z, r24
     462:	08 95       	ret

00000464 <HAL_USART0_Enable_Tx_Int>:
void HAL_USART0_Enable_Tx_Int(void){UCSR0B |= (1<<UDRIE0);}
     464:	8a b1       	in	r24, 0x0a	; 10
     466:	80 62       	ori	r24, 0x20	; 32
     468:	8a b9       	out	0x0a, r24	; 10
     46a:	08 95       	ret

0000046c <HAL_USART0_Disable_Tx_Int>:
     46c:	8a b1       	in	r24, 0x0a	; 10
     46e:	8f 7d       	andi	r24, 0xDF	; 223
     470:	8a b9       	out	0x0a, r24	; 10
     472:	08 95       	ret

00000474 <PC_Init>:
	// TODO: "CMD:..." / "OTA:..." 등의 라인 파싱
	// ex) CMD:PARAM=...
	// 나중에 구현

	rx_idx = 0;
	line_ready = false;
     474:	60 e0       	ldi	r22, 0x00	; 0
     476:	76 e9       	ldi	r23, 0x96	; 150
     478:	80 e0       	ldi	r24, 0x00	; 0
     47a:	90 e0       	ldi	r25, 0x00	; 0
     47c:	bf df       	rcall	.-130    	; 0x3fc <HAL_USART1_Init>
     47e:	10 92 b0 01 	sts	0x01B0, r1	; 0x8001b0 <rx_idx>
     482:	10 92 6f 01 	sts	0x016F, r1	; 0x80016f <tx_idx>
     486:	10 92 6e 01 	sts	0x016E, r1	; 0x80016e <tx_len>
     48a:	10 92 6d 01 	sts	0x016D, r1	; 0x80016d <line_ready>
     48e:	08 95       	ret

00000490 <PC_ProcessTx>:
}

void PC_ProcessTx(void)
{
     490:	4f 92       	push	r4
     492:	5f 92       	push	r5
     494:	6f 92       	push	r6
     496:	7f 92       	push	r7
     498:	8f 92       	push	r8
     49a:	9f 92       	push	r9
     49c:	af 92       	push	r10
     49e:	bf 92       	push	r11
     4a0:	cf 92       	push	r12
     4a2:	df 92       	push	r13
     4a4:	ef 92       	push	r14
     4a6:	ff 92       	push	r15
     4a8:	0f 93       	push	r16
     4aa:	1f 93       	push	r17
     4ac:	cf 93       	push	r28
     4ae:	df 93       	push	r29
	// TODO: 주기적으로 STATE:MODE=...;MOTOR=...;ULTRA=...
	// 문자열 만들어서 UART0로 전송
	uint16_t ttc10;
	if (tx_len != 0) return; // 전송 중이면 무시
     4b0:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <tx_len>
     4b4:	81 11       	cpse	r24, r1
     4b6:	66 c0       	rjmp	.+204    	; 0x584 <PC_ProcessTx+0xf4>

	
	cli();
     4b8:	f8 94       	cli
	ttc10=sdv_sys.ttc*10;
     4ba:	cb eb       	ldi	r28, 0xBB	; 187
     4bc:	d1 e0       	ldi	r29, 0x01	; 1
     4be:	6c 89       	ldd	r22, Y+20	; 0x14
     4c0:	7d 89       	ldd	r23, Y+21	; 0x15
     4c2:	8e 89       	ldd	r24, Y+22	; 0x16
     4c4:	9f 89       	ldd	r25, Y+23	; 0x17
     4c6:	20 e0       	ldi	r18, 0x00	; 0
     4c8:	30 e0       	ldi	r19, 0x00	; 0
     4ca:	40 e2       	ldi	r20, 0x20	; 32
     4cc:	51 e4       	ldi	r21, 0x41	; 65
     4ce:	44 d6       	rcall	.+3208   	; 0x1158 <__mulsf3>
     4d0:	61 d5       	rcall	.+2754   	; 0xf94 <__fixunssfsi>
     4d2:	6b 01       	movw	r12, r22
     4d4:	7c 01       	movw	r14, r24
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
	(int)sdv_sys.speed_cms,
	(unsigned int)sdv_sys.fcw_state,
     4d6:	48 8d       	ldd	r20, Y+24	; 0x18
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
	(int)sdv_sys.speed_cms,
     4d8:	4c 84       	ldd	r4, Y+12	; 0x0c
     4da:	5d 84       	ldd	r5, Y+13	; 0x0d
     4dc:	6e 84       	ldd	r6, Y+14	; 0x0e
     4de:	7f 84       	ldd	r7, Y+15	; 0x0f
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
     4e0:	09 81       	ldd	r16, Y+1	; 0x01
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
     4e2:	18 81       	ld	r17, Y
	
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
     4e4:	8c 80       	ldd	r8, Y+4	; 0x04
     4e6:	9d 80       	ldd	r9, Y+5	; 0x05
     4e8:	ae 80       	ldd	r10, Y+6	; 0x06
     4ea:	bf 80       	ldd	r11, Y+7	; 0x07
	if (tx_len != 0) return; // 전송 중이면 무시

	
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
     4ec:	9b 01       	movw	r18, r22
     4ee:	ad ec       	ldi	r26, 0xCD	; 205
     4f0:	bc ec       	ldi	r27, 0xCC	; 204
     4f2:	b7 d6       	rcall	.+3438   	; 0x1262 <__umulhisi3>
     4f4:	96 95       	lsr	r25
     4f6:	87 95       	ror	r24
     4f8:	96 95       	lsr	r25
     4fa:	87 95       	ror	r24
     4fc:	96 95       	lsr	r25
     4fe:	87 95       	ror	r24
     500:	9c 01       	movw	r18, r24
     502:	22 0f       	add	r18, r18
     504:	33 1f       	adc	r19, r19
     506:	88 0f       	add	r24, r24
     508:	99 1f       	adc	r25, r25
     50a:	88 0f       	add	r24, r24
     50c:	99 1f       	adc	r25, r25
     50e:	88 0f       	add	r24, r24
     510:	99 1f       	adc	r25, r25
     512:	82 0f       	add	r24, r18
     514:	93 1f       	adc	r25, r19
     516:	96 01       	movw	r18, r12
     518:	28 1b       	sub	r18, r24
     51a:	39 0b       	sbc	r19, r25
     51c:	c9 01       	movw	r24, r18
     51e:	9f 93       	push	r25
     520:	2f 93       	push	r18
     522:	96 01       	movw	r18, r12
     524:	9e d6       	rcall	.+3388   	; 0x1262 <__umulhisi3>
     526:	96 95       	lsr	r25
     528:	87 95       	ror	r24
     52a:	96 95       	lsr	r25
     52c:	87 95       	ror	r24
     52e:	96 95       	lsr	r25
     530:	87 95       	ror	r24
     532:	9f 93       	push	r25
     534:	8f 93       	push	r24
     536:	1f 92       	push	r1
     538:	4f 93       	push	r20
     53a:	c3 01       	movw	r24, r6
     53c:	b2 01       	movw	r22, r4
     53e:	25 d5       	rcall	.+2634   	; 0xf8a <__fixsfsi>
     540:	7f 93       	push	r23
     542:	6f 93       	push	r22
     544:	1f 92       	push	r1
     546:	0f 93       	push	r16
     548:	1f 92       	push	r1
     54a:	1f 93       	push	r17
     54c:	c5 01       	movw	r24, r10
     54e:	b4 01       	movw	r22, r8
     550:	21 d5       	rcall	.+2626   	; 0xf94 <__fixunssfsi>
     552:	7f 93       	push	r23
     554:	6f 93       	push	r22
     556:	80 e0       	ldi	r24, 0x00	; 0
     558:	91 e0       	ldi	r25, 0x01	; 1
     55a:	9f 93       	push	r25
     55c:	8f 93       	push	r24
     55e:	80 e7       	ldi	r24, 0x70	; 112
     560:	91 e0       	ldi	r25, 0x01	; 1
     562:	9f 93       	push	r25
     564:	8f 93       	push	r24
     566:	8c d6       	rcall	.+3352   	; 0x1280 <sprintf>
     568:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <tx_len>
	(unsigned int)sdv_sys.fcw_state,
	(ttc10/10),
	(ttc10%10));
	

	tx_idx = 0;
     56c:	10 92 6f 01 	sts	0x016F, r1	; 0x80016f <tx_idx>
	HAL_USART1_Enable_Tx_Int();
     570:	6d df       	rcall	.-294    	; 0x44c <HAL_USART1_Enable_Tx_Int>
     572:	78 94       	sei

	sei();
     574:	8d b7       	in	r24, 0x3d	; 61
     576:	9e b7       	in	r25, 0x3e	; 62
     578:	42 96       	adiw	r24, 0x12	; 18
     57a:	0f b6       	in	r0, 0x3f	; 63
     57c:	f8 94       	cli
     57e:	9e bf       	out	0x3e, r25	; 62
     580:	0f be       	out	0x3f, r0	; 63
     582:	8d bf       	out	0x3d, r24	; 61
     584:	df 91       	pop	r29
}
     586:	cf 91       	pop	r28
     588:	1f 91       	pop	r17
     58a:	0f 91       	pop	r16
     58c:	ff 90       	pop	r15
     58e:	ef 90       	pop	r14
     590:	df 90       	pop	r13
     592:	cf 90       	pop	r12
     594:	bf 90       	pop	r11
     596:	af 90       	pop	r10
     598:	9f 90       	pop	r9
     59a:	8f 90       	pop	r8
     59c:	7f 90       	pop	r7
     59e:	6f 90       	pop	r6
     5a0:	5f 90       	pop	r5
     5a2:	4f 90       	pop	r4
     5a4:	08 95       	ret

000005a6 <PC_OnRxByte>:
     5a6:	8a 30       	cpi	r24, 0x0A	; 10

// ISR glue
void PC_OnRxByte(uint8_t data)
{
	if (data == '\n') {
     5a8:	21 f4       	brne	.+8      	; 0x5b2 <PC_OnRxByte+0xc>
		rx_line[rx_idx] = '\0';
		line_ready = true;
     5aa:	81 e0       	ldi	r24, 0x01	; 1
     5ac:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <line_ready>
     5b0:	08 95       	ret
		} 
	else {
		if (rx_idx < sizeof(rx_line)-1) {
     5b2:	80 91 b0 01 	lds	r24, 0x01B0	; 0x8001b0 <rx_idx>
     5b6:	8f 33       	cpi	r24, 0x3F	; 63
     5b8:	18 f4       	brcc	.+6      	; 0x5c0 <PC_OnRxByte+0x1a>
			rx_line[rx_idx++] = data;
     5ba:	8f 5f       	subi	r24, 0xFF	; 255
     5bc:	80 93 b0 01 	sts	0x01B0, r24	; 0x8001b0 <rx_idx>
     5c0:	08 95       	ret

000005c2 <PC_ONTxEmpty>:
	}
}
void PC_ONTxEmpty(void)
{
	
	if(tx_idx<tx_len)
     5c2:	e0 91 6f 01 	lds	r30, 0x016F	; 0x80016f <tx_idx>
     5c6:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <tx_len>
     5ca:	e8 17       	cp	r30, r24
     5cc:	58 f4       	brcc	.+22     	; 0x5e4 <PC_ONTxEmpty+0x22>
	{
		UDR1=tx_line[tx_idx++];
     5ce:	81 e0       	ldi	r24, 0x01	; 1
     5d0:	8e 0f       	add	r24, r30
     5d2:	80 93 6f 01 	sts	0x016F, r24	; 0x80016f <tx_idx>
     5d6:	f0 e0       	ldi	r31, 0x00	; 0
     5d8:	e0 59       	subi	r30, 0x90	; 144
     5da:	fe 4f       	sbci	r31, 0xFE	; 254
     5dc:	80 81       	ld	r24, Z
     5de:	80 93 9c 00 	sts	0x009C, r24	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
     5e2:	08 95       	ret
	}
	else{
		HAL_USART1_Disable_Tx_Int();
     5e4:	39 df       	rcall	.-398    	; 0x458 <HAL_USART1_Disable_Tx_Int>
		tx_idx=0;
     5e6:	10 92 6f 01 	sts	0x016F, r1	; 0x80016f <tx_idx>
		tx_len=0;
     5ea:	10 92 6e 01 	sts	0x016E, r1	; 0x80016e <tx_len>
     5ee:	08 95       	ret

000005f0 <__vector_30>:
	}
}
ISR(USART1_RX_vect)
{
     5f0:	1f 92       	push	r1
     5f2:	0f 92       	push	r0
     5f4:	0f b6       	in	r0, 0x3f	; 63
     5f6:	0f 92       	push	r0
     5f8:	11 24       	eor	r1, r1
     5fa:	0b b6       	in	r0, 0x3b	; 59
     5fc:	0f 92       	push	r0
     5fe:	2f 93       	push	r18
     600:	3f 93       	push	r19
     602:	4f 93       	push	r20
     604:	5f 93       	push	r21
     606:	6f 93       	push	r22
     608:	7f 93       	push	r23
     60a:	8f 93       	push	r24
     60c:	9f 93       	push	r25
     60e:	af 93       	push	r26
     610:	bf 93       	push	r27
     612:	ef 93       	push	r30
     614:	ff 93       	push	r31
	uint8_t d = UDR1;
     616:	80 91 9c 00 	lds	r24, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	PC_OnRxByte(d);
     61a:	c5 df       	rcall	.-118    	; 0x5a6 <PC_OnRxByte>
}
     61c:	ff 91       	pop	r31
     61e:	ef 91       	pop	r30
     620:	bf 91       	pop	r27
     622:	af 91       	pop	r26
     624:	9f 91       	pop	r25
     626:	8f 91       	pop	r24
     628:	7f 91       	pop	r23
     62a:	6f 91       	pop	r22
     62c:	5f 91       	pop	r21
     62e:	4f 91       	pop	r20
     630:	3f 91       	pop	r19
     632:	2f 91       	pop	r18
     634:	0f 90       	pop	r0
     636:	0b be       	out	0x3b, r0	; 59
     638:	0f 90       	pop	r0
     63a:	0f be       	out	0x3f, r0	; 63
     63c:	0f 90       	pop	r0
     63e:	1f 90       	pop	r1
     640:	18 95       	reti

00000642 <__vector_31>:
ISR(USART1_UDRE_vect)
{
     642:	1f 92       	push	r1
     644:	0f 92       	push	r0
     646:	0f b6       	in	r0, 0x3f	; 63
     648:	0f 92       	push	r0
     64a:	11 24       	eor	r1, r1
     64c:	0b b6       	in	r0, 0x3b	; 59
     64e:	0f 92       	push	r0
     650:	2f 93       	push	r18
     652:	3f 93       	push	r19
     654:	4f 93       	push	r20
     656:	5f 93       	push	r21
     658:	6f 93       	push	r22
     65a:	7f 93       	push	r23
     65c:	8f 93       	push	r24
     65e:	9f 93       	push	r25
     660:	af 93       	push	r26
     662:	bf 93       	push	r27
     664:	ef 93       	push	r30
     666:	ff 93       	push	r31
	
	PC_ONTxEmpty();
     668:	ac df       	rcall	.-168    	; 0x5c2 <PC_ONTxEmpty>
	
     66a:	ff 91       	pop	r31
     66c:	ef 91       	pop	r30
     66e:	bf 91       	pop	r27
     670:	af 91       	pop	r26
     672:	9f 91       	pop	r25
     674:	8f 91       	pop	r24
     676:	7f 91       	pop	r23
     678:	6f 91       	pop	r22
     67a:	5f 91       	pop	r21
     67c:	4f 91       	pop	r20
     67e:	3f 91       	pop	r19
     680:	2f 91       	pop	r18
     682:	0f 90       	pop	r0
     684:	0b be       	out	0x3b, r0	; 59
     686:	0f 90       	pop	r0
     688:	0f be       	out	0x3f, r0	; 63
     68a:	0f 90       	pop	r0
     68c:	1f 90       	pop	r1
     68e:	18 95       	reti

00000690 <SUB_Init>:
static volatile uint8_t srf_idx = 0;
static volatile uint8_t tx_buf[2];   // 보낼 motor_cmd
static volatile uint8_t tx_idx = 0;

void SUB_Init(void){
	HAL_USART0_Init(38400);
     690:	60 e0       	ldi	r22, 0x00	; 0
     692:	76 e9       	ldi	r23, 0x96	; 150
     694:	80 e0       	ldi	r24, 0x00	; 0
     696:	90 e0       	ldi	r25, 0x00	; 0
     698:	8c de       	rcall	.-744    	; 0x3b2 <HAL_USART0_Init>
	srf_idx=0;
     69a:	10 92 b6 01 	sts	0x01B6, r1	; 0x8001b6 <srf_idx>
     69e:	08 95       	ret

000006a0 <SUB_TX_motorcmd>:
}

void SUB_TX_motorcmd()
{
     6a0:	cf 93       	push	r28
     6a2:	df 93       	push	r29
	static uint8_t last_fcw_state=FCW_SAFE;
	static uint8_t init = 0;

	if (!init) {
     6a4:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <init.1867>
     6a8:	81 11       	cpse	r24, r1
     6aa:	0a c0       	rjmp	.+20     	; 0x6c0 <SUB_TX_motorcmd+0x20>
		last_fcw_state = sdv_sys.fcw_state;
     6ac:	eb eb       	ldi	r30, 0xBB	; 187
     6ae:	f1 e0       	ldi	r31, 0x01	; 1
     6b0:	80 8d       	ldd	r24, Z+24	; 0x18
     6b2:	80 93 b1 01 	sts	0x01B1, r24	; 0x8001b1 <last_fcw_state.1866>
		sdv_sys.last_motor_cmd = sdv_sys.motor_cmd;
     6b6:	81 81       	ldd	r24, Z+1	; 0x01
     6b8:	82 83       	std	Z+2, r24	; 0x02
		init = 1;
     6ba:	81 e0       	ldi	r24, 0x01	; 1
     6bc:	80 93 b2 01 	sts	0x01B2, r24	; 0x8001b2 <init.1867>
		
	}

	if((sdv_sys.motor_cmd != sdv_sys.last_motor_cmd) || sdv_sys.fcw_state !=last_fcw_state)
     6c0:	eb eb       	ldi	r30, 0xBB	; 187
     6c2:	f1 e0       	ldi	r31, 0x01	; 1
     6c4:	81 81       	ldd	r24, Z+1	; 0x01
     6c6:	92 81       	ldd	r25, Z+2	; 0x02
     6c8:	89 13       	cpse	r24, r25
     6ca:	06 c0       	rjmp	.+12     	; 0x6d8 <SUB_TX_motorcmd+0x38>
     6cc:	20 91 d3 01 	lds	r18, 0x01D3	; 0x8001d3 <sdv_sys+0x18>
     6d0:	90 91 b1 01 	lds	r25, 0x01B1	; 0x8001b1 <last_fcw_state.1866>
     6d4:	29 17       	cp	r18, r25
     6d6:	79 f0       	breq	.+30     	; 0x6f6 <SUB_TX_motorcmd+0x56>
	{
		tx_buf[0]=(uint8_t)sdv_sys.motor_cmd;
     6d8:	e4 eb       	ldi	r30, 0xB4	; 180
     6da:	f1 e0       	ldi	r31, 0x01	; 1
     6dc:	80 83       	st	Z, r24
		tx_buf[1] =(uint8_t)sdv_sys.fcw_state;
     6de:	cb eb       	ldi	r28, 0xBB	; 187
     6e0:	d1 e0       	ldi	r29, 0x01	; 1
     6e2:	88 8d       	ldd	r24, Y+24	; 0x18
     6e4:	81 83       	std	Z+1, r24	; 0x01
		tx_idx=0;
     6e6:	10 92 b3 01 	sts	0x01B3, r1	; 0x8001b3 <tx_idx>
		HAL_USART0_Enable_Tx_Int();
     6ea:	bc de       	rcall	.-648    	; 0x464 <HAL_USART0_Enable_Tx_Int>
		sdv_sys.last_motor_cmd=sdv_sys.motor_cmd;
     6ec:	89 81       	ldd	r24, Y+1	; 0x01
     6ee:	8a 83       	std	Y+2, r24	; 0x02
		last_fcw_state=sdv_sys.fcw_state;
     6f0:	88 8d       	ldd	r24, Y+24	; 0x18
     6f2:	80 93 b1 01 	sts	0x01B1, r24	; 0x8001b1 <last_fcw_state.1866>
	}
	
}
     6f6:	df 91       	pop	r29
     6f8:	cf 91       	pop	r28
     6fa:	08 95       	ret

000006fc <SUB_OnRxByte>:

void SUB_OnRxByte(uint8_t data){
     6fc:	cf 93       	push	r28
     6fe:	df 93       	push	r29
	srf_buf[srf_idx++]=data;
     700:	e0 91 b6 01 	lds	r30, 0x01B6	; 0x8001b6 <srf_idx>
     704:	91 e0       	ldi	r25, 0x01	; 1
     706:	9e 0f       	add	r25, r30
     708:	90 93 b6 01 	sts	0x01B6, r25	; 0x8001b6 <srf_idx>
     70c:	f0 e0       	ldi	r31, 0x00	; 0
     70e:	e9 54       	subi	r30, 0x49	; 73
     710:	fe 4f       	sbci	r31, 0xFE	; 254
     712:	80 83       	st	Z, r24
	if(srf_idx>=2)
     714:	80 91 b6 01 	lds	r24, 0x01B6	; 0x8001b6 <srf_idx>
     718:	82 30       	cpi	r24, 0x02	; 2
     71a:	b8 f0       	brcs	.+46     	; 0x74a <SUB_OnRxByte+0x4e>
	{
		srf_idx=0;
     71c:	10 92 b6 01 	sts	0x01B6, r1	; 0x8001b6 <srf_idx>
		sdv_sys.distance_cm=(srf_buf[1]<<8)|srf_buf[0];
     720:	e7 eb       	ldi	r30, 0xB7	; 183
     722:	f1 e0       	ldi	r31, 0x01	; 1
     724:	61 81       	ldd	r22, Z+1	; 0x01
     726:	70 e0       	ldi	r23, 0x00	; 0
     728:	76 2f       	mov	r23, r22
     72a:	66 27       	eor	r22, r22
     72c:	80 81       	ld	r24, Z
     72e:	68 2b       	or	r22, r24
     730:	cb eb       	ldi	r28, 0xBB	; 187
     732:	d1 e0       	ldi	r29, 0x01	; 1
     734:	07 2e       	mov	r0, r23
     736:	00 0c       	add	r0, r0
     738:	88 0b       	sbc	r24, r24
     73a:	99 0b       	sbc	r25, r25
     73c:	59 d4       	rcall	.+2226   	; 0xff0 <__floatsisf>
     73e:	6c 83       	std	Y+4, r22	; 0x04
     740:	7d 83       	std	Y+5, r23	; 0x05
     742:	8e 83       	std	Y+6, r24	; 0x06
     744:	9f 83       	std	Y+7, r25	; 0x07
		sdv_sys.distance_flag=true;
     746:	81 e0       	ldi	r24, 0x01	; 1
     748:	89 8f       	std	Y+25, r24	; 0x19
		
	}
}
     74a:	df 91       	pop	r29
     74c:	cf 91       	pop	r28
     74e:	08 95       	ret

00000750 <SUB_ONTxEmpty>:
void SUB_ONTxEmpty(void)
{
	UDR0=tx_buf[tx_idx++];
     750:	e0 91 b3 01 	lds	r30, 0x01B3	; 0x8001b3 <tx_idx>
     754:	81 e0       	ldi	r24, 0x01	; 1
     756:	8e 0f       	add	r24, r30
     758:	80 93 b3 01 	sts	0x01B3, r24	; 0x8001b3 <tx_idx>
     75c:	f0 e0       	ldi	r31, 0x00	; 0
     75e:	ec 54       	subi	r30, 0x4C	; 76
     760:	fe 4f       	sbci	r31, 0xFE	; 254
     762:	80 81       	ld	r24, Z
     764:	8c b9       	out	0x0c, r24	; 12
	if(tx_idx>=2){
     766:	80 91 b3 01 	lds	r24, 0x01B3	; 0x8001b3 <tx_idx>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	18 f0       	brcs	.+6      	; 0x774 <SUB_ONTxEmpty+0x24>
		tx_idx=0;
     76e:	10 92 b3 01 	sts	0x01B3, r1	; 0x8001b3 <tx_idx>
		HAL_USART0_Disable_Tx_Int();	
     772:	7c ce       	rjmp	.-776    	; 0x46c <HAL_USART0_Disable_Tx_Int>
     774:	08 95       	ret

00000776 <__vector_18>:
	}
}

ISR(USART0_RX_vect)
{
     776:	1f 92       	push	r1
     778:	0f 92       	push	r0
     77a:	0f b6       	in	r0, 0x3f	; 63
     77c:	0f 92       	push	r0
     77e:	11 24       	eor	r1, r1
     780:	0b b6       	in	r0, 0x3b	; 59
     782:	0f 92       	push	r0
     784:	2f 93       	push	r18
     786:	3f 93       	push	r19
     788:	4f 93       	push	r20
     78a:	5f 93       	push	r21
     78c:	6f 93       	push	r22
     78e:	7f 93       	push	r23
     790:	8f 93       	push	r24
     792:	9f 93       	push	r25
     794:	af 93       	push	r26
     796:	bf 93       	push	r27
     798:	ef 93       	push	r30
     79a:	ff 93       	push	r31
	uint8_t data= UDR0;
     79c:	8c b1       	in	r24, 0x0c	; 12
	SUB_OnRxByte(data);
     79e:	ae df       	rcall	.-164    	; 0x6fc <SUB_OnRxByte>
}
     7a0:	ff 91       	pop	r31
     7a2:	ef 91       	pop	r30
     7a4:	bf 91       	pop	r27
     7a6:	af 91       	pop	r26
     7a8:	9f 91       	pop	r25
     7aa:	8f 91       	pop	r24
     7ac:	7f 91       	pop	r23
     7ae:	6f 91       	pop	r22
     7b0:	5f 91       	pop	r21
     7b2:	4f 91       	pop	r20
     7b4:	3f 91       	pop	r19
     7b6:	2f 91       	pop	r18
     7b8:	0f 90       	pop	r0
     7ba:	0b be       	out	0x3b, r0	; 59
     7bc:	0f 90       	pop	r0
     7be:	0f be       	out	0x3f, r0	; 63
     7c0:	0f 90       	pop	r0
     7c2:	1f 90       	pop	r1
     7c4:	18 95       	reti

000007c6 <__vector_19>:
ISR(USART0_UDRE_vect)
{
     7c6:	1f 92       	push	r1
     7c8:	0f 92       	push	r0
     7ca:	0f b6       	in	r0, 0x3f	; 63
     7cc:	0f 92       	push	r0
     7ce:	11 24       	eor	r1, r1
     7d0:	0b b6       	in	r0, 0x3b	; 59
     7d2:	0f 92       	push	r0
     7d4:	2f 93       	push	r18
     7d6:	3f 93       	push	r19
     7d8:	4f 93       	push	r20
     7da:	5f 93       	push	r21
     7dc:	6f 93       	push	r22
     7de:	7f 93       	push	r23
     7e0:	8f 93       	push	r24
     7e2:	9f 93       	push	r25
     7e4:	af 93       	push	r26
     7e6:	bf 93       	push	r27
     7e8:	ef 93       	push	r30
     7ea:	ff 93       	push	r31
	
	SUB_ONTxEmpty();
     7ec:	b1 df       	rcall	.-158    	; 0x750 <SUB_ONTxEmpty>
	
     7ee:	ff 91       	pop	r31
     7f0:	ef 91       	pop	r30
     7f2:	bf 91       	pop	r27
     7f4:	af 91       	pop	r26
     7f6:	9f 91       	pop	r25
     7f8:	8f 91       	pop	r24
     7fa:	7f 91       	pop	r23
     7fc:	6f 91       	pop	r22
     7fe:	5f 91       	pop	r21
     800:	4f 91       	pop	r20
     802:	3f 91       	pop	r19
     804:	2f 91       	pop	r18
     806:	0f 90       	pop	r0
     808:	0b be       	out	0x3b, r0	; 59
     80a:	0f 90       	pop	r0
     80c:	0f be       	out	0x3f, r0	; 63
     80e:	0f 90       	pop	r0
     810:	1f 90       	pop	r1
     812:	18 95       	reti

00000814 <disable_jtag>:

//=================함수 초기화===============

void disable_jtag()
{
	MCUCSR |= (1<<JTD);
     814:	84 b7       	in	r24, 0x34	; 52
     816:	80 68       	ori	r24, 0x80	; 128
     818:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     81a:	84 b7       	in	r24, 0x34	; 52
     81c:	80 68       	ori	r24, 0x80	; 128
     81e:	84 bf       	out	0x34, r24	; 52
     820:	08 95       	ret

00000822 <main>:
}


int main(void)
{
     822:	cf 93       	push	r28
     824:	df 93       	push	r29
     826:	cd b7       	in	r28, 0x3d	; 61
     828:	de b7       	in	r29, 0x3e	; 62
     82a:	c0 54       	subi	r28, 0x40	; 64
     82c:	d1 09       	sbc	r29, r1
     82e:	0f b6       	in	r0, 0x3f	; 63
     830:	f8 94       	cli
     832:	de bf       	out	0x3e, r29	; 62
     834:	0f be       	out	0x3f, r0	; 63
     836:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     838:	ed df       	rcall	.-38     	; 0x814 <disable_jtag>
	SystemState_Init();
     83a:	b2 d2       	rcall	.+1380   	; 0xda0 <SystemState_Init>
     83c:	8f ef       	ldi	r24, 0xFF	; 255
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     83e:	8a bb       	out	0x1a, r24	; 26
     840:	e4 e6       	ldi	r30, 0x64	; 100
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     842:	f0 e0       	ldi	r31, 0x00	; 0
     844:	80 81       	ld	r24, Z
     846:	87 60       	ori	r24, 0x07	; 7
     848:	80 83       	st	Z, r24
     84a:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     84c:	f0 e0       	ldi	r31, 0x00	; 0
     84e:	80 81       	ld	r24, Z
     850:	8b 7f       	andi	r24, 0xFB	; 251
     852:	80 83       	st	Z, r24
     854:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     856:	8d 7f       	andi	r24, 0xFD	; 253
     858:	80 83       	st	Z, r24
     85a:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     85c:	81 60       	ori	r24, 0x01	; 1
     85e:	80 83       	st	Z, r24
     860:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     862:	2a 95       	dec	r18
     864:	f1 f7       	brne	.-4      	; 0x862 <main+0x40>
     866:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     868:	8b bb       	out	0x1b, r24	; 27
     86a:	86 ef       	ldi	r24, 0xF6	; 246
     86c:	8a 95       	dec	r24
     86e:	f1 f7       	brne	.-4      	; 0x86c <main+0x4a>
     870:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     872:	8e 7f       	andi	r24, 0xFE	; 254
     874:	80 83       	st	Z, r24
     876:	84 e0       	ldi	r24, 0x04	; 4
     878:	06 c0       	rjmp	.+12     	; 0x886 <main+0x64>
     87a:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     87c:	fe e0       	ldi	r31, 0x0E	; 14
     87e:	31 97       	sbiw	r30, 0x01	; 1
     880:	f1 f7       	brne	.-4      	; 0x87e <main+0x5c>
     882:	00 00       	nop
     884:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     886:	9f ef       	ldi	r25, 0xFF	; 255
     888:	98 0f       	add	r25, r24
     88a:	81 11       	cpse	r24, r1
     88c:	f6 cf       	rjmp	.-20     	; 0x87a <main+0x58>
     88e:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     890:	f0 e0       	ldi	r31, 0x00	; 0
     892:	80 81       	ld	r24, Z
     894:	8b 7f       	andi	r24, 0xFB	; 251
     896:	80 83       	st	Z, r24
     898:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     89a:	8d 7f       	andi	r24, 0xFD	; 253
     89c:	80 83       	st	Z, r24
     89e:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     8a0:	81 60       	ori	r24, 0x01	; 1
     8a2:	80 83       	st	Z, r24
     8a4:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8a6:	2a 95       	dec	r18
     8a8:	f1 f7       	brne	.-4      	; 0x8a6 <main+0x84>
     8aa:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     8ac:	8b bb       	out	0x1b, r24	; 27
     8ae:	86 ef       	ldi	r24, 0xF6	; 246
     8b0:	8a 95       	dec	r24
     8b2:	f1 f7       	brne	.-4      	; 0x8b0 <main+0x8e>
     8b4:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     8b6:	8e 7f       	andi	r24, 0xFE	; 254
     8b8:	80 83       	st	Z, r24
     8ba:	84 e0       	ldi	r24, 0x04	; 4
     8bc:	06 c0       	rjmp	.+12     	; 0x8ca <main+0xa8>
     8be:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8c0:	fe e0       	ldi	r31, 0x0E	; 14
     8c2:	31 97       	sbiw	r30, 0x01	; 1
     8c4:	f1 f7       	brne	.-4      	; 0x8c2 <main+0xa0>
     8c6:	00 00       	nop
     8c8:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     8ca:	9f ef       	ldi	r25, 0xFF	; 255
     8cc:	98 0f       	add	r25, r24
     8ce:	81 11       	cpse	r24, r1
     8d0:	f6 cf       	rjmp	.-20     	; 0x8be <main+0x9c>
     8d2:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     8d4:	f0 e0       	ldi	r31, 0x00	; 0
     8d6:	80 81       	ld	r24, Z
     8d8:	8b 7f       	andi	r24, 0xFB	; 251
     8da:	80 83       	st	Z, r24
     8dc:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     8de:	8d 7f       	andi	r24, 0xFD	; 253
     8e0:	80 83       	st	Z, r24
     8e2:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     8e4:	81 60       	ori	r24, 0x01	; 1
     8e6:	80 83       	st	Z, r24
     8e8:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8ea:	2a 95       	dec	r18
     8ec:	f1 f7       	brne	.-4      	; 0x8ea <main+0xc8>
     8ee:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     8f0:	8b bb       	out	0x1b, r24	; 27
     8f2:	86 ef       	ldi	r24, 0xF6	; 246
     8f4:	8a 95       	dec	r24
     8f6:	f1 f7       	brne	.-4      	; 0x8f4 <main+0xd2>
     8f8:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     8fa:	8e 7f       	andi	r24, 0xFE	; 254
     8fc:	80 83       	st	Z, r24
     8fe:	84 e0       	ldi	r24, 0x04	; 4
     900:	06 c0       	rjmp	.+12     	; 0x90e <main+0xec>
     902:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     904:	fe e0       	ldi	r31, 0x0E	; 14
     906:	31 97       	sbiw	r30, 0x01	; 1
     908:	f1 f7       	brne	.-4      	; 0x906 <main+0xe4>
     90a:	00 00       	nop
     90c:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     90e:	9f ef       	ldi	r25, 0xFF	; 255
     910:	98 0f       	add	r25, r24
     912:	81 11       	cpse	r24, r1
     914:	f6 cf       	rjmp	.-20     	; 0x902 <main+0xe0>
     916:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     918:	f0 e0       	ldi	r31, 0x00	; 0
     91a:	80 81       	ld	r24, Z
     91c:	8b 7f       	andi	r24, 0xFB	; 251
     91e:	80 83       	st	Z, r24
     920:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     922:	8d 7f       	andi	r24, 0xFD	; 253
     924:	80 83       	st	Z, r24
     926:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     928:	81 60       	ori	r24, 0x01	; 1
     92a:	80 83       	st	Z, r24
     92c:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     92e:	2a 95       	dec	r18
     930:	f1 f7       	brne	.-4      	; 0x92e <main+0x10c>
     932:	8e e0       	ldi	r24, 0x0E	; 14
    _delay_us(50);
    LCD_WINST = command;          // put command
     934:	8b bb       	out	0x1b, r24	; 27
     936:	86 ef       	ldi	r24, 0xF6	; 246
     938:	8a 95       	dec	r24
     93a:	f1 f7       	brne	.-4      	; 0x938 <main+0x116>
     93c:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     93e:	8e 7f       	andi	r24, 0xFE	; 254
     940:	80 83       	st	Z, r24
     942:	82 e0       	ldi	r24, 0x02	; 2
     944:	06 c0       	rjmp	.+12     	; 0x952 <main+0x130>
     946:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     948:	fe e0       	ldi	r31, 0x0E	; 14
     94a:	31 97       	sbiw	r30, 0x01	; 1
     94c:	f1 f7       	brne	.-4      	; 0x94a <main+0x128>
     94e:	00 00       	nop
     950:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     952:	9f ef       	ldi	r25, 0xFF	; 255
     954:	98 0f       	add	r25, r24
     956:	81 11       	cpse	r24, r1
     958:	f6 cf       	rjmp	.-20     	; 0x946 <main+0x124>
     95a:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     95c:	f0 e0       	ldi	r31, 0x00	; 0
     95e:	80 81       	ld	r24, Z
     960:	8b 7f       	andi	r24, 0xFB	; 251
     962:	80 83       	st	Z, r24
     964:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     966:	8d 7f       	andi	r24, 0xFD	; 253
     968:	80 83       	st	Z, r24
     96a:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     96c:	81 60       	ori	r24, 0x01	; 1
     96e:	80 83       	st	Z, r24
     970:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     972:	2a 95       	dec	r18
     974:	f1 f7       	brne	.-4      	; 0x972 <main+0x150>
     976:	86 e0       	ldi	r24, 0x06	; 6
    _delay_us(50);
    LCD_WINST = command;          // put command
     978:	8b bb       	out	0x1b, r24	; 27
     97a:	86 ef       	ldi	r24, 0xF6	; 246
     97c:	8a 95       	dec	r24
     97e:	f1 f7       	brne	.-4      	; 0x97c <main+0x15a>
     980:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     982:	8e 7f       	andi	r24, 0xFE	; 254
     984:	80 83       	st	Z, r24
     986:	82 e0       	ldi	r24, 0x02	; 2
     988:	06 c0       	rjmp	.+12     	; 0x996 <main+0x174>
     98a:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     98c:	fe e0       	ldi	r31, 0x0E	; 14
     98e:	31 97       	sbiw	r30, 0x01	; 1
     990:	f1 f7       	brne	.-4      	; 0x98e <main+0x16c>
     992:	00 00       	nop
     994:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     996:	9f ef       	ldi	r25, 0xFF	; 255
     998:	98 0f       	add	r25, r24
     99a:	81 11       	cpse	r24, r1
     99c:	f6 cf       	rjmp	.-20     	; 0x98a <main+0x168>
     99e:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     9a0:	f0 e0       	ldi	r31, 0x00	; 0
     9a2:	80 81       	ld	r24, Z
     9a4:	8b 7f       	andi	r24, 0xFB	; 251
     9a6:	80 83       	st	Z, r24
     9a8:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     9aa:	8d 7f       	andi	r24, 0xFD	; 253
     9ac:	80 83       	st	Z, r24
     9ae:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     9b0:	81 60       	ori	r24, 0x01	; 1
     9b2:	80 83       	st	Z, r24
     9b4:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9b6:	2a 95       	dec	r18
     9b8:	f1 f7       	brne	.-4      	; 0x9b6 <main+0x194>
     9ba:	81 e0       	ldi	r24, 0x01	; 1
    _delay_us(50);
    LCD_WINST = command;          // put command
     9bc:	8b bb       	out	0x1b, r24	; 27
     9be:	86 ef       	ldi	r24, 0xF6	; 246
     9c0:	8a 95       	dec	r24
     9c2:	f1 f7       	brne	.-4      	; 0x9c0 <main+0x19e>
     9c4:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     9c6:	8e 7f       	andi	r24, 0xFE	; 254
     9c8:	80 83       	st	Z, r24
     9ca:	82 e0       	ldi	r24, 0x02	; 2
     9cc:	06 c0       	rjmp	.+12     	; 0x9da <main+0x1b8>
     9ce:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9d0:	fe e0       	ldi	r31, 0x0E	; 14
     9d2:	31 97       	sbiw	r30, 0x01	; 1
     9d4:	f1 f7       	brne	.-4      	; 0x9d2 <main+0x1b0>
     9d6:	00 00       	nop
     9d8:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     9da:	9f ef       	ldi	r25, 0xFF	; 255
     9dc:	98 0f       	add	r25, r24
     9de:	81 11       	cpse	r24, r1
     9e0:	f6 cf       	rjmp	.-20     	; 0x9ce <main+0x1ac>
	LCD_Init();
	SUB_Init();
     9e2:	56 de       	rcall	.-852    	; 0x690 <SUB_Init>
	PC_Init();
     9e4:	47 dd       	rcall	.-1394   	; 0x474 <PC_Init>
	OTA_Bridge_Init();
     9e6:	da d1       	rcall	.+948    	; 0xd9c <OTA_Bridge_Init>
     9e8:	78 94       	sei
	
	sei();
     9ea:	52 dd       	rcall	.-1372   	; 0x490 <PC_ProcessTx>
	char v_msg[32];
	char msg[32];
	static uint8_t last_fcw_state=FCW_SAFE;
	PC_ProcessTx();
     9ec:	ff ef       	ldi	r31, 0xFF	; 255
     9ee:	2f e7       	ldi	r18, 0x7F	; 127
     9f0:	86 e1       	ldi	r24, 0x16	; 22
     9f2:	f1 50       	subi	r31, 0x01	; 1
     9f4:	20 40       	sbci	r18, 0x00	; 0
     9f6:	80 40       	sbci	r24, 0x00	; 0
     9f8:	e1 f7       	brne	.-8      	; 0x9f2 <main+0x1d0>
     9fa:	00 c0       	rjmp	.+0      	; 0x9fc <main+0x1da>
     9fc:	00 00       	nop
     9fe:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <sdv_sys+0x1b>
	_delay_ms(500);
	uint16_t ttc10;
	
	while (1)
	{
		if(!sdv_sys.ota_active)
     a02:	81 11       	cpse	r24, r1
     a04:	c9 c1       	rjmp	.+914    	; 0xd98 <main+0x576>
     a06:	80 91 d4 01 	lds	r24, 0x01D4	; 0x8001d4 <sdv_sys+0x19>
		{
			if(sdv_sys.distance_flag){
     a0a:	88 23       	and	r24, r24
     a0c:	c1 f3       	breq	.-16     	; 0x9fe <main+0x1dc>
     a0e:	be db       	rcall	.-2180   	; 0x18c <corrected_distance>
				//if(sdv_sys.mode==MODE_EMERGENCY && sdv_sys.distance_cm>=100){
					//Control_ClearEmergency();
				//} 
				corrected_distance();
     a10:	62 dc       	rcall	.-1852   	; 0x2d6 <fcw_update>
				fcw_update();
     a12:	0b eb       	ldi	r16, 0xBB	; 187
     a14:	11 e0       	ldi	r17, 0x01	; 1
				sdv_sys.distance_flag=false;
     a16:	f8 01       	movw	r30, r16
     a18:	11 8e       	std	Z+25, r1	; 0x19
     a1a:	80 db       	rcall	.-2304   	; 0x11c <Control_UpdateFromFCW>
     a1c:	41 de       	rcall	.-894    	; 0x6a0 <SUB_TX_motorcmd>
				Control_UpdateFromFCW();
     a1e:	f8 01       	movw	r30, r16
     a20:	64 89       	ldd	r22, Z+20	; 0x14
				//sub로 모터 명령 전송
				SUB_TX_motorcmd();
     a22:	75 89       	ldd	r23, Z+21	; 0x15
				
				//lcd 출력===============================================
				ttc10=sdv_sys.ttc*10;
     a24:	86 89       	ldd	r24, Z+22	; 0x16
     a26:	97 89       	ldd	r25, Z+23	; 0x17
     a28:	20 e0       	ldi	r18, 0x00	; 0
     a2a:	30 e0       	ldi	r19, 0x00	; 0
     a2c:	40 e2       	ldi	r20, 0x20	; 32
     a2e:	51 e4       	ldi	r21, 0x41	; 65
     a30:	93 d3       	rcall	.+1830   	; 0x1158 <__mulsf3>
     a32:	b0 d2       	rcall	.+1376   	; 0xf94 <__fixunssfsi>
     a34:	6b 01       	movw	r12, r22
     a36:	7c 01       	movw	r14, r24
     a38:	f8 01       	movw	r30, r16
     a3a:	80 8d       	ldd	r24, Z+24	; 0x18
     a3c:	88 23       	and	r24, r24
     a3e:	09 f4       	brne	.+2      	; 0xa42 <main+0x220>
				//상태가 바뀌면 바로 출력
				if(sdv_sys.fcw_state != last_fcw_state)
     a40:	cf c0       	rjmp	.+414    	; 0xbe0 <main+0x3be>
     a42:	10 92 ba 01 	sts	0x01BA, r1	; 0x8001ba <lcd_cnt+0x1>
     a46:	10 92 b9 01 	sts	0x01B9, r1	; 0x8001b9 <lcd_cnt>
				{
					lcd_cnt=0;
     a4a:	e5 e6       	ldi	r30, 0x65	; 101
     a4c:	f0 e0       	ldi	r31, 0x00	; 0
     a4e:	80 81       	ld	r24, Z
     a50:	8b 7f       	andi	r24, 0xFB	; 251
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     a52:	80 83       	st	Z, r24
     a54:	80 81       	ld	r24, Z
     a56:	8d 7f       	andi	r24, 0xFD	; 253
     a58:	80 83       	st	Z, r24
     a5a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     a5c:	81 60       	ori	r24, 0x01	; 1
     a5e:	80 83       	st	Z, r24
     a60:	26 ef       	ldi	r18, 0xF6	; 246
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a62:	2a 95       	dec	r18
     a64:	f1 f7       	brne	.-4      	; 0xa62 <main+0x240>
     a66:	80 e8       	ldi	r24, 0x80	; 128
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a68:	8b bb       	out	0x1b, r24	; 27
     a6a:	86 ef       	ldi	r24, 0xF6	; 246
     a6c:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WINST = command;          // put command
     a6e:	f1 f7       	brne	.-4      	; 0xa6c <main+0x24a>
     a70:	80 81       	ld	r24, Z
     a72:	8e 7f       	andi	r24, 0xFE	; 254
     a74:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     a76:	60 91 c7 01 	lds	r22, 0x01C7	; 0x8001c7 <sdv_sys+0xc>
     a7a:	70 91 c8 01 	lds	r23, 0x01C8	; 0x8001c8 <sdv_sys+0xd>
					LCD_Pos(0,0);
					sprintf(v_msg, "Speed: %d cm/s   ",(unsigned int)sdv_sys.speed_cms);
     a7e:	80 91 c9 01 	lds	r24, 0x01C9	; 0x8001c9 <sdv_sys+0xe>
     a82:	90 91 ca 01 	lds	r25, 0x01CA	; 0x8001ca <sdv_sys+0xf>
     a86:	86 d2       	rcall	.+1292   	; 0xf94 <__fixunssfsi>
     a88:	7f 93       	push	r23
     a8a:	6f 93       	push	r22
     a8c:	8e e3       	ldi	r24, 0x3E	; 62
     a8e:	91 e0       	ldi	r25, 0x01	; 1
     a90:	9f 93       	push	r25
     a92:	8f 93       	push	r24
     a94:	8e 01       	movw	r16, r28
     a96:	0f 5f       	subi	r16, 0xFF	; 255
     a98:	1f 4f       	sbci	r17, 0xFF	; 255
     a9a:	1f 93       	push	r17
     a9c:	0f 93       	push	r16
     a9e:	f0 d3       	rcall	.+2016   	; 0x1280 <sprintf>
     aa0:	0f 90       	pop	r0
     aa2:	0f 90       	pop	r0
     aa4:	0f 90       	pop	r0
     aa6:	0f 90       	pop	r0
     aa8:	0f 90       	pop	r0
     aaa:	0f 90       	pop	r0
     aac:	d8 01       	movw	r26, r16
     aae:	22 c0       	rjmp	.+68     	; 0xaf4 <main+0x2d2>
     ab0:	11 96       	adiw	r26, 0x01	; 1
     ab2:	81 e0       	ldi	r24, 0x01	; 1
     ab4:	06 c0       	rjmp	.+12     	; 0xac2 <main+0x2a0>
     ab6:	e6 e6       	ldi	r30, 0x66	; 102
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     ab8:	fe e0       	ldi	r31, 0x0E	; 14
     aba:	31 97       	sbiw	r30, 0x01	; 1
     abc:	f1 f7       	brne	.-4      	; 0xaba <main+0x298>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     abe:	00 00       	nop
     ac0:	82 2f       	mov	r24, r18
     ac2:	2f ef       	ldi	r18, 0xFF	; 255
     ac4:	28 0f       	add	r18, r24
     ac6:	81 11       	cpse	r24, r1
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     ac8:	f6 cf       	rjmp	.-20     	; 0xab6 <main+0x294>
     aca:	e5 e6       	ldi	r30, 0x65	; 101
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	80 81       	ld	r24, Z
     ad0:	84 60       	ori	r24, 0x04	; 4
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     ad2:	80 83       	st	Z, r24
     ad4:	80 81       	ld	r24, Z
     ad6:	8d 7f       	andi	r24, 0xFD	; 253
     ad8:	80 83       	st	Z, r24
     ada:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     adc:	81 60       	ori	r24, 0x01	; 1
     ade:	80 83       	st	Z, r24
     ae0:	26 ef       	ldi	r18, 0xF6	; 246
    LCD_CTRL |= (1 << LCD_EN);    // E high
     ae2:	2a 95       	dec	r18
     ae4:	f1 f7       	brne	.-4      	; 0xae2 <main+0x2c0>
     ae6:	9b bb       	out	0x1b, r25	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ae8:	86 ef       	ldi	r24, 0xF6	; 246
     aea:	8a 95       	dec	r24
     aec:	f1 f7       	brne	.-4      	; 0xaea <main+0x2c8>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     aee:	80 81       	ld	r24, Z
     af0:	8e 7f       	andi	r24, 0xFE	; 254
     af2:	80 83       	st	Z, r24
     af4:	9c 91       	ld	r25, X
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     af6:	91 11       	cpse	r25, r1
     af8:	db cf       	rjmp	.-74     	; 0xab0 <main+0x28e>
     afa:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     afc:	f0 e0       	ldi	r31, 0x00	; 0
     afe:	80 81       	ld	r24, Z
     b00:	8b 7f       	andi	r24, 0xFB	; 251
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     b02:	80 83       	st	Z, r24
     b04:	80 81       	ld	r24, Z
     b06:	8d 7f       	andi	r24, 0xFD	; 253
     b08:	80 83       	st	Z, r24
     b0a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     b0c:	81 60       	ori	r24, 0x01	; 1
     b0e:	80 83       	st	Z, r24
     b10:	96 ef       	ldi	r25, 0xF6	; 246
    LCD_CTRL |= (1 << LCD_EN);    // E high
     b12:	9a 95       	dec	r25
     b14:	f1 f7       	brne	.-4      	; 0xb12 <main+0x2f0>
     b16:	80 ec       	ldi	r24, 0xC0	; 192
     b18:	8b bb       	out	0x1b, r24	; 27
     b1a:	26 ef       	ldi	r18, 0xF6	; 246
    _delay_us(50);
    LCD_WINST = command;          // put command
     b1c:	2a 95       	dec	r18
     b1e:	f1 f7       	brne	.-4      	; 0xb1c <main+0x2fa>
     b20:	80 81       	ld	r24, Z
     b22:	8e 7f       	andi	r24, 0xFE	; 254
     b24:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b26:	96 01       	movw	r18, r12
     b28:	ad ec       	ldi	r26, 0xCD	; 205
     b2a:	bc ec       	ldi	r27, 0xCC	; 204
					LCD_Str(v_msg);
					LCD_Pos(1,0);
					sprintf(msg, "TTC:TTC:%2u.%1u s   ",(unsigned)(ttc10/10), (unsigned)(ttc10%10));
     b2c:	9a d3       	rcall	.+1844   	; 0x1262 <__umulhisi3>
     b2e:	ac 01       	movw	r20, r24
     b30:	56 95       	lsr	r21
     b32:	47 95       	ror	r20
     b34:	56 95       	lsr	r21
     b36:	47 95       	ror	r20
     b38:	56 95       	lsr	r21
     b3a:	47 95       	ror	r20
     b3c:	ca 01       	movw	r24, r20
     b3e:	88 0f       	add	r24, r24
     b40:	99 1f       	adc	r25, r25
     b42:	44 0f       	add	r20, r20
     b44:	55 1f       	adc	r21, r21
     b46:	44 0f       	add	r20, r20
     b48:	55 1f       	adc	r21, r21
     b4a:	44 0f       	add	r20, r20
     b4c:	55 1f       	adc	r21, r21
     b4e:	48 0f       	add	r20, r24
     b50:	59 1f       	adc	r21, r25
     b52:	c6 01       	movw	r24, r12
     b54:	84 1b       	sub	r24, r20
     b56:	95 0b       	sbc	r25, r21
     b58:	ac 01       	movw	r20, r24
     b5a:	83 d3       	rcall	.+1798   	; 0x1262 <__umulhisi3>
     b5c:	96 95       	lsr	r25
     b5e:	87 95       	ror	r24
     b60:	96 95       	lsr	r25
     b62:	87 95       	ror	r24
     b64:	96 95       	lsr	r25
     b66:	87 95       	ror	r24
     b68:	5f 93       	push	r21
     b6a:	4f 93       	push	r20
     b6c:	9f 93       	push	r25
     b6e:	8f 93       	push	r24
     b70:	80 e5       	ldi	r24, 0x50	; 80
     b72:	91 e0       	ldi	r25, 0x01	; 1
     b74:	9f 93       	push	r25
     b76:	8f 93       	push	r24
     b78:	7e 01       	movw	r14, r28
     b7a:	91 e2       	ldi	r25, 0x21	; 33
     b7c:	e9 0e       	add	r14, r25
     b7e:	f1 1c       	adc	r15, r1
     b80:	ff 92       	push	r15
     b82:	ef 92       	push	r14
     b84:	7d d3       	rcall	.+1786   	; 0x1280 <sprintf>
     b86:	0f b6       	in	r0, 0x3f	; 63
     b88:	f8 94       	cli
     b8a:	de bf       	out	0x3e, r29	; 62
     b8c:	0f be       	out	0x3f, r0	; 63
     b8e:	cd bf       	out	0x3d, r28	; 61
     b90:	d7 01       	movw	r26, r14
     b92:	22 c0       	rjmp	.+68     	; 0xbd8 <main+0x3b6>
     b94:	11 96       	adiw	r26, 0x01	; 1
     b96:	81 e0       	ldi	r24, 0x01	; 1
     b98:	06 c0       	rjmp	.+12     	; 0xba6 <main+0x384>
     b9a:	e6 e6       	ldi	r30, 0x66	; 102
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     b9c:	fe e0       	ldi	r31, 0x0E	; 14
     b9e:	31 97       	sbiw	r30, 0x01	; 1
     ba0:	f1 f7       	brne	.-4      	; 0xb9e <main+0x37c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ba2:	00 00       	nop
     ba4:	82 2f       	mov	r24, r18
     ba6:	2f ef       	ldi	r18, 0xFF	; 255
     ba8:	28 0f       	add	r18, r24
     baa:	81 11       	cpse	r24, r1
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     bac:	f6 cf       	rjmp	.-20     	; 0xb9a <main+0x378>
     bae:	e5 e6       	ldi	r30, 0x65	; 101
     bb0:	f0 e0       	ldi	r31, 0x00	; 0
     bb2:	80 81       	ld	r24, Z
     bb4:	84 60       	ori	r24, 0x04	; 4
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     bb6:	80 83       	st	Z, r24
     bb8:	80 81       	ld	r24, Z
     bba:	8d 7f       	andi	r24, 0xFD	; 253
     bbc:	80 83       	st	Z, r24
     bbe:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     bc0:	81 60       	ori	r24, 0x01	; 1
     bc2:	80 83       	st	Z, r24
     bc4:	26 ef       	ldi	r18, 0xF6	; 246
    LCD_CTRL |= (1 << LCD_EN);    // E high
     bc6:	2a 95       	dec	r18
     bc8:	f1 f7       	brne	.-4      	; 0xbc6 <main+0x3a4>
     bca:	9b bb       	out	0x1b, r25	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bcc:	86 ef       	ldi	r24, 0xF6	; 246
     bce:	8a 95       	dec	r24
     bd0:	f1 f7       	brne	.-4      	; 0xbce <main+0x3ac>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     bd2:	80 81       	ld	r24, Z
     bd4:	8e 7f       	andi	r24, 0xFE	; 254
     bd6:	80 83       	st	Z, r24
     bd8:	9c 91       	ld	r25, X
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     bda:	91 11       	cpse	r25, r1
     bdc:	db cf       	rjmp	.-74     	; 0xb94 <main+0x372>
     bde:	da c0       	rjmp	.+436    	; 0xd94 <main+0x572>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     be0:	80 91 b9 01 	lds	r24, 0x01B9	; 0x8001b9 <lcd_cnt>
     be4:	90 91 ba 01 	lds	r25, 0x01BA	; 0x8001ba <lcd_cnt+0x1>
					LCD_Str(msg);
					
				}
				//상태 유지시 1초에 한번 출력
				else if(lcd_cnt<LCD_UPDATE_CNT){
     be8:	8a 30       	cpi	r24, 0x0A	; 10
     bea:	91 05       	cpc	r25, r1
     bec:	30 f4       	brcc	.+12     	; 0xbfa <main+0x3d8>
     bee:	01 96       	adiw	r24, 0x01	; 1
     bf0:	90 93 ba 01 	sts	0x01BA, r25	; 0x8001ba <lcd_cnt+0x1>
     bf4:	80 93 b9 01 	sts	0x01B9, r24	; 0x8001b9 <lcd_cnt>
					lcd_cnt++;
     bf8:	cd c0       	rjmp	.+410    	; 0xd94 <main+0x572>
     bfa:	10 92 ba 01 	sts	0x01BA, r1	; 0x8001ba <lcd_cnt+0x1>
     bfe:	10 92 b9 01 	sts	0x01B9, r1	; 0x8001b9 <lcd_cnt>
					
				}
				else{
					lcd_cnt=0;
     c02:	e5 e6       	ldi	r30, 0x65	; 101
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	80 81       	ld	r24, Z
     c08:	8b 7f       	andi	r24, 0xFB	; 251
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     c0a:	80 83       	st	Z, r24
     c0c:	80 81       	ld	r24, Z
     c0e:	8d 7f       	andi	r24, 0xFD	; 253
     c10:	80 83       	st	Z, r24
     c12:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c14:	81 60       	ori	r24, 0x01	; 1
     c16:	80 83       	st	Z, r24
     c18:	96 ef       	ldi	r25, 0xF6	; 246
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c1a:	9a 95       	dec	r25
     c1c:	f1 f7       	brne	.-4      	; 0xc1a <main+0x3f8>
     c1e:	80 e8       	ldi	r24, 0x80	; 128
     c20:	8b bb       	out	0x1b, r24	; 27
     c22:	26 ef       	ldi	r18, 0xF6	; 246
    _delay_us(50);
    LCD_WINST = command;          // put command
     c24:	2a 95       	dec	r18
     c26:	f1 f7       	brne	.-4      	; 0xc24 <main+0x402>
     c28:	80 81       	ld	r24, Z
     c2a:	8e 7f       	andi	r24, 0xFE	; 254
     c2c:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c2e:	60 91 c7 01 	lds	r22, 0x01C7	; 0x8001c7 <sdv_sys+0xc>
     c32:	70 91 c8 01 	lds	r23, 0x01C8	; 0x8001c8 <sdv_sys+0xd>
					LCD_Pos(0,0);
					sprintf(v_msg, "Speed: %d cm/s   ",(unsigned int)sdv_sys.speed_cms);
     c36:	80 91 c9 01 	lds	r24, 0x01C9	; 0x8001c9 <sdv_sys+0xe>
     c3a:	90 91 ca 01 	lds	r25, 0x01CA	; 0x8001ca <sdv_sys+0xf>
     c3e:	aa d1       	rcall	.+852    	; 0xf94 <__fixunssfsi>
     c40:	7f 93       	push	r23
     c42:	6f 93       	push	r22
     c44:	8e e3       	ldi	r24, 0x3E	; 62
     c46:	91 e0       	ldi	r25, 0x01	; 1
     c48:	9f 93       	push	r25
     c4a:	8f 93       	push	r24
     c4c:	8e 01       	movw	r16, r28
     c4e:	0f 5f       	subi	r16, 0xFF	; 255
     c50:	1f 4f       	sbci	r17, 0xFF	; 255
     c52:	1f 93       	push	r17
     c54:	0f 93       	push	r16
     c56:	14 d3       	rcall	.+1576   	; 0x1280 <sprintf>
     c58:	0f 90       	pop	r0
     c5a:	0f 90       	pop	r0
     c5c:	0f 90       	pop	r0
     c5e:	0f 90       	pop	r0
     c60:	0f 90       	pop	r0
     c62:	0f 90       	pop	r0
     c64:	d8 01       	movw	r26, r16
     c66:	22 c0       	rjmp	.+68     	; 0xcac <main+0x48a>
     c68:	11 96       	adiw	r26, 0x01	; 1
     c6a:	81 e0       	ldi	r24, 0x01	; 1
     c6c:	06 c0       	rjmp	.+12     	; 0xc7a <main+0x458>
     c6e:	e6 e6       	ldi	r30, 0x66	; 102
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     c70:	fe e0       	ldi	r31, 0x0E	; 14
     c72:	31 97       	sbiw	r30, 0x01	; 1
     c74:	f1 f7       	brne	.-4      	; 0xc72 <main+0x450>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c76:	00 00       	nop
     c78:	82 2f       	mov	r24, r18
     c7a:	2f ef       	ldi	r18, 0xFF	; 255
     c7c:	28 0f       	add	r18, r24
     c7e:	81 11       	cpse	r24, r1
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     c80:	f6 cf       	rjmp	.-20     	; 0xc6e <main+0x44c>
     c82:	e5 e6       	ldi	r30, 0x65	; 101
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	80 81       	ld	r24, Z
     c88:	84 60       	ori	r24, 0x04	; 4
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     c8a:	80 83       	st	Z, r24
     c8c:	80 81       	ld	r24, Z
     c8e:	8d 7f       	andi	r24, 0xFD	; 253
     c90:	80 83       	st	Z, r24
     c92:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c94:	81 60       	ori	r24, 0x01	; 1
     c96:	80 83       	st	Z, r24
     c98:	26 ef       	ldi	r18, 0xF6	; 246
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c9a:	2a 95       	dec	r18
     c9c:	f1 f7       	brne	.-4      	; 0xc9a <main+0x478>
     c9e:	9b bb       	out	0x1b, r25	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ca0:	86 ef       	ldi	r24, 0xF6	; 246
     ca2:	8a 95       	dec	r24
     ca4:	f1 f7       	brne	.-4      	; 0xca2 <main+0x480>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     ca6:	80 81       	ld	r24, Z
     ca8:	8e 7f       	andi	r24, 0xFE	; 254
     caa:	80 83       	st	Z, r24
     cac:	9c 91       	ld	r25, X
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     cae:	91 11       	cpse	r25, r1
     cb0:	db cf       	rjmp	.-74     	; 0xc68 <main+0x446>
     cb2:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     cb4:	f0 e0       	ldi	r31, 0x00	; 0
     cb6:	80 81       	ld	r24, Z
     cb8:	8b 7f       	andi	r24, 0xFB	; 251
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     cba:	80 83       	st	Z, r24
     cbc:	80 81       	ld	r24, Z
     cbe:	8d 7f       	andi	r24, 0xFD	; 253
     cc0:	80 83       	st	Z, r24
     cc2:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     cc4:	81 60       	ori	r24, 0x01	; 1
     cc6:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     cc8:	96 ef       	ldi	r25, 0xF6	; 246
     cca:	9a 95       	dec	r25
     ccc:	f1 f7       	brne	.-4      	; 0xcca <main+0x4a8>
     cce:	80 ec       	ldi	r24, 0xC0	; 192
     cd0:	8b bb       	out	0x1b, r24	; 27
     cd2:	26 ef       	ldi	r18, 0xF6	; 246
    _delay_us(50);
    LCD_WINST = command;          // put command
     cd4:	2a 95       	dec	r18
     cd6:	f1 f7       	brne	.-4      	; 0xcd4 <main+0x4b2>
     cd8:	80 81       	ld	r24, Z
     cda:	8e 7f       	andi	r24, 0xFE	; 254
     cdc:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     cde:	96 01       	movw	r18, r12
     ce0:	ad ec       	ldi	r26, 0xCD	; 205
     ce2:	bc ec       	ldi	r27, 0xCC	; 204
					LCD_Str(v_msg);
					LCD_Pos(1,0);
					sprintf(msg, "TTC:%2u.%1u s   ",(unsigned)(ttc10/10), (unsigned)(ttc10%10));
     ce4:	be d2       	rcall	.+1404   	; 0x1262 <__umulhisi3>
     ce6:	ac 01       	movw	r20, r24
     ce8:	56 95       	lsr	r21
     cea:	47 95       	ror	r20
     cec:	56 95       	lsr	r21
     cee:	47 95       	ror	r20
     cf0:	56 95       	lsr	r21
     cf2:	47 95       	ror	r20
     cf4:	ca 01       	movw	r24, r20
     cf6:	88 0f       	add	r24, r24
     cf8:	99 1f       	adc	r25, r25
     cfa:	44 0f       	add	r20, r20
     cfc:	55 1f       	adc	r21, r21
     cfe:	44 0f       	add	r20, r20
     d00:	55 1f       	adc	r21, r21
     d02:	44 0f       	add	r20, r20
     d04:	55 1f       	adc	r21, r21
     d06:	48 0f       	add	r20, r24
     d08:	59 1f       	adc	r21, r25
     d0a:	c6 01       	movw	r24, r12
     d0c:	84 1b       	sub	r24, r20
     d0e:	95 0b       	sbc	r25, r21
     d10:	ac 01       	movw	r20, r24
     d12:	a7 d2       	rcall	.+1358   	; 0x1262 <__umulhisi3>
     d14:	96 95       	lsr	r25
     d16:	87 95       	ror	r24
     d18:	96 95       	lsr	r25
     d1a:	87 95       	ror	r24
     d1c:	96 95       	lsr	r25
     d1e:	87 95       	ror	r24
     d20:	5f 93       	push	r21
     d22:	4f 93       	push	r20
     d24:	9f 93       	push	r25
     d26:	8f 93       	push	r24
     d28:	84 e5       	ldi	r24, 0x54	; 84
     d2a:	91 e0       	ldi	r25, 0x01	; 1
     d2c:	9f 93       	push	r25
     d2e:	8f 93       	push	r24
     d30:	8e 01       	movw	r16, r28
     d32:	0f 5d       	subi	r16, 0xDF	; 223
     d34:	1f 4f       	sbci	r17, 0xFF	; 255
     d36:	1f 93       	push	r17
     d38:	0f 93       	push	r16
     d3a:	a2 d2       	rcall	.+1348   	; 0x1280 <sprintf>
     d3c:	0f b6       	in	r0, 0x3f	; 63
     d3e:	f8 94       	cli
     d40:	de bf       	out	0x3e, r29	; 62
     d42:	0f be       	out	0x3f, r0	; 63
     d44:	cd bf       	out	0x3d, r28	; 61
     d46:	d8 01       	movw	r26, r16
     d48:	22 c0       	rjmp	.+68     	; 0xd8e <main+0x56c>
     d4a:	11 96       	adiw	r26, 0x01	; 1
     d4c:	81 e0       	ldi	r24, 0x01	; 1
     d4e:	06 c0       	rjmp	.+12     	; 0xd5c <main+0x53a>
     d50:	e6 e6       	ldi	r30, 0x66	; 102
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     d52:	fe e0       	ldi	r31, 0x0E	; 14
     d54:	31 97       	sbiw	r30, 0x01	; 1
     d56:	f1 f7       	brne	.-4      	; 0xd54 <main+0x532>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d58:	00 00       	nop
     d5a:	82 2f       	mov	r24, r18
     d5c:	2f ef       	ldi	r18, 0xFF	; 255
     d5e:	28 0f       	add	r18, r24
     d60:	81 11       	cpse	r24, r1
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     d62:	f6 cf       	rjmp	.-20     	; 0xd50 <main+0x52e>
     d64:	e5 e6       	ldi	r30, 0x65	; 101
     d66:	f0 e0       	ldi	r31, 0x00	; 0
     d68:	80 81       	ld	r24, Z
     d6a:	84 60       	ori	r24, 0x04	; 4
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     d6c:	80 83       	st	Z, r24
     d6e:	80 81       	ld	r24, Z
     d70:	8d 7f       	andi	r24, 0xFD	; 253
     d72:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d74:	80 81       	ld	r24, Z
     d76:	81 60       	ori	r24, 0x01	; 1
     d78:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d7a:	26 ef       	ldi	r18, 0xF6	; 246
     d7c:	2a 95       	dec	r18
     d7e:	f1 f7       	brne	.-4      	; 0xd7c <main+0x55a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d80:	9b bb       	out	0x1b, r25	; 27
     d82:	86 ef       	ldi	r24, 0xF6	; 246
     d84:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     d86:	f1 f7       	brne	.-4      	; 0xd84 <main+0x562>
     d88:	80 81       	ld	r24, Z
     d8a:	8e 7f       	andi	r24, 0xFE	; 254
     d8c:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d8e:	9c 91       	ld	r25, X
     d90:	91 11       	cpse	r25, r1
     d92:	db cf       	rjmp	.-74     	; 0xd4a <main+0x528>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     d94:	7d db       	rcall	.-2310   	; 0x490 <PC_ProcessTx>
     d96:	33 ce       	rjmp	.-922    	; 0x9fe <main+0x1dc>
     d98:	02 d0       	rcall	.+4      	; 0xd9e <OTA_Bridge_Process>
					LCD_Str(msg);
				}
				//==============================================================================
				PC_ProcessTx();
     d9a:	31 ce       	rjmp	.-926    	; 0x9fe <main+0x1dc>

00000d9c <OTA_Bridge_Init>:
     d9c:	08 95       	ret

00000d9e <OTA_Bridge_Process>:
     d9e:	08 95       	ret

00000da0 <SystemState_Init>:

SystemState sdv_sys;

void SystemState_Init(void)
{
	sdv_sys.mode=MODE_AUTO;
     da0:	eb eb       	ldi	r30, 0xBB	; 187
     da2:	f1 e0       	ldi	r31, 0x01	; 1
     da4:	10 82       	st	Z, r1
	sdv_sys.motor_cmd=SPEED_STAY;
     da6:	84 e0       	ldi	r24, 0x04	; 4
     da8:	81 83       	std	Z+1, r24	; 0x01
	sdv_sys.last_motor_cmd=SPEED_STAY;
     daa:	82 83       	std	Z+2, r24	; 0x02
	sdv_sys.motor_dir=FORWARD;
     dac:	13 82       	std	Z+3, r1	; 0x03
	sdv_sys.speed_cms=0.0;
     dae:	14 86       	std	Z+12, r1	; 0x0c
     db0:	15 86       	std	Z+13, r1	; 0x0d
     db2:	16 86       	std	Z+14, r1	; 0x0e
     db4:	17 86       	std	Z+15, r1	; 0x0f
	sdv_sys.last_speed_cms=0;
     db6:	10 8a       	std	Z+16, r1	; 0x10
     db8:	11 8a       	std	Z+17, r1	; 0x11
     dba:	12 8a       	std	Z+18, r1	; 0x12
     dbc:	13 8a       	std	Z+19, r1	; 0x13
	sdv_sys.fcw_state=FCW_SAFE;
     dbe:	10 8e       	std	Z+24, r1	; 0x18
	sdv_sys.distance_cm=0.0;
     dc0:	14 82       	std	Z+4, r1	; 0x04
     dc2:	15 82       	std	Z+5, r1	; 0x05
     dc4:	16 82       	std	Z+6, r1	; 0x06
     dc6:	17 82       	std	Z+7, r1	; 0x07
	sdv_sys.ttc= -1.0;
     dc8:	80 e0       	ldi	r24, 0x00	; 0
     dca:	90 e0       	ldi	r25, 0x00	; 0
     dcc:	a0 e8       	ldi	r26, 0x80	; 128
     dce:	bf eb       	ldi	r27, 0xBF	; 191
     dd0:	84 8b       	std	Z+20, r24	; 0x14
     dd2:	95 8b       	std	Z+21, r25	; 0x15
     dd4:	a6 8b       	std	Z+22, r26	; 0x16
     dd6:	b7 8b       	std	Z+23, r27	; 0x17
	sdv_sys.last_distance_cm=0.0;
     dd8:	10 86       	std	Z+8, r1	; 0x08
     dda:	11 86       	std	Z+9, r1	; 0x09
     ddc:	12 86       	std	Z+10, r1	; 0x0a
     dde:	13 86       	std	Z+11, r1	; 0x0b
	sdv_sys.distance_flag=false;
     de0:	11 8e       	std	Z+25, r1	; 0x19
	sdv_sys.pc_connect=false;
     de2:	12 8e       	std	Z+26, r1	; 0x1a
	sdv_sys.ota_active=false;
     de4:	13 8e       	std	Z+27, r1	; 0x1b
     de6:	08 95       	ret

00000de8 <__subsf3>:
     de8:	50 58       	subi	r21, 0x80	; 128

00000dea <__addsf3>:
     dea:	bb 27       	eor	r27, r27
     dec:	aa 27       	eor	r26, r26
     dee:	0e d0       	rcall	.+28     	; 0xe0c <__addsf3x>
     df0:	75 c1       	rjmp	.+746    	; 0x10dc <__fp_round>
     df2:	66 d1       	rcall	.+716    	; 0x10c0 <__fp_pscA>
     df4:	30 f0       	brcs	.+12     	; 0xe02 <__addsf3+0x18>
     df6:	6b d1       	rcall	.+726    	; 0x10ce <__fp_pscB>
     df8:	20 f0       	brcs	.+8      	; 0xe02 <__addsf3+0x18>
     dfa:	31 f4       	brne	.+12     	; 0xe08 <__addsf3+0x1e>
     dfc:	9f 3f       	cpi	r25, 0xFF	; 255
     dfe:	11 f4       	brne	.+4      	; 0xe04 <__addsf3+0x1a>
     e00:	1e f4       	brtc	.+6      	; 0xe08 <__addsf3+0x1e>
     e02:	5b c1       	rjmp	.+694    	; 0x10ba <__fp_nan>
     e04:	0e f4       	brtc	.+2      	; 0xe08 <__addsf3+0x1e>
     e06:	e0 95       	com	r30
     e08:	e7 fb       	bst	r30, 7
     e0a:	51 c1       	rjmp	.+674    	; 0x10ae <__fp_inf>

00000e0c <__addsf3x>:
     e0c:	e9 2f       	mov	r30, r25
     e0e:	77 d1       	rcall	.+750    	; 0x10fe <__fp_split3>
     e10:	80 f3       	brcs	.-32     	; 0xdf2 <__addsf3+0x8>
     e12:	ba 17       	cp	r27, r26
     e14:	62 07       	cpc	r22, r18
     e16:	73 07       	cpc	r23, r19
     e18:	84 07       	cpc	r24, r20
     e1a:	95 07       	cpc	r25, r21
     e1c:	18 f0       	brcs	.+6      	; 0xe24 <__addsf3x+0x18>
     e1e:	71 f4       	brne	.+28     	; 0xe3c <__addsf3x+0x30>
     e20:	9e f5       	brtc	.+102    	; 0xe88 <__addsf3x+0x7c>
     e22:	8f c1       	rjmp	.+798    	; 0x1142 <__fp_zero>
     e24:	0e f4       	brtc	.+2      	; 0xe28 <__addsf3x+0x1c>
     e26:	e0 95       	com	r30
     e28:	0b 2e       	mov	r0, r27
     e2a:	ba 2f       	mov	r27, r26
     e2c:	a0 2d       	mov	r26, r0
     e2e:	0b 01       	movw	r0, r22
     e30:	b9 01       	movw	r22, r18
     e32:	90 01       	movw	r18, r0
     e34:	0c 01       	movw	r0, r24
     e36:	ca 01       	movw	r24, r20
     e38:	a0 01       	movw	r20, r0
     e3a:	11 24       	eor	r1, r1
     e3c:	ff 27       	eor	r31, r31
     e3e:	59 1b       	sub	r21, r25
     e40:	99 f0       	breq	.+38     	; 0xe68 <__addsf3x+0x5c>
     e42:	59 3f       	cpi	r21, 0xF9	; 249
     e44:	50 f4       	brcc	.+20     	; 0xe5a <__addsf3x+0x4e>
     e46:	50 3e       	cpi	r21, 0xE0	; 224
     e48:	68 f1       	brcs	.+90     	; 0xea4 <__addsf3x+0x98>
     e4a:	1a 16       	cp	r1, r26
     e4c:	f0 40       	sbci	r31, 0x00	; 0
     e4e:	a2 2f       	mov	r26, r18
     e50:	23 2f       	mov	r18, r19
     e52:	34 2f       	mov	r19, r20
     e54:	44 27       	eor	r20, r20
     e56:	58 5f       	subi	r21, 0xF8	; 248
     e58:	f3 cf       	rjmp	.-26     	; 0xe40 <__addsf3x+0x34>
     e5a:	46 95       	lsr	r20
     e5c:	37 95       	ror	r19
     e5e:	27 95       	ror	r18
     e60:	a7 95       	ror	r26
     e62:	f0 40       	sbci	r31, 0x00	; 0
     e64:	53 95       	inc	r21
     e66:	c9 f7       	brne	.-14     	; 0xe5a <__addsf3x+0x4e>
     e68:	7e f4       	brtc	.+30     	; 0xe88 <__addsf3x+0x7c>
     e6a:	1f 16       	cp	r1, r31
     e6c:	ba 0b       	sbc	r27, r26
     e6e:	62 0b       	sbc	r22, r18
     e70:	73 0b       	sbc	r23, r19
     e72:	84 0b       	sbc	r24, r20
     e74:	ba f0       	brmi	.+46     	; 0xea4 <__addsf3x+0x98>
     e76:	91 50       	subi	r25, 0x01	; 1
     e78:	a1 f0       	breq	.+40     	; 0xea2 <__addsf3x+0x96>
     e7a:	ff 0f       	add	r31, r31
     e7c:	bb 1f       	adc	r27, r27
     e7e:	66 1f       	adc	r22, r22
     e80:	77 1f       	adc	r23, r23
     e82:	88 1f       	adc	r24, r24
     e84:	c2 f7       	brpl	.-16     	; 0xe76 <__addsf3x+0x6a>
     e86:	0e c0       	rjmp	.+28     	; 0xea4 <__addsf3x+0x98>
     e88:	ba 0f       	add	r27, r26
     e8a:	62 1f       	adc	r22, r18
     e8c:	73 1f       	adc	r23, r19
     e8e:	84 1f       	adc	r24, r20
     e90:	48 f4       	brcc	.+18     	; 0xea4 <__addsf3x+0x98>
     e92:	87 95       	ror	r24
     e94:	77 95       	ror	r23
     e96:	67 95       	ror	r22
     e98:	b7 95       	ror	r27
     e9a:	f7 95       	ror	r31
     e9c:	9e 3f       	cpi	r25, 0xFE	; 254
     e9e:	08 f0       	brcs	.+2      	; 0xea2 <__addsf3x+0x96>
     ea0:	b3 cf       	rjmp	.-154    	; 0xe08 <__addsf3+0x1e>
     ea2:	93 95       	inc	r25
     ea4:	88 0f       	add	r24, r24
     ea6:	08 f0       	brcs	.+2      	; 0xeaa <__addsf3x+0x9e>
     ea8:	99 27       	eor	r25, r25
     eaa:	ee 0f       	add	r30, r30
     eac:	97 95       	ror	r25
     eae:	87 95       	ror	r24
     eb0:	08 95       	ret

00000eb2 <__cmpsf2>:
     eb2:	d9 d0       	rcall	.+434    	; 0x1066 <__fp_cmp>
     eb4:	08 f4       	brcc	.+2      	; 0xeb8 <__cmpsf2+0x6>
     eb6:	81 e0       	ldi	r24, 0x01	; 1
     eb8:	08 95       	ret

00000eba <__divsf3>:
     eba:	0c d0       	rcall	.+24     	; 0xed4 <__divsf3x>
     ebc:	0f c1       	rjmp	.+542    	; 0x10dc <__fp_round>
     ebe:	07 d1       	rcall	.+526    	; 0x10ce <__fp_pscB>
     ec0:	40 f0       	brcs	.+16     	; 0xed2 <__divsf3+0x18>
     ec2:	fe d0       	rcall	.+508    	; 0x10c0 <__fp_pscA>
     ec4:	30 f0       	brcs	.+12     	; 0xed2 <__divsf3+0x18>
     ec6:	21 f4       	brne	.+8      	; 0xed0 <__divsf3+0x16>
     ec8:	5f 3f       	cpi	r21, 0xFF	; 255
     eca:	19 f0       	breq	.+6      	; 0xed2 <__divsf3+0x18>
     ecc:	f0 c0       	rjmp	.+480    	; 0x10ae <__fp_inf>
     ece:	51 11       	cpse	r21, r1
     ed0:	39 c1       	rjmp	.+626    	; 0x1144 <__fp_szero>
     ed2:	f3 c0       	rjmp	.+486    	; 0x10ba <__fp_nan>

00000ed4 <__divsf3x>:
     ed4:	14 d1       	rcall	.+552    	; 0x10fe <__fp_split3>
     ed6:	98 f3       	brcs	.-26     	; 0xebe <__divsf3+0x4>

00000ed8 <__divsf3_pse>:
     ed8:	99 23       	and	r25, r25
     eda:	c9 f3       	breq	.-14     	; 0xece <__divsf3+0x14>
     edc:	55 23       	and	r21, r21
     ede:	b1 f3       	breq	.-20     	; 0xecc <__divsf3+0x12>
     ee0:	95 1b       	sub	r25, r21
     ee2:	55 0b       	sbc	r21, r21
     ee4:	bb 27       	eor	r27, r27
     ee6:	aa 27       	eor	r26, r26
     ee8:	62 17       	cp	r22, r18
     eea:	73 07       	cpc	r23, r19
     eec:	84 07       	cpc	r24, r20
     eee:	38 f0       	brcs	.+14     	; 0xefe <__divsf3_pse+0x26>
     ef0:	9f 5f       	subi	r25, 0xFF	; 255
     ef2:	5f 4f       	sbci	r21, 0xFF	; 255
     ef4:	22 0f       	add	r18, r18
     ef6:	33 1f       	adc	r19, r19
     ef8:	44 1f       	adc	r20, r20
     efa:	aa 1f       	adc	r26, r26
     efc:	a9 f3       	breq	.-22     	; 0xee8 <__divsf3_pse+0x10>
     efe:	33 d0       	rcall	.+102    	; 0xf66 <__divsf3_pse+0x8e>
     f00:	0e 2e       	mov	r0, r30
     f02:	3a f0       	brmi	.+14     	; 0xf12 <__divsf3_pse+0x3a>
     f04:	e0 e8       	ldi	r30, 0x80	; 128
     f06:	30 d0       	rcall	.+96     	; 0xf68 <__divsf3_pse+0x90>
     f08:	91 50       	subi	r25, 0x01	; 1
     f0a:	50 40       	sbci	r21, 0x00	; 0
     f0c:	e6 95       	lsr	r30
     f0e:	00 1c       	adc	r0, r0
     f10:	ca f7       	brpl	.-14     	; 0xf04 <__divsf3_pse+0x2c>
     f12:	29 d0       	rcall	.+82     	; 0xf66 <__divsf3_pse+0x8e>
     f14:	fe 2f       	mov	r31, r30
     f16:	27 d0       	rcall	.+78     	; 0xf66 <__divsf3_pse+0x8e>
     f18:	66 0f       	add	r22, r22
     f1a:	77 1f       	adc	r23, r23
     f1c:	88 1f       	adc	r24, r24
     f1e:	bb 1f       	adc	r27, r27
     f20:	26 17       	cp	r18, r22
     f22:	37 07       	cpc	r19, r23
     f24:	48 07       	cpc	r20, r24
     f26:	ab 07       	cpc	r26, r27
     f28:	b0 e8       	ldi	r27, 0x80	; 128
     f2a:	09 f0       	breq	.+2      	; 0xf2e <__divsf3_pse+0x56>
     f2c:	bb 0b       	sbc	r27, r27
     f2e:	80 2d       	mov	r24, r0
     f30:	bf 01       	movw	r22, r30
     f32:	ff 27       	eor	r31, r31
     f34:	93 58       	subi	r25, 0x83	; 131
     f36:	5f 4f       	sbci	r21, 0xFF	; 255
     f38:	2a f0       	brmi	.+10     	; 0xf44 <__divsf3_pse+0x6c>
     f3a:	9e 3f       	cpi	r25, 0xFE	; 254
     f3c:	51 05       	cpc	r21, r1
     f3e:	68 f0       	brcs	.+26     	; 0xf5a <__divsf3_pse+0x82>
     f40:	b6 c0       	rjmp	.+364    	; 0x10ae <__fp_inf>
     f42:	00 c1       	rjmp	.+512    	; 0x1144 <__fp_szero>
     f44:	5f 3f       	cpi	r21, 0xFF	; 255
     f46:	ec f3       	brlt	.-6      	; 0xf42 <__divsf3_pse+0x6a>
     f48:	98 3e       	cpi	r25, 0xE8	; 232
     f4a:	dc f3       	brlt	.-10     	; 0xf42 <__divsf3_pse+0x6a>
     f4c:	86 95       	lsr	r24
     f4e:	77 95       	ror	r23
     f50:	67 95       	ror	r22
     f52:	b7 95       	ror	r27
     f54:	f7 95       	ror	r31
     f56:	9f 5f       	subi	r25, 0xFF	; 255
     f58:	c9 f7       	brne	.-14     	; 0xf4c <__divsf3_pse+0x74>
     f5a:	88 0f       	add	r24, r24
     f5c:	91 1d       	adc	r25, r1
     f5e:	96 95       	lsr	r25
     f60:	87 95       	ror	r24
     f62:	97 f9       	bld	r25, 7
     f64:	08 95       	ret
     f66:	e1 e0       	ldi	r30, 0x01	; 1
     f68:	66 0f       	add	r22, r22
     f6a:	77 1f       	adc	r23, r23
     f6c:	88 1f       	adc	r24, r24
     f6e:	bb 1f       	adc	r27, r27
     f70:	62 17       	cp	r22, r18
     f72:	73 07       	cpc	r23, r19
     f74:	84 07       	cpc	r24, r20
     f76:	ba 07       	cpc	r27, r26
     f78:	20 f0       	brcs	.+8      	; 0xf82 <__divsf3_pse+0xaa>
     f7a:	62 1b       	sub	r22, r18
     f7c:	73 0b       	sbc	r23, r19
     f7e:	84 0b       	sbc	r24, r20
     f80:	ba 0b       	sbc	r27, r26
     f82:	ee 1f       	adc	r30, r30
     f84:	88 f7       	brcc	.-30     	; 0xf68 <__divsf3_pse+0x90>
     f86:	e0 95       	com	r30
     f88:	08 95       	ret

00000f8a <__fixsfsi>:
     f8a:	04 d0       	rcall	.+8      	; 0xf94 <__fixunssfsi>
     f8c:	68 94       	set
     f8e:	b1 11       	cpse	r27, r1
     f90:	d9 c0       	rjmp	.+434    	; 0x1144 <__fp_szero>
     f92:	08 95       	ret

00000f94 <__fixunssfsi>:
     f94:	bc d0       	rcall	.+376    	; 0x110e <__fp_splitA>
     f96:	88 f0       	brcs	.+34     	; 0xfba <__fixunssfsi+0x26>
     f98:	9f 57       	subi	r25, 0x7F	; 127
     f9a:	90 f0       	brcs	.+36     	; 0xfc0 <__fixunssfsi+0x2c>
     f9c:	b9 2f       	mov	r27, r25
     f9e:	99 27       	eor	r25, r25
     fa0:	b7 51       	subi	r27, 0x17	; 23
     fa2:	a0 f0       	brcs	.+40     	; 0xfcc <__fixunssfsi+0x38>
     fa4:	d1 f0       	breq	.+52     	; 0xfda <__fixunssfsi+0x46>
     fa6:	66 0f       	add	r22, r22
     fa8:	77 1f       	adc	r23, r23
     faa:	88 1f       	adc	r24, r24
     fac:	99 1f       	adc	r25, r25
     fae:	1a f0       	brmi	.+6      	; 0xfb6 <__fixunssfsi+0x22>
     fb0:	ba 95       	dec	r27
     fb2:	c9 f7       	brne	.-14     	; 0xfa6 <__fixunssfsi+0x12>
     fb4:	12 c0       	rjmp	.+36     	; 0xfda <__fixunssfsi+0x46>
     fb6:	b1 30       	cpi	r27, 0x01	; 1
     fb8:	81 f0       	breq	.+32     	; 0xfda <__fixunssfsi+0x46>
     fba:	c3 d0       	rcall	.+390    	; 0x1142 <__fp_zero>
     fbc:	b1 e0       	ldi	r27, 0x01	; 1
     fbe:	08 95       	ret
     fc0:	c0 c0       	rjmp	.+384    	; 0x1142 <__fp_zero>
     fc2:	67 2f       	mov	r22, r23
     fc4:	78 2f       	mov	r23, r24
     fc6:	88 27       	eor	r24, r24
     fc8:	b8 5f       	subi	r27, 0xF8	; 248
     fca:	39 f0       	breq	.+14     	; 0xfda <__fixunssfsi+0x46>
     fcc:	b9 3f       	cpi	r27, 0xF9	; 249
     fce:	cc f3       	brlt	.-14     	; 0xfc2 <__fixunssfsi+0x2e>
     fd0:	86 95       	lsr	r24
     fd2:	77 95       	ror	r23
     fd4:	67 95       	ror	r22
     fd6:	b3 95       	inc	r27
     fd8:	d9 f7       	brne	.-10     	; 0xfd0 <__fixunssfsi+0x3c>
     fda:	3e f4       	brtc	.+14     	; 0xfea <__fixunssfsi+0x56>
     fdc:	90 95       	com	r25
     fde:	80 95       	com	r24
     fe0:	70 95       	com	r23
     fe2:	61 95       	neg	r22
     fe4:	7f 4f       	sbci	r23, 0xFF	; 255
     fe6:	8f 4f       	sbci	r24, 0xFF	; 255
     fe8:	9f 4f       	sbci	r25, 0xFF	; 255
     fea:	08 95       	ret

00000fec <__floatunsisf>:
     fec:	e8 94       	clt
     fee:	09 c0       	rjmp	.+18     	; 0x1002 <__DATA_REGION_LENGTH__+0x2>

00000ff0 <__floatsisf>:
     ff0:	97 fb       	bst	r25, 7
     ff2:	3e f4       	brtc	.+14     	; 0x1002 <__DATA_REGION_LENGTH__+0x2>
     ff4:	90 95       	com	r25
     ff6:	80 95       	com	r24
     ff8:	70 95       	com	r23
     ffa:	61 95       	neg	r22
     ffc:	7f 4f       	sbci	r23, 0xFF	; 255
     ffe:	8f 4f       	sbci	r24, 0xFF	; 255
    1000:	9f 4f       	sbci	r25, 0xFF	; 255
    1002:	99 23       	and	r25, r25
    1004:	a9 f0       	breq	.+42     	; 0x1030 <__DATA_REGION_LENGTH__+0x30>
    1006:	f9 2f       	mov	r31, r25
    1008:	96 e9       	ldi	r25, 0x96	; 150
    100a:	bb 27       	eor	r27, r27
    100c:	93 95       	inc	r25
    100e:	f6 95       	lsr	r31
    1010:	87 95       	ror	r24
    1012:	77 95       	ror	r23
    1014:	67 95       	ror	r22
    1016:	b7 95       	ror	r27
    1018:	f1 11       	cpse	r31, r1
    101a:	f8 cf       	rjmp	.-16     	; 0x100c <__DATA_REGION_LENGTH__+0xc>
    101c:	fa f4       	brpl	.+62     	; 0x105c <__DATA_REGION_LENGTH__+0x5c>
    101e:	bb 0f       	add	r27, r27
    1020:	11 f4       	brne	.+4      	; 0x1026 <__DATA_REGION_LENGTH__+0x26>
    1022:	60 ff       	sbrs	r22, 0
    1024:	1b c0       	rjmp	.+54     	; 0x105c <__DATA_REGION_LENGTH__+0x5c>
    1026:	6f 5f       	subi	r22, 0xFF	; 255
    1028:	7f 4f       	sbci	r23, 0xFF	; 255
    102a:	8f 4f       	sbci	r24, 0xFF	; 255
    102c:	9f 4f       	sbci	r25, 0xFF	; 255
    102e:	16 c0       	rjmp	.+44     	; 0x105c <__DATA_REGION_LENGTH__+0x5c>
    1030:	88 23       	and	r24, r24
    1032:	11 f0       	breq	.+4      	; 0x1038 <__DATA_REGION_LENGTH__+0x38>
    1034:	96 e9       	ldi	r25, 0x96	; 150
    1036:	11 c0       	rjmp	.+34     	; 0x105a <__DATA_REGION_LENGTH__+0x5a>
    1038:	77 23       	and	r23, r23
    103a:	21 f0       	breq	.+8      	; 0x1044 <__DATA_REGION_LENGTH__+0x44>
    103c:	9e e8       	ldi	r25, 0x8E	; 142
    103e:	87 2f       	mov	r24, r23
    1040:	76 2f       	mov	r23, r22
    1042:	05 c0       	rjmp	.+10     	; 0x104e <__DATA_REGION_LENGTH__+0x4e>
    1044:	66 23       	and	r22, r22
    1046:	71 f0       	breq	.+28     	; 0x1064 <__DATA_REGION_LENGTH__+0x64>
    1048:	96 e8       	ldi	r25, 0x86	; 134
    104a:	86 2f       	mov	r24, r22
    104c:	70 e0       	ldi	r23, 0x00	; 0
    104e:	60 e0       	ldi	r22, 0x00	; 0
    1050:	2a f0       	brmi	.+10     	; 0x105c <__DATA_REGION_LENGTH__+0x5c>
    1052:	9a 95       	dec	r25
    1054:	66 0f       	add	r22, r22
    1056:	77 1f       	adc	r23, r23
    1058:	88 1f       	adc	r24, r24
    105a:	da f7       	brpl	.-10     	; 0x1052 <__DATA_REGION_LENGTH__+0x52>
    105c:	88 0f       	add	r24, r24
    105e:	96 95       	lsr	r25
    1060:	87 95       	ror	r24
    1062:	97 f9       	bld	r25, 7
    1064:	08 95       	ret

00001066 <__fp_cmp>:
    1066:	99 0f       	add	r25, r25
    1068:	00 08       	sbc	r0, r0
    106a:	55 0f       	add	r21, r21
    106c:	aa 0b       	sbc	r26, r26
    106e:	e0 e8       	ldi	r30, 0x80	; 128
    1070:	fe ef       	ldi	r31, 0xFE	; 254
    1072:	16 16       	cp	r1, r22
    1074:	17 06       	cpc	r1, r23
    1076:	e8 07       	cpc	r30, r24
    1078:	f9 07       	cpc	r31, r25
    107a:	c0 f0       	brcs	.+48     	; 0x10ac <__fp_cmp+0x46>
    107c:	12 16       	cp	r1, r18
    107e:	13 06       	cpc	r1, r19
    1080:	e4 07       	cpc	r30, r20
    1082:	f5 07       	cpc	r31, r21
    1084:	98 f0       	brcs	.+38     	; 0x10ac <__fp_cmp+0x46>
    1086:	62 1b       	sub	r22, r18
    1088:	73 0b       	sbc	r23, r19
    108a:	84 0b       	sbc	r24, r20
    108c:	95 0b       	sbc	r25, r21
    108e:	39 f4       	brne	.+14     	; 0x109e <__fp_cmp+0x38>
    1090:	0a 26       	eor	r0, r26
    1092:	61 f0       	breq	.+24     	; 0x10ac <__fp_cmp+0x46>
    1094:	23 2b       	or	r18, r19
    1096:	24 2b       	or	r18, r20
    1098:	25 2b       	or	r18, r21
    109a:	21 f4       	brne	.+8      	; 0x10a4 <__fp_cmp+0x3e>
    109c:	08 95       	ret
    109e:	0a 26       	eor	r0, r26
    10a0:	09 f4       	brne	.+2      	; 0x10a4 <__fp_cmp+0x3e>
    10a2:	a1 40       	sbci	r26, 0x01	; 1
    10a4:	a6 95       	lsr	r26
    10a6:	8f ef       	ldi	r24, 0xFF	; 255
    10a8:	81 1d       	adc	r24, r1
    10aa:	81 1d       	adc	r24, r1
    10ac:	08 95       	ret

000010ae <__fp_inf>:
    10ae:	97 f9       	bld	r25, 7
    10b0:	9f 67       	ori	r25, 0x7F	; 127
    10b2:	80 e8       	ldi	r24, 0x80	; 128
    10b4:	70 e0       	ldi	r23, 0x00	; 0
    10b6:	60 e0       	ldi	r22, 0x00	; 0
    10b8:	08 95       	ret

000010ba <__fp_nan>:
    10ba:	9f ef       	ldi	r25, 0xFF	; 255
    10bc:	80 ec       	ldi	r24, 0xC0	; 192
    10be:	08 95       	ret

000010c0 <__fp_pscA>:
    10c0:	00 24       	eor	r0, r0
    10c2:	0a 94       	dec	r0
    10c4:	16 16       	cp	r1, r22
    10c6:	17 06       	cpc	r1, r23
    10c8:	18 06       	cpc	r1, r24
    10ca:	09 06       	cpc	r0, r25
    10cc:	08 95       	ret

000010ce <__fp_pscB>:
    10ce:	00 24       	eor	r0, r0
    10d0:	0a 94       	dec	r0
    10d2:	12 16       	cp	r1, r18
    10d4:	13 06       	cpc	r1, r19
    10d6:	14 06       	cpc	r1, r20
    10d8:	05 06       	cpc	r0, r21
    10da:	08 95       	ret

000010dc <__fp_round>:
    10dc:	09 2e       	mov	r0, r25
    10de:	03 94       	inc	r0
    10e0:	00 0c       	add	r0, r0
    10e2:	11 f4       	brne	.+4      	; 0x10e8 <__fp_round+0xc>
    10e4:	88 23       	and	r24, r24
    10e6:	52 f0       	brmi	.+20     	; 0x10fc <__fp_round+0x20>
    10e8:	bb 0f       	add	r27, r27
    10ea:	40 f4       	brcc	.+16     	; 0x10fc <__fp_round+0x20>
    10ec:	bf 2b       	or	r27, r31
    10ee:	11 f4       	brne	.+4      	; 0x10f4 <__fp_round+0x18>
    10f0:	60 ff       	sbrs	r22, 0
    10f2:	04 c0       	rjmp	.+8      	; 0x10fc <__fp_round+0x20>
    10f4:	6f 5f       	subi	r22, 0xFF	; 255
    10f6:	7f 4f       	sbci	r23, 0xFF	; 255
    10f8:	8f 4f       	sbci	r24, 0xFF	; 255
    10fa:	9f 4f       	sbci	r25, 0xFF	; 255
    10fc:	08 95       	ret

000010fe <__fp_split3>:
    10fe:	57 fd       	sbrc	r21, 7
    1100:	90 58       	subi	r25, 0x80	; 128
    1102:	44 0f       	add	r20, r20
    1104:	55 1f       	adc	r21, r21
    1106:	59 f0       	breq	.+22     	; 0x111e <__fp_splitA+0x10>
    1108:	5f 3f       	cpi	r21, 0xFF	; 255
    110a:	71 f0       	breq	.+28     	; 0x1128 <__fp_splitA+0x1a>
    110c:	47 95       	ror	r20

0000110e <__fp_splitA>:
    110e:	88 0f       	add	r24, r24
    1110:	97 fb       	bst	r25, 7
    1112:	99 1f       	adc	r25, r25
    1114:	61 f0       	breq	.+24     	; 0x112e <__fp_splitA+0x20>
    1116:	9f 3f       	cpi	r25, 0xFF	; 255
    1118:	79 f0       	breq	.+30     	; 0x1138 <__fp_splitA+0x2a>
    111a:	87 95       	ror	r24
    111c:	08 95       	ret
    111e:	12 16       	cp	r1, r18
    1120:	13 06       	cpc	r1, r19
    1122:	14 06       	cpc	r1, r20
    1124:	55 1f       	adc	r21, r21
    1126:	f2 cf       	rjmp	.-28     	; 0x110c <__stack+0xd>
    1128:	46 95       	lsr	r20
    112a:	f1 df       	rcall	.-30     	; 0x110e <__fp_splitA>
    112c:	08 c0       	rjmp	.+16     	; 0x113e <__fp_splitA+0x30>
    112e:	16 16       	cp	r1, r22
    1130:	17 06       	cpc	r1, r23
    1132:	18 06       	cpc	r1, r24
    1134:	99 1f       	adc	r25, r25
    1136:	f1 cf       	rjmp	.-30     	; 0x111a <__fp_splitA+0xc>
    1138:	86 95       	lsr	r24
    113a:	71 05       	cpc	r23, r1
    113c:	61 05       	cpc	r22, r1
    113e:	08 94       	sec
    1140:	08 95       	ret

00001142 <__fp_zero>:
    1142:	e8 94       	clt

00001144 <__fp_szero>:
    1144:	bb 27       	eor	r27, r27
    1146:	66 27       	eor	r22, r22
    1148:	77 27       	eor	r23, r23
    114a:	cb 01       	movw	r24, r22
    114c:	97 f9       	bld	r25, 7
    114e:	08 95       	ret

00001150 <__gesf2>:
    1150:	8a df       	rcall	.-236    	; 0x1066 <__fp_cmp>
    1152:	08 f4       	brcc	.+2      	; 0x1156 <__gesf2+0x6>
    1154:	8f ef       	ldi	r24, 0xFF	; 255
    1156:	08 95       	ret

00001158 <__mulsf3>:
    1158:	0b d0       	rcall	.+22     	; 0x1170 <__mulsf3x>
    115a:	c0 cf       	rjmp	.-128    	; 0x10dc <__fp_round>
    115c:	b1 df       	rcall	.-158    	; 0x10c0 <__fp_pscA>
    115e:	28 f0       	brcs	.+10     	; 0x116a <__mulsf3+0x12>
    1160:	b6 df       	rcall	.-148    	; 0x10ce <__fp_pscB>
    1162:	18 f0       	brcs	.+6      	; 0x116a <__mulsf3+0x12>
    1164:	95 23       	and	r25, r21
    1166:	09 f0       	breq	.+2      	; 0x116a <__mulsf3+0x12>
    1168:	a2 cf       	rjmp	.-188    	; 0x10ae <__fp_inf>
    116a:	a7 cf       	rjmp	.-178    	; 0x10ba <__fp_nan>
    116c:	11 24       	eor	r1, r1
    116e:	ea cf       	rjmp	.-44     	; 0x1144 <__fp_szero>

00001170 <__mulsf3x>:
    1170:	c6 df       	rcall	.-116    	; 0x10fe <__fp_split3>
    1172:	a0 f3       	brcs	.-24     	; 0x115c <__mulsf3+0x4>

00001174 <__mulsf3_pse>:
    1174:	95 9f       	mul	r25, r21
    1176:	d1 f3       	breq	.-12     	; 0x116c <__mulsf3+0x14>
    1178:	95 0f       	add	r25, r21
    117a:	50 e0       	ldi	r21, 0x00	; 0
    117c:	55 1f       	adc	r21, r21
    117e:	62 9f       	mul	r22, r18
    1180:	f0 01       	movw	r30, r0
    1182:	72 9f       	mul	r23, r18
    1184:	bb 27       	eor	r27, r27
    1186:	f0 0d       	add	r31, r0
    1188:	b1 1d       	adc	r27, r1
    118a:	63 9f       	mul	r22, r19
    118c:	aa 27       	eor	r26, r26
    118e:	f0 0d       	add	r31, r0
    1190:	b1 1d       	adc	r27, r1
    1192:	aa 1f       	adc	r26, r26
    1194:	64 9f       	mul	r22, r20
    1196:	66 27       	eor	r22, r22
    1198:	b0 0d       	add	r27, r0
    119a:	a1 1d       	adc	r26, r1
    119c:	66 1f       	adc	r22, r22
    119e:	82 9f       	mul	r24, r18
    11a0:	22 27       	eor	r18, r18
    11a2:	b0 0d       	add	r27, r0
    11a4:	a1 1d       	adc	r26, r1
    11a6:	62 1f       	adc	r22, r18
    11a8:	73 9f       	mul	r23, r19
    11aa:	b0 0d       	add	r27, r0
    11ac:	a1 1d       	adc	r26, r1
    11ae:	62 1f       	adc	r22, r18
    11b0:	83 9f       	mul	r24, r19
    11b2:	a0 0d       	add	r26, r0
    11b4:	61 1d       	adc	r22, r1
    11b6:	22 1f       	adc	r18, r18
    11b8:	74 9f       	mul	r23, r20
    11ba:	33 27       	eor	r19, r19
    11bc:	a0 0d       	add	r26, r0
    11be:	61 1d       	adc	r22, r1
    11c0:	23 1f       	adc	r18, r19
    11c2:	84 9f       	mul	r24, r20
    11c4:	60 0d       	add	r22, r0
    11c6:	21 1d       	adc	r18, r1
    11c8:	82 2f       	mov	r24, r18
    11ca:	76 2f       	mov	r23, r22
    11cc:	6a 2f       	mov	r22, r26
    11ce:	11 24       	eor	r1, r1
    11d0:	9f 57       	subi	r25, 0x7F	; 127
    11d2:	50 40       	sbci	r21, 0x00	; 0
    11d4:	8a f0       	brmi	.+34     	; 0x11f8 <__mulsf3_pse+0x84>
    11d6:	e1 f0       	breq	.+56     	; 0x1210 <__mulsf3_pse+0x9c>
    11d8:	88 23       	and	r24, r24
    11da:	4a f0       	brmi	.+18     	; 0x11ee <__mulsf3_pse+0x7a>
    11dc:	ee 0f       	add	r30, r30
    11de:	ff 1f       	adc	r31, r31
    11e0:	bb 1f       	adc	r27, r27
    11e2:	66 1f       	adc	r22, r22
    11e4:	77 1f       	adc	r23, r23
    11e6:	88 1f       	adc	r24, r24
    11e8:	91 50       	subi	r25, 0x01	; 1
    11ea:	50 40       	sbci	r21, 0x00	; 0
    11ec:	a9 f7       	brne	.-22     	; 0x11d8 <__mulsf3_pse+0x64>
    11ee:	9e 3f       	cpi	r25, 0xFE	; 254
    11f0:	51 05       	cpc	r21, r1
    11f2:	70 f0       	brcs	.+28     	; 0x1210 <__mulsf3_pse+0x9c>
    11f4:	5c cf       	rjmp	.-328    	; 0x10ae <__fp_inf>
    11f6:	a6 cf       	rjmp	.-180    	; 0x1144 <__fp_szero>
    11f8:	5f 3f       	cpi	r21, 0xFF	; 255
    11fa:	ec f3       	brlt	.-6      	; 0x11f6 <__mulsf3_pse+0x82>
    11fc:	98 3e       	cpi	r25, 0xE8	; 232
    11fe:	dc f3       	brlt	.-10     	; 0x11f6 <__mulsf3_pse+0x82>
    1200:	86 95       	lsr	r24
    1202:	77 95       	ror	r23
    1204:	67 95       	ror	r22
    1206:	b7 95       	ror	r27
    1208:	f7 95       	ror	r31
    120a:	e7 95       	ror	r30
    120c:	9f 5f       	subi	r25, 0xFF	; 255
    120e:	c1 f7       	brne	.-16     	; 0x1200 <__mulsf3_pse+0x8c>
    1210:	fe 2b       	or	r31, r30
    1212:	88 0f       	add	r24, r24
    1214:	91 1d       	adc	r25, r1
    1216:	96 95       	lsr	r25
    1218:	87 95       	ror	r24
    121a:	97 f9       	bld	r25, 7
    121c:	08 95       	ret

0000121e <__udivmodsi4>:
    121e:	a1 e2       	ldi	r26, 0x21	; 33
    1220:	1a 2e       	mov	r1, r26
    1222:	aa 1b       	sub	r26, r26
    1224:	bb 1b       	sub	r27, r27
    1226:	fd 01       	movw	r30, r26
    1228:	0d c0       	rjmp	.+26     	; 0x1244 <__udivmodsi4_ep>

0000122a <__udivmodsi4_loop>:
    122a:	aa 1f       	adc	r26, r26
    122c:	bb 1f       	adc	r27, r27
    122e:	ee 1f       	adc	r30, r30
    1230:	ff 1f       	adc	r31, r31
    1232:	a2 17       	cp	r26, r18
    1234:	b3 07       	cpc	r27, r19
    1236:	e4 07       	cpc	r30, r20
    1238:	f5 07       	cpc	r31, r21
    123a:	20 f0       	brcs	.+8      	; 0x1244 <__udivmodsi4_ep>
    123c:	a2 1b       	sub	r26, r18
    123e:	b3 0b       	sbc	r27, r19
    1240:	e4 0b       	sbc	r30, r20
    1242:	f5 0b       	sbc	r31, r21

00001244 <__udivmodsi4_ep>:
    1244:	66 1f       	adc	r22, r22
    1246:	77 1f       	adc	r23, r23
    1248:	88 1f       	adc	r24, r24
    124a:	99 1f       	adc	r25, r25
    124c:	1a 94       	dec	r1
    124e:	69 f7       	brne	.-38     	; 0x122a <__udivmodsi4_loop>
    1250:	60 95       	com	r22
    1252:	70 95       	com	r23
    1254:	80 95       	com	r24
    1256:	90 95       	com	r25
    1258:	9b 01       	movw	r18, r22
    125a:	ac 01       	movw	r20, r24
    125c:	bd 01       	movw	r22, r26
    125e:	cf 01       	movw	r24, r30
    1260:	08 95       	ret

00001262 <__umulhisi3>:
    1262:	a2 9f       	mul	r26, r18
    1264:	b0 01       	movw	r22, r0
    1266:	b3 9f       	mul	r27, r19
    1268:	c0 01       	movw	r24, r0
    126a:	a3 9f       	mul	r26, r19
    126c:	70 0d       	add	r23, r0
    126e:	81 1d       	adc	r24, r1
    1270:	11 24       	eor	r1, r1
    1272:	91 1d       	adc	r25, r1
    1274:	b2 9f       	mul	r27, r18
    1276:	70 0d       	add	r23, r0
    1278:	81 1d       	adc	r24, r1
    127a:	11 24       	eor	r1, r1
    127c:	91 1d       	adc	r25, r1
    127e:	08 95       	ret

00001280 <sprintf>:
    1280:	0f 93       	push	r16
    1282:	1f 93       	push	r17
    1284:	cf 93       	push	r28
    1286:	df 93       	push	r29
    1288:	cd b7       	in	r28, 0x3d	; 61
    128a:	de b7       	in	r29, 0x3e	; 62
    128c:	2e 97       	sbiw	r28, 0x0e	; 14
    128e:	0f b6       	in	r0, 0x3f	; 63
    1290:	f8 94       	cli
    1292:	de bf       	out	0x3e, r29	; 62
    1294:	0f be       	out	0x3f, r0	; 63
    1296:	cd bf       	out	0x3d, r28	; 61
    1298:	0d 89       	ldd	r16, Y+21	; 0x15
    129a:	1e 89       	ldd	r17, Y+22	; 0x16
    129c:	86 e0       	ldi	r24, 0x06	; 6
    129e:	8c 83       	std	Y+4, r24	; 0x04
    12a0:	1a 83       	std	Y+2, r17	; 0x02
    12a2:	09 83       	std	Y+1, r16	; 0x01
    12a4:	8f ef       	ldi	r24, 0xFF	; 255
    12a6:	9f e7       	ldi	r25, 0x7F	; 127
    12a8:	9e 83       	std	Y+6, r25	; 0x06
    12aa:	8d 83       	std	Y+5, r24	; 0x05
    12ac:	ae 01       	movw	r20, r28
    12ae:	47 5e       	subi	r20, 0xE7	; 231
    12b0:	5f 4f       	sbci	r21, 0xFF	; 255
    12b2:	6f 89       	ldd	r22, Y+23	; 0x17
    12b4:	78 8d       	ldd	r23, Y+24	; 0x18
    12b6:	ce 01       	movw	r24, r28
    12b8:	01 96       	adiw	r24, 0x01	; 1
    12ba:	10 d0       	rcall	.+32     	; 0x12dc <vfprintf>
    12bc:	ef 81       	ldd	r30, Y+7	; 0x07
    12be:	f8 85       	ldd	r31, Y+8	; 0x08
    12c0:	e0 0f       	add	r30, r16
    12c2:	f1 1f       	adc	r31, r17
    12c4:	10 82       	st	Z, r1
    12c6:	2e 96       	adiw	r28, 0x0e	; 14
    12c8:	0f b6       	in	r0, 0x3f	; 63
    12ca:	f8 94       	cli
    12cc:	de bf       	out	0x3e, r29	; 62
    12ce:	0f be       	out	0x3f, r0	; 63
    12d0:	cd bf       	out	0x3d, r28	; 61
    12d2:	df 91       	pop	r29
    12d4:	cf 91       	pop	r28
    12d6:	1f 91       	pop	r17
    12d8:	0f 91       	pop	r16
    12da:	08 95       	ret

000012dc <vfprintf>:
    12dc:	2f 92       	push	r2
    12de:	3f 92       	push	r3
    12e0:	4f 92       	push	r4
    12e2:	5f 92       	push	r5
    12e4:	6f 92       	push	r6
    12e6:	7f 92       	push	r7
    12e8:	8f 92       	push	r8
    12ea:	9f 92       	push	r9
    12ec:	af 92       	push	r10
    12ee:	bf 92       	push	r11
    12f0:	cf 92       	push	r12
    12f2:	df 92       	push	r13
    12f4:	ef 92       	push	r14
    12f6:	ff 92       	push	r15
    12f8:	0f 93       	push	r16
    12fa:	1f 93       	push	r17
    12fc:	cf 93       	push	r28
    12fe:	df 93       	push	r29
    1300:	cd b7       	in	r28, 0x3d	; 61
    1302:	de b7       	in	r29, 0x3e	; 62
    1304:	2b 97       	sbiw	r28, 0x0b	; 11
    1306:	0f b6       	in	r0, 0x3f	; 63
    1308:	f8 94       	cli
    130a:	de bf       	out	0x3e, r29	; 62
    130c:	0f be       	out	0x3f, r0	; 63
    130e:	cd bf       	out	0x3d, r28	; 61
    1310:	6c 01       	movw	r12, r24
    1312:	7b 01       	movw	r14, r22
    1314:	8a 01       	movw	r16, r20
    1316:	fc 01       	movw	r30, r24
    1318:	17 82       	std	Z+7, r1	; 0x07
    131a:	16 82       	std	Z+6, r1	; 0x06
    131c:	83 81       	ldd	r24, Z+3	; 0x03
    131e:	81 ff       	sbrs	r24, 1
    1320:	bf c1       	rjmp	.+894    	; 0x16a0 <vfprintf+0x3c4>
    1322:	ce 01       	movw	r24, r28
    1324:	01 96       	adiw	r24, 0x01	; 1
    1326:	3c 01       	movw	r6, r24
    1328:	f6 01       	movw	r30, r12
    132a:	93 81       	ldd	r25, Z+3	; 0x03
    132c:	f7 01       	movw	r30, r14
    132e:	93 fd       	sbrc	r25, 3
    1330:	85 91       	lpm	r24, Z+
    1332:	93 ff       	sbrs	r25, 3
    1334:	81 91       	ld	r24, Z+
    1336:	7f 01       	movw	r14, r30
    1338:	88 23       	and	r24, r24
    133a:	09 f4       	brne	.+2      	; 0x133e <vfprintf+0x62>
    133c:	ad c1       	rjmp	.+858    	; 0x1698 <vfprintf+0x3bc>
    133e:	85 32       	cpi	r24, 0x25	; 37
    1340:	39 f4       	brne	.+14     	; 0x1350 <vfprintf+0x74>
    1342:	93 fd       	sbrc	r25, 3
    1344:	85 91       	lpm	r24, Z+
    1346:	93 ff       	sbrs	r25, 3
    1348:	81 91       	ld	r24, Z+
    134a:	7f 01       	movw	r14, r30
    134c:	85 32       	cpi	r24, 0x25	; 37
    134e:	21 f4       	brne	.+8      	; 0x1358 <vfprintf+0x7c>
    1350:	b6 01       	movw	r22, r12
    1352:	90 e0       	ldi	r25, 0x00	; 0
    1354:	d6 d1       	rcall	.+940    	; 0x1702 <fputc>
    1356:	e8 cf       	rjmp	.-48     	; 0x1328 <vfprintf+0x4c>
    1358:	91 2c       	mov	r9, r1
    135a:	21 2c       	mov	r2, r1
    135c:	31 2c       	mov	r3, r1
    135e:	ff e1       	ldi	r31, 0x1F	; 31
    1360:	f3 15       	cp	r31, r3
    1362:	d8 f0       	brcs	.+54     	; 0x139a <vfprintf+0xbe>
    1364:	8b 32       	cpi	r24, 0x2B	; 43
    1366:	79 f0       	breq	.+30     	; 0x1386 <vfprintf+0xaa>
    1368:	38 f4       	brcc	.+14     	; 0x1378 <vfprintf+0x9c>
    136a:	80 32       	cpi	r24, 0x20	; 32
    136c:	79 f0       	breq	.+30     	; 0x138c <vfprintf+0xb0>
    136e:	83 32       	cpi	r24, 0x23	; 35
    1370:	a1 f4       	brne	.+40     	; 0x139a <vfprintf+0xbe>
    1372:	23 2d       	mov	r18, r3
    1374:	20 61       	ori	r18, 0x10	; 16
    1376:	1d c0       	rjmp	.+58     	; 0x13b2 <vfprintf+0xd6>
    1378:	8d 32       	cpi	r24, 0x2D	; 45
    137a:	61 f0       	breq	.+24     	; 0x1394 <vfprintf+0xb8>
    137c:	80 33       	cpi	r24, 0x30	; 48
    137e:	69 f4       	brne	.+26     	; 0x139a <vfprintf+0xbe>
    1380:	23 2d       	mov	r18, r3
    1382:	21 60       	ori	r18, 0x01	; 1
    1384:	16 c0       	rjmp	.+44     	; 0x13b2 <vfprintf+0xd6>
    1386:	83 2d       	mov	r24, r3
    1388:	82 60       	ori	r24, 0x02	; 2
    138a:	38 2e       	mov	r3, r24
    138c:	e3 2d       	mov	r30, r3
    138e:	e4 60       	ori	r30, 0x04	; 4
    1390:	3e 2e       	mov	r3, r30
    1392:	2a c0       	rjmp	.+84     	; 0x13e8 <vfprintf+0x10c>
    1394:	f3 2d       	mov	r31, r3
    1396:	f8 60       	ori	r31, 0x08	; 8
    1398:	1d c0       	rjmp	.+58     	; 0x13d4 <vfprintf+0xf8>
    139a:	37 fc       	sbrc	r3, 7
    139c:	2d c0       	rjmp	.+90     	; 0x13f8 <vfprintf+0x11c>
    139e:	20 ed       	ldi	r18, 0xD0	; 208
    13a0:	28 0f       	add	r18, r24
    13a2:	2a 30       	cpi	r18, 0x0A	; 10
    13a4:	40 f0       	brcs	.+16     	; 0x13b6 <vfprintf+0xda>
    13a6:	8e 32       	cpi	r24, 0x2E	; 46
    13a8:	b9 f4       	brne	.+46     	; 0x13d8 <vfprintf+0xfc>
    13aa:	36 fc       	sbrc	r3, 6
    13ac:	75 c1       	rjmp	.+746    	; 0x1698 <vfprintf+0x3bc>
    13ae:	23 2d       	mov	r18, r3
    13b0:	20 64       	ori	r18, 0x40	; 64
    13b2:	32 2e       	mov	r3, r18
    13b4:	19 c0       	rjmp	.+50     	; 0x13e8 <vfprintf+0x10c>
    13b6:	36 fe       	sbrs	r3, 6
    13b8:	06 c0       	rjmp	.+12     	; 0x13c6 <vfprintf+0xea>
    13ba:	8a e0       	ldi	r24, 0x0A	; 10
    13bc:	98 9e       	mul	r9, r24
    13be:	20 0d       	add	r18, r0
    13c0:	11 24       	eor	r1, r1
    13c2:	92 2e       	mov	r9, r18
    13c4:	11 c0       	rjmp	.+34     	; 0x13e8 <vfprintf+0x10c>
    13c6:	ea e0       	ldi	r30, 0x0A	; 10
    13c8:	2e 9e       	mul	r2, r30
    13ca:	20 0d       	add	r18, r0
    13cc:	11 24       	eor	r1, r1
    13ce:	22 2e       	mov	r2, r18
    13d0:	f3 2d       	mov	r31, r3
    13d2:	f0 62       	ori	r31, 0x20	; 32
    13d4:	3f 2e       	mov	r3, r31
    13d6:	08 c0       	rjmp	.+16     	; 0x13e8 <vfprintf+0x10c>
    13d8:	8c 36       	cpi	r24, 0x6C	; 108
    13da:	21 f4       	brne	.+8      	; 0x13e4 <vfprintf+0x108>
    13dc:	83 2d       	mov	r24, r3
    13de:	80 68       	ori	r24, 0x80	; 128
    13e0:	38 2e       	mov	r3, r24
    13e2:	02 c0       	rjmp	.+4      	; 0x13e8 <vfprintf+0x10c>
    13e4:	88 36       	cpi	r24, 0x68	; 104
    13e6:	41 f4       	brne	.+16     	; 0x13f8 <vfprintf+0x11c>
    13e8:	f7 01       	movw	r30, r14
    13ea:	93 fd       	sbrc	r25, 3
    13ec:	85 91       	lpm	r24, Z+
    13ee:	93 ff       	sbrs	r25, 3
    13f0:	81 91       	ld	r24, Z+
    13f2:	7f 01       	movw	r14, r30
    13f4:	81 11       	cpse	r24, r1
    13f6:	b3 cf       	rjmp	.-154    	; 0x135e <vfprintf+0x82>
    13f8:	98 2f       	mov	r25, r24
    13fa:	9f 7d       	andi	r25, 0xDF	; 223
    13fc:	95 54       	subi	r25, 0x45	; 69
    13fe:	93 30       	cpi	r25, 0x03	; 3
    1400:	28 f4       	brcc	.+10     	; 0x140c <vfprintf+0x130>
    1402:	0c 5f       	subi	r16, 0xFC	; 252
    1404:	1f 4f       	sbci	r17, 0xFF	; 255
    1406:	9f e3       	ldi	r25, 0x3F	; 63
    1408:	99 83       	std	Y+1, r25	; 0x01
    140a:	0d c0       	rjmp	.+26     	; 0x1426 <vfprintf+0x14a>
    140c:	83 36       	cpi	r24, 0x63	; 99
    140e:	31 f0       	breq	.+12     	; 0x141c <vfprintf+0x140>
    1410:	83 37       	cpi	r24, 0x73	; 115
    1412:	71 f0       	breq	.+28     	; 0x1430 <vfprintf+0x154>
    1414:	83 35       	cpi	r24, 0x53	; 83
    1416:	09 f0       	breq	.+2      	; 0x141a <vfprintf+0x13e>
    1418:	55 c0       	rjmp	.+170    	; 0x14c4 <vfprintf+0x1e8>
    141a:	20 c0       	rjmp	.+64     	; 0x145c <vfprintf+0x180>
    141c:	f8 01       	movw	r30, r16
    141e:	80 81       	ld	r24, Z
    1420:	89 83       	std	Y+1, r24	; 0x01
    1422:	0e 5f       	subi	r16, 0xFE	; 254
    1424:	1f 4f       	sbci	r17, 0xFF	; 255
    1426:	88 24       	eor	r8, r8
    1428:	83 94       	inc	r8
    142a:	91 2c       	mov	r9, r1
    142c:	53 01       	movw	r10, r6
    142e:	12 c0       	rjmp	.+36     	; 0x1454 <vfprintf+0x178>
    1430:	28 01       	movw	r4, r16
    1432:	f2 e0       	ldi	r31, 0x02	; 2
    1434:	4f 0e       	add	r4, r31
    1436:	51 1c       	adc	r5, r1
    1438:	f8 01       	movw	r30, r16
    143a:	a0 80       	ld	r10, Z
    143c:	b1 80       	ldd	r11, Z+1	; 0x01
    143e:	36 fe       	sbrs	r3, 6
    1440:	03 c0       	rjmp	.+6      	; 0x1448 <vfprintf+0x16c>
    1442:	69 2d       	mov	r22, r9
    1444:	70 e0       	ldi	r23, 0x00	; 0
    1446:	02 c0       	rjmp	.+4      	; 0x144c <vfprintf+0x170>
    1448:	6f ef       	ldi	r22, 0xFF	; 255
    144a:	7f ef       	ldi	r23, 0xFF	; 255
    144c:	c5 01       	movw	r24, r10
    144e:	4e d1       	rcall	.+668    	; 0x16ec <strnlen>
    1450:	4c 01       	movw	r8, r24
    1452:	82 01       	movw	r16, r4
    1454:	f3 2d       	mov	r31, r3
    1456:	ff 77       	andi	r31, 0x7F	; 127
    1458:	3f 2e       	mov	r3, r31
    145a:	15 c0       	rjmp	.+42     	; 0x1486 <vfprintf+0x1aa>
    145c:	28 01       	movw	r4, r16
    145e:	22 e0       	ldi	r18, 0x02	; 2
    1460:	42 0e       	add	r4, r18
    1462:	51 1c       	adc	r5, r1
    1464:	f8 01       	movw	r30, r16
    1466:	a0 80       	ld	r10, Z
    1468:	b1 80       	ldd	r11, Z+1	; 0x01
    146a:	36 fe       	sbrs	r3, 6
    146c:	03 c0       	rjmp	.+6      	; 0x1474 <vfprintf+0x198>
    146e:	69 2d       	mov	r22, r9
    1470:	70 e0       	ldi	r23, 0x00	; 0
    1472:	02 c0       	rjmp	.+4      	; 0x1478 <vfprintf+0x19c>
    1474:	6f ef       	ldi	r22, 0xFF	; 255
    1476:	7f ef       	ldi	r23, 0xFF	; 255
    1478:	c5 01       	movw	r24, r10
    147a:	2d d1       	rcall	.+602    	; 0x16d6 <strnlen_P>
    147c:	4c 01       	movw	r8, r24
    147e:	f3 2d       	mov	r31, r3
    1480:	f0 68       	ori	r31, 0x80	; 128
    1482:	3f 2e       	mov	r3, r31
    1484:	82 01       	movw	r16, r4
    1486:	33 fc       	sbrc	r3, 3
    1488:	19 c0       	rjmp	.+50     	; 0x14bc <vfprintf+0x1e0>
    148a:	82 2d       	mov	r24, r2
    148c:	90 e0       	ldi	r25, 0x00	; 0
    148e:	88 16       	cp	r8, r24
    1490:	99 06       	cpc	r9, r25
    1492:	a0 f4       	brcc	.+40     	; 0x14bc <vfprintf+0x1e0>
    1494:	b6 01       	movw	r22, r12
    1496:	80 e2       	ldi	r24, 0x20	; 32
    1498:	90 e0       	ldi	r25, 0x00	; 0
    149a:	33 d1       	rcall	.+614    	; 0x1702 <fputc>
    149c:	2a 94       	dec	r2
    149e:	f5 cf       	rjmp	.-22     	; 0x148a <vfprintf+0x1ae>
    14a0:	f5 01       	movw	r30, r10
    14a2:	37 fc       	sbrc	r3, 7
    14a4:	85 91       	lpm	r24, Z+
    14a6:	37 fe       	sbrs	r3, 7
    14a8:	81 91       	ld	r24, Z+
    14aa:	5f 01       	movw	r10, r30
    14ac:	b6 01       	movw	r22, r12
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	28 d1       	rcall	.+592    	; 0x1702 <fputc>
    14b2:	21 10       	cpse	r2, r1
    14b4:	2a 94       	dec	r2
    14b6:	21 e0       	ldi	r18, 0x01	; 1
    14b8:	82 1a       	sub	r8, r18
    14ba:	91 08       	sbc	r9, r1
    14bc:	81 14       	cp	r8, r1
    14be:	91 04       	cpc	r9, r1
    14c0:	79 f7       	brne	.-34     	; 0x14a0 <vfprintf+0x1c4>
    14c2:	e1 c0       	rjmp	.+450    	; 0x1686 <vfprintf+0x3aa>
    14c4:	84 36       	cpi	r24, 0x64	; 100
    14c6:	11 f0       	breq	.+4      	; 0x14cc <vfprintf+0x1f0>
    14c8:	89 36       	cpi	r24, 0x69	; 105
    14ca:	39 f5       	brne	.+78     	; 0x151a <vfprintf+0x23e>
    14cc:	f8 01       	movw	r30, r16
    14ce:	37 fe       	sbrs	r3, 7
    14d0:	07 c0       	rjmp	.+14     	; 0x14e0 <vfprintf+0x204>
    14d2:	60 81       	ld	r22, Z
    14d4:	71 81       	ldd	r23, Z+1	; 0x01
    14d6:	82 81       	ldd	r24, Z+2	; 0x02
    14d8:	93 81       	ldd	r25, Z+3	; 0x03
    14da:	0c 5f       	subi	r16, 0xFC	; 252
    14dc:	1f 4f       	sbci	r17, 0xFF	; 255
    14de:	08 c0       	rjmp	.+16     	; 0x14f0 <vfprintf+0x214>
    14e0:	60 81       	ld	r22, Z
    14e2:	71 81       	ldd	r23, Z+1	; 0x01
    14e4:	07 2e       	mov	r0, r23
    14e6:	00 0c       	add	r0, r0
    14e8:	88 0b       	sbc	r24, r24
    14ea:	99 0b       	sbc	r25, r25
    14ec:	0e 5f       	subi	r16, 0xFE	; 254
    14ee:	1f 4f       	sbci	r17, 0xFF	; 255
    14f0:	f3 2d       	mov	r31, r3
    14f2:	ff 76       	andi	r31, 0x6F	; 111
    14f4:	3f 2e       	mov	r3, r31
    14f6:	97 ff       	sbrs	r25, 7
    14f8:	09 c0       	rjmp	.+18     	; 0x150c <vfprintf+0x230>
    14fa:	90 95       	com	r25
    14fc:	80 95       	com	r24
    14fe:	70 95       	com	r23
    1500:	61 95       	neg	r22
    1502:	7f 4f       	sbci	r23, 0xFF	; 255
    1504:	8f 4f       	sbci	r24, 0xFF	; 255
    1506:	9f 4f       	sbci	r25, 0xFF	; 255
    1508:	f0 68       	ori	r31, 0x80	; 128
    150a:	3f 2e       	mov	r3, r31
    150c:	2a e0       	ldi	r18, 0x0A	; 10
    150e:	30 e0       	ldi	r19, 0x00	; 0
    1510:	a3 01       	movw	r20, r6
    1512:	33 d1       	rcall	.+614    	; 0x177a <__ultoa_invert>
    1514:	88 2e       	mov	r8, r24
    1516:	86 18       	sub	r8, r6
    1518:	44 c0       	rjmp	.+136    	; 0x15a2 <vfprintf+0x2c6>
    151a:	85 37       	cpi	r24, 0x75	; 117
    151c:	31 f4       	brne	.+12     	; 0x152a <vfprintf+0x24e>
    151e:	23 2d       	mov	r18, r3
    1520:	2f 7e       	andi	r18, 0xEF	; 239
    1522:	b2 2e       	mov	r11, r18
    1524:	2a e0       	ldi	r18, 0x0A	; 10
    1526:	30 e0       	ldi	r19, 0x00	; 0
    1528:	25 c0       	rjmp	.+74     	; 0x1574 <vfprintf+0x298>
    152a:	93 2d       	mov	r25, r3
    152c:	99 7f       	andi	r25, 0xF9	; 249
    152e:	b9 2e       	mov	r11, r25
    1530:	8f 36       	cpi	r24, 0x6F	; 111
    1532:	c1 f0       	breq	.+48     	; 0x1564 <vfprintf+0x288>
    1534:	18 f4       	brcc	.+6      	; 0x153c <vfprintf+0x260>
    1536:	88 35       	cpi	r24, 0x58	; 88
    1538:	79 f0       	breq	.+30     	; 0x1558 <vfprintf+0x27c>
    153a:	ae c0       	rjmp	.+348    	; 0x1698 <vfprintf+0x3bc>
    153c:	80 37       	cpi	r24, 0x70	; 112
    153e:	19 f0       	breq	.+6      	; 0x1546 <vfprintf+0x26a>
    1540:	88 37       	cpi	r24, 0x78	; 120
    1542:	21 f0       	breq	.+8      	; 0x154c <vfprintf+0x270>
    1544:	a9 c0       	rjmp	.+338    	; 0x1698 <vfprintf+0x3bc>
    1546:	e9 2f       	mov	r30, r25
    1548:	e0 61       	ori	r30, 0x10	; 16
    154a:	be 2e       	mov	r11, r30
    154c:	b4 fe       	sbrs	r11, 4
    154e:	0d c0       	rjmp	.+26     	; 0x156a <vfprintf+0x28e>
    1550:	fb 2d       	mov	r31, r11
    1552:	f4 60       	ori	r31, 0x04	; 4
    1554:	bf 2e       	mov	r11, r31
    1556:	09 c0       	rjmp	.+18     	; 0x156a <vfprintf+0x28e>
    1558:	34 fe       	sbrs	r3, 4
    155a:	0a c0       	rjmp	.+20     	; 0x1570 <vfprintf+0x294>
    155c:	29 2f       	mov	r18, r25
    155e:	26 60       	ori	r18, 0x06	; 6
    1560:	b2 2e       	mov	r11, r18
    1562:	06 c0       	rjmp	.+12     	; 0x1570 <vfprintf+0x294>
    1564:	28 e0       	ldi	r18, 0x08	; 8
    1566:	30 e0       	ldi	r19, 0x00	; 0
    1568:	05 c0       	rjmp	.+10     	; 0x1574 <vfprintf+0x298>
    156a:	20 e1       	ldi	r18, 0x10	; 16
    156c:	30 e0       	ldi	r19, 0x00	; 0
    156e:	02 c0       	rjmp	.+4      	; 0x1574 <vfprintf+0x298>
    1570:	20 e1       	ldi	r18, 0x10	; 16
    1572:	32 e0       	ldi	r19, 0x02	; 2
    1574:	f8 01       	movw	r30, r16
    1576:	b7 fe       	sbrs	r11, 7
    1578:	07 c0       	rjmp	.+14     	; 0x1588 <vfprintf+0x2ac>
    157a:	60 81       	ld	r22, Z
    157c:	71 81       	ldd	r23, Z+1	; 0x01
    157e:	82 81       	ldd	r24, Z+2	; 0x02
    1580:	93 81       	ldd	r25, Z+3	; 0x03
    1582:	0c 5f       	subi	r16, 0xFC	; 252
    1584:	1f 4f       	sbci	r17, 0xFF	; 255
    1586:	06 c0       	rjmp	.+12     	; 0x1594 <vfprintf+0x2b8>
    1588:	60 81       	ld	r22, Z
    158a:	71 81       	ldd	r23, Z+1	; 0x01
    158c:	80 e0       	ldi	r24, 0x00	; 0
    158e:	90 e0       	ldi	r25, 0x00	; 0
    1590:	0e 5f       	subi	r16, 0xFE	; 254
    1592:	1f 4f       	sbci	r17, 0xFF	; 255
    1594:	a3 01       	movw	r20, r6
    1596:	f1 d0       	rcall	.+482    	; 0x177a <__ultoa_invert>
    1598:	88 2e       	mov	r8, r24
    159a:	86 18       	sub	r8, r6
    159c:	fb 2d       	mov	r31, r11
    159e:	ff 77       	andi	r31, 0x7F	; 127
    15a0:	3f 2e       	mov	r3, r31
    15a2:	36 fe       	sbrs	r3, 6
    15a4:	0d c0       	rjmp	.+26     	; 0x15c0 <vfprintf+0x2e4>
    15a6:	23 2d       	mov	r18, r3
    15a8:	2e 7f       	andi	r18, 0xFE	; 254
    15aa:	a2 2e       	mov	r10, r18
    15ac:	89 14       	cp	r8, r9
    15ae:	58 f4       	brcc	.+22     	; 0x15c6 <vfprintf+0x2ea>
    15b0:	34 fe       	sbrs	r3, 4
    15b2:	0b c0       	rjmp	.+22     	; 0x15ca <vfprintf+0x2ee>
    15b4:	32 fc       	sbrc	r3, 2
    15b6:	09 c0       	rjmp	.+18     	; 0x15ca <vfprintf+0x2ee>
    15b8:	83 2d       	mov	r24, r3
    15ba:	8e 7e       	andi	r24, 0xEE	; 238
    15bc:	a8 2e       	mov	r10, r24
    15be:	05 c0       	rjmp	.+10     	; 0x15ca <vfprintf+0x2ee>
    15c0:	b8 2c       	mov	r11, r8
    15c2:	a3 2c       	mov	r10, r3
    15c4:	03 c0       	rjmp	.+6      	; 0x15cc <vfprintf+0x2f0>
    15c6:	b8 2c       	mov	r11, r8
    15c8:	01 c0       	rjmp	.+2      	; 0x15cc <vfprintf+0x2f0>
    15ca:	b9 2c       	mov	r11, r9
    15cc:	a4 fe       	sbrs	r10, 4
    15ce:	0f c0       	rjmp	.+30     	; 0x15ee <vfprintf+0x312>
    15d0:	fe 01       	movw	r30, r28
    15d2:	e8 0d       	add	r30, r8
    15d4:	f1 1d       	adc	r31, r1
    15d6:	80 81       	ld	r24, Z
    15d8:	80 33       	cpi	r24, 0x30	; 48
    15da:	21 f4       	brne	.+8      	; 0x15e4 <vfprintf+0x308>
    15dc:	9a 2d       	mov	r25, r10
    15de:	99 7e       	andi	r25, 0xE9	; 233
    15e0:	a9 2e       	mov	r10, r25
    15e2:	09 c0       	rjmp	.+18     	; 0x15f6 <vfprintf+0x31a>
    15e4:	a2 fe       	sbrs	r10, 2
    15e6:	06 c0       	rjmp	.+12     	; 0x15f4 <vfprintf+0x318>
    15e8:	b3 94       	inc	r11
    15ea:	b3 94       	inc	r11
    15ec:	04 c0       	rjmp	.+8      	; 0x15f6 <vfprintf+0x31a>
    15ee:	8a 2d       	mov	r24, r10
    15f0:	86 78       	andi	r24, 0x86	; 134
    15f2:	09 f0       	breq	.+2      	; 0x15f6 <vfprintf+0x31a>
    15f4:	b3 94       	inc	r11
    15f6:	a3 fc       	sbrc	r10, 3
    15f8:	10 c0       	rjmp	.+32     	; 0x161a <vfprintf+0x33e>
    15fa:	a0 fe       	sbrs	r10, 0
    15fc:	06 c0       	rjmp	.+12     	; 0x160a <vfprintf+0x32e>
    15fe:	b2 14       	cp	r11, r2
    1600:	80 f4       	brcc	.+32     	; 0x1622 <vfprintf+0x346>
    1602:	28 0c       	add	r2, r8
    1604:	92 2c       	mov	r9, r2
    1606:	9b 18       	sub	r9, r11
    1608:	0d c0       	rjmp	.+26     	; 0x1624 <vfprintf+0x348>
    160a:	b2 14       	cp	r11, r2
    160c:	58 f4       	brcc	.+22     	; 0x1624 <vfprintf+0x348>
    160e:	b6 01       	movw	r22, r12
    1610:	80 e2       	ldi	r24, 0x20	; 32
    1612:	90 e0       	ldi	r25, 0x00	; 0
    1614:	76 d0       	rcall	.+236    	; 0x1702 <fputc>
    1616:	b3 94       	inc	r11
    1618:	f8 cf       	rjmp	.-16     	; 0x160a <vfprintf+0x32e>
    161a:	b2 14       	cp	r11, r2
    161c:	18 f4       	brcc	.+6      	; 0x1624 <vfprintf+0x348>
    161e:	2b 18       	sub	r2, r11
    1620:	02 c0       	rjmp	.+4      	; 0x1626 <vfprintf+0x34a>
    1622:	98 2c       	mov	r9, r8
    1624:	21 2c       	mov	r2, r1
    1626:	a4 fe       	sbrs	r10, 4
    1628:	0f c0       	rjmp	.+30     	; 0x1648 <vfprintf+0x36c>
    162a:	b6 01       	movw	r22, r12
    162c:	80 e3       	ldi	r24, 0x30	; 48
    162e:	90 e0       	ldi	r25, 0x00	; 0
    1630:	68 d0       	rcall	.+208    	; 0x1702 <fputc>
    1632:	a2 fe       	sbrs	r10, 2
    1634:	16 c0       	rjmp	.+44     	; 0x1662 <vfprintf+0x386>
    1636:	a1 fc       	sbrc	r10, 1
    1638:	03 c0       	rjmp	.+6      	; 0x1640 <vfprintf+0x364>
    163a:	88 e7       	ldi	r24, 0x78	; 120
    163c:	90 e0       	ldi	r25, 0x00	; 0
    163e:	02 c0       	rjmp	.+4      	; 0x1644 <vfprintf+0x368>
    1640:	88 e5       	ldi	r24, 0x58	; 88
    1642:	90 e0       	ldi	r25, 0x00	; 0
    1644:	b6 01       	movw	r22, r12
    1646:	0c c0       	rjmp	.+24     	; 0x1660 <vfprintf+0x384>
    1648:	8a 2d       	mov	r24, r10
    164a:	86 78       	andi	r24, 0x86	; 134
    164c:	51 f0       	breq	.+20     	; 0x1662 <vfprintf+0x386>
    164e:	a1 fe       	sbrs	r10, 1
    1650:	02 c0       	rjmp	.+4      	; 0x1656 <vfprintf+0x37a>
    1652:	8b e2       	ldi	r24, 0x2B	; 43
    1654:	01 c0       	rjmp	.+2      	; 0x1658 <vfprintf+0x37c>
    1656:	80 e2       	ldi	r24, 0x20	; 32
    1658:	a7 fc       	sbrc	r10, 7
    165a:	8d e2       	ldi	r24, 0x2D	; 45
    165c:	b6 01       	movw	r22, r12
    165e:	90 e0       	ldi	r25, 0x00	; 0
    1660:	50 d0       	rcall	.+160    	; 0x1702 <fputc>
    1662:	89 14       	cp	r8, r9
    1664:	30 f4       	brcc	.+12     	; 0x1672 <vfprintf+0x396>
    1666:	b6 01       	movw	r22, r12
    1668:	80 e3       	ldi	r24, 0x30	; 48
    166a:	90 e0       	ldi	r25, 0x00	; 0
    166c:	4a d0       	rcall	.+148    	; 0x1702 <fputc>
    166e:	9a 94       	dec	r9
    1670:	f8 cf       	rjmp	.-16     	; 0x1662 <vfprintf+0x386>
    1672:	8a 94       	dec	r8
    1674:	f3 01       	movw	r30, r6
    1676:	e8 0d       	add	r30, r8
    1678:	f1 1d       	adc	r31, r1
    167a:	80 81       	ld	r24, Z
    167c:	b6 01       	movw	r22, r12
    167e:	90 e0       	ldi	r25, 0x00	; 0
    1680:	40 d0       	rcall	.+128    	; 0x1702 <fputc>
    1682:	81 10       	cpse	r8, r1
    1684:	f6 cf       	rjmp	.-20     	; 0x1672 <vfprintf+0x396>
    1686:	22 20       	and	r2, r2
    1688:	09 f4       	brne	.+2      	; 0x168c <vfprintf+0x3b0>
    168a:	4e ce       	rjmp	.-868    	; 0x1328 <vfprintf+0x4c>
    168c:	b6 01       	movw	r22, r12
    168e:	80 e2       	ldi	r24, 0x20	; 32
    1690:	90 e0       	ldi	r25, 0x00	; 0
    1692:	37 d0       	rcall	.+110    	; 0x1702 <fputc>
    1694:	2a 94       	dec	r2
    1696:	f7 cf       	rjmp	.-18     	; 0x1686 <vfprintf+0x3aa>
    1698:	f6 01       	movw	r30, r12
    169a:	86 81       	ldd	r24, Z+6	; 0x06
    169c:	97 81       	ldd	r25, Z+7	; 0x07
    169e:	02 c0       	rjmp	.+4      	; 0x16a4 <vfprintf+0x3c8>
    16a0:	8f ef       	ldi	r24, 0xFF	; 255
    16a2:	9f ef       	ldi	r25, 0xFF	; 255
    16a4:	2b 96       	adiw	r28, 0x0b	; 11
    16a6:	0f b6       	in	r0, 0x3f	; 63
    16a8:	f8 94       	cli
    16aa:	de bf       	out	0x3e, r29	; 62
    16ac:	0f be       	out	0x3f, r0	; 63
    16ae:	cd bf       	out	0x3d, r28	; 61
    16b0:	df 91       	pop	r29
    16b2:	cf 91       	pop	r28
    16b4:	1f 91       	pop	r17
    16b6:	0f 91       	pop	r16
    16b8:	ff 90       	pop	r15
    16ba:	ef 90       	pop	r14
    16bc:	df 90       	pop	r13
    16be:	cf 90       	pop	r12
    16c0:	bf 90       	pop	r11
    16c2:	af 90       	pop	r10
    16c4:	9f 90       	pop	r9
    16c6:	8f 90       	pop	r8
    16c8:	7f 90       	pop	r7
    16ca:	6f 90       	pop	r6
    16cc:	5f 90       	pop	r5
    16ce:	4f 90       	pop	r4
    16d0:	3f 90       	pop	r3
    16d2:	2f 90       	pop	r2
    16d4:	08 95       	ret

000016d6 <strnlen_P>:
    16d6:	fc 01       	movw	r30, r24
    16d8:	05 90       	lpm	r0, Z+
    16da:	61 50       	subi	r22, 0x01	; 1
    16dc:	70 40       	sbci	r23, 0x00	; 0
    16de:	01 10       	cpse	r0, r1
    16e0:	d8 f7       	brcc	.-10     	; 0x16d8 <strnlen_P+0x2>
    16e2:	80 95       	com	r24
    16e4:	90 95       	com	r25
    16e6:	8e 0f       	add	r24, r30
    16e8:	9f 1f       	adc	r25, r31
    16ea:	08 95       	ret

000016ec <strnlen>:
    16ec:	fc 01       	movw	r30, r24
    16ee:	61 50       	subi	r22, 0x01	; 1
    16f0:	70 40       	sbci	r23, 0x00	; 0
    16f2:	01 90       	ld	r0, Z+
    16f4:	01 10       	cpse	r0, r1
    16f6:	d8 f7       	brcc	.-10     	; 0x16ee <strnlen+0x2>
    16f8:	80 95       	com	r24
    16fa:	90 95       	com	r25
    16fc:	8e 0f       	add	r24, r30
    16fe:	9f 1f       	adc	r25, r31
    1700:	08 95       	ret

00001702 <fputc>:
    1702:	0f 93       	push	r16
    1704:	1f 93       	push	r17
    1706:	cf 93       	push	r28
    1708:	df 93       	push	r29
    170a:	fb 01       	movw	r30, r22
    170c:	23 81       	ldd	r18, Z+3	; 0x03
    170e:	21 fd       	sbrc	r18, 1
    1710:	03 c0       	rjmp	.+6      	; 0x1718 <fputc+0x16>
    1712:	8f ef       	ldi	r24, 0xFF	; 255
    1714:	9f ef       	ldi	r25, 0xFF	; 255
    1716:	2c c0       	rjmp	.+88     	; 0x1770 <fputc+0x6e>
    1718:	22 ff       	sbrs	r18, 2
    171a:	16 c0       	rjmp	.+44     	; 0x1748 <fputc+0x46>
    171c:	46 81       	ldd	r20, Z+6	; 0x06
    171e:	57 81       	ldd	r21, Z+7	; 0x07
    1720:	24 81       	ldd	r18, Z+4	; 0x04
    1722:	35 81       	ldd	r19, Z+5	; 0x05
    1724:	42 17       	cp	r20, r18
    1726:	53 07       	cpc	r21, r19
    1728:	44 f4       	brge	.+16     	; 0x173a <fputc+0x38>
    172a:	a0 81       	ld	r26, Z
    172c:	b1 81       	ldd	r27, Z+1	; 0x01
    172e:	9d 01       	movw	r18, r26
    1730:	2f 5f       	subi	r18, 0xFF	; 255
    1732:	3f 4f       	sbci	r19, 0xFF	; 255
    1734:	31 83       	std	Z+1, r19	; 0x01
    1736:	20 83       	st	Z, r18
    1738:	8c 93       	st	X, r24
    173a:	26 81       	ldd	r18, Z+6	; 0x06
    173c:	37 81       	ldd	r19, Z+7	; 0x07
    173e:	2f 5f       	subi	r18, 0xFF	; 255
    1740:	3f 4f       	sbci	r19, 0xFF	; 255
    1742:	37 83       	std	Z+7, r19	; 0x07
    1744:	26 83       	std	Z+6, r18	; 0x06
    1746:	14 c0       	rjmp	.+40     	; 0x1770 <fputc+0x6e>
    1748:	8b 01       	movw	r16, r22
    174a:	ec 01       	movw	r28, r24
    174c:	fb 01       	movw	r30, r22
    174e:	00 84       	ldd	r0, Z+8	; 0x08
    1750:	f1 85       	ldd	r31, Z+9	; 0x09
    1752:	e0 2d       	mov	r30, r0
    1754:	09 95       	icall
    1756:	89 2b       	or	r24, r25
    1758:	e1 f6       	brne	.-72     	; 0x1712 <fputc+0x10>
    175a:	d8 01       	movw	r26, r16
    175c:	16 96       	adiw	r26, 0x06	; 6
    175e:	8d 91       	ld	r24, X+
    1760:	9c 91       	ld	r25, X
    1762:	17 97       	sbiw	r26, 0x07	; 7
    1764:	01 96       	adiw	r24, 0x01	; 1
    1766:	17 96       	adiw	r26, 0x07	; 7
    1768:	9c 93       	st	X, r25
    176a:	8e 93       	st	-X, r24
    176c:	16 97       	sbiw	r26, 0x06	; 6
    176e:	ce 01       	movw	r24, r28
    1770:	df 91       	pop	r29
    1772:	cf 91       	pop	r28
    1774:	1f 91       	pop	r17
    1776:	0f 91       	pop	r16
    1778:	08 95       	ret

0000177a <__ultoa_invert>:
    177a:	fa 01       	movw	r30, r20
    177c:	aa 27       	eor	r26, r26
    177e:	28 30       	cpi	r18, 0x08	; 8
    1780:	51 f1       	breq	.+84     	; 0x17d6 <__ultoa_invert+0x5c>
    1782:	20 31       	cpi	r18, 0x10	; 16
    1784:	81 f1       	breq	.+96     	; 0x17e6 <__ultoa_invert+0x6c>
    1786:	e8 94       	clt
    1788:	6f 93       	push	r22
    178a:	6e 7f       	andi	r22, 0xFE	; 254
    178c:	6e 5f       	subi	r22, 0xFE	; 254
    178e:	7f 4f       	sbci	r23, 0xFF	; 255
    1790:	8f 4f       	sbci	r24, 0xFF	; 255
    1792:	9f 4f       	sbci	r25, 0xFF	; 255
    1794:	af 4f       	sbci	r26, 0xFF	; 255
    1796:	b1 e0       	ldi	r27, 0x01	; 1
    1798:	3e d0       	rcall	.+124    	; 0x1816 <__ultoa_invert+0x9c>
    179a:	b4 e0       	ldi	r27, 0x04	; 4
    179c:	3c d0       	rcall	.+120    	; 0x1816 <__ultoa_invert+0x9c>
    179e:	67 0f       	add	r22, r23
    17a0:	78 1f       	adc	r23, r24
    17a2:	89 1f       	adc	r24, r25
    17a4:	9a 1f       	adc	r25, r26
    17a6:	a1 1d       	adc	r26, r1
    17a8:	68 0f       	add	r22, r24
    17aa:	79 1f       	adc	r23, r25
    17ac:	8a 1f       	adc	r24, r26
    17ae:	91 1d       	adc	r25, r1
    17b0:	a1 1d       	adc	r26, r1
    17b2:	6a 0f       	add	r22, r26
    17b4:	71 1d       	adc	r23, r1
    17b6:	81 1d       	adc	r24, r1
    17b8:	91 1d       	adc	r25, r1
    17ba:	a1 1d       	adc	r26, r1
    17bc:	20 d0       	rcall	.+64     	; 0x17fe <__ultoa_invert+0x84>
    17be:	09 f4       	brne	.+2      	; 0x17c2 <__ultoa_invert+0x48>
    17c0:	68 94       	set
    17c2:	3f 91       	pop	r19
    17c4:	2a e0       	ldi	r18, 0x0A	; 10
    17c6:	26 9f       	mul	r18, r22
    17c8:	11 24       	eor	r1, r1
    17ca:	30 19       	sub	r19, r0
    17cc:	30 5d       	subi	r19, 0xD0	; 208
    17ce:	31 93       	st	Z+, r19
    17d0:	de f6       	brtc	.-74     	; 0x1788 <__ultoa_invert+0xe>
    17d2:	cf 01       	movw	r24, r30
    17d4:	08 95       	ret
    17d6:	46 2f       	mov	r20, r22
    17d8:	47 70       	andi	r20, 0x07	; 7
    17da:	40 5d       	subi	r20, 0xD0	; 208
    17dc:	41 93       	st	Z+, r20
    17de:	b3 e0       	ldi	r27, 0x03	; 3
    17e0:	0f d0       	rcall	.+30     	; 0x1800 <__ultoa_invert+0x86>
    17e2:	c9 f7       	brne	.-14     	; 0x17d6 <__ultoa_invert+0x5c>
    17e4:	f6 cf       	rjmp	.-20     	; 0x17d2 <__ultoa_invert+0x58>
    17e6:	46 2f       	mov	r20, r22
    17e8:	4f 70       	andi	r20, 0x0F	; 15
    17ea:	40 5d       	subi	r20, 0xD0	; 208
    17ec:	4a 33       	cpi	r20, 0x3A	; 58
    17ee:	18 f0       	brcs	.+6      	; 0x17f6 <__ultoa_invert+0x7c>
    17f0:	49 5d       	subi	r20, 0xD9	; 217
    17f2:	31 fd       	sbrc	r19, 1
    17f4:	40 52       	subi	r20, 0x20	; 32
    17f6:	41 93       	st	Z+, r20
    17f8:	02 d0       	rcall	.+4      	; 0x17fe <__ultoa_invert+0x84>
    17fa:	a9 f7       	brne	.-22     	; 0x17e6 <__ultoa_invert+0x6c>
    17fc:	ea cf       	rjmp	.-44     	; 0x17d2 <__ultoa_invert+0x58>
    17fe:	b4 e0       	ldi	r27, 0x04	; 4
    1800:	a6 95       	lsr	r26
    1802:	97 95       	ror	r25
    1804:	87 95       	ror	r24
    1806:	77 95       	ror	r23
    1808:	67 95       	ror	r22
    180a:	ba 95       	dec	r27
    180c:	c9 f7       	brne	.-14     	; 0x1800 <__ultoa_invert+0x86>
    180e:	00 97       	sbiw	r24, 0x00	; 0
    1810:	61 05       	cpc	r22, r1
    1812:	71 05       	cpc	r23, r1
    1814:	08 95       	ret
    1816:	9b 01       	movw	r18, r22
    1818:	ac 01       	movw	r20, r24
    181a:	0a 2e       	mov	r0, r26
    181c:	06 94       	lsr	r0
    181e:	57 95       	ror	r21
    1820:	47 95       	ror	r20
    1822:	37 95       	ror	r19
    1824:	27 95       	ror	r18
    1826:	ba 95       	dec	r27
    1828:	c9 f7       	brne	.-14     	; 0x181c <__ultoa_invert+0xa2>
    182a:	62 0f       	add	r22, r18
    182c:	73 1f       	adc	r23, r19
    182e:	84 1f       	adc	r24, r20
    1830:	95 1f       	adc	r25, r21
    1832:	a0 1d       	adc	r26, r0
    1834:	08 95       	ret

00001836 <_exit>:
    1836:	f8 94       	cli

00001838 <__stop_program>:
    1838:	ff cf       	rjmp	.-2      	; 0x1838 <__stop_program>
