Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot aes_tb_behav --prj C:/vhdl/aes/aes.sim/sim_1/behav/aes_tb.prj xil_defaultlib.aes_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "E:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mul2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/con2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/square.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mul_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv_affine.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/invcomp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/affine.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/add.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv_sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv_mix.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/keyexpansion.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv_subbytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv_shiftrows.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv_mixcolumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/addroundkey.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/roundkeys.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv_rounds.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/inv_lastround.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sources_1/new/decryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vhdl/aes/aes.srcs/sim_1/new/aes_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.add [add_default]
Compiling architecture behavioral of entity xil_defaultlib.mul2 [mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.con2 [con2_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.square [square_default]
Compiling architecture behavioral of entity xil_defaultlib.inv [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.invcomp [invcomp_default]
Compiling architecture behavioral of entity xil_defaultlib.affine [affine_default]
Compiling architecture behavioral of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.keyexpansion [keyexpansion_default]
Compiling architecture behavioral of entity xil_defaultlib.roundkeys [roundkeys_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_shiftrows [inv_shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_affine [inv_affine_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_sbox [inv_sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_subbytes [inv_subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.addroundkey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.mul_2 [mul_2_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mix [inv_mix_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mixcolumns [inv_mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_rounds [inv_rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_lastround [inv_lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.aes_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot aes_tb_behav
