xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/std_logic_ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/std_logic_ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/std_logic_ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/std_logic_ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
xst -intstyle ise -ifn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.xst" -ofn "E:/Academic/VHDL projects/basic_CPU/Std_Logic_Ram.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-4 "Std_Logic_Ram.ngc" Std_Logic_Ram.ngd  
map -intstyle ise -p xc3s50-pq208-4 -cm area -ir off -pr off -c 100 -o Std_Logic_Ram_map.ncd Std_Logic_Ram.ngd Std_Logic_Ram.pcf 
par -w -intstyle ise -ol high -t 1 Std_Logic_Ram_map.ncd Std_Logic_Ram.ncd Std_Logic_Ram.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Std_Logic_Ram.twx Std_Logic_Ram.ncd -o Std_Logic_Ram.twr Std_Logic_Ram.pcf 
