// Seed: 3038865718
module module_0 (
    input  tri0 module_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  wire id_3,
    input  wire id_4,
    input  wire id_5,
    output wire id_6,
    output tri0 id_7
);
endmodule
module module_1 #(
    parameter id_1 = 32'd73,
    parameter id_2 = 32'd57
) (
    input wire id_0,
    input tri1 _id_1,
    input tri1 _id_2
    , id_5,
    output supply1 id_3
);
  wire [id_2 : (  {  id_2  ,  (  |  id_1  -  1  )  }  )] id_6;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
