vendor_name = ModelSim
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/debouncer.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/state_change1.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/output_control1.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/FSM1.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/RAM1_data.mif
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/RAM1.qip
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/RAM1.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/top.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/pll.qip
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/pll.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/pll/pll_0002.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/pll/pll_0002.qip
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/pll.sip
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/DDIO_OUT.qip
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/DDIO_OUT.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/DDIO_IN.qip
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/DDIO_IN.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/DDIO_OUT_clk.qip
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/DDIO_OUT_clk.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/state_change2.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/FSM2.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/output_control2.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/RAM2.qip
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/RAM2.v
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/SDC1.sdc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/db/altsyncram_sdo2.tdf
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/db/altsyncram_k4m2.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/db/ddio_out_lbj.tdf
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/db/ddio_out_v9j.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_in.tdf
source_file = 1, C:/Users/delta/Downloads/CRC_DDIO_2/db/ddio_in_gbf.tdf
design_name = top
instance = comp, \clkout~output , clkout~output, top, 1
instance = comp, \dataout[0]~output , dataout[0]~output, top, 1
instance = comp, \dataout[1]~output , dataout[1]~output, top, 1
instance = comp, \dataout[2]~output , dataout[2]~output, top, 1
instance = comp, \dataout[3]~output , dataout[3]~output, top, 1
instance = comp, \dataout[4]~output , dataout[4]~output, top, 1
instance = comp, \dataout[5]~output , dataout[5]~output, top, 1
instance = comp, \dataout[6]~output , dataout[6]~output, top, 1
instance = comp, \dataout[7]~output , dataout[7]~output, top, 1
instance = comp, \dataout[8]~output , dataout[8]~output, top, 1
instance = comp, \dataout[9]~output , dataout[9]~output, top, 1
instance = comp, \dataout[10]~output , dataout[10]~output, top, 1
instance = comp, \dataout[11]~output , dataout[11]~output, top, 1
instance = comp, \dataout[12]~output , dataout[12]~output, top, 1
instance = comp, \dataout[13]~output , dataout[13]~output, top, 1
instance = comp, \dataout[14]~output , dataout[14]~output, top, 1
instance = comp, \dataout[15]~output , dataout[15]~output, top, 1
instance = comp, \LED_alert_2a~output , LED_alert_2a~output, top, 1
instance = comp, \LED_alert_2b~output , LED_alert_2b~output, top, 1
instance = comp, \LED~output , LED~output, top, 1
instance = comp, \board_clk~input , board_clk~input, top, 1
instance = comp, \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, top, 1
instance = comp, \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, top, 1
instance = comp, \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG , pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, top, 1
instance = comp, \pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER , pll_inst|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, top, 1
instance = comp, \pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 , pll_inst|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0, top, 1
instance = comp, \DDIO_OUT_clk|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] , DDIO_OUT_clk|ALTDDIO_OUT_component|auto_generated|ddio_outa[0], top, 1
instance = comp, \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, top, 1
instance = comp, \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 , pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0, top, 1
instance = comp, \output_control_1a|Add0~65 , output_control_1a|Add0~65, top, 1
instance = comp, \output_control_1a|counter[4]~0 , output_control_1a|counter[4]~0, top, 1
instance = comp, \output_control_1a|counter[0] , output_control_1a|counter[0], top, 1
instance = comp, \output_control_1a|poly_div[13]~0 , output_control_1a|poly_div[13]~0, top, 1
instance = comp, \output_control_1a|Mux13~0 , output_control_1a|Mux13~0, top, 1
instance = comp, \output_control_1a|counter[0]~DUPLICATE , output_control_1a|counter[0]~DUPLICATE, top, 1
instance = comp, \output_control_1a|counter[1] , output_control_1a|counter[1], top, 1
instance = comp, \output_control_1a|Mux12~0 , output_control_1a|Mux12~0, top, 1
instance = comp, \output_control_1a|counter[1]~DUPLICATE , output_control_1a|counter[1]~DUPLICATE, top, 1
instance = comp, \output_control_1a|counter[2] , output_control_1a|counter[2], top, 1
instance = comp, \output_control_1a|Mux11~0 , output_control_1a|Mux11~0, top, 1
instance = comp, \output_control_1a|counter[2]~DUPLICATE , output_control_1a|counter[2]~DUPLICATE, top, 1
instance = comp, \output_control_1a|Mux10~0 , output_control_1a|Mux10~0, top, 1
instance = comp, \output_control_1a|counter[3] , output_control_1a|counter[3], top, 1
instance = comp, \output_control_1a|Add2~0 , output_control_1a|Add2~0, top, 1
instance = comp, \output_control_1a|Mux9~0 , output_control_1a|Mux9~0, top, 1
instance = comp, \output_control_1a|counter[4] , output_control_1a|counter[4], top, 1
instance = comp, \output_control_1a|counter[5] , output_control_1a|counter[5], top, 1
instance = comp, \output_control_1a|counter[4]~DUPLICATE , output_control_1a|counter[4]~DUPLICATE, top, 1
instance = comp, \output_control_1a|Mux8~0 , output_control_1a|Mux8~0, top, 1
instance = comp, \output_control_1a|counter[5]~DUPLICATE , output_control_1a|counter[5]~DUPLICATE, top, 1
instance = comp, \output_control_1a|Equal2~0 , output_control_1a|Equal2~0, top, 1
instance = comp, \output_control_1a|tick_CRC~0 , output_control_1a|tick_CRC~0, top, 1
instance = comp, \output_control_1a|tick_CRC~1 , output_control_1a|tick_CRC~1, top, 1
instance = comp, \output_control_1a|tick_CRC , output_control_1a|tick_CRC, top, 1
instance = comp, \output_control_1a|Mux7~0 , output_control_1a|Mux7~0, top, 1
instance = comp, \output_control_1a|always0~0 , output_control_1a|always0~0, top, 1
instance = comp, \output_control_1a|address[1]~0 , output_control_1a|address[1]~0, top, 1
instance = comp, \output_control_1a|address[1]~1 , output_control_1a|address[1]~1, top, 1
instance = comp, \output_control_1a|address[0] , output_control_1a|address[0], top, 1
instance = comp, \output_control_1a|address[0]~DUPLICATE , output_control_1a|address[0]~DUPLICATE, top, 1
instance = comp, \output_control_1a|Mux6~0 , output_control_1a|Mux6~0, top, 1
instance = comp, \output_control_1a|address[1] , output_control_1a|address[1], top, 1
instance = comp, \output_control_1a|Mux5~0 , output_control_1a|Mux5~0, top, 1
instance = comp, \output_control_1a|address[2] , output_control_1a|address[2], top, 1
instance = comp, \output_control_1a|address[3] , output_control_1a|address[3], top, 1
instance = comp, \output_control_1a|Mux4~0 , output_control_1a|Mux4~0, top, 1
instance = comp, \output_control_1a|address[3]~DUPLICATE , output_control_1a|address[3]~DUPLICATE, top, 1
instance = comp, \output_control_1a|Mux3~0 , output_control_1a|Mux3~0, top, 1
instance = comp, \output_control_1a|address[4] , output_control_1a|address[4], top, 1
instance = comp, \output_control_1a|Equal7~0 , output_control_1a|Equal7~0, top, 1
instance = comp, \output_control_1a|Mux48~0 , output_control_1a|Mux48~0, top, 1
instance = comp, \output_control_1a|Mux65~0 , output_control_1a|Mux65~0, top, 1
instance = comp, \output_control_1a|Mux48~2 , output_control_1a|Mux48~2, top, 1
instance = comp, \output_control_1a|tick_NEXT , output_control_1a|tick_NEXT, top, 1
instance = comp, \output_control_1a|tick_IDLE~0 , output_control_1a|tick_IDLE~0, top, 1
instance = comp, \output_control_1a|tick_IDLE~1 , output_control_1a|tick_IDLE~1, top, 1
instance = comp, \output_control_1a|tick_IDLE~2 , output_control_1a|tick_IDLE~2, top, 1
instance = comp, \output_control_1a|tick_IDLE , output_control_1a|tick_IDLE, top, 1
instance = comp, \FSM_1a|Mux1~0 , FSM_1a|Mux1~0, top, 1
instance = comp, \FSM_1a|state_next[1] , FSM_1a|state_next[1], top, 1
instance = comp, \state_change_1a|state_reg[1] , state_change_1a|state_reg[1], top, 1
instance = comp, \output_control_1a|Mux48~1 , output_control_1a|Mux48~1, top, 1
instance = comp, \output_control_1a|i[23]~19 , output_control_1a|i[23]~19, top, 1
instance = comp, \output_control_1a|i[9] , output_control_1a|i[9], top, 1
instance = comp, \output_control_1a|Add0~61 , output_control_1a|Add0~61, top, 1
instance = comp, \output_control_1a|i[1] , output_control_1a|i[1], top, 1
instance = comp, \output_control_1a|i~10 , output_control_1a|i~10, top, 1
instance = comp, \output_control_1a|Mux45~0 , output_control_1a|Mux45~0, top, 1
instance = comp, \output_control_1a|i[1]~DUPLICATE , output_control_1a|i[1]~DUPLICATE, top, 1
instance = comp, \output_control_1a|Add0~57 , output_control_1a|Add0~57, top, 1
instance = comp, \output_control_1a|i~9 , output_control_1a|i~9, top, 1
instance = comp, \output_control_1a|Mux44~0 , output_control_1a|Mux44~0, top, 1
instance = comp, \output_control_1a|i[2] , output_control_1a|i[2], top, 1
instance = comp, \output_control_1a|Add0~53 , output_control_1a|Add0~53, top, 1
instance = comp, \output_control_1a|i[3] , output_control_1a|i[3], top, 1
instance = comp, \output_control_1a|i~8 , output_control_1a|i~8, top, 1
instance = comp, \output_control_1a|Mux43~0 , output_control_1a|Mux43~0, top, 1
instance = comp, \output_control_1a|i[3]~DUPLICATE , output_control_1a|i[3]~DUPLICATE, top, 1
instance = comp, \output_control_1a|Add0~49 , output_control_1a|Add0~49, top, 1
instance = comp, \output_control_1a|i~7 , output_control_1a|i~7, top, 1
instance = comp, \output_control_1a|i[4] , output_control_1a|i[4], top, 1
instance = comp, \output_control_1a|Add0~45 , output_control_1a|Add0~45, top, 1
instance = comp, \output_control_1a|i~6 , output_control_1a|i~6, top, 1
instance = comp, \output_control_1a|i[5] , output_control_1a|i[5], top, 1
instance = comp, \output_control_1a|Add0~41 , output_control_1a|Add0~41, top, 1
instance = comp, \output_control_1a|i~5 , output_control_1a|i~5, top, 1
instance = comp, \output_control_1a|i[6] , output_control_1a|i[6], top, 1
instance = comp, \output_control_1a|Add0~85 , output_control_1a|Add0~85, top, 1
instance = comp, \output_control_1a|i~15 , output_control_1a|i~15, top, 1
instance = comp, \output_control_1a|i[7] , output_control_1a|i[7], top, 1
instance = comp, \output_control_1a|Add0~81 , output_control_1a|Add0~81, top, 1
instance = comp, \output_control_1a|i~14 , output_control_1a|i~14, top, 1
instance = comp, \output_control_1a|i[8] , output_control_1a|i[8], top, 1
instance = comp, \output_control_1a|Add0~77 , output_control_1a|Add0~77, top, 1
instance = comp, \output_control_1a|Add0~69 , output_control_1a|Add0~69, top, 1
instance = comp, \output_control_1a|Add0~25 , output_control_1a|Add0~25, top, 1
instance = comp, \output_control_1a|i~3 , output_control_1a|i~3, top, 1
instance = comp, \output_control_1a|i[11] , output_control_1a|i[11], top, 1
instance = comp, \output_control_1a|Add0~105 , output_control_1a|Add0~105, top, 1
instance = comp, \output_control_1a|i~16 , output_control_1a|i~16, top, 1
instance = comp, \output_control_1a|i[12] , output_control_1a|i[12], top, 1
instance = comp, \output_control_1a|Add0~17 , output_control_1a|Add0~17, top, 1
instance = comp, \output_control_1a|i~2 , output_control_1a|i~2, top, 1
instance = comp, \output_control_1a|i[13] , output_control_1a|i[13], top, 1
instance = comp, \output_control_1a|Add0~125 , output_control_1a|Add0~125, top, 1
instance = comp, \output_control_1a|i~17 , output_control_1a|i~17, top, 1
instance = comp, \output_control_1a|i[14] , output_control_1a|i[14], top, 1
instance = comp, \output_control_1a|Add0~37 , output_control_1a|Add0~37, top, 1
instance = comp, \output_control_1a|i~4 , output_control_1a|i~4, top, 1
instance = comp, \output_control_1a|i[15] , output_control_1a|i[15], top, 1
instance = comp, \output_control_1a|Add0~121 , output_control_1a|Add0~121, top, 1
instance = comp, \output_control_1a|i~20 , output_control_1a|i~20, top, 1
instance = comp, \output_control_1a|i[16] , output_control_1a|i[16], top, 1
instance = comp, \output_control_1a|Equal3~1 , output_control_1a|Equal3~1, top, 1
instance = comp, \output_control_1a|Add0~13 , output_control_1a|Add0~13, top, 1
instance = comp, \output_control_1a|i~25 , output_control_1a|i~25, top, 1
instance = comp, \output_control_1a|i[17] , output_control_1a|i[17], top, 1
instance = comp, \output_control_1a|Add0~101 , output_control_1a|Add0~101, top, 1
instance = comp, \output_control_1a|i~24 , output_control_1a|i~24, top, 1
instance = comp, \output_control_1a|i[18] , output_control_1a|i[18], top, 1
instance = comp, \output_control_1a|Add0~5 , output_control_1a|Add0~5, top, 1
instance = comp, \output_control_1a|i~1 , output_control_1a|i~1, top, 1
instance = comp, \output_control_1a|i[19] , output_control_1a|i[19], top, 1
instance = comp, \output_control_1a|i[18]~DUPLICATE , output_control_1a|i[18]~DUPLICATE, top, 1
instance = comp, \output_control_1a|i[20] , output_control_1a|i[20], top, 1
instance = comp, \output_control_1a|Add0~73 , output_control_1a|Add0~73, top, 1
instance = comp, \output_control_1a|i~23 , output_control_1a|i~23, top, 1
instance = comp, \output_control_1a|i[20]~DUPLICATE , output_control_1a|i[20]~DUPLICATE, top, 1
instance = comp, \output_control_1a|i~0 , output_control_1a|i~0, top, 1
instance = comp, \output_control_1a|Add0~21 , output_control_1a|Add0~21, top, 1
instance = comp, \output_control_1a|i~22 , output_control_1a|i~22, top, 1
instance = comp, \output_control_1a|i[21] , output_control_1a|i[21], top, 1
instance = comp, \output_control_1a|i[22] , output_control_1a|i[22], top, 1
instance = comp, \output_control_1a|Add0~97 , output_control_1a|Add0~97, top, 1
instance = comp, \output_control_1a|i~21 , output_control_1a|i~21, top, 1
instance = comp, \output_control_1a|i[22]~DUPLICATE , output_control_1a|i[22]~DUPLICATE, top, 1
instance = comp, \output_control_1a|Equal3~2 , output_control_1a|Equal3~2, top, 1
instance = comp, \output_control_1a|Add0~9 , output_control_1a|Add0~9, top, 1
instance = comp, \output_control_1a|i~26 , output_control_1a|i~26, top, 1
instance = comp, \output_control_1a|i[23] , output_control_1a|i[23], top, 1
instance = comp, \output_control_1a|Add0~117 , output_control_1a|Add0~117, top, 1
instance = comp, \output_control_1a|i~33 , output_control_1a|i~33, top, 1
instance = comp, \output_control_1a|i[24] , output_control_1a|i[24], top, 1
instance = comp, \output_control_1a|Add0~33 , output_control_1a|Add0~33, top, 1
instance = comp, \output_control_1a|i[25] , output_control_1a|i[25], top, 1
instance = comp, \output_control_1a|i~32 , output_control_1a|i~32, top, 1
instance = comp, \output_control_1a|i[25]~DUPLICATE , output_control_1a|i[25]~DUPLICATE, top, 1
instance = comp, \output_control_1a|Add0~93 , output_control_1a|Add0~93, top, 1
instance = comp, \output_control_1a|i~31 , output_control_1a|i~31, top, 1
instance = comp, \output_control_1a|i[26] , output_control_1a|i[26], top, 1
instance = comp, \output_control_1a|Add0~89 , output_control_1a|Add0~89, top, 1
instance = comp, \output_control_1a|i~30 , output_control_1a|i~30, top, 1
instance = comp, \output_control_1a|i[27] , output_control_1a|i[27], top, 1
instance = comp, \output_control_1a|Add0~113 , output_control_1a|Add0~113, top, 1
instance = comp, \output_control_1a|i~29 , output_control_1a|i~29, top, 1
instance = comp, \output_control_1a|i[28] , output_control_1a|i[28], top, 1
instance = comp, \output_control_1a|Add0~109 , output_control_1a|Add0~109, top, 1
instance = comp, \output_control_1a|i~27 , output_control_1a|i~27, top, 1
instance = comp, \output_control_1a|i[29] , output_control_1a|i[29], top, 1
instance = comp, \output_control_1a|Add0~29 , output_control_1a|Add0~29, top, 1
instance = comp, \output_control_1a|i~28 , output_control_1a|i~28, top, 1
instance = comp, \output_control_1a|i[30] , output_control_1a|i[30], top, 1
instance = comp, \output_control_1a|Add0~1 , output_control_1a|Add0~1, top, 1
instance = comp, \output_control_1a|i~18 , output_control_1a|i~18, top, 1
instance = comp, \output_control_1a|i[31] , output_control_1a|i[31], top, 1
instance = comp, \output_control_1a|Equal3~3 , output_control_1a|Equal3~3, top, 1
instance = comp, \output_control_1a|Equal3~5 , output_control_1a|Equal3~5, top, 1
instance = comp, \output_control_1a|Equal3~4 , output_control_1a|Equal3~4, top, 1
instance = comp, \output_control_1a|Equal3~6 , output_control_1a|Equal3~6, top, 1
instance = comp, \output_control_1a|i~11 , output_control_1a|i~11, top, 1
instance = comp, \output_control_1a|i[0] , output_control_1a|i[0], top, 1
instance = comp, \output_control_1a|Equal5~9 , output_control_1a|Equal5~9, top, 1
instance = comp, \output_control_1a|Equal5~10 , output_control_1a|Equal5~10, top, 1
instance = comp, \output_control_1a|poly_div[13]~4 , output_control_1a|poly_div[13]~4, top, 1
instance = comp, \output_control_1a|Equal5~0 , output_control_1a|Equal5~0, top, 1
instance = comp, \output_control_1a|Equal5~1 , output_control_1a|Equal5~1, top, 1
instance = comp, \output_control_1a|Equal5~2 , output_control_1a|Equal5~2, top, 1
instance = comp, \output_control_1a|Equal5~7 , output_control_1a|Equal5~7, top, 1
instance = comp, \output_control_1a|Equal5~8 , output_control_1a|Equal5~8, top, 1
instance = comp, \output_control_1a|poly_div[13]~5 , output_control_1a|poly_div[13]~5, top, 1
instance = comp, \output_control_1a|poly_div[13] , output_control_1a|poly_div[13], top, 1
instance = comp, \output_control_1a|poly_div[13]~_wirecell , output_control_1a|poly_div[13]~_wirecell, top, 1
instance = comp, \output_control_1a|Equal5~3 , output_control_1a|Equal5~3, top, 1
instance = comp, \output_control_1a|Equal5~4 , output_control_1a|Equal5~4, top, 1
instance = comp, \output_control_1a|Equal5~11 , output_control_1a|Equal5~11, top, 1
instance = comp, \output_control_1a|poly_div[7]~1 , output_control_1a|poly_div[7]~1, top, 1
instance = comp, \output_control_1a|Equal5~12 , output_control_1a|Equal5~12, top, 1
instance = comp, \output_control_1a|poly_div~2 , output_control_1a|poly_div~2, top, 1
instance = comp, \output_control_1a|poly_div[7]~3 , output_control_1a|poly_div[7]~3, top, 1
instance = comp, \output_control_1a|poly_div[12] , output_control_1a|poly_div[12], top, 1
instance = comp, \output_control_1a|CRC_reg~10 , output_control_1a|CRC_reg~10, top, 1
instance = comp, \output_control_1a|wren , output_control_1a|wren, top, 1
instance = comp, \output_control_1b|Mux13~0 , output_control_1b|Mux13~0, top, 1
instance = comp, \output_control_1b|Mux3~0 , output_control_1b|Mux3~0, top, 1
instance = comp, \output_control_1b|counter[0] , output_control_1b|counter[0], top, 1
instance = comp, \output_control_1b|counter[1]~DUPLICATE , output_control_1b|counter[1]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Mux11~0 , output_control_1b|Mux11~0, top, 1
instance = comp, \output_control_1b|counter[2] , output_control_1b|counter[2], top, 1
instance = comp, \output_control_1b|Mux10~0 , output_control_1b|Mux10~0, top, 1
instance = comp, \output_control_1b|counter[3] , output_control_1b|counter[3], top, 1
instance = comp, \output_control_1b|counter[2]~DUPLICATE , output_control_1b|counter[2]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Add2~0 , output_control_1b|Add2~0, top, 1
instance = comp, \output_control_1b|Mux9~0 , output_control_1b|Mux9~0, top, 1
instance = comp, \output_control_1b|counter[4] , output_control_1b|counter[4], top, 1
instance = comp, \output_control_1b|Mux8~0 , output_control_1b|Mux8~0, top, 1
instance = comp, \output_control_1b|counter[5] , output_control_1b|counter[5], top, 1
instance = comp, \output_control_1b|Equal2~0 , output_control_1b|Equal2~0, top, 1
instance = comp, \output_control_1b|always0~1 , output_control_1b|always0~1, top, 1
instance = comp, \output_control_1b|always0~0 , output_control_1b|always0~0, top, 1
instance = comp, \output_control_1b|address[2]~0 , output_control_1b|address[2]~0, top, 1
instance = comp, \output_control_1b|address[1] , output_control_1b|address[1], top, 1
instance = comp, \output_control_1b|address[0] , output_control_1b|address[0], top, 1
instance = comp, \output_control_1b|Mux7~0 , output_control_1b|Mux7~0, top, 1
instance = comp, \output_control_1b|address[0]~DUPLICATE , output_control_1b|address[0]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Mux6~0 , output_control_1b|Mux6~0, top, 1
instance = comp, \output_control_1b|address[1]~DUPLICATE , output_control_1b|address[1]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Mux5~0 , output_control_1b|Mux5~0, top, 1
instance = comp, \output_control_1b|address[2] , output_control_1b|address[2], top, 1
instance = comp, \output_control_1b|Mux4~0 , output_control_1b|Mux4~0, top, 1
instance = comp, \output_control_1b|address[3] , output_control_1b|address[3], top, 1
instance = comp, \output_control_1b|address[2]~DUPLICATE , output_control_1b|address[2]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Add1~0 , output_control_1b|Add1~0, top, 1
instance = comp, \output_control_1b|address[4]~1 , output_control_1b|address[4]~1, top, 1
instance = comp, \output_control_1b|address[4]~6 , output_control_1b|address[4]~6, top, 1
instance = comp, \output_control_1b|address[4] , output_control_1b|address[4], top, 1
instance = comp, \output_control_1b|Equal7~0 , output_control_1b|Equal7~0, top, 1
instance = comp, \output_control_1b|counter[3]~DUPLICATE , output_control_1b|counter[3]~DUPLICATE, top, 1
instance = comp, \output_control_1b|counter[5]~DUPLICATE , output_control_1b|counter[5]~DUPLICATE, top, 1
instance = comp, \output_control_1b|counter[4]~DUPLICATE , output_control_1b|counter[4]~DUPLICATE, top, 1
instance = comp, \output_control_1b|tick_IDLE~0 , output_control_1b|tick_IDLE~0, top, 1
instance = comp, \output_control_1b|tick_IDLE~1 , output_control_1b|tick_IDLE~1, top, 1
instance = comp, \output_control_1b|tick_IDLE , output_control_1b|tick_IDLE, top, 1
instance = comp, \output_control_1b|tick_IDLE~2 , output_control_1b|tick_IDLE~2, top, 1
instance = comp, \output_control_1b|tick_IDLE~DUPLICATE , output_control_1b|tick_IDLE~DUPLICATE, top, 1
instance = comp, \btn_SEND~input , btn_SEND~input, top, 1
instance = comp, \debouncer_SEND|synch_chain[0]~0 , debouncer_SEND|synch_chain[0]~0, top, 1
instance = comp, \debouncer_SEND|synch_chain[0] , debouncer_SEND|synch_chain[0], top, 1
instance = comp, \debouncer_SEND|synch_chain[1] , debouncer_SEND|synch_chain[1], top, 1
instance = comp, \debouncer_SEND|always0~0 , debouncer_SEND|always0~0, top, 1
instance = comp, \debouncer_SEND|synch_out , debouncer_SEND|synch_out, top, 1
instance = comp, \debouncer_SEND|debouncer_chain[0] , debouncer_SEND|debouncer_chain[0], top, 1
instance = comp, \debouncer_SEND|debouncer_chain[1] , debouncer_SEND|debouncer_chain[1], top, 1
instance = comp, \debouncer_SEND|timer[1] , debouncer_SEND|timer[1], top, 1
instance = comp, \debouncer_SEND|timer~1 , debouncer_SEND|timer~1, top, 1
instance = comp, \debouncer_SEND|timer[1]~DUPLICATE , debouncer_SEND|timer[1]~DUPLICATE, top, 1
instance = comp, \debouncer_SEND|timer_enable~0 , debouncer_SEND|timer_enable~0, top, 1
instance = comp, \debouncer_SEND|timer_enable , debouncer_SEND|timer_enable, top, 1
instance = comp, \debouncer_SEND|timer~0 , debouncer_SEND|timer~0, top, 1
instance = comp, \debouncer_SEND|timer[0] , debouncer_SEND|timer[0], top, 1
instance = comp, \debouncer_SEND|tick_b~0 , debouncer_SEND|tick_b~0, top, 1
instance = comp, \debouncer_SEND|tick_b , debouncer_SEND|tick_b, top, 1
instance = comp, \debouncer_u|timer[1]~DUPLICATE , debouncer_u|timer[1]~DUPLICATE, top, 1
instance = comp, \debouncer_u|timer~0 , debouncer_u|timer~0, top, 1
instance = comp, \debouncer_u|timer[0] , debouncer_u|timer[0], top, 1
instance = comp, \btn~input , btn~input, top, 1
instance = comp, \debouncer_u|synch_chain[0]~0 , debouncer_u|synch_chain[0]~0, top, 1
instance = comp, \debouncer_u|synch_chain[0] , debouncer_u|synch_chain[0], top, 1
instance = comp, \debouncer_u|synch_chain[1] , debouncer_u|synch_chain[1], top, 1
instance = comp, \debouncer_u|always0~0 , debouncer_u|always0~0, top, 1
instance = comp, \debouncer_u|synch_out , debouncer_u|synch_out, top, 1
instance = comp, \debouncer_u|debouncer_chain[0] , debouncer_u|debouncer_chain[0], top, 1
instance = comp, \debouncer_u|debouncer_chain[1] , debouncer_u|debouncer_chain[1], top, 1
instance = comp, \debouncer_u|timer_enable~0 , debouncer_u|timer_enable~0, top, 1
instance = comp, \debouncer_u|timer_enable , debouncer_u|timer_enable, top, 1
instance = comp, \debouncer_u|timer~1 , debouncer_u|timer~1, top, 1
instance = comp, \debouncer_u|timer[1] , debouncer_u|timer[1], top, 1
instance = comp, \debouncer_u|tick_b~0 , debouncer_u|tick_b~0, top, 1
instance = comp, \debouncer_u|tick_b , debouncer_u|tick_b, top, 1
instance = comp, \FSM_1b|Mux0~0 , FSM_1b|Mux0~0, top, 1
instance = comp, \FSM_1b|state_next[2] , FSM_1b|state_next[2], top, 1
instance = comp, \state_change_1b|state_reg[2] , state_change_1b|state_reg[2], top, 1
instance = comp, \output_control_1b|poly_div[13]~0 , output_control_1b|poly_div[13]~0, top, 1
instance = comp, \output_control_1b|Mux12~0 , output_control_1b|Mux12~0, top, 1
instance = comp, \output_control_1b|counter[1] , output_control_1b|counter[1], top, 1
instance = comp, \output_control_1b|tick_CRC~0 , output_control_1b|tick_CRC~0, top, 1
instance = comp, \output_control_1b|tick_CRC~1 , output_control_1b|tick_CRC~1, top, 1
instance = comp, \output_control_1b|tick_CRC , output_control_1b|tick_CRC, top, 1
instance = comp, \output_control_1b|Mux65~0 , output_control_1b|Mux65~0, top, 1
instance = comp, \output_control_1b|Mux48~1 , output_control_1b|Mux48~1, top, 1
instance = comp, \output_control_1b|Mux48~2 , output_control_1b|Mux48~2, top, 1
instance = comp, \output_control_1b|tick_NEXT , output_control_1b|tick_NEXT, top, 1
instance = comp, \output_control_1b|Add0~69 , output_control_1b|Add0~69, top, 1
instance = comp, \output_control_1b|i~12 , output_control_1b|i~12, top, 1
instance = comp, \output_control_1b|i[2]~23 , output_control_1b|i[2]~23, top, 1
instance = comp, \output_control_1b|i[0] , output_control_1b|i[0], top, 1
instance = comp, \output_control_1b|Add0~65 , output_control_1b|Add0~65, top, 1
instance = comp, \output_control_1b|i[1] , output_control_1b|i[1], top, 1
instance = comp, \output_control_1b|i~11 , output_control_1b|i~11, top, 1
instance = comp, \output_control_1b|Mux45~0 , output_control_1b|Mux45~0, top, 1
instance = comp, \output_control_1b|i[1]~DUPLICATE , output_control_1b|i[1]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Add0~61 , output_control_1b|Add0~61, top, 1
instance = comp, \output_control_1b|i~10 , output_control_1b|i~10, top, 1
instance = comp, \output_control_1b|Mux44~0 , output_control_1b|Mux44~0, top, 1
instance = comp, \output_control_1b|i[2] , output_control_1b|i[2], top, 1
instance = comp, \output_control_1b|Add0~57 , output_control_1b|Add0~57, top, 1
instance = comp, \output_control_1b|i~9 , output_control_1b|i~9, top, 1
instance = comp, \output_control_1b|Mux43~0 , output_control_1b|Mux43~0, top, 1
instance = comp, \output_control_1b|i[3] , output_control_1b|i[3], top, 1
instance = comp, \output_control_1b|Add0~53 , output_control_1b|Add0~53, top, 1
instance = comp, \output_control_1b|i~8 , output_control_1b|i~8, top, 1
instance = comp, \output_control_1b|i[4] , output_control_1b|i[4], top, 1
instance = comp, \output_control_1b|Add0~49 , output_control_1b|Add0~49, top, 1
instance = comp, \output_control_1b|i~7 , output_control_1b|i~7, top, 1
instance = comp, \output_control_1b|i[5] , output_control_1b|i[5], top, 1
instance = comp, \output_control_1b|Add0~41 , output_control_1b|Add0~41, top, 1
instance = comp, \output_control_1b|i~6 , output_control_1b|i~6, top, 1
instance = comp, \output_control_1b|i[6] , output_control_1b|i[6], top, 1
instance = comp, \output_control_1b|Add0~37 , output_control_1b|Add0~37, top, 1
instance = comp, \output_control_1b|Add0~85 , output_control_1b|Add0~85, top, 1
instance = comp, \output_control_1b|i~15 , output_control_1b|i~15, top, 1
instance = comp, \output_control_1b|i[8] , output_control_1b|i[8], top, 1
instance = comp, \output_control_1b|Add0~81 , output_control_1b|Add0~81, top, 1
instance = comp, \output_control_1b|i~14 , output_control_1b|i~14, top, 1
instance = comp, \output_control_1b|i[9] , output_control_1b|i[9], top, 1
instance = comp, \output_control_1b|Add0~77 , output_control_1b|Add0~77, top, 1
instance = comp, \output_control_1b|i~13 , output_control_1b|i~13, top, 1
instance = comp, \output_control_1b|i[10] , output_control_1b|i[10], top, 1
instance = comp, \output_control_1b|Add0~25 , output_control_1b|Add0~25, top, 1
instance = comp, \output_control_1b|i~3 , output_control_1b|i~3, top, 1
instance = comp, \output_control_1b|i[11] , output_control_1b|i[11], top, 1
instance = comp, \output_control_1b|Add0~105 , output_control_1b|Add0~105, top, 1
instance = comp, \output_control_1b|i~16 , output_control_1b|i~16, top, 1
instance = comp, \output_control_1b|i[12] , output_control_1b|i[12], top, 1
instance = comp, \output_control_1b|Add0~17 , output_control_1b|Add0~17, top, 1
instance = comp, \output_control_1b|i~2 , output_control_1b|i~2, top, 1
instance = comp, \output_control_1b|i[13] , output_control_1b|i[13], top, 1
instance = comp, \output_control_1b|Add0~125 , output_control_1b|Add0~125, top, 1
instance = comp, \output_control_1b|i~17 , output_control_1b|i~17, top, 1
instance = comp, \output_control_1b|i[14] , output_control_1b|i[14], top, 1
instance = comp, \output_control_1b|i~0 , output_control_1b|i~0, top, 1
instance = comp, \output_control_1b|i[19] , output_control_1b|i[19], top, 1
instance = comp, \output_control_1b|i[17] , output_control_1b|i[17], top, 1
instance = comp, \output_control_1b|Add0~33 , output_control_1b|Add0~33, top, 1
instance = comp, \output_control_1b|i~4 , output_control_1b|i~4, top, 1
instance = comp, \output_control_1b|i[15] , output_control_1b|i[15], top, 1
instance = comp, \output_control_1b|Add0~121 , output_control_1b|Add0~121, top, 1
instance = comp, \output_control_1b|i~24 , output_control_1b|i~24, top, 1
instance = comp, \output_control_1b|i[16] , output_control_1b|i[16], top, 1
instance = comp, \output_control_1b|Add0~13 , output_control_1b|Add0~13, top, 1
instance = comp, \output_control_1b|i~22 , output_control_1b|i~22, top, 1
instance = comp, \output_control_1b|i[17]~DUPLICATE , output_control_1b|i[17]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Add0~97 , output_control_1b|Add0~97, top, 1
instance = comp, \output_control_1b|i[18] , output_control_1b|i[18], top, 1
instance = comp, \output_control_1b|i~28 , output_control_1b|i~28, top, 1
instance = comp, \output_control_1b|i[18]~DUPLICATE , output_control_1b|i[18]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Add0~5 , output_control_1b|Add0~5, top, 1
instance = comp, \output_control_1b|Add0~73 , output_control_1b|Add0~73, top, 1
instance = comp, \output_control_1b|Add0~21 , output_control_1b|Add0~21, top, 1
instance = comp, \output_control_1b|i~26 , output_control_1b|i~26, top, 1
instance = comp, \output_control_1b|i[21] , output_control_1b|i[21], top, 1
instance = comp, \output_control_1b|Add0~101 , output_control_1b|Add0~101, top, 1
instance = comp, \output_control_1b|i~30 , output_control_1b|i~30, top, 1
instance = comp, \output_control_1b|i[22] , output_control_1b|i[22], top, 1
instance = comp, \output_control_1b|Add0~9 , output_control_1b|Add0~9, top, 1
instance = comp, \output_control_1b|i~25 , output_control_1b|i~25, top, 1
instance = comp, \output_control_1b|i[23] , output_control_1b|i[23], top, 1
instance = comp, \output_control_1b|Add0~117 , output_control_1b|Add0~117, top, 1
instance = comp, \output_control_1b|i~31 , output_control_1b|i~31, top, 1
instance = comp, \output_control_1b|i[24] , output_control_1b|i[24], top, 1
instance = comp, \output_control_1b|Equal3~3 , output_control_1b|Equal3~3, top, 1
instance = comp, \output_control_1b|i[23]~DUPLICATE , output_control_1b|i[23]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Equal3~0 , output_control_1b|Equal3~0, top, 1
instance = comp, \output_control_1b|Equal3~1 , output_control_1b|Equal3~1, top, 1
instance = comp, \output_control_1b|i[25] , output_control_1b|i[25], top, 1
instance = comp, \output_control_1b|Add0~29 , output_control_1b|Add0~29, top, 1
instance = comp, \output_control_1b|i~32 , output_control_1b|i~32, top, 1
instance = comp, \output_control_1b|i[25]~DUPLICATE , output_control_1b|i[25]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Add0~93 , output_control_1b|Add0~93, top, 1
instance = comp, \output_control_1b|i~21 , output_control_1b|i~21, top, 1
instance = comp, \output_control_1b|i[26] , output_control_1b|i[26], top, 1
instance = comp, \output_control_1b|Add0~89 , output_control_1b|Add0~89, top, 1
instance = comp, \output_control_1b|i~20 , output_control_1b|i~20, top, 1
instance = comp, \output_control_1b|i[27] , output_control_1b|i[27], top, 1
instance = comp, \output_control_1b|Add0~113 , output_control_1b|Add0~113, top, 1
instance = comp, \output_control_1b|i~19 , output_control_1b|i~19, top, 1
instance = comp, \output_control_1b|i[28] , output_control_1b|i[28], top, 1
instance = comp, \output_control_1b|Add0~109 , output_control_1b|Add0~109, top, 1
instance = comp, \output_control_1b|i~18 , output_control_1b|i~18, top, 1
instance = comp, \output_control_1b|i[29] , output_control_1b|i[29], top, 1
instance = comp, \output_control_1b|Add0~45 , output_control_1b|Add0~45, top, 1
instance = comp, \output_control_1b|i~33 , output_control_1b|i~33, top, 1
instance = comp, \output_control_1b|i[30] , output_control_1b|i[30], top, 1
instance = comp, \output_control_1b|Equal3~4 , output_control_1b|Equal3~4, top, 1
instance = comp, \output_control_1b|Equal3~5 , output_control_1b|Equal3~5, top, 1
instance = comp, \output_control_1b|Equal3~6 , output_control_1b|Equal3~6, top, 1
instance = comp, \output_control_1b|i~27 , output_control_1b|i~27, top, 1
instance = comp, \output_control_1b|i[20] , output_control_1b|i[20], top, 1
instance = comp, \output_control_1b|Equal5~5 , output_control_1b|Equal5~5, top, 1
instance = comp, \output_control_1b|Equal5~3 , output_control_1b|Equal5~3, top, 1
instance = comp, \output_control_1b|Equal5~4 , output_control_1b|Equal5~4, top, 1
instance = comp, \output_control_1b|Equal5~11 , output_control_1b|Equal5~11, top, 1
instance = comp, \output_control_1b|Equal5~7 , output_control_1b|Equal5~7, top, 1
instance = comp, \output_control_1b|Equal5~8 , output_control_1b|Equal5~8, top, 1
instance = comp, \output_control_1b|Equal5~9 , output_control_1b|Equal5~9, top, 1
instance = comp, \output_control_1b|Equal5~10 , output_control_1b|Equal5~10, top, 1
instance = comp, \output_control_1b|poly_div[13]~4 , output_control_1b|poly_div[13]~4, top, 1
instance = comp, \output_control_1b|poly_div[13]~5 , output_control_1b|poly_div[13]~5, top, 1
instance = comp, \output_control_1b|poly_div[13] , output_control_1b|poly_div[13], top, 1
instance = comp, \output_control_1b|poly_div[13]~_wirecell , output_control_1b|poly_div[13]~_wirecell, top, 1
instance = comp, \output_control_1b|Equal5~6 , output_control_1b|Equal5~6, top, 1
instance = comp, \output_control_1b|poly_div[0]~1 , output_control_1b|poly_div[0]~1, top, 1
instance = comp, \output_control_1b|poly_div~2 , output_control_1b|poly_div~2, top, 1
instance = comp, \output_control_1b|Equal5~12 , output_control_1b|Equal5~12, top, 1
instance = comp, \output_control_1b|poly_div[0]~3 , output_control_1b|poly_div[0]~3, top, 1
instance = comp, \output_control_1b|poly_div[12] , output_control_1b|poly_div[12], top, 1
instance = comp, \output_control_1b|Mux83~0 , output_control_1b|Mux83~0, top, 1
instance = comp, \output_control_1b|poly_div[11] , output_control_1b|poly_div[11], top, 1
instance = comp, \output_control_1b|Mux84~0 , output_control_1b|Mux84~0, top, 1
instance = comp, \output_control_1b|poly_div[10] , output_control_1b|poly_div[10], top, 1
instance = comp, \output_control_1b|Mux85~0 , output_control_1b|Mux85~0, top, 1
instance = comp, \output_control_1b|poly_div[9] , output_control_1b|poly_div[9], top, 1
instance = comp, \output_control_1b|poly_div[9]~_wirecell , output_control_1b|poly_div[9]~_wirecell, top, 1
instance = comp, \output_control_1b|poly_div[8] , output_control_1b|poly_div[8], top, 1
instance = comp, \output_control_1b|poly_div[7]~feeder , output_control_1b|poly_div[7]~feeder, top, 1
instance = comp, \output_control_1b|poly_div[7] , output_control_1b|poly_div[7], top, 1
instance = comp, \output_control_1b|poly_div[6] , output_control_1b|poly_div[6], top, 1
instance = comp, \output_control_1b|CRC_reg~3 , output_control_1b|CRC_reg~3, top, 1
instance = comp, \output_control_1a|Mux83~0 , output_control_1a|Mux83~0, top, 1
instance = comp, \output_control_1a|poly_div[11]~DUPLICATE , output_control_1a|poly_div[11]~DUPLICATE, top, 1
instance = comp, \output_control_1a|Mux84~0 , output_control_1a|Mux84~0, top, 1
instance = comp, \output_control_1a|poly_div[10] , output_control_1a|poly_div[10], top, 1
instance = comp, \output_control_1a|Mux85~0 , output_control_1a|Mux85~0, top, 1
instance = comp, \output_control_1a|poly_div[9] , output_control_1a|poly_div[9], top, 1
instance = comp, \output_control_1a|poly_div[9]~_wirecell , output_control_1a|poly_div[9]~_wirecell, top, 1
instance = comp, \output_control_1a|poly_div[8] , output_control_1a|poly_div[8], top, 1
instance = comp, \output_control_1a|poly_div[7]~feeder , output_control_1a|poly_div[7]~feeder, top, 1
instance = comp, \output_control_1a|poly_div[7] , output_control_1a|poly_div[7], top, 1
instance = comp, \output_control_1a|poly_div[6] , output_control_1a|poly_div[6], top, 1
instance = comp, \output_control_1a|poly_div[5] , output_control_1a|poly_div[5], top, 1
instance = comp, \output_control_1a|poly_div[4] , output_control_1a|poly_div[4], top, 1
instance = comp, \output_control_1a|poly_div[3] , output_control_1a|poly_div[3], top, 1
instance = comp, \output_control_1a|poly_div[2] , output_control_1a|poly_div[2], top, 1
instance = comp, \output_control_1a|poly_div[1] , output_control_1a|poly_div[1], top, 1
instance = comp, \output_control_1a|poly_div[0]~feeder , output_control_1a|poly_div[0]~feeder, top, 1
instance = comp, \output_control_1a|poly_div[0] , output_control_1a|poly_div[0], top, 1
instance = comp, \output_control_1a|Mux80~0 , output_control_1a|Mux80~0, top, 1
instance = comp, \output_control_1a|CRC_reg[3]~0 , output_control_1a|CRC_reg[3]~0, top, 1
instance = comp, \output_control_1a|CRC_reg[0] , output_control_1a|CRC_reg[0], top, 1
instance = comp, \output_control_1a|Mux64~0 , output_control_1a|Mux64~0, top, 1
instance = comp, \output_control_1a|CRC_data[1]~0 , output_control_1a|CRC_data[1]~0, top, 1
instance = comp, \output_control_1a|CRC_data[0] , output_control_1a|CRC_data[0], top, 1
instance = comp, \output_control_1a|address[4]~DUPLICATE , output_control_1a|address[4]~DUPLICATE, top, 1
instance = comp, \output_control_1b|poly_div[5] , output_control_1b|poly_div[5], top, 1
instance = comp, \output_control_1b|poly_div[4] , output_control_1b|poly_div[4], top, 1
instance = comp, \output_control_1b|poly_div[3] , output_control_1b|poly_div[3], top, 1
instance = comp, \output_control_1b|poly_div[2]~feeder , output_control_1b|poly_div[2]~feeder, top, 1
instance = comp, \output_control_1b|poly_div[2] , output_control_1b|poly_div[2], top, 1
instance = comp, \output_control_1b|poly_div[1] , output_control_1b|poly_div[1], top, 1
instance = comp, \output_control_1b|poly_div[0] , output_control_1b|poly_div[0], top, 1
instance = comp, \output_control_1b|Mux80~0 , output_control_1b|Mux80~0, top, 1
instance = comp, \output_control_1b|CRC_reg[2]~0 , output_control_1b|CRC_reg[2]~0, top, 1
instance = comp, \output_control_1b|CRC_reg[0] , output_control_1b|CRC_reg[0], top, 1
instance = comp, \output_control_1b|Mux64~0 , output_control_1b|Mux64~0, top, 1
instance = comp, \output_control_1b|CRC_data[3]~0 , output_control_1b|CRC_data[3]~0, top, 1
instance = comp, \output_control_1b|CRC_data[0] , output_control_1b|CRC_data[0], top, 1
instance = comp, \output_control_1b|address[4]~_wirecell , output_control_1b|address[4]~_wirecell, top, 1
instance = comp, \output_control_1a|Mux79~0 , output_control_1a|Mux79~0, top, 1
instance = comp, \output_control_1a|CRC_reg[1] , output_control_1a|CRC_reg[1], top, 1
instance = comp, \output_control_1a|Mux63~0 , output_control_1a|Mux63~0, top, 1
instance = comp, \output_control_1a|CRC_data[1] , output_control_1a|CRC_data[1], top, 1
instance = comp, \output_control_1a|Mux78~0 , output_control_1a|Mux78~0, top, 1
instance = comp, \output_control_1a|CRC_reg[2] , output_control_1a|CRC_reg[2], top, 1
instance = comp, \output_control_1a|Mux62~0 , output_control_1a|Mux62~0, top, 1
instance = comp, \output_control_1a|CRC_data[2] , output_control_1a|CRC_data[2], top, 1
instance = comp, \output_control_1a|Mux77~0 , output_control_1a|Mux77~0, top, 1
instance = comp, \output_control_1a|CRC_reg[3] , output_control_1a|CRC_reg[3], top, 1
instance = comp, \output_control_1a|Mux61~0 , output_control_1a|Mux61~0, top, 1
instance = comp, \output_control_1a|CRC_data[3] , output_control_1a|CRC_data[3], top, 1
instance = comp, \output_control_1a|CRC_data[12]~feeder , output_control_1a|CRC_data[12]~feeder, top, 1
instance = comp, \output_control_1a|CRC_data[12] , output_control_1a|CRC_data[12], top, 1
instance = comp, \output_control_1a|Equal6~0 , output_control_1a|Equal6~0, top, 1
instance = comp, \output_control_1a|CRC_data[14]~1 , output_control_1a|CRC_data[14]~1, top, 1
instance = comp, \output_control_1a|CRC_data[14] , output_control_1a|CRC_data[14], top, 1
instance = comp, \output_control_1a|CRC_data[15] , output_control_1a|CRC_data[15], top, 1
instance = comp, \output_control_1b|poly_div[1]~DUPLICATE , output_control_1b|poly_div[1]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Mux79~0 , output_control_1b|Mux79~0, top, 1
instance = comp, \output_control_1b|CRC_reg[1] , output_control_1b|CRC_reg[1], top, 1
instance = comp, \output_control_1b|Mux63~0 , output_control_1b|Mux63~0, top, 1
instance = comp, \output_control_1b|CRC_data[1] , output_control_1b|CRC_data[1], top, 1
instance = comp, \output_control_1b|Mux78~0 , output_control_1b|Mux78~0, top, 1
instance = comp, \output_control_1b|CRC_reg[2] , output_control_1b|CRC_reg[2], top, 1
instance = comp, \output_control_1b|Mux62~0 , output_control_1b|Mux62~0, top, 1
instance = comp, \output_control_1b|CRC_data[2] , output_control_1b|CRC_data[2], top, 1
instance = comp, \output_control_1b|poly_div[3]~DUPLICATE , output_control_1b|poly_div[3]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Mux77~0 , output_control_1b|Mux77~0, top, 1
instance = comp, \output_control_1b|CRC_reg[3] , output_control_1b|CRC_reg[3], top, 1
instance = comp, \output_control_1b|Mux61~0 , output_control_1b|Mux61~0, top, 1
instance = comp, \output_control_1b|CRC_data[3] , output_control_1b|CRC_data[3], top, 1
instance = comp, \output_control_1b|CRC_data[6]~feeder , output_control_1b|CRC_data[6]~feeder, top, 1
instance = comp, \output_control_1b|CRC_data[6] , output_control_1b|CRC_data[6], top, 1
instance = comp, \output_control_1b|Equal6~0 , output_control_1b|Equal6~0, top, 1
instance = comp, \output_control_1b|CRC_data[14]~1 , output_control_1b|CRC_data[14]~1, top, 1
instance = comp, \output_control_1b|CRC_data[14] , output_control_1b|CRC_data[14], top, 1
instance = comp, \output_control_1b|CRC_data[15] , output_control_1b|CRC_data[15], top, 1
instance = comp, \RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 , RAM1_inst|altsyncram_component|auto_generated|ram_block1a0, top, 1
instance = comp, \output_control_1b|CRC_data[13]~feeder , output_control_1b|CRC_data[13]~feeder, top, 1
instance = comp, \output_control_1b|CRC_data[13] , output_control_1b|CRC_data[13], top, 1
instance = comp, \output_control_1b|CRC_data[12]~feeder , output_control_1b|CRC_data[12]~feeder, top, 1
instance = comp, \output_control_1b|CRC_data[12] , output_control_1b|CRC_data[12], top, 1
instance = comp, \output_control_1b|CRC_data[11]~feeder , output_control_1b|CRC_data[11]~feeder, top, 1
instance = comp, \output_control_1b|CRC_data[11] , output_control_1b|CRC_data[11], top, 1
instance = comp, \output_control_1b|CRC_data[10]~feeder , output_control_1b|CRC_data[10]~feeder, top, 1
instance = comp, \output_control_1b|CRC_data[10] , output_control_1b|CRC_data[10], top, 1
instance = comp, \output_control_1b|CRC_data[9] , output_control_1b|CRC_data[9], top, 1
instance = comp, \output_control_1b|CRC_data[8] , output_control_1b|CRC_data[8], top, 1
instance = comp, \output_control_1b|CRC_data[7] , output_control_1b|CRC_data[7], top, 1
instance = comp, \output_control_1b|CRC_data[5]~feeder , output_control_1b|CRC_data[5]~feeder, top, 1
instance = comp, \output_control_1b|CRC_data[5] , output_control_1b|CRC_data[5], top, 1
instance = comp, \output_control_1b|CRC_data[4] , output_control_1b|CRC_data[4], top, 1
instance = comp, \output_control_1a|CRC_data[13] , output_control_1a|CRC_data[13], top, 1
instance = comp, \output_control_1a|CRC_data[11] , output_control_1a|CRC_data[11], top, 1
instance = comp, \output_control_1a|CRC_data[10] , output_control_1a|CRC_data[10], top, 1
instance = comp, \output_control_1a|CRC_data[9] , output_control_1a|CRC_data[9], top, 1
instance = comp, \output_control_1a|CRC_data[8]~feeder , output_control_1a|CRC_data[8]~feeder, top, 1
instance = comp, \output_control_1a|CRC_data[8] , output_control_1a|CRC_data[8], top, 1
instance = comp, \output_control_1a|CRC_data[7] , output_control_1a|CRC_data[7], top, 1
instance = comp, \output_control_1a|CRC_data[6] , output_control_1a|CRC_data[6], top, 1
instance = comp, \output_control_1a|CRC_data[5]~feeder , output_control_1a|CRC_data[5]~feeder, top, 1
instance = comp, \output_control_1a|CRC_data[5] , output_control_1a|CRC_data[5], top, 1
instance = comp, \output_control_1a|CRC_data[4] , output_control_1a|CRC_data[4], top, 1
instance = comp, \output_control_1b|CRC_reg[6] , output_control_1b|CRC_reg[6], top, 1
instance = comp, \output_control_1b|poly_div[4]~DUPLICATE , output_control_1b|poly_div[4]~DUPLICATE, top, 1
instance = comp, \output_control_1b|CRC_reg~1 , output_control_1b|CRC_reg~1, top, 1
instance = comp, \output_control_1b|CRC_reg[4] , output_control_1b|CRC_reg[4], top, 1
instance = comp, \output_control_1b|poly_div[5]~DUPLICATE , output_control_1b|poly_div[5]~DUPLICATE, top, 1
instance = comp, \output_control_1b|CRC_reg~2 , output_control_1b|CRC_reg~2, top, 1
instance = comp, \output_control_1b|CRC_reg[5] , output_control_1b|CRC_reg[5], top, 1
instance = comp, \output_control_1b|CRC_reg~4 , output_control_1b|CRC_reg~4, top, 1
instance = comp, \output_control_1b|CRC_reg[7] , output_control_1b|CRC_reg[7], top, 1
instance = comp, \output_control_1b|Mux0~1 , output_control_1b|Mux0~1, top, 1
instance = comp, \output_control_1b|Mux0~0 , output_control_1b|Mux0~0, top, 1
instance = comp, \output_control_1b|poly_div[11]~DUPLICATE , output_control_1b|poly_div[11]~DUPLICATE, top, 1
instance = comp, \output_control_1b|CRC_reg~8 , output_control_1b|CRC_reg~8, top, 1
instance = comp, \output_control_1b|CRC_reg[11] , output_control_1b|CRC_reg[11], top, 1
instance = comp, \output_control_1b|CRC_reg~6 , output_control_1b|CRC_reg~6, top, 1
instance = comp, \output_control_1b|CRC_reg[9] , output_control_1b|CRC_reg[9], top, 1
instance = comp, \output_control_1b|CRC_reg~7 , output_control_1b|CRC_reg~7, top, 1
instance = comp, \output_control_1b|CRC_reg[10] , output_control_1b|CRC_reg[10], top, 1
instance = comp, \output_control_1b|CRC_reg~5 , output_control_1b|CRC_reg~5, top, 1
instance = comp, \output_control_1b|CRC_reg[8] , output_control_1b|CRC_reg[8], top, 1
instance = comp, \output_control_1b|Mux0~2 , output_control_1b|Mux0~2, top, 1
instance = comp, \output_control_1b|CRC_reg~9 , output_control_1b|CRC_reg~9, top, 1
instance = comp, \output_control_1b|CRC_reg[13] , output_control_1b|CRC_reg[13], top, 1
instance = comp, \output_control_1b|poly_div[12]~DUPLICATE , output_control_1b|poly_div[12]~DUPLICATE, top, 1
instance = comp, \output_control_1b|CRC_reg~10 , output_control_1b|CRC_reg~10, top, 1
instance = comp, \output_control_1b|CRC_reg[12] , output_control_1b|CRC_reg[12], top, 1
instance = comp, \output_control_1b|Mux0~3 , output_control_1b|Mux0~3, top, 1
instance = comp, \output_control_1b|Mux0~4 , output_control_1b|Mux0~4, top, 1
instance = comp, \output_control_1b|i~5 , output_control_1b|i~5, top, 1
instance = comp, \output_control_1b|i[7] , output_control_1b|i[7], top, 1
instance = comp, \output_control_1b|i[31] , output_control_1b|i[31], top, 1
instance = comp, \output_control_1b|Add0~1 , output_control_1b|Add0~1, top, 1
instance = comp, \output_control_1b|i~29 , output_control_1b|i~29, top, 1
instance = comp, \output_control_1b|i[31]~DUPLICATE , output_control_1b|i[31]~DUPLICATE, top, 1
instance = comp, \output_control_1b|Equal3~2 , output_control_1b|Equal3~2, top, 1
instance = comp, \output_control_1b|Equal4~0 , output_control_1b|Equal4~0, top, 1
instance = comp, \output_control_1b|Equal4~1 , output_control_1b|Equal4~1, top, 1
instance = comp, \output_control_1b|i~1 , output_control_1b|i~1, top, 1
instance = comp, \output_control_1b|Equal5~0 , output_control_1b|Equal5~0, top, 1
instance = comp, \output_control_1b|Equal5~1 , output_control_1b|Equal5~1, top, 1
instance = comp, \output_control_1b|Equal5~2 , output_control_1b|Equal5~2, top, 1
instance = comp, \output_control_1b|Mux47~0 , output_control_1b|Mux47~0, top, 1
instance = comp, \output_control_1b|Mux47~1 , output_control_1b|Mux47~1, top, 1
instance = comp, \output_control_1b|tick_WRITE , output_control_1b|tick_WRITE, top, 1
instance = comp, \FSM_1b|Mux2~0 , FSM_1b|Mux2~0, top, 1
instance = comp, \FSM_1b|state_next[0] , FSM_1b|state_next[0], top, 1
instance = comp, \state_change_1b|state_reg[0] , state_change_1b|state_reg[0], top, 1
instance = comp, \FSM_1b|Mux1~0 , FSM_1b|Mux1~0, top, 1
instance = comp, \FSM_1b|state_next[1] , FSM_1b|state_next[1], top, 1
instance = comp, \state_change_1b|state_reg[1] , state_change_1b|state_reg[1], top, 1
instance = comp, \output_control_1b|Mux48~0 , output_control_1b|Mux48~0, top, 1
instance = comp, \output_control_1b|wren , output_control_1b|wren, top, 1
instance = comp, \output_control_1a|CRC_reg[12] , output_control_1a|CRC_reg[12], top, 1
instance = comp, \output_control_1a|CRC_reg~9 , output_control_1a|CRC_reg~9, top, 1
instance = comp, \output_control_1a|CRC_reg[13] , output_control_1a|CRC_reg[13], top, 1
instance = comp, \output_control_1a|Mux0~3 , output_control_1a|Mux0~3, top, 1
instance = comp, \output_control_1a|CRC_reg~7 , output_control_1a|CRC_reg~7, top, 1
instance = comp, \output_control_1a|CRC_reg[10] , output_control_1a|CRC_reg[10], top, 1
instance = comp, \output_control_1a|poly_div[11] , output_control_1a|poly_div[11], top, 1
instance = comp, \output_control_1a|CRC_reg~8 , output_control_1a|CRC_reg~8, top, 1
instance = comp, \output_control_1a|CRC_reg[11] , output_control_1a|CRC_reg[11], top, 1
instance = comp, \output_control_1a|CRC_reg~6 , output_control_1a|CRC_reg~6, top, 1
instance = comp, \output_control_1a|CRC_reg[9] , output_control_1a|CRC_reg[9], top, 1
instance = comp, \output_control_1a|CRC_reg~5 , output_control_1a|CRC_reg~5, top, 1
instance = comp, \output_control_1a|CRC_reg[8] , output_control_1a|CRC_reg[8], top, 1
instance = comp, \output_control_1a|Mux0~2 , output_control_1a|Mux0~2, top, 1
instance = comp, \output_control_1a|CRC_reg~3 , output_control_1a|CRC_reg~3, top, 1
instance = comp, \output_control_1a|CRC_reg[6] , output_control_1a|CRC_reg[6], top, 1
instance = comp, \output_control_1a|CRC_reg~1 , output_control_1a|CRC_reg~1, top, 1
instance = comp, \output_control_1a|CRC_reg[4] , output_control_1a|CRC_reg[4], top, 1
instance = comp, \output_control_1a|CRC_reg~4 , output_control_1a|CRC_reg~4, top, 1
instance = comp, \output_control_1a|CRC_reg[7] , output_control_1a|CRC_reg[7], top, 1
instance = comp, \output_control_1a|CRC_reg~2 , output_control_1a|CRC_reg~2, top, 1
instance = comp, \output_control_1a|CRC_reg[5] , output_control_1a|CRC_reg[5], top, 1
instance = comp, \output_control_1a|Mux0~1 , output_control_1a|Mux0~1, top, 1
instance = comp, \output_control_1a|Mux0~0 , output_control_1a|Mux0~0, top, 1
instance = comp, \output_control_1a|Mux0~4 , output_control_1a|Mux0~4, top, 1
instance = comp, \output_control_1a|i~12 , output_control_1a|i~12, top, 1
instance = comp, \output_control_1a|i[10] , output_control_1a|i[10], top, 1
instance = comp, \output_control_1a|Equal3~0 , output_control_1a|Equal3~0, top, 1
instance = comp, \output_control_1a|Equal4~0 , output_control_1a|Equal4~0, top, 1
instance = comp, \output_control_1a|Equal4~1 , output_control_1a|Equal4~1, top, 1
instance = comp, \output_control_1a|i~13 , output_control_1a|i~13, top, 1
instance = comp, \output_control_1a|Equal5~5 , output_control_1a|Equal5~5, top, 1
instance = comp, \output_control_1a|Equal5~6 , output_control_1a|Equal5~6, top, 1
instance = comp, \output_control_1a|Mux47~0 , output_control_1a|Mux47~0, top, 1
instance = comp, \output_control_1a|Mux47~1 , output_control_1a|Mux47~1, top, 1
instance = comp, \output_control_1a|tick_WRITE , output_control_1a|tick_WRITE, top, 1
instance = comp, \FSM_1a|Mux2~0 , FSM_1a|Mux2~0, top, 1
instance = comp, \FSM_1a|state_next[0] , FSM_1a|state_next[0], top, 1
instance = comp, \state_change_1a|state_reg[0] , state_change_1a|state_reg[0], top, 1
instance = comp, \FSM_1a|Mux0~0 , FSM_1a|Mux0~0, top, 1
instance = comp, \FSM_1a|Mux0~1 , FSM_1a|Mux0~1, top, 1
instance = comp, \FSM_1a|state_next[2] , FSM_1a|state_next[2], top, 1
instance = comp, \state_change_1a|state_reg[2] , state_change_1a|state_reg[2], top, 1
instance = comp, \output_control_1a|clk_oe , output_control_1a|clk_oe, top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[0] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[0], top, 1
instance = comp, \output_control_1a|data_oe , output_control_1a|data_oe, top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[1] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[1], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[2] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[2], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[3] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[3], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[4] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[4], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[5] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[5], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[6] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[6], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[7] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[7], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[8] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[8], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[9] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[9], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[10] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[10], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[11] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[11], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[12] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[12], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[13] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[13], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[14] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[14], top, 1
instance = comp, \DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[15] , DDIO_OUT_data|ALTDDIO_OUT_component|auto_generated|ddio_outa[15], top, 1
instance = comp, \datain[14]~input , datain[14]~input, top, 1
instance = comp, \clkin~input , clkin~input, top, 1
instance = comp, \clkin~inputCLKENA0 , clkin~inputCLKENA0, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[14] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[14], top, 1
instance = comp, \datain[15]~input , datain[15]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[15] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[15], top, 1
instance = comp, \output_control_2a|tick_WAIT~1 , output_control_2a|tick_WAIT~1, top, 1
instance = comp, \output_control_2a|tick_WAIT , output_control_2a|tick_WAIT, top, 1
instance = comp, \FSM_2a|Mux1~0 , FSM_2a|Mux1~0, top, 1
instance = comp, \FSM_2a|state_next[1] , FSM_2a|state_next[1], top, 1
instance = comp, \state_change_2a|state_reg[1] , state_change_2a|state_reg[1], top, 1
instance = comp, \state_change_2a|state_reg[2] , state_change_2a|state_reg[2], top, 1
instance = comp, \output_control_2a|tick_WAIT~0 , output_control_2a|tick_WAIT~0, top, 1
instance = comp, \output_control_2a|counter[1]~0 , output_control_2a|counter[1]~0, top, 1
instance = comp, \output_control_2a|Mux20~0 , output_control_2a|Mux20~0, top, 1
instance = comp, \output_control_2a|counter[1]~1 , output_control_2a|counter[1]~1, top, 1
instance = comp, \output_control_2a|counter[0] , output_control_2a|counter[0], top, 1
instance = comp, \output_control_2a|Mux19~0 , output_control_2a|Mux19~0, top, 1
instance = comp, \output_control_2a|counter[1] , output_control_2a|counter[1], top, 1
instance = comp, \output_control_2a|Mux18~0 , output_control_2a|Mux18~0, top, 1
instance = comp, \output_control_2a|counter[2] , output_control_2a|counter[2], top, 1
instance = comp, \output_control_2a|Mux17~0 , output_control_2a|Mux17~0, top, 1
instance = comp, \output_control_2a|counter[3] , output_control_2a|counter[3], top, 1
instance = comp, \output_control_2a|Add1~0 , output_control_2a|Add1~0, top, 1
instance = comp, \output_control_2a|Mux16~0 , output_control_2a|Mux16~0, top, 1
instance = comp, \output_control_2a|counter[4] , output_control_2a|counter[4], top, 1
instance = comp, \output_control_2a|Mux15~0 , output_control_2a|Mux15~0, top, 1
instance = comp, \output_control_2a|counter[5] , output_control_2a|counter[5], top, 1
instance = comp, \output_control_2a|Equal2~0 , output_control_2a|Equal2~0, top, 1
instance = comp, \output_control_2a|Equal2~1 , output_control_2a|Equal2~1, top, 1
instance = comp, \output_control_2a|wren~0 , output_control_2a|wren~0, top, 1
instance = comp, \output_control_2a|wren , output_control_2a|wren, top, 1
instance = comp, \datain[0]~input , datain[0]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[0] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[0], top, 1
instance = comp, \output_control_2a|tick_LAST~0 , output_control_2a|tick_LAST~0, top, 1
instance = comp, \output_control_2a|address[0]~0 , output_control_2a|address[0]~0, top, 1
instance = comp, \output_control_2a|address[0]~1 , output_control_2a|address[0]~1, top, 1
instance = comp, \output_control_2a|address[0]~2 , output_control_2a|address[0]~2, top, 1
instance = comp, \output_control_2a|address[0] , output_control_2a|address[0], top, 1
instance = comp, \output_control_2a|Mux58~0 , output_control_2a|Mux58~0, top, 1
instance = comp, \output_control_2a|address[0]~DUPLICATE , output_control_2a|address[0]~DUPLICATE, top, 1
instance = comp, \output_control_2a|address[1] , output_control_2a|address[1], top, 1
instance = comp, \output_control_2a|Mux57~0 , output_control_2a|Mux57~0, top, 1
instance = comp, \output_control_2a|address[1]~DUPLICATE , output_control_2a|address[1]~DUPLICATE, top, 1
instance = comp, \output_control_2a|Mux56~0 , output_control_2a|Mux56~0, top, 1
instance = comp, \output_control_2a|address[2] , output_control_2a|address[2], top, 1
instance = comp, \output_control_2a|Mux55~0 , output_control_2a|Mux55~0, top, 1
instance = comp, \output_control_2a|address[3] , output_control_2a|address[3], top, 1
instance = comp, \output_control_2a|Add2~0 , output_control_2a|Add2~0, top, 1
instance = comp, \output_control_2a|Mux54~0 , output_control_2a|Mux54~0, top, 1
instance = comp, \output_control_2a|address[4] , output_control_2a|address[4], top, 1
instance = comp, \state_change_2b|state_reg[0] , state_change_2b|state_reg[0], top, 1
instance = comp, \output_control_2b|Mux58~0 , output_control_2b|Mux58~0, top, 1
instance = comp, \output_control_2b|Add0~125 , output_control_2b|Add0~125, top, 1
instance = comp, \output_control_2b|Mux57~0 , output_control_2b|Mux57~0, top, 1
instance = comp, \output_control_2b|address[1] , output_control_2b|address[1], top, 1
instance = comp, \output_control_2b|address[2] , output_control_2b|address[2], top, 1
instance = comp, \output_control_2b|Mux56~0 , output_control_2b|Mux56~0, top, 1
instance = comp, \output_control_2b|address[2]~DUPLICATE , output_control_2b|address[2]~DUPLICATE, top, 1
instance = comp, \output_control_2b|Add2~0 , output_control_2b|Add2~0, top, 1
instance = comp, \output_control_2b|Mux55~0 , output_control_2b|Mux55~0, top, 1
instance = comp, \output_control_2b|address[3] , output_control_2b|address[3], top, 1
instance = comp, \output_control_2b|Mux19~0 , output_control_2b|Mux19~0, top, 1
instance = comp, \output_control_2b|counter[5]~1 , output_control_2b|counter[5]~1, top, 1
instance = comp, \output_control_2b|counter[1] , output_control_2b|counter[1], top, 1
instance = comp, \output_control_2b|Equal2~0 , output_control_2b|Equal2~0, top, 1
instance = comp, \output_control_2b|Mux54~0 , output_control_2b|Mux54~0, top, 1
instance = comp, \output_control_2b|Mux54~1 , output_control_2b|Mux54~1, top, 1
instance = comp, \output_control_2b|address[4]~1 , output_control_2b|address[4]~1, top, 1
instance = comp, \output_control_2b|address[4] , output_control_2b|address[4], top, 1
instance = comp, \output_control_2b|address[4]~_wirecell , output_control_2b|address[4]~_wirecell, top, 1
instance = comp, \datain[1]~input , datain[1]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[1] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[1], top, 1
instance = comp, \datain[2]~input , datain[2]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[2] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[2], top, 1
instance = comp, \datain[3]~input , datain[3]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[3] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[3], top, 1
instance = comp, \datain[4]~input , datain[4]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[4] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[4], top, 1
instance = comp, \datain[5]~input , datain[5]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[5] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[5], top, 1
instance = comp, \datain[6]~input , datain[6]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[6] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[6], top, 1
instance = comp, \datain[7]~input , datain[7]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[7] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[7], top, 1
instance = comp, \datain[8]~input , datain[8]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[8] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[8], top, 1
instance = comp, \datain[9]~input , datain[9]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[9] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[9], top, 1
instance = comp, \datain[10]~input , datain[10]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[10] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[10], top, 1
instance = comp, \datain[11]~input , datain[11]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[11] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[11], top, 1
instance = comp, \datain[12]~input , datain[12]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[12] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[12], top, 1
instance = comp, \datain[13]~input , datain[13]~input, top, 1
instance = comp, \DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[13] , DDIO_IN_inst|ALTDDIO_IN_component|auto_generated|ddio_ina[13], top, 1
instance = comp, \RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 , RAM2_inst|altsyncram_component|auto_generated|ram_block1a0, top, 1
instance = comp, \output_control_2b|Mux3~0 , output_control_2b|Mux3~0, top, 1
instance = comp, \output_control_2b|poly_div[9]~0 , output_control_2b|poly_div[9]~0, top, 1
instance = comp, \output_control_2b|poly_div[11] , output_control_2b|poly_div[11], top, 1
instance = comp, \output_control_2b|Mux4~0 , output_control_2b|Mux4~0, top, 1
instance = comp, \output_control_2b|poly_div[10] , output_control_2b|poly_div[10], top, 1
instance = comp, \output_control_2b|Mux64~0 , output_control_2b|Mux64~0, top, 1
instance = comp, \output_control_2b|CRC_reg[10]~0 , output_control_2b|CRC_reg[10]~0, top, 1
instance = comp, \output_control_2b|CRC_reg[10] , output_control_2b|CRC_reg[10], top, 1
instance = comp, \output_control_2b|Mux5~0 , output_control_2b|Mux5~0, top, 1
instance = comp, \output_control_2b|poly_div[9] , output_control_2b|poly_div[9], top, 1
instance = comp, \output_control_2b|poly_div[9]~_wirecell , output_control_2b|poly_div[9]~_wirecell, top, 1
instance = comp, \output_control_2b|poly_div[8] , output_control_2b|poly_div[8], top, 1
instance = comp, \output_control_2b|Mux66~0 , output_control_2b|Mux66~0, top, 1
instance = comp, \output_control_2b|CRC_reg[8] , output_control_2b|CRC_reg[8], top, 1
instance = comp, \output_control_2b|Mux65~0 , output_control_2b|Mux65~0, top, 1
instance = comp, \output_control_2b|CRC_reg[9] , output_control_2b|CRC_reg[9], top, 1
instance = comp, \output_control_2b|Mux63~0 , output_control_2b|Mux63~0, top, 1
instance = comp, \output_control_2b|CRC_reg[11] , output_control_2b|CRC_reg[11], top, 1
instance = comp, \output_control_2b|Mux0~2 , output_control_2b|Mux0~2, top, 1
instance = comp, \output_control_2b|poly_div[7] , output_control_2b|poly_div[7], top, 1
instance = comp, \output_control_2b|Mux67~0 , output_control_2b|Mux67~0, top, 1
instance = comp, \output_control_2b|CRC_reg[7] , output_control_2b|CRC_reg[7], top, 1
instance = comp, \output_control_2b|poly_div[6] , output_control_2b|poly_div[6], top, 1
instance = comp, \output_control_2b|poly_div[5] , output_control_2b|poly_div[5], top, 1
instance = comp, \output_control_2b|poly_div[4]~DUPLICATE , output_control_2b|poly_div[4]~DUPLICATE, top, 1
instance = comp, \output_control_2b|Mux70~0 , output_control_2b|Mux70~0, top, 1
instance = comp, \output_control_2b|CRC_reg[4] , output_control_2b|CRC_reg[4], top, 1
instance = comp, \output_control_2b|Mux69~0 , output_control_2b|Mux69~0, top, 1
instance = comp, \output_control_2b|CRC_reg[5] , output_control_2b|CRC_reg[5], top, 1
instance = comp, \output_control_2b|Mux68~0 , output_control_2b|Mux68~0, top, 1
instance = comp, \output_control_2b|CRC_reg[6] , output_control_2b|CRC_reg[6], top, 1
instance = comp, \output_control_2b|Mux0~1 , output_control_2b|Mux0~1, top, 1
instance = comp, \output_control_2b|Mux61~0 , output_control_2b|Mux61~0, top, 1
instance = comp, \output_control_2b|CRC_reg[13] , output_control_2b|CRC_reg[13], top, 1
instance = comp, \output_control_2b|Mux62~0 , output_control_2b|Mux62~0, top, 1
instance = comp, \output_control_2b|CRC_reg[12] , output_control_2b|CRC_reg[12], top, 1
instance = comp, \output_control_2b|Mux0~3 , output_control_2b|Mux0~3, top, 1
instance = comp, \output_control_2b|poly_div[4] , output_control_2b|poly_div[4], top, 1
instance = comp, \output_control_2b|poly_div[3] , output_control_2b|poly_div[3], top, 1
instance = comp, \output_control_2b|poly_div[2] , output_control_2b|poly_div[2], top, 1
instance = comp, \output_control_2b|poly_div[1] , output_control_2b|poly_div[1], top, 1
instance = comp, \output_control_2b|poly_div[0] , output_control_2b|poly_div[0], top, 1
instance = comp, \output_control_2b|Mux74~0 , output_control_2b|Mux74~0, top, 1
instance = comp, \output_control_2b|CRC_reg[0] , output_control_2b|CRC_reg[0], top, 1
instance = comp, \output_control_2b|Mux72~0 , output_control_2b|Mux72~0, top, 1
instance = comp, \output_control_2b|CRC_reg[2] , output_control_2b|CRC_reg[2], top, 1
instance = comp, \output_control_2b|Mux71~0 , output_control_2b|Mux71~0, top, 1
instance = comp, \output_control_2b|CRC_reg[3] , output_control_2b|CRC_reg[3], top, 1
instance = comp, \output_control_2b|Mux73~0 , output_control_2b|Mux73~0, top, 1
instance = comp, \output_control_2b|CRC_reg[1] , output_control_2b|CRC_reg[1], top, 1
instance = comp, \output_control_2b|Mux0~0 , output_control_2b|Mux0~0, top, 1
instance = comp, \output_control_2b|i[3] , output_control_2b|i[3], top, 1
instance = comp, \output_control_2b|Mux0~4 , output_control_2b|Mux0~4, top, 1
instance = comp, \output_control_2b|i[1]~0 , output_control_2b|i[1]~0, top, 1
instance = comp, \output_control_2b|i[0] , output_control_2b|i[0], top, 1
instance = comp, \output_control_2b|Add0~89 , output_control_2b|Add0~89, top, 1
instance = comp, \output_control_2b|Mux51~0 , output_control_2b|Mux51~0, top, 1
instance = comp, \output_control_2b|i[1] , output_control_2b|i[1], top, 1
instance = comp, \output_control_2b|Add0~93 , output_control_2b|Add0~93, top, 1
instance = comp, \output_control_2b|Mux50~0 , output_control_2b|Mux50~0, top, 1
instance = comp, \output_control_2b|i[2] , output_control_2b|i[2], top, 1
instance = comp, \output_control_2b|Add0~97 , output_control_2b|Add0~97, top, 1
instance = comp, \output_control_2b|Mux49~0 , output_control_2b|Mux49~0, top, 1
instance = comp, \output_control_2b|i[3]~DUPLICATE , output_control_2b|i[3]~DUPLICATE, top, 1
instance = comp, \output_control_2b|Add0~65 , output_control_2b|Add0~65, top, 1
instance = comp, \output_control_2b|i[4] , output_control_2b|i[4], top, 1
instance = comp, \output_control_2b|Add0~85 , output_control_2b|Add0~85, top, 1
instance = comp, \output_control_2b|i[5] , output_control_2b|i[5], top, 1
instance = comp, \output_control_2b|Add0~81 , output_control_2b|Add0~81, top, 1
instance = comp, \output_control_2b|i[6] , output_control_2b|i[6], top, 1
instance = comp, \output_control_2b|Add0~77 , output_control_2b|Add0~77, top, 1
instance = comp, \output_control_2b|i[7] , output_control_2b|i[7], top, 1
instance = comp, \output_control_2b|Add0~73 , output_control_2b|Add0~73, top, 1
instance = comp, \output_control_2b|i[8] , output_control_2b|i[8], top, 1
instance = comp, \output_control_2b|Add0~69 , output_control_2b|Add0~69, top, 1
instance = comp, \output_control_2b|i[9] , output_control_2b|i[9], top, 1
instance = comp, \output_control_2b|Add0~61 , output_control_2b|Add0~61, top, 1
instance = comp, \output_control_2b|i[10] , output_control_2b|i[10], top, 1
instance = comp, \output_control_2b|Add0~121 , output_control_2b|Add0~121, top, 1
instance = comp, \output_control_2b|i[11] , output_control_2b|i[11], top, 1
instance = comp, \output_control_2b|Add0~117 , output_control_2b|Add0~117, top, 1
instance = comp, \output_control_2b|i[12] , output_control_2b|i[12], top, 1
instance = comp, \output_control_2b|Add0~113 , output_control_2b|Add0~113, top, 1
instance = comp, \output_control_2b|i[13]~DUPLICATE , output_control_2b|i[13]~DUPLICATE, top, 1
instance = comp, \output_control_2b|Add0~109 , output_control_2b|Add0~109, top, 1
instance = comp, \output_control_2b|i[14] , output_control_2b|i[14], top, 1
instance = comp, \output_control_2b|Add0~13 , output_control_2b|Add0~13, top, 1
instance = comp, \output_control_2b|i[15] , output_control_2b|i[15], top, 1
instance = comp, \output_control_2b|Add0~57 , output_control_2b|Add0~57, top, 1
instance = comp, \output_control_2b|i[16] , output_control_2b|i[16], top, 1
instance = comp, \output_control_2b|Add0~105 , output_control_2b|Add0~105, top, 1
instance = comp, \output_control_2b|i[17] , output_control_2b|i[17], top, 1
instance = comp, \output_control_2b|Add0~101 , output_control_2b|Add0~101, top, 1
instance = comp, \output_control_2b|i[18] , output_control_2b|i[18], top, 1
instance = comp, \output_control_2b|Add0~9 , output_control_2b|Add0~9, top, 1
instance = comp, \output_control_2b|i[19] , output_control_2b|i[19], top, 1
instance = comp, \output_control_2b|Add0~5 , output_control_2b|Add0~5, top, 1
instance = comp, \output_control_2b|i[20] , output_control_2b|i[20], top, 1
instance = comp, \output_control_2b|Add0~33 , output_control_2b|Add0~33, top, 1
instance = comp, \output_control_2b|i[21] , output_control_2b|i[21], top, 1
instance = comp, \output_control_2b|Add0~29 , output_control_2b|Add0~29, top, 1
instance = comp, \output_control_2b|i[22] , output_control_2b|i[22], top, 1
instance = comp, \output_control_2b|Add0~25 , output_control_2b|Add0~25, top, 1
instance = comp, \output_control_2b|i[23] , output_control_2b|i[23], top, 1
instance = comp, \output_control_2b|Add0~21 , output_control_2b|Add0~21, top, 1
instance = comp, \output_control_2b|i[24] , output_control_2b|i[24], top, 1
instance = comp, \output_control_2b|Add0~17 , output_control_2b|Add0~17, top, 1
instance = comp, \output_control_2b|i[25] , output_control_2b|i[25], top, 1
instance = comp, \output_control_2b|Equal3~0 , output_control_2b|Equal3~0, top, 1
instance = comp, \output_control_2b|i[16]~DUPLICATE , output_control_2b|i[16]~DUPLICATE, top, 1
instance = comp, \output_control_2b|Equal3~2 , output_control_2b|Equal3~2, top, 1
instance = comp, \output_control_2b|i[11]~DUPLICATE , output_control_2b|i[11]~DUPLICATE, top, 1
instance = comp, \output_control_2b|i[12]~DUPLICATE , output_control_2b|i[12]~DUPLICATE, top, 1
instance = comp, \output_control_2b|i[13] , output_control_2b|i[13], top, 1
instance = comp, \output_control_2b|Equal3~4 , output_control_2b|Equal3~4, top, 1
instance = comp, \output_control_2b|i[4]~DUPLICATE , output_control_2b|i[4]~DUPLICATE, top, 1
instance = comp, \output_control_2b|i[18]~DUPLICATE , output_control_2b|i[18]~DUPLICATE, top, 1
instance = comp, \output_control_2b|Equal3~3 , output_control_2b|Equal3~3, top, 1
instance = comp, \output_control_2b|Equal3~5 , output_control_2b|Equal3~5, top, 1
instance = comp, \output_control_2b|Add0~37 , output_control_2b|Add0~37, top, 1
instance = comp, \output_control_2b|i[26] , output_control_2b|i[26], top, 1
instance = comp, \output_control_2b|Add0~41 , output_control_2b|Add0~41, top, 1
instance = comp, \output_control_2b|i[27] , output_control_2b|i[27], top, 1
instance = comp, \output_control_2b|Add0~45 , output_control_2b|Add0~45, top, 1
instance = comp, \output_control_2b|i[28] , output_control_2b|i[28], top, 1
instance = comp, \output_control_2b|Add0~49 , output_control_2b|Add0~49, top, 1
instance = comp, \output_control_2b|i[29] , output_control_2b|i[29], top, 1
instance = comp, \output_control_2b|Add0~53 , output_control_2b|Add0~53, top, 1
instance = comp, \output_control_2b|i[30] , output_control_2b|i[30], top, 1
instance = comp, \output_control_2b|Equal3~1 , output_control_2b|Equal3~1, top, 1
instance = comp, \output_control_2b|Add0~1 , output_control_2b|Add0~1, top, 1
instance = comp, \output_control_2b|i[31] , output_control_2b|i[31], top, 1
instance = comp, \output_control_2b|Equal3~6 , output_control_2b|Equal3~6, top, 1
instance = comp, \output_control_2b|poly_div[13]~1 , output_control_2b|poly_div[13]~1, top, 1
instance = comp, \output_control_2b|poly_div[13] , output_control_2b|poly_div[13], top, 1
instance = comp, \output_control_2b|poly_div[13]~_wirecell , output_control_2b|poly_div[13]~_wirecell, top, 1
instance = comp, \output_control_2b|poly_div[12] , output_control_2b|poly_div[12], top, 1
instance = comp, \output_control_2b|Equal4~1 , output_control_2b|Equal4~1, top, 1
instance = comp, \output_control_2b|Equal4~0 , output_control_2b|Equal4~0, top, 1
instance = comp, \output_control_2b|Equal4~2 , output_control_2b|Equal4~2, top, 1
instance = comp, \output_control_2b|tick_NEXT~0 , output_control_2b|tick_NEXT~0, top, 1
instance = comp, \output_control_2b|tick_NEXT , output_control_2b|tick_NEXT, top, 1
instance = comp, \output_control_2b|Mux18~0 , output_control_2b|Mux18~0, top, 1
instance = comp, \output_control_2b|counter[2] , output_control_2b|counter[2], top, 1
instance = comp, \output_control_2b|Mux17~0 , output_control_2b|Mux17~0, top, 1
instance = comp, \output_control_2b|counter[3] , output_control_2b|counter[3], top, 1
instance = comp, \output_control_2b|Add1~0 , output_control_2b|Add1~0, top, 1
instance = comp, \output_control_2b|Mux16~0 , output_control_2b|Mux16~0, top, 1
instance = comp, \output_control_2b|counter[4] , output_control_2b|counter[4], top, 1
instance = comp, \output_control_2b|Mux15~0 , output_control_2b|Mux15~0, top, 1
instance = comp, \output_control_2b|counter[5] , output_control_2b|counter[5], top, 1
instance = comp, \output_control_2b|Equal2~1 , output_control_2b|Equal2~1, top, 1
instance = comp, \output_control_2b|tick_CRC , output_control_2b|tick_CRC, top, 1
instance = comp, \FSM_2b|Mux2~1 , FSM_2b|Mux2~1, top, 1
instance = comp, \output_control_2b|Mux60~0 , output_control_2b|Mux60~0, top, 1
instance = comp, \output_control_2b|tick_CRC~DUPLICATE , output_control_2b|tick_CRC~DUPLICATE, top, 1
instance = comp, \output_control_2b|tick_WAIT~1 , output_control_2b|tick_WAIT~1, top, 1
instance = comp, \output_control_2b|tick_WAIT , output_control_2b|tick_WAIT, top, 1
instance = comp, \FSM_2b|Mux1~0 , FSM_2b|Mux1~0, top, 1
instance = comp, \FSM_2b|state_next[1] , FSM_2b|state_next[1], top, 1
instance = comp, \state_change_2b|state_reg[1] , state_change_2b|state_reg[1], top, 1
instance = comp, \output_control_2b|tick_WAIT~0 , output_control_2b|tick_WAIT~0, top, 1
instance = comp, \output_control_2b|counter[5]~0 , output_control_2b|counter[5]~0, top, 1
instance = comp, \output_control_2b|Mux20~0 , output_control_2b|Mux20~0, top, 1
instance = comp, \output_control_2b|counter[0] , output_control_2b|counter[0], top, 1
instance = comp, \output_control_2b|always0~0 , output_control_2b|always0~0, top, 1
instance = comp, \output_control_2b|address[3]~0 , output_control_2b|address[3]~0, top, 1
instance = comp, \output_control_2b|address[0] , output_control_2b|address[0], top, 1
instance = comp, \FSM_2b|Mux2~0 , FSM_2b|Mux2~0, top, 1
instance = comp, \output_control_2b|tick_LAST~0 , output_control_2b|tick_LAST~0, top, 1
instance = comp, \output_control_2b|tick_LAST , output_control_2b|tick_LAST, top, 1
instance = comp, \FSM_2b|Mux0~0 , FSM_2b|Mux0~0, top, 1
instance = comp, \FSM_2b|state_next[2] , FSM_2b|state_next[2], top, 1
instance = comp, \state_change_2b|state_reg[2] , state_change_2b|state_reg[2], top, 1
instance = comp, \output_control_2b|tick_READ~0 , output_control_2b|tick_READ~0, top, 1
instance = comp, \output_control_2b|tick_READ , output_control_2b|tick_READ, top, 1
instance = comp, \FSM_2b|Mux2~2 , FSM_2b|Mux2~2, top, 1
instance = comp, \FSM_2b|state_next[0] , FSM_2b|state_next[0], top, 1
instance = comp, \state_change_2b|state_reg[0]~DUPLICATE , state_change_2b|state_reg[0]~DUPLICATE, top, 1
instance = comp, \output_control_2b|wren~0 , output_control_2b|wren~0, top, 1
instance = comp, \output_control_2b|wren , output_control_2b|wren, top, 1
instance = comp, \output_control_2a|Mux76~0 , output_control_2a|Mux76~0, top, 1
instance = comp, \output_control_2a|Mux60~0 , output_control_2a|Mux60~0, top, 1
instance = comp, \output_control_2a|tick_CRC , output_control_2a|tick_CRC, top, 1
instance = comp, \output_control_2a|tick_READ~0 , output_control_2a|tick_READ~0, top, 1
instance = comp, \output_control_2a|tick_READ , output_control_2a|tick_READ, top, 1
instance = comp, \FSM_2a|Mux2~0 , FSM_2a|Mux2~0, top, 1
instance = comp, \FSM_2a|state_next[0] , FSM_2a|state_next[0], top, 1
instance = comp, \state_change_2a|state_reg[0] , state_change_2a|state_reg[0], top, 1
instance = comp, \output_control_2a|tick_NEXT~0 , output_control_2a|tick_NEXT~0, top, 1
instance = comp, \output_control_2a|tick_NEXT , output_control_2a|tick_NEXT, top, 1
instance = comp, \output_control_2a|tick_LAST~1 , output_control_2a|tick_LAST~1, top, 1
instance = comp, \output_control_2a|tick_LAST~2 , output_control_2a|tick_LAST~2, top, 1
instance = comp, \output_control_2a|tick_LAST , output_control_2a|tick_LAST, top, 1
instance = comp, \FSM_2a|Mux0~0 , FSM_2a|Mux0~0, top, 1
instance = comp, \FSM_2a|state_next[2] , FSM_2a|state_next[2], top, 1
instance = comp, \state_change_2a|state_reg[2]~DUPLICATE , state_change_2a|state_reg[2]~DUPLICATE, top, 1
instance = comp, \output_control_2a|i[1]~0 , output_control_2a|i[1]~0, top, 1
instance = comp, \output_control_2a|i[7] , output_control_2a|i[7], top, 1
instance = comp, \output_control_2a|Add0~13 , output_control_2a|Add0~13, top, 1
instance = comp, \output_control_2a|i[0] , output_control_2a|i[0], top, 1
instance = comp, \output_control_2a|Add0~89 , output_control_2a|Add0~89, top, 1
instance = comp, \output_control_2a|Mux51~0 , output_control_2a|Mux51~0, top, 1
instance = comp, \output_control_2a|i[1] , output_control_2a|i[1], top, 1
instance = comp, \output_control_2a|Add0~93 , output_control_2a|Add0~93, top, 1
instance = comp, \output_control_2a|Mux50~0 , output_control_2a|Mux50~0, top, 1
instance = comp, \output_control_2a|i[2] , output_control_2a|i[2], top, 1
instance = comp, \output_control_2a|Add0~97 , output_control_2a|Add0~97, top, 1
instance = comp, \output_control_2a|Mux49~0 , output_control_2a|Mux49~0, top, 1
instance = comp, \output_control_2a|i[3] , output_control_2a|i[3], top, 1
instance = comp, \output_control_2a|Add0~5 , output_control_2a|Add0~5, top, 1
instance = comp, \output_control_2a|i[4] , output_control_2a|i[4], top, 1
instance = comp, \output_control_2a|Add0~1 , output_control_2a|Add0~1, top, 1
instance = comp, \output_control_2a|i[5] , output_control_2a|i[5], top, 1
instance = comp, \output_control_2a|Add0~53 , output_control_2a|Add0~53, top, 1
instance = comp, \output_control_2a|i[6] , output_control_2a|i[6], top, 1
instance = comp, \output_control_2a|Add0~9 , output_control_2a|Add0~9, top, 1
instance = comp, \output_control_2a|i[7]~DUPLICATE , output_control_2a|i[7]~DUPLICATE, top, 1
instance = comp, \output_control_2a|i[5]~DUPLICATE , output_control_2a|i[5]~DUPLICATE, top, 1
instance = comp, \output_control_2a|Add0~45 , output_control_2a|Add0~45, top, 1
instance = comp, \output_control_2a|i[8] , output_control_2a|i[8], top, 1
instance = comp, \output_control_2a|Add0~49 , output_control_2a|Add0~49, top, 1
instance = comp, \output_control_2a|i[9] , output_control_2a|i[9], top, 1
instance = comp, \output_control_2a|Add0~29 , output_control_2a|Add0~29, top, 1
instance = comp, \output_control_2a|i[10] , output_control_2a|i[10], top, 1
instance = comp, \output_control_2a|Add0~33 , output_control_2a|Add0~33, top, 1
instance = comp, \output_control_2a|i[11] , output_control_2a|i[11], top, 1
instance = comp, \output_control_2a|Add0~101 , output_control_2a|Add0~101, top, 1
instance = comp, \output_control_2a|i[12] , output_control_2a|i[12], top, 1
instance = comp, \output_control_2a|Add0~105 , output_control_2a|Add0~105, top, 1
instance = comp, \output_control_2a|i[13] , output_control_2a|i[13], top, 1
instance = comp, \output_control_2a|Add0~57 , output_control_2a|Add0~57, top, 1
instance = comp, \output_control_2a|i[14] , output_control_2a|i[14], top, 1
instance = comp, \output_control_2a|Add0~109 , output_control_2a|Add0~109, top, 1
instance = comp, \output_control_2a|i[15] , output_control_2a|i[15], top, 1
instance = comp, \output_control_2a|Add0~113 , output_control_2a|Add0~113, top, 1
instance = comp, \output_control_2a|i[16] , output_control_2a|i[16], top, 1
instance = comp, \output_control_2a|Add0~73 , output_control_2a|Add0~73, top, 1
instance = comp, \output_control_2a|i[17] , output_control_2a|i[17], top, 1
instance = comp, \output_control_2a|Add0~77 , output_control_2a|Add0~77, top, 1
instance = comp, \output_control_2a|i[18] , output_control_2a|i[18], top, 1
instance = comp, \output_control_2a|Add0~85 , output_control_2a|Add0~85, top, 1
instance = comp, \output_control_2a|i[19] , output_control_2a|i[19], top, 1
instance = comp, \output_control_2a|Add0~65 , output_control_2a|Add0~65, top, 1
instance = comp, \output_control_2a|i[20] , output_control_2a|i[20], top, 1
instance = comp, \output_control_2a|Add0~41 , output_control_2a|Add0~41, top, 1
instance = comp, \output_control_2a|i[21] , output_control_2a|i[21], top, 1
instance = comp, \output_control_2a|Add0~125 , output_control_2a|Add0~125, top, 1
instance = comp, \output_control_2a|i[22] , output_control_2a|i[22], top, 1
instance = comp, \output_control_2a|Add0~37 , output_control_2a|Add0~37, top, 1
instance = comp, \output_control_2a|i[23] , output_control_2a|i[23], top, 1
instance = comp, \output_control_2a|Add0~17 , output_control_2a|Add0~17, top, 1
instance = comp, \output_control_2a|i[24] , output_control_2a|i[24], top, 1
instance = comp, \output_control_2a|Add0~25 , output_control_2a|Add0~25, top, 1
instance = comp, \output_control_2a|i[25] , output_control_2a|i[25], top, 1
instance = comp, \output_control_2a|Add0~117 , output_control_2a|Add0~117, top, 1
instance = comp, \output_control_2a|i[26] , output_control_2a|i[26], top, 1
instance = comp, \output_control_2a|Add0~121 , output_control_2a|Add0~121, top, 1
instance = comp, \output_control_2a|i[27] , output_control_2a|i[27], top, 1
instance = comp, \output_control_2a|Add0~21 , output_control_2a|Add0~21, top, 1
instance = comp, \output_control_2a|i[28] , output_control_2a|i[28], top, 1
instance = comp, \output_control_2a|Equal3~0 , output_control_2a|Equal3~0, top, 1
instance = comp, \output_control_2a|i[4]~DUPLICATE , output_control_2a|i[4]~DUPLICATE, top, 1
instance = comp, \output_control_2a|Add0~61 , output_control_2a|Add0~61, top, 1
instance = comp, \output_control_2a|i[29] , output_control_2a|i[29], top, 1
instance = comp, \output_control_2a|Add0~81 , output_control_2a|Add0~81, top, 1
instance = comp, \output_control_2a|i[30] , output_control_2a|i[30], top, 1
instance = comp, \output_control_2a|Add0~69 , output_control_2a|Add0~69, top, 1
instance = comp, \output_control_2a|i[31] , output_control_2a|i[31], top, 1
instance = comp, \output_control_2a|Equal3~2 , output_control_2a|Equal3~2, top, 1
instance = comp, \output_control_2a|i[16]~DUPLICATE , output_control_2a|i[16]~DUPLICATE, top, 1
instance = comp, \output_control_2a|i[15]~DUPLICATE , output_control_2a|i[15]~DUPLICATE, top, 1
instance = comp, \output_control_2a|Equal3~4 , output_control_2a|Equal3~4, top, 1
instance = comp, \output_control_2a|Equal3~3 , output_control_2a|Equal3~3, top, 1
instance = comp, \output_control_2a|Equal3~5 , output_control_2a|Equal3~5, top, 1
instance = comp, \output_control_2a|i[21]~DUPLICATE , output_control_2a|i[21]~DUPLICATE, top, 1
instance = comp, \output_control_2a|Equal3~1 , output_control_2a|Equal3~1, top, 1
instance = comp, \output_control_2a|Equal3~6 , output_control_2a|Equal3~6, top, 1
instance = comp, \output_control_2a|poly_div[10]~0 , output_control_2a|poly_div[10]~0, top, 1
instance = comp, \output_control_2a|poly_div[10] , output_control_2a|poly_div[10], top, 1
instance = comp, \output_control_2a|Mux64~0 , output_control_2a|Mux64~0, top, 1
instance = comp, \output_control_2a|CRC_reg[8]~0 , output_control_2a|CRC_reg[8]~0, top, 1
instance = comp, \output_control_2a|CRC_reg[10] , output_control_2a|CRC_reg[10], top, 1
instance = comp, \output_control_2a|Mux63~0 , output_control_2a|Mux63~0, top, 1
instance = comp, \output_control_2a|CRC_reg[11] , output_control_2a|CRC_reg[11], top, 1
instance = comp, \output_control_2a|Mux65~0 , output_control_2a|Mux65~0, top, 1
instance = comp, \output_control_2a|CRC_reg[9] , output_control_2a|CRC_reg[9], top, 1
instance = comp, \output_control_2a|Mux66~0 , output_control_2a|Mux66~0, top, 1
instance = comp, \output_control_2a|CRC_reg[8] , output_control_2a|CRC_reg[8], top, 1
instance = comp, \output_control_2a|Mux0~2 , output_control_2a|Mux0~2, top, 1
instance = comp, \output_control_2a|Mux70~0 , output_control_2a|Mux70~0, top, 1
instance = comp, \output_control_2a|CRC_reg[4] , output_control_2a|CRC_reg[4], top, 1
instance = comp, \output_control_2a|Mux67~0 , output_control_2a|Mux67~0, top, 1
instance = comp, \output_control_2a|CRC_reg[7] , output_control_2a|CRC_reg[7], top, 1
instance = comp, \output_control_2a|CRC_reg[5] , output_control_2a|CRC_reg[5], top, 1
instance = comp, \output_control_2a|Mux69~0 , output_control_2a|Mux69~0, top, 1
instance = comp, \output_control_2a|CRC_reg[5]~DUPLICATE , output_control_2a|CRC_reg[5]~DUPLICATE, top, 1
instance = comp, \output_control_2a|poly_div[6]~DUPLICATE , output_control_2a|poly_div[6]~DUPLICATE, top, 1
instance = comp, \output_control_2a|Mux68~0 , output_control_2a|Mux68~0, top, 1
instance = comp, \output_control_2a|CRC_reg[6] , output_control_2a|CRC_reg[6], top, 1
instance = comp, \output_control_2a|Mux0~1 , output_control_2a|Mux0~1, top, 1
instance = comp, \output_control_2a|Mux61~0 , output_control_2a|Mux61~0, top, 1
instance = comp, \output_control_2a|CRC_reg[13] , output_control_2a|CRC_reg[13], top, 1
instance = comp, \output_control_2a|poly_div[12]~DUPLICATE , output_control_2a|poly_div[12]~DUPLICATE, top, 1
instance = comp, \output_control_2a|Mux62~0 , output_control_2a|Mux62~0, top, 1
instance = comp, \output_control_2a|CRC_reg[12] , output_control_2a|CRC_reg[12], top, 1
instance = comp, \output_control_2a|Mux0~3 , output_control_2a|Mux0~3, top, 1
instance = comp, \output_control_2a|poly_div[3] , output_control_2a|poly_div[3], top, 1
instance = comp, \output_control_2a|poly_div[2]~DUPLICATE , output_control_2a|poly_div[2]~DUPLICATE, top, 1
instance = comp, \output_control_2a|Mux72~0 , output_control_2a|Mux72~0, top, 1
instance = comp, \output_control_2a|CRC_reg[2] , output_control_2a|CRC_reg[2], top, 1
instance = comp, \output_control_2a|Mux71~0 , output_control_2a|Mux71~0, top, 1
instance = comp, \output_control_2a|CRC_reg[3] , output_control_2a|CRC_reg[3], top, 1
instance = comp, \output_control_2a|poly_div[2] , output_control_2a|poly_div[2], top, 1
instance = comp, \output_control_2a|poly_div[1]~feeder , output_control_2a|poly_div[1]~feeder, top, 1
instance = comp, \output_control_2a|poly_div[1] , output_control_2a|poly_div[1], top, 1
instance = comp, \output_control_2a|Mux73~0 , output_control_2a|Mux73~0, top, 1
instance = comp, \output_control_2a|CRC_reg[1] , output_control_2a|CRC_reg[1], top, 1
instance = comp, \output_control_2a|poly_div[0] , output_control_2a|poly_div[0], top, 1
instance = comp, \output_control_2a|Mux74~0 , output_control_2a|Mux74~0, top, 1
instance = comp, \output_control_2a|CRC_reg[0] , output_control_2a|CRC_reg[0], top, 1
instance = comp, \output_control_2a|Mux0~0 , output_control_2a|Mux0~0, top, 1
instance = comp, \output_control_2a|Mux0~4 , output_control_2a|Mux0~4, top, 1
instance = comp, \output_control_2a|poly_div[13]~1 , output_control_2a|poly_div[13]~1, top, 1
instance = comp, \output_control_2a|poly_div[13] , output_control_2a|poly_div[13], top, 1
instance = comp, \output_control_2a|poly_div[13]~_wirecell , output_control_2a|poly_div[13]~_wirecell, top, 1
instance = comp, \output_control_2a|poly_div[12] , output_control_2a|poly_div[12], top, 1
instance = comp, \output_control_2a|Mux3~0 , output_control_2a|Mux3~0, top, 1
instance = comp, \output_control_2a|poly_div[11] , output_control_2a|poly_div[11], top, 1
instance = comp, \output_control_2a|Mux4~0 , output_control_2a|Mux4~0, top, 1
instance = comp, \output_control_2a|poly_div[10]~DUPLICATE , output_control_2a|poly_div[10]~DUPLICATE, top, 1
instance = comp, \output_control_2a|Mux5~0 , output_control_2a|Mux5~0, top, 1
instance = comp, \output_control_2a|poly_div[9] , output_control_2a|poly_div[9], top, 1
instance = comp, \output_control_2a|poly_div[9]~_wirecell , output_control_2a|poly_div[9]~_wirecell, top, 1
instance = comp, \output_control_2a|poly_div[8] , output_control_2a|poly_div[8], top, 1
instance = comp, \output_control_2a|poly_div[7] , output_control_2a|poly_div[7], top, 1
instance = comp, \output_control_2a|poly_div[6] , output_control_2a|poly_div[6], top, 1
instance = comp, \output_control_2a|poly_div[5] , output_control_2a|poly_div[5], top, 1
instance = comp, \output_control_2a|poly_div[4] , output_control_2a|poly_div[4], top, 1
instance = comp, \output_control_2a|LED_alert~1 , output_control_2a|LED_alert~1, top, 1
instance = comp, \output_control_2a|LED_alert~0 , output_control_2a|LED_alert~0, top, 1
instance = comp, \output_control_2a|LED_alert~2 , output_control_2a|LED_alert~2, top, 1
instance = comp, \output_control_2a|Equal5~1 , output_control_2a|Equal5~1, top, 1
instance = comp, \output_control_2a|Equal5~0 , output_control_2a|Equal5~0, top, 1
instance = comp, \output_control_2a|Equal5~2 , output_control_2a|Equal5~2, top, 1
instance = comp, \output_control_2a|LED_alert~3 , output_control_2a|LED_alert~3, top, 1
instance = comp, \output_control_2a|LED_alert , output_control_2a|LED_alert, top, 1
instance = comp, \output_control_2b|Equal5~1 , output_control_2b|Equal5~1, top, 1
instance = comp, \output_control_2b|Equal5~0 , output_control_2b|Equal5~0, top, 1
instance = comp, \output_control_2b|Equal5~2 , output_control_2b|Equal5~2, top, 1
instance = comp, \output_control_2b|LED_alert~0 , output_control_2b|LED_alert~0, top, 1
instance = comp, \output_control_2b|LED_alert , output_control_2b|LED_alert, top, 1
instance = comp, \FSM_2a|LED~0 , FSM_2a|LED~0, top, 1
instance = comp, \FSM_2a|LED , FSM_2a|LED, top, 1
instance = comp, \pll_rst~input , pll_rst~input, top, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, top, 1
