Reading timing models for corner nom_ff_n40C_5v50…
Reading cell library for the 'nom_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_ff_n40C_5v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/53-openroad-rcx/nom/tiny_tonegen.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000447    0.352966 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.019258    0.155145    0.493844    0.846809 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.155145    0.000404    0.847214 v _144_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.007921    0.230780    0.173282    1.020496 ^ _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.230780    0.000190    1.020685 ^ _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011167    0.156685    0.144581    1.165266 v _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.156685    0.000330    1.165596 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.165596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000447    0.352966 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452966   clock uncertainty
                                  0.000000    0.452966   clock reconvergence pessimism
                                  0.076947    0.529913   library hold time
                                              0.529913   data required time
---------------------------------------------------------------------------------------------
                                              0.529913   data required time
                                             -1.165596   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635684   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000159    0.352679 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.024169    0.184286    0.513809    0.866488 v _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.184288    0.000430    0.866918 v _142_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.008570    0.218898    0.212558    1.079476 ^ _142_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.218898    0.000201    1.079677 ^ _143_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003953    0.103655    0.095641    1.175318 v _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.103655    0.000075    1.175393 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.175393   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000159    0.352679 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452679   clock uncertainty
                                  0.000000    0.452679   clock reconvergence pessimism
                                  0.086487    0.539166   library hold time
                                              0.539166   data required time
---------------------------------------------------------------------------------------------
                                              0.539166   data required time
                                             -1.175393   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636227   slack (MET)


Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000256    0.352775 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.032750    0.235919    0.548627    0.901403 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.235925    0.000798    0.902201 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007207    0.203204    0.169425    1.071626 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _075_ (net)
                      0.203204    0.000098    1.071724 ^ _140_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005899    0.132945    0.135692    1.207416 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.132945    0.000081    1.207497 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.207497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000256    0.352775 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452775   clock uncertainty
                                  0.000000    0.452775   clock reconvergence pessimism
                                  0.081217    0.533993   library hold time
                                              0.533993   data required time
---------------------------------------------------------------------------------------------
                                              0.533993   data required time
                                             -1.207497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.673504   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000424    0.352944 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.046658    0.532095    0.799330    1.152274 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.532097    0.000678    1.152951 ^ _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004653    0.131868    0.083745    1.236696 v _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.131868    0.000098    1.236794 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.236794   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000424    0.352944 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452944   clock uncertainty
                                  0.000000    0.452944   clock reconvergence pessimism
                                  0.081411    0.534355   library hold time
                                              0.534355   data required time
---------------------------------------------------------------------------------------------
                                              0.534355   data required time
                                             -1.236794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.702439   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000391    0.352910 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.043107    0.300690    0.590384    0.943294 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.300693    0.000535    0.943829 v _136_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005541    0.183227    0.205231    1.149060 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _073_ (net)
                      0.183227    0.000060    1.149120 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005326    0.115044    0.100358    1.249478 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.115044    0.000112    1.249590 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.249590   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000391    0.352910 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452910   clock uncertainty
                                  0.000000    0.452910   clock reconvergence pessimism
                                  0.084438    0.537349   library hold time
                                              0.537349   data required time
---------------------------------------------------------------------------------------------
                                              0.537349   data required time
                                             -1.249590   data arrival time
---------------------------------------------------------------------------------------------
                                              0.712242   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000735    0.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702    0.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059515    0.000381    0.351966 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.009908    0.157600    0.568033    0.919999 ^ _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.157600    0.000215    0.920214 ^ _132_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.029790    0.197225    0.162075    1.082289 v _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _070_ (net)
                      0.197225    0.000547    1.082836 v _133_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.011496    0.234668    0.196672    1.279509 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.234668    0.000277    1.279786 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004912    0.111204    0.081649    1.361435 v _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.111204    0.000060    1.361495 v _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004235    0.074343    0.175583    1.537078 v _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.074343    0.000048    1.537126 v _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.537126   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000735    0.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702    0.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059514    0.000311    0.351897 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451897   clock uncertainty
                                  0.000000    0.451897   clock reconvergence pessimism
                                  0.092196    0.544093   library hold time
                                              0.544093   data required time
---------------------------------------------------------------------------------------------
                                              0.544093   data required time
                                             -1.537126   data arrival time
---------------------------------------------------------------------------------------------
                                              0.993034   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257545    0.001528    4.737849 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.737849   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000447    0.352966 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452966   clock uncertainty
                                  0.000000    0.452966   clock reconvergence pessimism
                                  0.225344    0.678310   library removal time
                                              0.678310   data required time
---------------------------------------------------------------------------------------------
                                              0.678310   data required time
                                             -4.737849   data arrival time
---------------------------------------------------------------------------------------------
                                              4.059539   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257536    0.001257    4.737578 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.737578   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000735    0.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702    0.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059514    0.000311    0.351897 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451897   clock uncertainty
                                  0.000000    0.451897   clock reconvergence pessimism
                                  0.225157    0.677053   library removal time
                                              0.677053   data required time
---------------------------------------------------------------------------------------------
                                              0.677053   data required time
                                             -4.737578   data arrival time
---------------------------------------------------------------------------------------------
                                              4.060525   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257547    0.001578    4.737899 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.737899   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000735    0.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702    0.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059515    0.000381    0.351966 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.451966   clock uncertainty
                                  0.000000    0.451966   clock reconvergence pessimism
                                  0.225157    0.677123   library removal time
                                              0.677123   data required time
---------------------------------------------------------------------------------------------
                                              0.677123   data required time
                                             -4.737899   data arrival time
---------------------------------------------------------------------------------------------
                                              4.060777   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257567    0.002051    4.738372 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.738372   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000735    0.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702    0.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059515    0.000529    0.352114 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452114   clock uncertainty
                                  0.000000    0.452114   clock reconvergence pessimism
                                  0.225158    0.677272   library removal time
                                              0.677272   data required time
---------------------------------------------------------------------------------------------
                                              0.677272   data required time
                                             -4.738372   data arrival time
---------------------------------------------------------------------------------------------
                                              4.061100   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257575    0.002234    4.738555 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.738555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000735    0.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702    0.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059515    0.000525    0.352110 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452110   clock uncertainty
                                  0.000000    0.452110   clock reconvergence pessimism
                                  0.225159    0.677268   library removal time
                                              0.677268   data required time
---------------------------------------------------------------------------------------------
                                              0.677268   data required time
                                             -4.738555   data arrival time
---------------------------------------------------------------------------------------------
                                              4.061287   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253230    0.001220    5.060620 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.060620   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000159    0.352679 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452679   clock uncertainty
                                  0.000000    0.452679   clock reconvergence pessimism
                                  0.225119    0.677798   library removal time
                                              0.677798   data required time
---------------------------------------------------------------------------------------------
                                              0.677798   data required time
                                             -5.060620   data arrival time
---------------------------------------------------------------------------------------------
                                              4.382822   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253255    0.001824    5.061224 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.061224   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000424    0.352944 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452944   clock uncertainty
                                  0.000000    0.452944   clock reconvergence pessimism
                                  0.225120    0.678064   library removal time
                                              0.678064   data required time
---------------------------------------------------------------------------------------------
                                              0.678064   data required time
                                             -5.061224   data arrival time
---------------------------------------------------------------------------------------------
                                              4.383160   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253293    0.002511    5.061911 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.061911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000391    0.352910 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452910   clock uncertainty
                                  0.000000    0.452910   clock reconvergence pessimism
                                  0.225122    0.678033   library removal time
                                              0.678033   data required time
---------------------------------------------------------------------------------------------
                                              0.678033   data required time
                                             -5.061911   data arrival time
---------------------------------------------------------------------------------------------
                                              4.383878   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253288    0.002428    5.061828 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.061828   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024826    0.088212    0.042410    0.042410 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000    0.042410 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739    0.203149 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373    0.203522 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148998    0.352519 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000256    0.352775 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.452775   clock uncertainty
                                  0.000000    0.452775   clock reconvergence pessimism
                                  0.225122    0.677898   library removal time
                                              0.677898   data required time
---------------------------------------------------------------------------------------------
                                              0.677898   data required time
                                             -5.061828   data arrival time
---------------------------------------------------------------------------------------------
                                              4.383931   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253288    0.002428    5.061828 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.061828   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000256   20.352776 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252775   clock uncertainty
                                  0.000000   20.252775   clock reconvergence pessimism
                                  0.104556   20.357332   library recovery time
                                             20.357332   data required time
---------------------------------------------------------------------------------------------
                                             20.357332   data required time
                                             -5.061828   data arrival time
---------------------------------------------------------------------------------------------
                                             15.295504   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253293    0.002511    5.061911 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.061911   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000391   20.352911 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252911   clock uncertainty
                                  0.000000   20.252911   clock reconvergence pessimism
                                  0.104555   20.357466   library recovery time
                                             20.357466   data required time
---------------------------------------------------------------------------------------------
                                             20.357466   data required time
                                             -5.061911   data arrival time
---------------------------------------------------------------------------------------------
                                             15.295555   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253255    0.001824    5.061224 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.061224   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000425   20.352945 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252945   clock uncertainty
                                  0.000000   20.252945   clock reconvergence pessimism
                                  0.104562   20.357506   library recovery time
                                             20.357506   data required time
---------------------------------------------------------------------------------------------
                                             20.357506   data required time
                                             -5.061224   data arrival time
---------------------------------------------------------------------------------------------
                                             15.296282   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253230    0.001220    5.060620 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.060620   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000158   20.352678 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252678   clock uncertainty
                                  0.000000   20.252678   clock reconvergence pessimism
                                  0.104567   20.357244   library recovery time
                                             20.357244   data required time
---------------------------------------------------------------------------------------------
                                             20.357244   data required time
                                             -5.060620   data arrival time
---------------------------------------------------------------------------------------------
                                             15.296625   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303798    0.000694    4.302200 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036732    0.273455    0.170483    4.472683 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.273455    0.000589    4.473272 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011167    0.281401    0.232193    4.705464 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.281401    0.000330    4.705795 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.705795   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000446   20.352966 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252966   clock uncertainty
                                  0.000000   20.252966   clock reconvergence pessimism
                                 -0.223941   20.029026   library setup time
                                             20.029026   data required time
---------------------------------------------------------------------------------------------
                                             20.029026   data required time
                                             -4.705795   data arrival time
---------------------------------------------------------------------------------------------
                                             15.323231   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303798    0.000694    4.302200 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036732    0.273455    0.170483    4.472683 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.273455    0.000637    4.473320 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005899    0.286473    0.220283    4.693604 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.286473    0.000080    4.693684 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.693684   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000256   20.352776 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252775   clock uncertainty
                                  0.000000   20.252775   clock reconvergence pessimism
                                 -0.224685   20.028090   library setup time
                                             20.028090   data required time
---------------------------------------------------------------------------------------------
                                             20.028090   data required time
                                             -4.693684   data arrival time
---------------------------------------------------------------------------------------------
                                             15.334406   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303798    0.000694    4.302200 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036732    0.273455    0.170483    4.472683 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.273455    0.000342    4.473025 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005326    0.187168    0.172316    4.645341 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.187168    0.000112    4.645453 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.645453   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000391   20.352911 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252911   clock uncertainty
                                  0.000000   20.252911   clock reconvergence pessimism
                                 -0.208839   20.044071   library setup time
                                             20.044071   data required time
---------------------------------------------------------------------------------------------
                                             20.044071   data required time
                                             -4.645453   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398618   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303798    0.000694    4.302200 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036732    0.273455    0.170483    4.472683 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.273455    0.000540    4.473223 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004653    0.184715    0.154947    4.628170 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.184715    0.000098    4.628268 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.628268   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000425   20.352945 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252945   clock uncertainty
                                  0.000000   20.252945   clock reconvergence pessimism
                                 -0.208383   20.044561   library setup time
                                             20.044561   data required time
---------------------------------------------------------------------------------------------
                                             20.044561   data required time
                                             -4.628268   data arrival time
---------------------------------------------------------------------------------------------
                                             15.416294   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303798    0.000694    4.302200 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036732    0.273455    0.170483    4.472683 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.273455    0.000762    4.473444 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003953    0.165550    0.157036    4.630481 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.165550    0.000075    4.630555 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.630555   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000158   20.352678 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252678   clock uncertainty
                                  0.000000   20.252678   clock reconvergence pessimism
                                 -0.204822   20.047857   library setup time
                                             20.047857   data required time
---------------------------------------------------------------------------------------------
                                             20.047857   data required time
                                             -4.630555   data arrival time
---------------------------------------------------------------------------------------------
                                             15.417301   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303795    0.000421    4.301926 ^ _214_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004235    0.094195    0.205308    4.507234 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.094195    0.000048    4.507283 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.507283   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000734   20.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702   20.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059514    0.000311   20.351896 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251896   clock uncertainty
                                  0.000000   20.251896   clock reconvergence pessimism
                                 -0.191902   20.059996   library setup time
                                             20.059996   data required time
---------------------------------------------------------------------------------------------
                                             20.059996   data required time
                                             -4.507283   data arrival time
---------------------------------------------------------------------------------------------
                                             15.552711   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257575    0.002234    4.738555 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.738555   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000734   20.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702   20.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059515    0.000524   20.352110 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252110   clock uncertainty
                                  0.000000   20.252110   clock reconvergence pessimism
                                  0.103250   20.355360   library recovery time
                                             20.355360   data required time
---------------------------------------------------------------------------------------------
                                             20.355360   data required time
                                             -4.738555   data arrival time
---------------------------------------------------------------------------------------------
                                             15.616806   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257567    0.002051    4.738372 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.738372   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000734   20.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702   20.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059515    0.000529   20.352116 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252115   clock uncertainty
                                  0.000000   20.252115   clock reconvergence pessimism
                                  0.103252   20.355366   library recovery time
                                             20.355366   data required time
---------------------------------------------------------------------------------------------
                                             20.355366   data required time
                                             -4.738372   data arrival time
---------------------------------------------------------------------------------------------
                                             15.616994   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257547    0.001578    4.737899 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.737899   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000734   20.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702   20.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059515    0.000380   20.351967 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251966   clock uncertainty
                                  0.000000   20.251966   clock reconvergence pessimism
                                  0.103255   20.355221   library recovery time
                                             20.355221   data required time
---------------------------------------------------------------------------------------------
                                             20.355221   data required time
                                             -4.737899   data arrival time
---------------------------------------------------------------------------------------------
                                             15.617321   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257536    0.001257    4.737578 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.737578   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072599    0.000734   20.203884 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025266    0.059514    0.147702   20.351585 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059514    0.000311   20.351896 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.251896   clock uncertainty
                                  0.000000   20.251896   clock reconvergence pessimism
                                  0.103257   20.355154   library recovery time
                                             20.355154   data required time
---------------------------------------------------------------------------------------------
                                             20.355154   data required time
                                             -4.737578   data arrival time
---------------------------------------------------------------------------------------------
                                             15.617577   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257545    0.001528    4.737849 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.737849   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000446   20.352966 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252966   clock uncertainty
                                  0.000000   20.252966   clock reconvergence pessimism
                                  0.103771   20.356737   library recovery time
                                             20.356737   data required time
---------------------------------------------------------------------------------------------
                                             20.356737   data required time
                                             -4.737849   data arrival time
---------------------------------------------------------------------------------------------
                                             15.618888   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006420    0.098973    0.043073    4.043073 ^ rst_n (in)
                                                         rst_n (net)
                      0.098973    0.000000    4.043073 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036378    0.419852    0.338266    4.381339 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.419852    0.000358    4.381697 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087371    0.257513    0.354624    4.736321 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.257533    0.001170    4.737491 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.086360    0.253209    0.321909    5.059400 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.253288    0.002428    5.061828 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.061828   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000256   20.352776 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252775   clock uncertainty
                                  0.000000   20.252775   clock reconvergence pessimism
                                  0.104556   20.357332   library recovery time
                                             20.357332   data required time
---------------------------------------------------------------------------------------------
                                             20.357332   data required time
                                             -5.061828   data arrival time
---------------------------------------------------------------------------------------------
                                             15.295504   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005088    0.085009    0.034197    4.034197 ^ ena (in)
                                                         ena (net)
                      0.085009    0.000000    4.034197 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025876    0.303793    0.267308    4.301506 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.303798    0.000694    4.302200 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.036732    0.273455    0.170483    4.472683 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.273455    0.000589    4.473272 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011167    0.281401    0.232193    4.705464 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.281401    0.000330    4.705795 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.705795   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024826    0.088212    0.042411   20.042412 ^ clk (in)
                                                         clk (net)
                      0.088213    0.000000   20.042412 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048058    0.072596    0.160739   20.203150 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072597    0.000373   20.203524 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027740    0.061203    0.148997   20.352520 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.061203    0.000446   20.352966 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.252966   clock uncertainty
                                  0.000000   20.252966   clock reconvergence pessimism
                                 -0.223941   20.029026   library setup time
                                             20.029026   data required time
---------------------------------------------------------------------------------------------
                                             20.029026   data required time
                                             -4.705795   data arrival time
---------------------------------------------------------------------------------------------
                                             15.323231   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 data_in[4]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ff_n40C_5v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ff_n40C_5v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ff_n40C_5v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 42 unclocked register/latch pins.
  _227_/CLK
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
  _253_/CLK
  _254_/CLK
  _255_/CLK
  _256_/CLK
  _257_/CLK
  _258_/CLK
  _259_/CLK
  _260_/CLK
  _261_/CLK
  _262_/CLK
  _263_/CLK
  _264_/CLK
  _266_/CLK
  _267_/CLK
  _268_/CLK
  _269_/CLK
Warning: There are 46 unconstrained endpoints.
  signal_bit_out
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
  _253_/D
  _254_/D
  _255_/D
  _256_/D
  _257_/D
  _258_/D
  _259_/D
  _260_/D
  _261_/D
  _262_/D
  _263_/D
  _264_/D
  _266_/D
  _267_/D
  _268_/D
  _269_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.597596e-04 2.195074e-04 2.518918e-08 1.179292e-03  52.7%
Combinational        1.476540e-04 9.264272e-05 2.107363e-08 2.403178e-04  10.7%
Clock                6.637563e-04 1.528584e-04 3.250546e-08 8.166472e-04  36.5%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.771170e-03 4.650086e-04 7.876829e-08 2.236257e-03 100.0%
                            79.2%        20.8%         0.0%
%OL_METRIC_F power__internal__total 0.001771169831044972
%OL_METRIC_F power__switching__total 0.00046500860480591655
%OL_METRIC_F power__leakage__total 7.87682878922169e-8
%OL_METRIC_F power__total 0.0022362570744007826

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ff_n40C_5v50 -0.10100014166446195
======================= nom_ff_n40C_5v50 Corner ===================================

Clock clk
0.351966 source latency _225_/CLK ^
-0.352966 target latency _223_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.101000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ff_n40C_5v50 0.10106928080527587
======================= nom_ff_n40C_5v50 Corner ===================================

Clock clk
0.352966 source latency _223_/CLK ^
-0.351897 target latency _265_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.101069 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ff_n40C_5v50 0.6356840234128279
nom_ff_n40C_5v50: 0.6356840234128279
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ff_n40C_5v50 15.29550396299671
nom_ff_n40C_5v50: 15.29550396299671
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ff_n40C_5v50 0
nom_ff_n40C_5v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ff_n40C_5v50 0.635684
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ff_n40C_5v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.351897         network latency _265_/CLK
        1.693057 network latency _261_/CLK
---------------
0.351897 1.693057 latency
        1.341160 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.115621         network latency _233_/CLK
        1.506963 network latency _261_/CLK
---------------
1.115621 1.506963 latency
        0.391343 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.323291         network latency _265_/CLK
        0.324444 network latency _223_/CLK
---------------
0.323291 0.324444 latency
        0.001153 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.15 fmax = 466.09
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_ff_n40C_5v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/54-openroad-stapostpnr/nom_ff_n40C_5v50/tiny_tonegen__nom_ff_n40C_5v50.lib…
