<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › tidspbridge › hw › MMUAccInt.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>MMUAccInt.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * MMUAccInt.h</span>
<span class="cm"> *</span>
<span class="cm"> * DSP-BIOS Bridge driver support functions for TI OMAP processors.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Texas Instruments, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This package is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS PACKAGE IS PROVIDED ``AS IS&#39;&#39; AND WITHOUT ANY EXPRESS OR</span>
<span class="cm"> * IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED</span>
<span class="cm"> * WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MMU_ACC_INT_H</span>
<span class="cp">#define _MMU_ACC_INT_H</span>

<span class="cm">/* Mappings of level 1 EASI function numbers to function names */</span>

<span class="cp">#define EASIL1_MMUMMU_SYSCONFIG_READ_REGISTER32 (MMU_BASE_EASIL1 + 3)</span>
<span class="cp">#define EASIL1_MMUMMU_SYSCONFIG_IDLE_MODE_WRITE32  (MMU_BASE_EASIL1 + 17)</span>
<span class="cp">#define EASIL1_MMUMMU_SYSCONFIG_AUTO_IDLE_WRITE32    (MMU_BASE_EASIL1 + 39)</span>
<span class="cp">#define EASIL1_MMUMMU_IRQSTATUS_WRITE_REGISTER32   (MMU_BASE_EASIL1 + 51)</span>
<span class="cp">#define EASIL1_MMUMMU_IRQENABLE_READ_REGISTER32 (MMU_BASE_EASIL1 + 102)</span>
<span class="cp">#define EASIL1_MMUMMU_IRQENABLE_WRITE_REGISTER32 (MMU_BASE_EASIL1 + 103)</span>
<span class="cp">#define EASIL1_MMUMMU_WALKING_STTWL_RUNNING_READ32 (MMU_BASE_EASIL1 + 156)</span>
<span class="cp">#define EASIL1_MMUMMU_CNTLTWL_ENABLE_READ32 (MMU_BASE_EASIL1 + 174)</span>
<span class="cp">#define EASIL1_MMUMMU_CNTLTWL_ENABLE_WRITE32   (MMU_BASE_EASIL1 + 180)</span>
<span class="cp">#define EASIL1_MMUMMU_CNTLMMU_ENABLE_WRITE32     (MMU_BASE_EASIL1 + 190)</span>
<span class="cp">#define EASIL1_MMUMMU_FAULT_AD_READ_REGISTER32   (MMU_BASE_EASIL1 + 194)</span>
<span class="cp">#define EASIL1_MMUMMU_TTB_WRITE_REGISTER32  (MMU_BASE_EASIL1 + 198)</span>
<span class="cp">#define EASIL1_MMUMMU_LOCK_READ_REGISTER32   (MMU_BASE_EASIL1 + 203)</span>
<span class="cp">#define EASIL1_MMUMMU_LOCK_WRITE_REGISTER32  (MMU_BASE_EASIL1 + 204)</span>
<span class="cp">#define EASIL1_MMUMMU_LOCK_BASE_VALUE_READ32  (MMU_BASE_EASIL1 + 205)</span>
<span class="cp">#define EASIL1_MMUMMU_LOCK_CURRENT_VICTIM_READ32 (MMU_BASE_EASIL1 + 209)</span>
<span class="cp">#define EASIL1_MMUMMU_LOCK_CURRENT_VICTIM_WRITE32 (MMU_BASE_EASIL1 + 211)</span>
<span class="cp">#define EASIL1_MMUMMU_LOCK_CURRENT_VICTIM_SET32  (MMU_BASE_EASIL1 + 212)</span>
<span class="cp">#define EASIL1_MMUMMU_LD_TLB_READ_REGISTER32    (MMU_BASE_EASIL1 + 213)</span>
<span class="cp">#define EASIL1_MMUMMU_LD_TLB_WRITE_REGISTER32   (MMU_BASE_EASIL1 + 214)</span>
<span class="cp">#define EASIL1_MMUMMU_CAM_WRITE_REGISTER32   (MMU_BASE_EASIL1 + 226)</span>
<span class="cp">#define EASIL1_MMUMMU_RAM_WRITE_REGISTER32 (MMU_BASE_EASIL1 + 268)</span>
<span class="cp">#define EASIL1_MMUMMU_FLUSH_ENTRY_WRITE_REGISTER32  (MMU_BASE_EASIL1 + 322)</span>

<span class="cm">/* Register offset address definitions */</span>
<span class="cp">#define MMU_MMU_SYSCONFIG_OFFSET   0x10</span>
<span class="cp">#define MMU_MMU_IRQSTATUS_OFFSET  0x18</span>
<span class="cp">#define MMU_MMU_IRQENABLE_OFFSET    0x1c</span>
<span class="cp">#define MMU_MMU_WALKING_ST_OFFSET 0x40</span>
<span class="cp">#define MMU_MMU_CNTL_OFFSET   0x44</span>
<span class="cp">#define MMU_MMU_FAULT_AD_OFFSET  0x48</span>
<span class="cp">#define MMU_MMU_TTB_OFFSET  0x4c</span>
<span class="cp">#define MMU_MMU_LOCK_OFFSET   0x50</span>
<span class="cp">#define MMU_MMU_LD_TLB_OFFSET  0x54</span>
<span class="cp">#define MMU_MMU_CAM_OFFSET   0x58</span>
<span class="cp">#define MMU_MMU_RAM_OFFSET   0x5c</span>
<span class="cp">#define MMU_MMU_GFLUSH_OFFSET  0x60</span>
<span class="cp">#define MMU_MMU_FLUSH_ENTRY_OFFSET  0x64</span>
<span class="cm">/* Bitfield mask and offset declarations */</span>
<span class="cp">#define MMU_MMU_SYSCONFIG_IDLE_MODE_MASK  0x18</span>
<span class="cp">#define MMU_MMU_SYSCONFIG_IDLE_MODE_OFFSET  3</span>
<span class="cp">#define MMU_MMU_SYSCONFIG_AUTO_IDLE_MASK  0x1</span>
<span class="cp">#define MMU_MMU_SYSCONFIG_AUTO_IDLE_OFFSET   0</span>
<span class="cp">#define MMU_MMU_WALKING_ST_TWL_RUNNING_MASK 0x1</span>
<span class="cp">#define MMU_MMU_WALKING_ST_TWL_RUNNING_OFFSET  0</span>
<span class="cp">#define MMU_MMU_CNTL_TWL_ENABLE_MASK 0x4</span>
<span class="cp">#define MMU_MMU_CNTL_TWL_ENABLE_OFFSET 2</span>
<span class="cp">#define MMU_MMU_CNTL_MMU_ENABLE_MASK    0x2</span>
<span class="cp">#define MMU_MMU_CNTL_MMU_ENABLE_OFFSET   1</span>
<span class="cp">#define MMU_MMU_LOCK_BASE_VALUE_MASK 0xfc00</span>
<span class="cp">#define MMU_MMU_LOCK_BASE_VALUE_OFFSET   10</span>
<span class="cp">#define MMU_MMU_LOCK_CURRENT_VICTIM_MASK   0x3f0</span>
<span class="cp">#define MMU_MMU_LOCK_CURRENT_VICTIM_OFFSET    4</span>

<span class="cp">#endif </span><span class="cm">/* _MMU_ACC_INT_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
