
<!DOCTYPE html>

<html lang="zh-CN">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

    <title>《第四章》PL的“Hello world”LED 实验 &#8212; ZYNQ MPSoC开发平台FPGA教程 1.0 文档</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/groundwork.css" />
    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/sphinx_highlight.js"></script>
    <script src="../_static/translations.js"></script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="《第五章》Vivado 下 PLL 实验" href="pll.html" />
    <link rel="prev" title="《第三章》Verilog 基础模块介绍" href="verilog_base.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>导航</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="总索引"
             accesskey="I">索引</a></li>
        <li class="right" >
          <a href="pll.html" title="《第五章》Vivado 下 PLL 实验"
             accesskey="N">下一页</a> |</li>
        <li class="right" >
          <a href="verilog_base.html" title="《第三章》Verilog 基础模块介绍"
             accesskey="P">上一页</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">ZYNQ MPSoC开发平台FPGA教程 1.0 文档</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">《第四章》PL的“Hello world”LED 实验</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <img alt="../_images/88.png" src="../_images/88.png" />
<section id="plhello-worldled">
<h1>《第四章》PL的“Hello world”LED 实验<a class="headerlink" href="#plhello-worldled" title="此标题的永久链接">¶</a></h1>
<p><strong>实验Vivado工程为“led”</strong></p>
<ul class="simple">
<li><p>对于ZYNQ来说PL(FPGA)开发是至关重要的,这也是ZYNQ比其他ARM的有优势的地方,可以定制化很多ARM端的外设,在定制ARM端的外设之前先让我们通过一个LED例程来熟悉PL(FPGA)的开发流程,熟悉Vivado软件的基本操作,这个开发流程和不带ARM的FPGA芯片完全一致。</p></li>
<li><p>在本例程中,我们要做的是LED灯控制实验,每秒钟控制开发板上的LED灯翻转一次,实现亮、灭、亮、灭的控制。会控制LED灯,其它外设也慢慢就会了。</p></li>
</ul>
<section id="led">
<h2>4.1 LED硬件介绍<a class="headerlink" href="#led" title="此标题的永久链接">¶</a></h2>
<ol class="arabic simple">
<li><p>开发板的PL部分连接了1个红色的用户LED灯。这1个灯完全由PL控制。如果images1为高电平,三级管导通,灯则会亮,否则会灭。</p></li>
</ol>
<img alt="../_images/11.png" class="align-center" src="../_images/11.png" />
<ol class="arabic simple" start="2">
<li><p>我们可以根据原理图的连线关系确定LED和PL管脚的绑定关系。</p></li>
</ol>
<img alt="../_images/2.png" class="align-center" src="../_images/2.png" />
<img alt="../_images/3.png" class="align-center" src="../_images/3.png" />
<ol class="arabic simple" start="3">
<li><p><strong>原理图中以PS_MIO开头的IO都是PS端IO,不需要绑定,也不能绑定</strong></p></li>
</ol>
<img alt="../_images/4.png" class="align-center" src="../_images/4.png" />
</section>
<section id="vivado">
<h2>4.2 创建vivado工程<a class="headerlink" href="#vivado" title="此标题的永久链接">¶</a></h2>
<ol class="arabic simple">
<li><p>启动Vivado,在Windows中可以通过双击Vivado快捷方式启动。</p></li>
</ol>
<img alt="../_images/5.png" class="align-center" src="../_images/5.png" />
<ol class="arabic simple" start="2">
<li><p>在Vivado开发环境里点击“Create New Project”,创建一个新的工程。</p></li>
</ol>
<img alt="../_images/6.png" class="align-center" src="../_images/6.png" />
<ol class="arabic simple" start="3">
<li><p>弹出一个建立新工程的向导,点击“Next”</p></li>
</ol>
<img alt="../_images/7.png" class="align-center" src="../_images/7.png" />
<ol class="arabic simple" start="4">
<li><p>在弹出的对话框中输入工程名和工程存放的目录,我们这里取一个led的工程名。需要注意工程路径“Project location”不能有中文空格,路径名称也不能太长。</p></li>
</ol>
<img alt="../_images/81.png" class="align-center" src="../_images/81.png" />
<ol class="arabic simple" start="5">
<li><p>在工程类型中选择“RTL Project”</p></li>
</ol>
<img alt="../_images/9.png" class="align-center" src="../_images/9.png" />
<ol class="arabic simple" start="6">
<li><p>目标语言“Target language”选择“Verilog”,虽然选择Verilog,但VHDL也可以使用,支持多语言混合编程。</p></li>
</ol>
<img alt="../_images/10.png" class="align-center" src="../_images/10.png" />
<ol class="arabic simple" start="7">
<li><p>点击“Next”,不添加任何文件</p></li>
</ol>
<img alt="../_images/111.png" class="align-center" src="../_images/111.png" />
<ol class="arabic simple" start="8">
<li><p>以AXU3EG开发板为例,在“Part”选项中,器件家族“Family”选择“Zynq UltraScale+ MPSoCs”,封装类型“Package”选择“sfvc784”,Speed选择”-1”,Temperature选择“I”减少选择范围。在下拉列表中选择“xczu3eg-sfvc784-1-i”,“-1”表示速率等级,数字越大,性能越好,速率高的芯片向下兼容速率低的芯片。(例程中选择的型号为“xazu3eg-sfvc784-1-i”,两者是兼容的)</p></li>
</ol>
<img alt="../_images/12.png" class="align-center" src="../_images/12.png" />
<p>AXU4EV开发板,在“Part”选项中,器件家族“Family”选择“Zynq UltraScale+ MPSoCs”,封装类型“Package”选择“sfvc784”,Speed选择”-1”,Temperature选择“I”减少选择范围。在下拉列表中选择“xczu4ev-sfvc784-1-i”;</p>
<img alt="../_images/13.png" class="align-center" src="../_images/13.png" />
<p>AXU5EV开发板,在“Part”选项中,器件家族“Family”选择“Zynq UltraScale+ MPSoCs”,封装类型“Package”选择“sfvc784”,Speed选择”-1”,Temperature选择“I”减少选择范围。在下拉列表中选择“xczu5ev-sfvc784-1-i”; (例程中选择的型号为“xazu5ev-sfvc784-1-i”,两者是兼容的)</p>
<img alt="../_images/14.png" class="align-center" src="../_images/14.png" />
<ol class="arabic simple" start="9">
<li><p>点击“Finish”就可以完成以后名为“led”工程的创建。</p></li>
</ol>
<img alt="../_images/15.png" class="align-center" src="../_images/15.png" />
<ol class="arabic simple" start="10">
<li><p>Vivado软件界面</p></li>
</ol>
<img alt="../_images/16.png" class="align-center" src="../_images/16.png" />
</section>
<section id="verilog-hdlled">
<h2>4.3 创建Verilog HDL文件点亮LED<a class="headerlink" href="#verilog-hdlled" title="此标题的永久链接">¶</a></h2>
<ol class="arabic simple">
<li><p>点击Project Manager下的Add Sources图标(或者使用快捷键Alt+A)</p></li>
</ol>
<img alt="../_images/17.png" class="align-center" src="../_images/17.png" />
<ol class="arabic simple" start="2">
<li><p>选择添加或创建设计源文件“Add or create design sources”,点击“Next”</p></li>
</ol>
<img alt="../_images/18.png" class="align-center" src="../_images/18.png" />
<ol class="arabic simple" start="3">
<li><p>选择创建文件“Create File”</p></li>
</ol>
<img alt="../_images/19.png" class="align-center" src="../_images/19.png" />
<ol class="arabic simple" start="4">
<li><p>文件名“File name”设置为“led”,点击“OK”</p></li>
</ol>
<img alt="../_images/20.png" class="align-center" src="../_images/20.png" />
<ol class="arabic simple" start="5">
<li><p>点击“Finish”,完成“led.v”文件添加</p></li>
</ol>
<img alt="../_images/21.png" class="align-center" src="../_images/21.png" />
<ol class="arabic simple" start="6">
<li><p>在弹出的模块定义“Define Module”,中可以指定“led.v”文件的模块名称“Module name”,这里默认不变为“led”,还可以指定一些端口,这里暂时不指定,点击“OK”。</p></li>
</ol>
<img alt="../_images/22.png" class="align-center" src="../_images/22.png" />
<ol class="arabic simple" start="7">
<li><p>在弹出的对话框中选择“Yes”</p></li>
</ol>
<img alt="../_images/23.png" class="align-center" src="../_images/23.png" />
<ol class="arabic simple" start="8">
<li><p>双击“led.v”可以打开文件,然后编辑</p></li>
</ol>
<img alt="../_images/24.png" class="align-center" src="../_images/24.png" />
<ol class="arabic simple" start="9">
<li><p>编写“led.v”,这里定义了一个32位的寄存器timer, 用于循环计数0~199999999(1秒钟), 计数到199999999(1秒)的时候, 寄存器timer变为0,并翻转四个LED。这样原来LED是灭的话,就会点亮,如果原来LED为亮的话,就会熄灭。由于输入时钟为200MHz的差分时钟,因此需要添加IBUFDS原语连接差分信号,编写好后的代码如下:</p></li>
</ol>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>`timescale 1ns / 1ps
module led(
//Differential system clock
    input sys_clk_p,
    input sys_clk_n,
    input rst_n,
    output reg  led
    );
reg[31:0] timer_cnt;
wire sys_clk ;
   IBUFDS IBUFDS_inst (
      .O(sys_clk),  // Buffer output
      .I(sys_clk_p),  // Diff_p buffer input (connect directly to top-level port)
      .IB(sys_clk_n) // Diff_n buffer input (connect directly to top-level port)
   );
always@(posedge sys_clk)
begin
    if (!rst_n)
    begin
      led &lt;= 1&#39;b0 ;
      timer_cnt &lt;= 32&#39;d0 ;
    end
    else if(timer_cnt &gt;= 32&#39;d199_999_999)   //1 second counter, 200M-1=199999999
    begin
        led &lt;= ~led;
        timer_cnt &lt;= 32&#39;d0;
    end
    else
    begin
        led &lt;= led;
        timer_cnt &lt;= timer_cnt + 32&#39;d1;
    end
end
endmodule
</pre></div>
</div>
<ol class="arabic simple" start="10">
<li><p>编写好代码后保存</p></li>
</ol>
</section>
<section id="id1">
<h2>4.4 添加管脚约束<a class="headerlink" href="#id1" title="此标题的永久链接">¶</a></h2>
<p>Vivado使用的约束文件格式为xdc文件。xdc文件里主要是完成管脚的约束,时钟的约束, 以及组的约束。这里我们需要对led.v程序中的输入输出端口分配到FPGA的真实管脚上。</p>
<ol class="arabic simple">
<li><p>点击“Open Elaborated Design”</p></li>
</ol>
<img alt="../_images/25.png" class="align-center" src="../_images/25.png" />
<ol class="arabic simple" start="2">
<li><p>在弹出的窗口中点击“OK”按钮</p></li>
</ol>
<img alt="../_images/26.png" class="align-center" src="../_images/26.png" />
<ol class="arabic simple" start="3">
<li><p>在菜单中选择“Window -&gt; I/O Ports”</p></li>
</ol>
<img alt="../_images/27.png" class="align-center" src="../_images/27.png" />
<ol class="arabic simple" start="4">
<li><p>在弹出的I/O Ports中可以看到管脚分配情况</p></li>
</ol>
<img alt="../_images/28.png" class="align-center" src="../_images/28.png" />
<ol class="arabic simple" start="5">
<li><p>将复位信号rst_n绑定到PL端的按键,给LED和时钟分配管脚、电平标准,完成后点击保存图标</p></li>
</ol>
<img alt="../_images/29.png" class="align-center" src="../_images/29.png" />
<ol class="arabic simple" start="6">
<li><p>弹出窗口,要求保存约束文件,文件名我们填写“led”,文件类型默认“XDC”,点击“OK”</p></li>
</ol>
<img alt="../_images/30.png" class="align-center" src="../_images/30.png" />
<ol class="arabic simple" start="7">
<li><p>打开刚才生成的“led.xdc”文件,我们可以看到是一个TCL脚本,如果我们了解这些语法,完全可以通过自己编写led.xdc文件的方式来约束管脚</p></li>
</ol>
<img alt="../_images/31.png" class="align-center" src="../_images/31.png" />
<p><strong>下面来介绍一下最基本的XDC编写的语法,普通IO口只需约束引脚号和电压,管脚约束如下:</strong></p>
<p>set_property  PACKAGE_PIN “引脚编号”  [get_ports “端口名称”]</p>
<p><strong>电平信号的约束如下:</strong></p>
<p>set_property  IOSTANDARD  “电平标准”  [get_ports “端口名称”]</p>
<p>这里需要注意文字的大小写,端口名称是数组的话用{ }刮起来,端口名称必须和源代码中的名字一致,且端口名字不能和关键字一样。
电平标准中“LVCMOS33”后面的数字指FPGA的BANK电压,LED所在BANK电压为3.3伏,所以电平标准为“LVCMOS33”。<strong>Vivado默认要求为所有IO分配正确的电平标准和管脚编号。</strong></p>
</section>
<section id="id2">
<h2>4.5 添加时序约束<a class="headerlink" href="#id2" title="此标题的永久链接">¶</a></h2>
<p>一个FPGA设计除了管脚分配以外,还有一个重要的约束,那就是时序约束,这里通过向导方式演示如果进行一个时序约束。</p>
<ol class="arabic simple">
<li><p>点击“Run Synthesis”开始综合</p></li>
</ol>
<img alt="../_images/32.png" class="align-center" src="../_images/32.png" />
<ol class="arabic simple" start="2">
<li><p>弹出对话框点击“OK”</p></li>
</ol>
<img alt="../_images/33.png" class="align-center" src="../_images/33.png" />
<ol class="arabic simple" start="3">
<li><p>综合完成以后点击“Cancel”</p></li>
</ol>
<img alt="../_images/34.png" class="align-center" src="../_images/34.png" />
<ol class="arabic simple" start="4">
<li><p>点击“Constraints Wizard”</p></li>
</ol>
<img alt="../_images/35.png" class="align-center" src="../_images/35.png" />
<ol class="arabic simple" start="5">
<li><p>在弹出的窗口中点击“Next”</p></li>
</ol>
<img alt="../_images/36.png" class="align-center" src="../_images/36.png" />
<ol class="arabic simple" start="6">
<li><p>时序约束向导分析出设计中的时钟,这里把“sys_clk_p”频率设置为200Mhz,然后点击“Skip to Finish”结束时序约束向导。</p></li>
</ol>
<img alt="../_images/37.png" class="align-center" src="../_images/37.png" />
<ol class="arabic simple" start="7">
<li><p>弹出的窗口中点击“OK”</p></li>
</ol>
<img alt="../_images/38.png" class="align-center" src="../_images/38.png" />
<ol class="arabic simple" start="8">
<li><p>点击“Finish”</p></li>
</ol>
<img alt="../_images/39.png" class="align-center" src="../_images/39.png" />
<ol class="arabic simple" start="9">
<li><p>这个时候led.xdc文件已经更新,点击“Reload”重新加载文件,并保存文件</p></li>
</ol>
<img alt="../_images/40.png" class="align-center" src="../_images/40.png" />
</section>
<section id="bit">
<h2>4.6 生成BIT文件<a class="headerlink" href="#bit" title="此标题的永久链接">¶</a></h2>
<ol class="arabic simple">
<li><p>编译的过程可以细分为综合、布局布线、生成bit文件等,这里我们直接点击“Generate Bitstream”,直接生成bit文件。</p></li>
</ol>
<img alt="../_images/41.png" class="align-center" src="../_images/41.png" />
<ol class="arabic simple" start="2">
<li><p>在弹出的对话框中可以选择任务数量,这里和CPU核心数有关,一般数字越大,编译越快,点击“OK”</p></li>
</ol>
<img alt="../_images/42.png" class="align-center" src="../_images/42.png" />
<ol class="arabic simple" start="3">
<li><p>这个时候开始编译,可以看到右上角有个状态信息,在编译过程中可能会被杀毒软件、电脑管家拦截运行,导致无法编译或很长时间没有编译成功。</p></li>
</ol>
<img alt="../_images/43.png" class="align-center" src="../_images/43.png" />
<ol class="arabic simple" start="4">
<li><p>编译中没有任何错误,编译完成,弹出一个对话框让我们选择后续操作,可以选择“Open Hardware Manger”,当然,也可以选择“Cancel”,我们这里选择 “Cancel”,先不下载。</p></li>
</ol>
<img alt="../_images/44.png" class="align-center" src="../_images/44.png" />
</section>
<section id="id3">
<h2>4.7 Vivado仿真<a class="headerlink" href="#id3" title="此标题的永久链接">¶</a></h2>
<p>接下来我们不妨小试牛刀,利用Vivado自带的仿真工具来输出波形验证流水灯程序设计结果和我们的预想是否一致(注意:在生成bit文件之前也可以仿真)。具体步骤如下:</p>
<ol class="arabic simple">
<li><p>设置Vivado的仿真配置,右击SIMULATION中Simulation Settings。</p></li>
</ol>
<img alt="../_images/45.png" class="align-center" src="../_images/45.png" />
<ol class="arabic simple" start="2">
<li><p>在Simulation Settings窗口中进行如下图来配置,这里设置成50ms(根据需要自行设定),其它按默认设置,单击OK完成。</p></li>
</ol>
<img alt="../_images/46.png" class="align-center" src="../_images/46.png" />
<ol class="arabic simple" start="3">
<li><p>添加激励测试文件,点击Project Manager下的Add Sources图标,按下图设置后单击Next。</p></li>
</ol>
<img alt="../_images/47.png" class="align-center" src="../_images/47.png" />
<ol class="arabic simple" start="4">
<li><p>点击Create File生成仿真激励文件。</p></li>
</ol>
<img alt="../_images/48.png" class="align-center" src="../_images/48.png" />
<p><strong>在弹出的对话框中输入激励文件的名字,这里我们输入名为vtf_led_test。</strong></p>
<img alt="../_images/49.png" class="align-center" src="../_images/49.png" />
<ol class="arabic simple" start="5">
<li><p>点击Finish按钮返回。</p></li>
</ol>
<img alt="../_images/50.png" class="align-center" src="../_images/50.png" />
<p>这里我们先不添加IO Ports,点击OK。</p>
<img alt="../_images/51.png" class="align-center" src="../_images/51.png" />
<p>在Simulation Sources目录下多了一个刚才添加的vtf_led_test文件。双击打开这个文件,可以看到里面只有module名的定义,其它都没有。</p>
<img alt="../_images/52.png" class="align-center" src="../_images/52.png" />
<p>6.      接下去我们需要编写这个vtf_led_test.v文件的内容。首先定义输入和输出信号,然后需要实例化led_test模块,让led_test程序作为本测试程序的一部分。再添加复位和时钟的激励。完成后的vtf_led_test.v文件如下:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Module Name: vtf_led_test
//////////////////////////////////////////////////////////////////////////////////
module vtf_led_test;
// Inputs
reg sys_clk_p;
reg rst_n ;
wire sys_clk_n;
// Outputs
wire led;
// Instantiate the Unit Under Test (UUT)
led uut (
    .sys_clk_p(sys_clk_p),
    .sys_clk_n(sys_clk_n),
    .rst_n(rst_n),
    .led(led)
 );
initial
begin
// Initialize Inputs
    sys_clk_p = 0;
    rst_n = 0;
// Wait for global reset to finish
       #1000;
    rst_n = 1;
end
//Create clock
always #2.5 sys_clk_p = ~ sys_clk_p;
assign  sys_clk_n = ~sys_clk_p ;
endmodule
</pre></div>
</div>
<ol class="arabic simple" start="7">
<li><p>编写好后保存,vtf_led_test.v自动成了这个仿真Hierarchy的顶层了,它下面是设计文件led_test.v。</p></li>
</ol>
<img alt="../_images/53.png" class="align-center" src="../_images/53.png" />
<ol class="arabic simple" start="8">
<li><p>点击Run Simulation按钮,再选择Run Behavioral Simulation。这里我们做一下行为级的仿真就可以了。</p></li>
</ol>
<img alt="../_images/54.png" class="align-center" src="../_images/54.png" />
<p><strong>如果没有错误,Vivado中的仿真软件开始工作了。</strong></p>
<ol class="arabic simple" start="9">
<li><p>在弹出仿真界面后如下图,界面是仿真软件自动运行到仿真设置的50ms的波形。</p></li>
</ol>
<img alt="../_images/55.png" class="align-center" src="../_images/55.png" />
<p>由于LED[3:0]在程序中设计的状态变化时间长,而仿真又比较耗时,在这里观测timer[31:0]计数器变化。把它放到Wave中观察(点击Scope界面下的uut, 再右键选择Objects界面下的timer, 在弹出的下拉菜单里选择Add Wave Window)。</p>
<img alt="../_images/56.png" class="align-center" src="../_images/56.png" />
<p>添加后timer显示在Wave的波形界面上,如下图所示。</p>
<img alt="../_images/57.png" class="align-center" src="../_images/57.png" />
<ol class="arabic simple" start="10">
<li><p>点击如下标注的Restart按钮复位一下,再点击Run All按钮。(需要耐心!!!),可以看到仿真波形与设计相符。(注意:仿真的时间越长,仿真的波形文件占用的磁盘空间越大,波形文件在工程目录的xx.sim文件夹)</p></li>
</ol>
<img alt="../_images/58.png" class="align-center" src="../_images/58.png" />
<img alt="../_images/59.png" class="align-center" src="../_images/59.png" />
<p>我们可以看到led的信号会变成1,说明LED灯会变亮。</p>
</section>
<section id="id4">
<h2>4.8 下载<a class="headerlink" href="#id4" title="此标题的永久链接">¶</a></h2>
<ol class="arabic simple">
<li><p>连接好开发板的JTAG接口,给开发板上电</p></li>
</ol>
<img alt="../_images/60.png" class="align-center" src="../_images/60.png" />
<p>注意拔码开关要选择JTAG模式,也就是全部拔到”ON”,“ON”代表的值是0,不用JTAG模式,下载会报错。</p>
<img alt="../_images/61.png" class="align-center" src="../_images/61.png" />
<ol class="arabic simple" start="2">
<li><p>在“HARDWARE MANAGER”界面点击“Auto Connect”,自动连接设备</p></li>
</ol>
<img alt="../_images/62.png" class="align-center" src="../_images/62.png" />
<ol class="arabic simple" start="3">
<li><p>可以看到JTAG扫描到arm和FPGA内核</p></li>
</ol>
<img alt="../_images/63.png" class="align-center" src="../_images/63.png" />
<ol class="arabic simple" start="4">
<li><p>选择芯片,右键“Program Device…”</p></li>
</ol>
<img alt="../_images/64.png" class="align-center" src="../_images/64.png" />
<ol class="arabic simple" start="5">
<li><p>在弹出窗口中点击“Program”</p></li>
</ol>
<img alt="../_images/65.png" class="align-center" src="../_images/65.png" />
<ol class="arabic simple" start="6">
<li><p>等待下载</p></li>
</ol>
<img alt="../_images/66.png" class="align-center" src="../_images/66.png" />
<ol class="arabic simple" start="7">
<li><p>下载完成以后,我们可以看到PL LED开始每秒变化一次。到此为止Vivado简单流程体验完成。后面的章节会介绍如果把程序烧录到Flash,需要PS系统的配合才能完成,只有PL的工程不能直接烧写Flash。在”体验ARM,裸机输出”Hello World”一章的常见问题中有介绍。</p></li>
</ol>
</section>
<section id="id5">
<h2>4.9 在线调试<a class="headerlink" href="#id5" title="此标题的永久链接">¶</a></h2>
<p>前面介绍了仿真和下载,但仿真并不需要程序烧写到板子,是比较理想化的结果,下面介绍Vivado在线调试方法,观察内部信号的变化。Vivado有内嵌的逻辑分析仪,叫做ILA,可以用于在线观察内部信号的变化,对于调试有很大帮助。在本实验中我们观察timer_cnt和led的信号变化。</p>
<section id="ila-ip">
<h3>添加ILA IP核<a class="headerlink" href="#ila-ip" title="此标题的永久链接">¶</a></h3>
<ol class="arabic simple">
<li><p>点击IP Catalog,在搜索框中搜索ila,双击ILA的IP</p></li>
</ol>
<img alt="../_images/67.png" class="align-center" src="../_images/67.png" />
<ol class="arabic simple" start="2">
<li><p>修改名称为ila,由于要采样两个信号,Probes的数量设置为2,Sample Data Depth指的是采样深度,设置的越高,采集的信号越多,同样消耗的资源也会越多。</p></li>
</ol>
<img alt="../_images/68.png" class="align-center" src="../_images/68.png" />
<ol class="arabic simple" start="3">
<li><p>在Probe_Ports页面,设置Probe的宽度,设置PROBE0位宽为32,用于采样timer_cnt,设置PROBE1位宽为1,用于采样led。点击OK</p></li>
</ol>
<img alt="../_images/69.png" class="align-center" src="../_images/69.png" />
<p>弹出界面,选择OK</p>
<img alt="../_images/70.png" class="align-center" src="../_images/70.png" />
<p>再如下设置,点击Generate</p>
<img alt="../_images/71.png" class="align-center" src="../_images/71.png" />
<ol class="arabic simple" start="4">
<li><p>在led.v中例化ila,并保存</p></li>
</ol>
<img alt="../_images/72.png" class="align-center" src="../_images/72.png" />
<ol class="arabic simple" start="5">
<li><p>重新生成Bitstream</p></li>
</ol>
<img alt="../_images/73.png" class="align-center" src="../_images/73.png" />
<ol class="arabic simple" start="6">
<li><p>下载程序</p></li>
</ol>
<img alt="../_images/74.png" class="align-center" src="../_images/74.png" />
<ol class="arabic simple" start="7">
<li><p>这时候看到有bit和ltx文件,点击program</p></li>
</ol>
<img alt="../_images/75.png" class="align-center" src="../_images/75.png" />
<ol class="arabic simple" start="8">
<li><p>此时弹出在线调试窗口,出现了我们添加的信号</p></li>
</ol>
<img alt="../_images/76.png" class="align-center" src="../_images/76.png" />
<p>点击运行按钮,出现信号的数据</p>
<img alt="../_images/77.png" class="align-center" src="../_images/77.png" />
<p>也可以触发采集,在Trigger Setup窗口点击“+”,深度选择timer_cnt信号</p>
<img alt="../_images/78.png" class="align-center" src="../_images/78.png" />
<p>将Radix改为U,也就是十进制,在Value中设置为199999999,也就是timer_cnt计数的最大值</p>
<img alt="../_images/79.png" class="align-center" src="../_images/79.png" />
<p>再次点击运行,即可以看到触发成功,此时timer_cnt显示为十六进制,而led也在此时翻转。</p>
<img alt="../_images/80.png" class="align-center" src="../_images/80.png" />
</section>
<section id="mark-debug">
<h3>MARK DEBUG<a class="headerlink" href="#mark-debug" title="此标题的永久链接">¶</a></h3>
<p>上面介绍了添加ILA IP的方式在线调试,下面介绍在代码中添加综合属性,实现在线调试。</p>
<ol class="arabic simple">
<li><p>首先打开led.v,将ila的例化部分注释掉</p></li>
</ol>
<img alt="../_images/811.png" class="align-center" src="../_images/811.png" />
<ol class="arabic simple" start="2">
<li><p>在led和timer_cnt的定义前面添加( MARK_DEBUG=”true” ),保存文件</p></li>
</ol>
<img alt="../_images/82.png" class="align-center" src="../_images/82.png" />
<ol class="arabic simple" start="3">
<li><p>点击综合</p></li>
</ol>
<img alt="../_images/83.png" class="align-center" src="../_images/83.png" />
<ol class="arabic simple" start="4">
<li><p>综合结束后,点击Set Up Debug</p></li>
</ol>
<img alt="../_images/84.png" class="align-center" src="../_images/84.png" />
<ol class="arabic simple" start="5">
<li><p>弹出的窗口点击Next</p></li>
</ol>
<img alt="../_images/85.png" class="align-center" src="../_images/85.png" />
<p>按照默认点击Next</p>
<img alt="../_images/86.png" class="align-center" src="../_images/86.png" />
<p>采样深度窗口,选择Next</p>
<img alt="../_images/87.png" class="align-center" src="../_images/87.png" />
<p>点击Finish</p>
<img alt="../_images/881.png" class="align-center" src="../_images/881.png" />
<p>点击保存</p>
<img alt="../_images/91.png" class="align-center" src="../_images/91.png" />
<p>在xdc文件中即可看到添加的ila核约束</p>
<img alt="../_images/89.png" class="align-center" src="../_images/89.png" />
<ol class="arabic simple" start="5">
<li><p>重新生成bitstream</p></li>
</ol>
<img alt="../_images/90.png" class="align-center" src="../_images/90.png" />
<ol class="arabic simple" start="6">
<li><p>调试方法与前面一样,不再赘述。</p></li>
</ol>
</section>
</section>
<section id="id6">
<h2>4.10 实验总结<a class="headerlink" href="#id6" title="此标题的永久链接">¶</a></h2>
<p>本章节介绍了如何在PL端开发程序,包括工程建立,约束,仿真,在线调试等方法,在后续的代码开发方式中皆可参考此方法。</p>
<img alt="../_images/888.png" src="../_images/888.png" />
<p><em>ZYNQ MPSoC开发平台FPGA教程</em>    - <a class="reference external" href="http://www.alinx.com">Alinx官方网站</a></p>
</section>
</section>


            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
  <div>
    <h3><a href="../index.html">目录</a></h3>
    <ul>
<li><a class="reference internal" href="#">《第四章》PL的“Hello world”LED 实验</a><ul>
<li><a class="reference internal" href="#led">4.1 LED硬件介绍</a></li>
<li><a class="reference internal" href="#vivado">4.2 创建vivado工程</a></li>
<li><a class="reference internal" href="#verilog-hdlled">4.3 创建Verilog HDL文件点亮LED</a></li>
<li><a class="reference internal" href="#id1">4.4 添加管脚约束</a></li>
<li><a class="reference internal" href="#id2">4.5 添加时序约束</a></li>
<li><a class="reference internal" href="#bit">4.6 生成BIT文件</a></li>
<li><a class="reference internal" href="#id3">4.7 Vivado仿真</a></li>
<li><a class="reference internal" href="#id4">4.8 下载</a></li>
<li><a class="reference internal" href="#id5">4.9 在线调试</a><ul>
<li><a class="reference internal" href="#ila-ip">添加ILA IP核</a></li>
<li><a class="reference internal" href="#mark-debug">MARK DEBUG</a></li>
</ul>
</li>
<li><a class="reference internal" href="#id6">4.10 实验总结</a></li>
</ul>
</li>
</ul>

  </div>
  <div>
    <h4>上一主题</h4>
    <p class="topless"><a href="verilog_base.html"
                          title="上一章">《第三章》Verilog 基础模块介绍</a></p>
  </div>
  <div>
    <h4>下一主题</h4>
    <p class="topless"><a href="pll.html"
                          title="下一章">《第五章》Vivado 下 PLL 实验</a></p>
  </div>
  <div role="note" aria-label="source link">
    <h3>本页</h3>
    <ul class="this-page-menu">
      <li><a href="../_sources/src/pl_led.rst.txt"
            rel="nofollow">显示源代码</a></li>
    </ul>
   </div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">快速搜索</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="提交" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>导航</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="总索引"
             >索引</a></li>
        <li class="right" >
          <a href="pll.html" title="《第五章》Vivado 下 PLL 实验"
             >下一页</a> |</li>
        <li class="right" >
          <a href="verilog_base.html" title="《第三章》Verilog 基础模块介绍"
             >上一页</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">ZYNQ MPSoC开发平台FPGA教程 1.0 文档</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">《第四章》PL的“Hello world”LED 实验</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &#169; 版权所有 2023, ALINX       http://www.alinx.com.
      由 <a href="https://www.sphinx-doc.org/">Sphinx</a> 6.1.3创建。
    </div>
  </body>
</html>