<!DOCTYPE html>
<html lang="en">
<html>
	<head>
		<link href="style.css" rel="stylesheet">
        <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/all.min.css">
		<title>Minhas Thaker Resume</title>
	</head>

	<body>
		<header id="header">
			<h1>Minhas Thaker</h1>
			<hr>
			Physical Design CAD Engineer
			<hr>
		</header>
		<main>
			<article id="mainLeft">
				<section>
					<h2>CONTACT</h2>

                    <p>
                        <i class="fa fa-envelope" aria-hidden="true"></i>
                        <a href="mailto:minhas.thaker@gmail.com">minhas.thaker@gmail.com</a>
                    </p>
                    <p>
                        <i class="fab fa-github" aria-hidden="true"></i>
                        <a href="github.com/minhashthaker">minhasthaker</a>
                    </p>
                    <p>
                        <i class="fab fa-linkedin" aria-hidden="true"></i>
                        <a href="mailto:linkedin.com/in/minhasthaker">minhasthaker</a>
                    </p>
                    
				</section>
				<section>
					<h2>SKILLS</h2>
					<p>
                        <ul>
                            <li>Python, TCL, Perl</li>
                            <li>CAD flow development</li>
                            <li>Innovus, ICC2, ICV, Calibre</li>
                            <li>Semiconductor technologies</li>
                    </p>
				</section>
				<section>
					<h2>EDUCATION</h2>
					<h3>Masters in Electrical and Electronics Engineering</h3>
                    <p>California State University, Sacramento, USA</p>
                    <p>2008 - 2011</p>
                    <h3>Bachelors  in Electronics and Communication Engineering</h3>
                    <p>Gujarat University, Ahmedabad, India</p>
                    <p>2004 - 2008</p>
				</section>            
			</article>
			<article id="mainRight">
				<section>
					<h2>SUMMARY</h2>
					<p>
                        <ul>
                            <li>Leading CAD flow development for leading-edge technologies (4/3nm)</li>
                            <li>Expertise in developing complex CAD flow that supports multiple projects and technologies</li>
                            <li>Strong knowledge in all aspects of RTL to GDS physical design flow</li>
                            <li>EDA tools: Cadence (Innovus), Synopsys (ICC2, ICV), Siemens (Calibre)</li>
                    </p>
				</section>
				<section>
					<h2>WORK EXPERIENCE</h2>
					<h3>Cadence Design Systems, San Jose | Principal Application Engineer | 06/2019 - 08/2021, 04/2023 - Present</h3>
                    <ul>
                        <li>Physical Design Tool support for a Tier 1 client engaging in all phases of client engagements such as tool certification, evaluations, benchmarks, flow development, and block execution</li>
                        <li>Enable leading-edge technology/process support in the Innovus PnR tool.</li>
                        <li>Track and debug customer issues and work with R&D and release team on issue resolution.</li>
                    </ul>
                    <h3>Google, Mountain View | Sr. Silicon Engineer | 08/2021 - 03/2023</h3>
                    <ul>
                        <li>Leading CAD flow development to build and maintain a Physical Design Verification Design Environment used for multiple product tape-outs across multiple geos</li>
                        <li>Partner with chip design teams to define and standardize the methodology for Physical Design  Verification</li>
                        <li>Manage EDA vendor interaction, perform technical evaluations of EDA tools for possible deployment, guide tool enhancements to meet project needs</li>
                    </ul>
                    <h3>Intel Corporation, Santa Clara | Physical Design CAD Engineer | 06/2015 - 06/2019</h3>
                    <ul>
                        <li>Develop and support Physical Design Reference flow released along with PDK</li>
                        <li>Engage with and EDA vendors to implement new technology features, enhancements, and meet certification and quality metrics in Place & Route tools (ICC2, Innovus)</li>
                        <li>Analyze the impact of technology rule modeling, flow updates, and tool version change on QoR and drive adoption of best practices and latest tool versions by all project teams</li>
                    </ul>
                    <h3>Intel Corporation, Folsom | Physical Verification/Process Design Kit Development Engineer | 02/2011 - 06/2015</h3>
                    <ul>
                        <li>Develop and support physical verification runsets, tape-in utilities, DFM/Fill flow runsets, and layout completion utilities on leading advanced node semiconductor technologies</li>
                        <li>Architect QA regression infrastructure, QA tests, and metric data (Quality of Results â€“ QoR) for physical verification and DFM/Fill runsets in Process Design Kit (PDK); led to zero quality escapes</li>
                        <li>Manage PDK stakeholders and foundry client interaction and streamline scheduling and release of LV and DFM/Fill runsets into PDK</li>
                    </ul>
				</section>
			</article>
		</main>
	</body>
</html>