[INF:CM0023] Creating log file ../../build/tests/StructVar/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "dut".

[WRN:PA0205] dut.sv:26: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@dut".

[INF:CP0303] dut.sv:26: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:26: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/StructVar/slpp_unit//surelog.uhdm.chk
====== UHDM =======
design: (work@test)
|vpiName:work@test
|uhdmallPackages:
\_package: builtin, parent:work@test
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array)
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue)
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string)
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system)
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@dut, file:dut.sv, line:1, parent:work@test
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiNet:
  \_logic_net: (mem1), line:9
    |vpiName:mem1
    |vpiFullName:work@dut.mem1
  |vpiNet:
  \_logic_net: (mem2), line:11
    |vpiName:mem2
    |vpiFullName:work@dut.mem2
  |vpiNet:
  \_logic_net: (intf1), line:19
    |vpiName:intf1
    |vpiFullName:work@dut.intf1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (intf2), line:21
    |vpiName:intf2
    |vpiFullName:work@dut.intf2
    |vpiNetType:1
  |vpiTypedef:
  \_struct_typespec: (intf), line:13
    |vpiName:intf
    |vpiTypespecMember:
    \_typespec_member: (addr), line:14
      |vpiName:addr
      |vpiTypespec:
      \_logic_typespec: , line:14
        |vpiRange:
        \_range: , line:14, parent:intf
          |vpiLeftRange:
          \_constant: , line:14
            |vpiConstType:7
            |vpiDecompile:7
            |vpiSize:32
            |INT:7
          |vpiRightRange:
          \_constant: , line:14
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
    |vpiTypespecMember:
    \_typespec_member: (data), line:15
      |vpiName:data
      |vpiTypespec:
      \_logic_typespec: , line:15
        |vpiRange:
        \_range: , line:15, parent:intf
          |vpiLeftRange:
          \_constant: , line:15
            |vpiConstType:7
            |vpiDecompile:7
            |vpiSize:32
            |INT:7
          |vpiRightRange:
          \_constant: , line:15
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
    |vpiTypespecMember:
    \_typespec_member: (wr), line:16
      |vpiName:wr
      |vpiTypespec:
      \_logic_typespec: , line:16
  |vpiTypedef:
  \_struct_typespec: (mem_s), line:3
    |vpiPacked:1
    |vpiName:mem_s
    |vpiTypespecMember:
    \_typespec_member: (addr), line:4
      |vpiName:addr
      |vpiTypespec:
      \_bit_typespec: , line:4
        |vpiRange:
        \_range: , line:4, parent:mem_s
          |vpiLeftRange:
          \_constant: , line:4
            |vpiConstType:7
            |vpiDecompile:7
            |vpiSize:32
            |INT:7
          |vpiRightRange:
          \_constant: , line:4
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
    |vpiTypespecMember:
    \_typespec_member: (data), line:5
      |vpiName:data
      |vpiTypespec:
      \_bit_typespec: , line:5
        |vpiRange:
        \_range: , line:5, parent:mem_s
          |vpiLeftRange:
          \_constant: , line:5
            |vpiConstType:7
            |vpiDecompile:7
            |vpiSize:32
            |INT:7
          |vpiRightRange:
          \_constant: , line:5
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
    |vpiTypespecMember:
    \_typespec_member: (wr), line:6
      |vpiName:wr
      |vpiTypespec:
      \_bit_typespec: , line:6
|uhdmallModules:
\_module: work@test, file:dut.sv, line:26, parent:work@test
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_sys_func_call: ($vpi_decompiler), line:29
      |vpiName:$vpi_decompiler
      |vpiArgument:
      \_ref_obj: (test), line:29
        |vpiName:test
|uhdmtopModules:
\_module: work@test (work@test), file:dut.sv, line:26
  |vpiDefName:work@test
  |vpiName:work@test
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_sys_func_call: ($vpi_decompiler), line:29
      |vpiName:$vpi_decompiler
      |vpiArgument:
      \_ref_obj: (test), line:29
        |vpiName:test
  |vpiModule:
  \_module: work@dut (u1), file:dut.sv, line:27, parent:work@test
    |vpiDefName:work@dut
    |vpiName:u1
    |vpiFullName:work@test.u1
    |vpiNet:
    \_struct_net: (intf1), line:19, parent:u1
      |vpiName:intf1
      |vpiFullName:work@test.u1.intf1
      |vpiTypespec:
      \_struct_typespec: (intf), line:13
        |vpiName:intf
        |vpiTypespecMember:
        \_typespec_member: (addr), line:14
          |vpiName:addr
          |vpiTypespec:
          \_logic_typespec: , line:14
            |vpiRange:
            \_range: , line:14, parent:intf
              |vpiLeftRange:
              \_constant: , line:14
                |vpiConstType:7
                |vpiDecompile:7
                |vpiSize:32
                |INT:7
              |vpiRightRange:
              \_constant: , line:14
                |vpiConstType:7
                |vpiDecompile:0
                |vpiSize:32
                |INT:0
        |vpiTypespecMember:
        \_typespec_member: (data), line:15
          |vpiName:data
          |vpiTypespec:
          \_logic_typespec: , line:15
            |vpiRange:
            \_range: , line:15, parent:intf
              |vpiLeftRange:
              \_constant: , line:15
                |vpiConstType:7
                |vpiDecompile:7
                |vpiSize:32
                |INT:7
              |vpiRightRange:
              \_constant: , line:15
                |vpiConstType:7
                |vpiDecompile:0
                |vpiSize:32
                |INT:0
        |vpiTypespecMember:
        \_typespec_member: (wr), line:16
          |vpiName:wr
          |vpiTypespec:
          \_logic_typespec: , line:16
    |vpiArrayNet:
    \_array_net: (intf2), parent:u1
      |vpiName:intf2
      |vpiFullName:work@test.u1.intf2
      |vpiSize:2
      |vpiNet:
      \_struct_net: , line:21, parent:intf2
        |vpiFullName:work@test.u1.intf2
        |vpiTypespec:
        \_struct_typespec: (intf), line:13
    |vpiVariables:
    \_struct_var: (mem1), line:9, parent:u1
      |vpiName:mem1
      |vpiFullName:work@test.u1.mem1
      |vpiTypespec:
      \_struct_typespec: (mem_s), line:3
        |vpiPacked:1
        |vpiName:mem_s
        |vpiTypespecMember:
        \_typespec_member: (addr), line:4
          |vpiName:addr
          |vpiTypespec:
          \_bit_typespec: , line:4
            |vpiRange:
            \_range: , line:4, parent:mem_s
              |vpiLeftRange:
              \_constant: , line:4
                |vpiConstType:7
                |vpiDecompile:7
                |vpiSize:32
                |INT:7
              |vpiRightRange:
              \_constant: , line:4
                |vpiConstType:7
                |vpiDecompile:0
                |vpiSize:32
                |INT:0
        |vpiTypespecMember:
        \_typespec_member: (data), line:5
          |vpiName:data
          |vpiTypespec:
          \_bit_typespec: , line:5
            |vpiRange:
            \_range: , line:5, parent:mem_s
              |vpiLeftRange:
              \_constant: , line:5
                |vpiConstType:7
                |vpiDecompile:7
                |vpiSize:32
                |INT:7
              |vpiRightRange:
              \_constant: , line:5
                |vpiConstType:7
                |vpiDecompile:0
                |vpiSize:32
                |INT:0
        |vpiTypespecMember:
        \_typespec_member: (wr), line:6
          |vpiName:wr
          |vpiTypespec:
          \_bit_typespec: , line:6
    |vpiVariables:
    \_array_var: (mem2), parent:u1
      |vpiArrayType:1
      |vpiName:mem2
      |vpiFullName:work@test.u1.mem2
      |vpiRandType:1
      |vpiVisibility:1
      |vpiSize:2
      |vpiReg:
      \_struct_var: , line:11, parent:mem2
        |vpiFullName:work@test.u1.mem2
        |vpiTypespec:
        \_struct_typespec: (mem_s), line:3
    |vpiTypedef:
    \_struct_typespec: (intf), line:13
      |vpiName:intf
      |vpiTypespecMember:
      \_typespec_member: (addr), line:14
        |vpiName:addr
        |vpiTypespec:
        \_logic_typespec: , line:14
          |vpiRange:
          \_range: , line:14, parent:intf
            |vpiLeftRange:
            \_constant: , line:14
              |vpiConstType:7
              |vpiDecompile:7
              |vpiSize:32
              |INT:7
            |vpiRightRange:
            \_constant: , line:14
              |vpiConstType:7
              |vpiDecompile:0
              |vpiSize:32
              |INT:0
      |vpiTypespecMember:
      \_typespec_member: (data), line:15
        |vpiName:data
        |vpiTypespec:
        \_logic_typespec: , line:15
          |vpiRange:
          \_range: , line:15, parent:intf
            |vpiLeftRange:
            \_constant: , line:15
              |vpiConstType:7
              |vpiDecompile:7
              |vpiSize:32
              |INT:7
            |vpiRightRange:
            \_constant: , line:15
              |vpiConstType:7
              |vpiDecompile:0
              |vpiSize:32
              |INT:0
      |vpiTypespecMember:
      \_typespec_member: (wr), line:16
        |vpiName:wr
        |vpiTypespec:
        \_logic_typespec: , line:16
    |vpiTypedef:
    \_struct_typespec: (mem_s), line:3
      |vpiPacked:1
      |vpiName:mem_s
      |vpiTypespecMember:
      \_typespec_member: (addr), line:4
        |vpiName:addr
        |vpiTypespec:
        \_bit_typespec: , line:4
          |vpiRange:
          \_range: , line:4, parent:mem_s
            |vpiLeftRange:
            \_constant: , line:4
              |vpiConstType:7
              |vpiDecompile:7
              |vpiSize:32
              |INT:7
            |vpiRightRange:
            \_constant: , line:4
              |vpiConstType:7
              |vpiDecompile:0
              |vpiSize:32
              |INT:0
      |vpiTypespecMember:
      \_typespec_member: (data), line:5
        |vpiName:data
        |vpiTypespec:
        \_bit_typespec: , line:5
          |vpiRange:
          \_range: , line:5, parent:mem_s
            |vpiLeftRange:
            \_constant: , line:5
              |vpiConstType:7
              |vpiDecompile:7
              |vpiSize:32
              |INT:7
            |vpiRightRange:
            \_constant: , line:5
              |vpiConstType:7
              |vpiDecompile:0
              |vpiSize:32
              |INT:0
      |vpiTypespecMember:
      \_typespec_member: (wr), line:6
        |vpiName:wr
        |vpiTypespec:
        \_bit_typespec: , line:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

