// Seed: 2035755045
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout uwire id_1;
  assign id_1 = 1;
  wire id_4;
  assign module_1.id_7 = 0;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd96,
    parameter id_5 = 32'd13
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  input logic [7:0] id_6;
  input wire _id_5;
  input wire id_4;
  input wire id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  assign id_1[-1] = -1;
  id_7 :
  assert property (@(posedge id_2) -1)
  else {-1, 1} = 1 <-> id_7;
  assign id_7 = {id_6[1|id_5+1 : id_2?-1 :-1'b0], 1};
  logic [7:0] id_8;
  assign id_8[-1] = -1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  wire id_9;
endmodule
