Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jan  2 10:30:14 2023
| Host         : DESKTOP-IR34L4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file comunicazione_seriale_timing_summary_routed.rpt -pb comunicazione_seriale_timing_summary_routed.pb -rpx comunicazione_seriale_timing_summary_routed.rpx -warn_on_violation
| Design       : comunicazione_seriale
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   21          
TIMING-20  Warning   Non-clocked latch               11          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ricev/cu/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: trasm/UART/FSM_onehot_sttCur_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: trasm/controllo/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: trasm/controllo/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: trasm/controllo/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: wr_clearer/CLEARED_BTN_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.700        0.000                      0                  266        0.130        0.000                      0                  266        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.700        0.000                      0                  262        0.130        0.000                      0                  262        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.043        0.000                      0                    4        0.563        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.395%)  route 3.232ns (79.605%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.630     5.182    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.638 f  wr_clearer/debouncer.cont_reg[0]/Q
                         net (fo=3, routed)           0.871     6.508    wr_clearer/debouncer.cont_reg_n_0_[0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.632 r  wr_clearer/FSM_sequential_btn_state[1]_i_8/O
                         net (fo=1, routed)           1.138     7.771    wr_clearer/FSM_sequential_btn_state[1]_i_8_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.551     8.446    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.570 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.671     9.242    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.886    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[0]/C
                         clock pessimism              0.296    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y34          FDRE (Setup_fdre_C_CE)      -0.205    14.941    wr_clearer/debouncer.cont_reg[0]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.395%)  route 3.232ns (79.605%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.630     5.182    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.638 f  wr_clearer/debouncer.cont_reg[0]/Q
                         net (fo=3, routed)           0.871     6.508    wr_clearer/debouncer.cont_reg_n_0_[0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.632 r  wr_clearer/FSM_sequential_btn_state[1]_i_8/O
                         net (fo=1, routed)           1.138     7.771    wr_clearer/FSM_sequential_btn_state[1]_i_8_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.551     8.446    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.570 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.671     9.242    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.886    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[1]/C
                         clock pessimism              0.296    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y34          FDRE (Setup_fdre_C_CE)      -0.205    14.941    wr_clearer/debouncer.cont_reg[1]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.395%)  route 3.232ns (79.605%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.630     5.182    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.638 f  wr_clearer/debouncer.cont_reg[0]/Q
                         net (fo=3, routed)           0.871     6.508    wr_clearer/debouncer.cont_reg_n_0_[0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.632 r  wr_clearer/FSM_sequential_btn_state[1]_i_8/O
                         net (fo=1, routed)           1.138     7.771    wr_clearer/FSM_sequential_btn_state[1]_i_8_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.551     8.446    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.570 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.671     9.242    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.886    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[2]/C
                         clock pessimism              0.296    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y34          FDRE (Setup_fdre_C_CE)      -0.205    14.941    wr_clearer/debouncer.cont_reg[2]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.395%)  route 3.232ns (79.605%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.630     5.182    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.638 f  wr_clearer/debouncer.cont_reg[0]/Q
                         net (fo=3, routed)           0.871     6.508    wr_clearer/debouncer.cont_reg_n_0_[0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.632 r  wr_clearer/FSM_sequential_btn_state[1]_i_8/O
                         net (fo=1, routed)           1.138     7.771    wr_clearer/FSM_sequential_btn_state[1]_i_8_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.551     8.446    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.570 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.671     9.242    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.886    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[3]/C
                         clock pessimism              0.296    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y34          FDRE (Setup_fdre_C_CE)      -0.205    14.941    wr_clearer/debouncer.cont_reg[3]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.395%)  route 3.232ns (79.605%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.630     5.182    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.638 f  wr_clearer/debouncer.cont_reg[0]/Q
                         net (fo=3, routed)           0.871     6.508    wr_clearer/debouncer.cont_reg_n_0_[0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.632 r  wr_clearer/FSM_sequential_btn_state[1]_i_8/O
                         net (fo=1, routed)           1.138     7.771    wr_clearer/FSM_sequential_btn_state[1]_i_8_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.551     8.446    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.570 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.671     9.242    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.886    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[4]/C
                         clock pessimism              0.296    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y34          FDRE (Setup_fdre_C_CE)      -0.205    14.941    wr_clearer/debouncer.cont_reg[4]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.395%)  route 3.232ns (79.605%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.630     5.182    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.638 f  wr_clearer/debouncer.cont_reg[0]/Q
                         net (fo=3, routed)           0.871     6.508    wr_clearer/debouncer.cont_reg_n_0_[0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.632 r  wr_clearer/FSM_sequential_btn_state[1]_i_8/O
                         net (fo=1, routed)           1.138     7.771    wr_clearer/FSM_sequential_btn_state[1]_i_8_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.551     8.446    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.570 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.671     9.242    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514    14.886    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[5]/C
                         clock pessimism              0.296    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y34          FDRE (Setup_fdre_C_CE)      -0.205    14.941    wr_clearer/debouncer.cont_reg[5]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.429%)  route 3.225ns (79.571%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.630     5.182    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.638 f  wr_clearer/debouncer.cont_reg[0]/Q
                         net (fo=3, routed)           0.871     6.508    wr_clearer/debouncer.cont_reg_n_0_[0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.632 r  wr_clearer/FSM_sequential_btn_state[1]_i_8/O
                         net (fo=1, routed)           1.138     7.771    wr_clearer/FSM_sequential_btn_state[1]_i_8_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.551     8.446    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.570 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.665     9.235    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X6Y39          FDRE                                         r  wr_clearer/debouncer.cont_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.518    14.890    wr_clearer/CLK_IBUF_BUFG
    SLICE_X6Y39          FDRE                                         r  wr_clearer/debouncer.cont_reg[30]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.169    14.957    wr_clearer/debouncer.cont_reg[30]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.429%)  route 3.225ns (79.571%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.630     5.182    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.456     5.638 f  wr_clearer/debouncer.cont_reg[0]/Q
                         net (fo=3, routed)           0.871     6.508    wr_clearer/debouncer.cont_reg_n_0_[0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.632 r  wr_clearer/FSM_sequential_btn_state[1]_i_8/O
                         net (fo=1, routed)           1.138     7.771    wr_clearer/FSM_sequential_btn_state[1]_i_8_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.124     7.895 r  wr_clearer/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          0.551     8.446    wr_clearer/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     8.570 r  wr_clearer/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.665     9.235    wr_clearer/debouncer.cont[31]_i_2_n_0
    SLICE_X6Y39          FDRE                                         r  wr_clearer/debouncer.cont_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.518    14.890    wr_clearer/CLK_IBUF_BUFG
    SLICE_X6Y39          FDRE                                         r  wr_clearer/debouncer.cont_reg[31]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.169    14.957    wr_clearer/debouncer.cont_reg[31]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 2.483ns (58.213%)  route 1.782ns (41.787%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.630     5.182    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419     5.601 r  wr_clearer/debouncer.cont_reg[1]/Q
                         net (fo=2, routed)           0.842     6.443    wr_clearer/debouncer.cont_reg_n_0_[1]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.274 r  wr_clearer/debouncer.cont_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.274    wr_clearer/debouncer.cont_reg[4]_i_2_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  wr_clearer/debouncer.cont_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    wr_clearer/debouncer.cont_reg[8]_i_2_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  wr_clearer/debouncer.cont_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.502    wr_clearer/debouncer.cont_reg[12]_i_2_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  wr_clearer/debouncer.cont_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.616    wr_clearer/debouncer.cont_reg[16]_i_2_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  wr_clearer/debouncer.cont_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.730    wr_clearer/debouncer.cont_reg[20]_i_2_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  wr_clearer/debouncer.cont_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    wr_clearer/debouncer.cont_reg[24]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  wr_clearer/debouncer.cont_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.958    wr_clearer/debouncer.cont_reg[28]_i_2_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.180 r  wr_clearer/debouncer.cont_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.940     9.120    wr_clearer/debouncer.cont_reg[31]_i_4_n_7
    SLICE_X5Y39          LUT3 (Prop_lut3_I2_O)        0.327     9.447 r  wr_clearer/debouncer.cont[29]_i_1/O
                         net (fo=1, routed)           0.000     9.447    wr_clearer/debouncer.cont[29]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  wr_clearer/debouncer.cont_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.518    14.890    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  wr_clearer/debouncer.cont_reg[29]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)        0.075    15.201    wr_clearer/debouncer.cont_reg[29]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 wr_clearer/debouncer.cont_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_clearer/debouncer.cont_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 2.571ns (60.492%)  route 1.679ns (39.508%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.630     5.182    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.419     5.601 r  wr_clearer/debouncer.cont_reg[1]/Q
                         net (fo=2, routed)           0.842     6.443    wr_clearer/debouncer.cont_reg_n_0_[1]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.274 r  wr_clearer/debouncer.cont_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.274    wr_clearer/debouncer.cont_reg[4]_i_2_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  wr_clearer/debouncer.cont_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    wr_clearer/debouncer.cont_reg[8]_i_2_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  wr_clearer/debouncer.cont_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.502    wr_clearer/debouncer.cont_reg[12]_i_2_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  wr_clearer/debouncer.cont_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.616    wr_clearer/debouncer.cont_reg[16]_i_2_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  wr_clearer/debouncer.cont_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.730    wr_clearer/debouncer.cont_reg[20]_i_2_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  wr_clearer/debouncer.cont_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.844    wr_clearer/debouncer.cont_reg[24]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  wr_clearer/debouncer.cont_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.958    wr_clearer/debouncer.cont_reg[28]_i_2_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.292 r  wr_clearer/debouncer.cont_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.837     9.129    wr_clearer/debouncer.cont_reg[31]_i_4_n_6
    SLICE_X6Y39          LUT3 (Prop_lut3_I2_O)        0.303     9.432 r  wr_clearer/debouncer.cont[30]_i_1/O
                         net (fo=1, routed)           0.000     9.432    wr_clearer/debouncer.cont[30]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  wr_clearer/debouncer.cont_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.518    14.890    wr_clearer/CLK_IBUF_BUFG
    SLICE_X6Y39          FDRE                                         r  wr_clearer/debouncer.cont_reg[30]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)        0.077    15.203    wr_clearer/debouncer.cont_reg[30]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ricev/UART_R/rdSReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/rdReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.595     1.508    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  ricev/UART_R/rdSReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ricev/UART_R/rdSReg_reg[0]/Q
                         net (fo=2, routed)           0.087     1.736    ricev/UART_R/rdSReg_reg_n_0_[0]
    SLICE_X2Y38          FDRE                                         r  ricev/UART_R/rdReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.866     2.024    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  ricev/UART_R/rdReg_reg[0]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.085     1.606    ricev/UART_R/rdReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ricev/UART_R/RDA_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.595     1.508    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  ricev/UART_R/RDA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  ricev/UART_R/RDA_reg/Q
                         net (fo=4, routed)           0.109     1.758    ricev/cu/RDA
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.048     1.806 r  ricev/cu/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    ricev/cu/next_state[1]
    SLICE_X1Y39          FDRE                                         r  ricev/cu/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.866     2.024    ricev/cu/CLK_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  ricev/cu/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.107     1.628    ricev/cu/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 trasm/UART/tfSReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasm/UART/tfSReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.409%)  route 0.138ns (42.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.506    trasm/UART/CLK_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  trasm/UART/tfSReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  trasm/UART/tfSReg_reg[1]/Q
                         net (fo=1, routed)           0.138     1.785    trasm/UART/tfSReg[1]
    SLICE_X2Y37          LUT4 (Prop_lut4_I1_O)        0.045     1.830 r  trasm/UART/tfSReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    trasm/UART/tfSReg[0]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  trasm/UART/tfSReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.022    trasm/UART/CLK_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  trasm/UART/tfSReg_reg[0]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121     1.643    trasm/UART/tfSReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ricev/UART_R/RDA_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.595     1.508    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  ricev/UART_R/RDA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.141     1.649 f  ricev/UART_R/RDA_reg/Q
                         net (fo=4, routed)           0.109     1.758    ricev/cu/RDA
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.045     1.803 r  ricev/cu/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    ricev/cu/next_state[0]
    SLICE_X1Y39          FDRE                                         r  ricev/cu/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.866     2.024    ricev/cu/CLK_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  ricev/cu/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.091     1.612    ricev/cu/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 trasm/UART/FSM_onehot_sttCur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasm/UART/FSM_onehot_sttCur_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.505    trasm/UART/CLK_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  trasm/UART/FSM_onehot_sttCur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.148     1.653 r  trasm/UART/FSM_onehot_sttCur_reg[4]/Q
                         net (fo=2, routed)           0.073     1.726    trasm/UART/FSM_onehot_sttCur_reg_n_0_[4]
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.098     1.824 r  trasm/UART/FSM_onehot_sttCur[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    trasm/UART/FSM_onehot_sttCur[0]_i_1_n_0
    SLICE_X6Y37          FDSE                                         r  trasm/UART/FSM_onehot_sttCur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     2.020    trasm/UART/CLK_IBUF_BUFG
    SLICE_X6Y37          FDSE                                         r  trasm/UART/FSM_onehot_sttCur_reg[0]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X6Y37          FDSE (Hold_fdse_C_D)         0.121     1.626    trasm/UART/FSM_onehot_sttCur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ricev/UART_R/rdSReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/rdReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.144%)  route 0.128ns (43.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.595     1.508    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  ricev/UART_R/rdSReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  ricev/UART_R/rdSReg_reg[2]/Q
                         net (fo=3, routed)           0.128     1.800    ricev/UART_R/p_5_in12_in
    SLICE_X2Y38          FDRE                                         r  ricev/UART_R/rdReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.866     2.024    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  ricev/UART_R/rdReg_reg[2]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.076     1.600    ricev/UART_R/rdReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ricev/UART_R/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/FSM_onehot_strCur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.177%)  route 0.128ns (40.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.506    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  ricev/UART_R/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  ricev/UART_R/ctr_reg[3]/Q
                         net (fo=5, routed)           0.128     1.776    ricev/UART_R/p_0_in
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  ricev/UART_R/FSM_onehot_strCur[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    ricev/UART_R/FSM_onehot_strCur[2]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  ricev/UART_R/FSM_onehot_strCur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  ricev/UART_R/FSM_onehot_strCur_reg[2]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.092     1.613    ricev/UART_R/FSM_onehot_strCur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ricev/UART_R/rdSReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/rdSReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.595     1.508    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  ricev/UART_R/rdSReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ricev/UART_R/rdSReg_reg[3]/Q
                         net (fo=3, routed)           0.136     1.786    ricev/UART_R/p_4_in10_in
    SLICE_X2Y39          FDRE                                         r  ricev/UART_R/rdSReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.866     2.024    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  ricev/UART_R/rdSReg_reg[2]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.052     1.576    ricev/UART_R/rdSReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ricev/UART_R/rdSReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/rdSReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.576%)  route 0.127ns (47.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.595     1.508    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  ricev/UART_R/rdSReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ricev/UART_R/rdSReg_reg[5]/Q
                         net (fo=3, routed)           0.127     1.777    ricev/UART_R/p_2_in8_in
    SLICE_X3Y38          FDRE                                         r  ricev/UART_R/rdSReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.866     2.024    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  ricev/UART_R/rdSReg_reg[4]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.047     1.555    ricev/UART_R/rdSReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ricev/UART_R/clkDiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/clkDiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.506    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  ricev/UART_R/clkDiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  ricev/UART_R/clkDiv_reg[5]/Q
                         net (fo=3, routed)           0.126     1.774    ricev/UART_R/clkDiv_reg[5]
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  ricev/UART_R/clkDiv[5]_i_1/O
                         net (fo=1, routed)           0.000     1.819    ricev/UART_R/plusOp__0[5]
    SLICE_X3Y34          FDRE                                         r  ricev/UART_R/clkDiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     2.020    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  ricev/UART_R/clkDiv_reg[5]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.091     1.597    ricev/UART_R/clkDiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38     ricev/UART_R/FE_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38     ricev/UART_R/OE_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38     ricev/UART_R/PE_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     ricev/UART_R/FE_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     ricev/UART_R/FE_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     ricev/UART_R/FE_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     ricev/UART_R/FE_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     ricev/UART_R/FSM_onehot_strCur_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/FE_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.518ns (34.704%)  route 0.975ns (65.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.636     5.188    ricev/cu/CLK_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 f  ricev/cu/uart_reset_reg/Q
                         net (fo=12, routed)          0.975     6.680    ricev/UART_R/uart_reset
    SLICE_X0Y38          FDCE                                         f  ricev/UART_R/FE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.519    14.891    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  ricev/UART_R/FE_reg/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.723    ricev/UART_R/FE_reg
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/OE_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.518ns (34.704%)  route 0.975ns (65.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.636     5.188    ricev/cu/CLK_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 f  ricev/cu/uart_reset_reg/Q
                         net (fo=12, routed)          0.975     6.680    ricev/UART_R/uart_reset
    SLICE_X0Y38          FDCE                                         f  ricev/UART_R/OE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.519    14.891    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  ricev/UART_R/OE_reg/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.723    ricev/UART_R/OE_reg
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/PE_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.518ns (34.704%)  route 0.975ns (65.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.636     5.188    ricev/cu/CLK_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 f  ricev/cu/uart_reset_reg/Q
                         net (fo=12, routed)          0.975     6.680    ricev/UART_R/uart_reset
    SLICE_X0Y38          FDCE                                         f  ricev/UART_R/PE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.519    14.891    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  ricev/UART_R/PE_reg/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.723    ricev/UART_R/PE_reg
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/RDA_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.518ns (38.507%)  route 0.827ns (61.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.636     5.188    ricev/cu/CLK_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     5.706 f  ricev/cu/uart_reset_reg/Q
                         net (fo=12, routed)          0.827     6.533    ricev/UART_R/uart_reset
    SLICE_X0Y39          FDCE                                         f  ricev/UART_R/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.520    14.892    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  ricev/UART_R/RDA_reg/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X0Y39          FDCE (Recov_fdce_C_CLR)     -0.405    14.724    ricev/UART_R/RDA_reg
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  8.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/RDA_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.592%)  route 0.324ns (66.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.507    ricev/cu/CLK_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.671 f  ricev/cu/uart_reset_reg/Q
                         net (fo=12, routed)          0.324     1.996    ricev/UART_R/uart_reset
    SLICE_X0Y39          FDCE                                         f  ricev/UART_R/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.866     2.024    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  ricev/UART_R/RDA_reg/C
                         clock pessimism             -0.500     1.524    
    SLICE_X0Y39          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    ricev/UART_R/RDA_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/FE_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.164ns (30.224%)  route 0.379ns (69.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.507    ricev/cu/CLK_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.671 f  ricev/cu/uart_reset_reg/Q
                         net (fo=12, routed)          0.379     2.050    ricev/UART_R/uart_reset
    SLICE_X0Y38          FDCE                                         f  ricev/UART_R/FE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.866     2.024    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  ricev/UART_R/FE_reg/C
                         clock pessimism             -0.500     1.524    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    ricev/UART_R/FE_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/OE_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.164ns (30.224%)  route 0.379ns (69.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.507    ricev/cu/CLK_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.671 f  ricev/cu/uart_reset_reg/Q
                         net (fo=12, routed)          0.379     2.050    ricev/UART_R/uart_reset
    SLICE_X0Y38          FDCE                                         f  ricev/UART_R/OE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.866     2.024    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  ricev/UART_R/OE_reg/C
                         clock pessimism             -0.500     1.524    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    ricev/UART_R/OE_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 ricev/cu/uart_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/UART_R/PE_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.164ns (30.224%)  route 0.379ns (69.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.507    ricev/cu/CLK_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  ricev/cu/uart_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.671 f  ricev/cu/uart_reset_reg/Q
                         net (fo=12, routed)          0.379     2.050    ricev/UART_R/uart_reset
    SLICE_X0Y38          FDCE                                         f  ricev/UART_R/PE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.866     2.024    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  ricev/UART_R/PE_reg/C
                         clock pessimism             -0.500     1.524    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.432    ricev/UART_R/PE_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.618    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ricev/UART_R/OE_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 4.142ns (60.315%)  route 2.725ns (39.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.637     5.189    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  ricev/UART_R/OE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.419     5.608 r  ricev/UART_R/OE_reg/Q
                         net (fo=1, routed)           2.725     8.333    errors_OBUF[2]
    V11                  OBUF (Prop_obuf_I_O)         3.723    12.056 r  errors_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.056    errors[2]
    V11                                                               r  errors[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/PE_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 3.990ns (59.043%)  route 2.768ns (40.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.637     5.189    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  ricev/UART_R/PE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  ricev/UART_R/PE_reg/Q
                         net (fo=1, routed)           2.768     8.413    errors_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.534    11.947 r  errors_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.947    errors[0]
    V14                                                               r  errors[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/FE_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 4.017ns (59.455%)  route 2.739ns (40.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.637     5.189    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X0Y38          FDCE                                         r  ricev/UART_R/FE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.456     5.645 r  ricev/UART_R/FE_reg/Q
                         net (fo=1, routed)           2.739     8.384    errors_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.561    11.945 r  errors_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.945    errors[1]
    V12                                                               r  errors[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/cu/leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 3.989ns (59.889%)  route 2.672ns (40.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.636     5.188    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  ricev/cu/leds_reg[2]/Q
                         net (fo=1, routed)           2.672     8.316    LEDS_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    11.849 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.849    LEDS[2]
    J13                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/cu/leds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.654ns  (logic 4.126ns (62.009%)  route 2.528ns (37.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.636     5.188    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ricev/cu/leds_reg[5]/Q
                         net (fo=1, routed)           2.528     8.135    LEDS_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.707    11.842 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.842    LEDS[5]
    V17                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/cu/leds_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.505ns  (logic 4.132ns (63.517%)  route 2.373ns (36.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.636     5.188    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ricev/cu/leds_reg[6]/Q
                         net (fo=1, routed)           2.373     7.980    LEDS_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.713    11.693 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.693    LEDS[6]
    U17                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/cu/leds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.495ns  (logic 4.131ns (63.607%)  route 2.364ns (36.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.636     5.188    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419     5.607 r  ricev/cu/leds_reg[7]/Q
                         net (fo=1, routed)           2.364     7.971    LEDS_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.712    11.683 r  LEDS_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.683    LEDS[7]
    U16                                                               r  LEDS[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/cu/leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.418ns  (logic 3.980ns (62.017%)  route 2.438ns (37.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.636     5.188    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  ricev/cu/leds_reg[0]/Q
                         net (fo=1, routed)           2.438     8.081    LEDS_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.524    11.606 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.606    LEDS[0]
    H17                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/cu/leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.115ns  (logic 3.999ns (65.393%)  route 2.116ns (34.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.636     5.188    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  ricev/cu/leds_reg[1]/Q
                         net (fo=1, routed)           2.116     7.760    LEDS_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    11.303 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.303    LEDS[1]
    K15                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/cu/leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 3.982ns (67.599%)  route 1.909ns (32.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.636     5.188    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  ricev/cu/leds_reg[3]/Q
                         net (fo=1, routed)           1.909     7.553    LEDS_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.526    11.079 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.079    LEDS[3]
    N14                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/leds_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.206ns (50.717%)  route 0.200ns (49.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.595     1.508    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  ricev/UART_R/rdReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  ricev/UART_R/rdReg_reg[0]/Q
                         net (fo=1, routed)           0.200     1.873    ricev/cu/Q[0]
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.042     1.915 r  ricev/cu/leds_temp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.915    ricev/cu/leds_temp_reg[0]_i_1_n_0
    SLICE_X1Y38          LDCE                                         r  ricev/cu/leds_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trasm/controllo/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasm/controllo/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.141ns (31.542%)  route 0.306ns (68.458%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.505    trasm/controllo/CLK_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  trasm/controllo/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  trasm/controllo/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=5, routed)           0.306     1.952    trasm/controllo/Q[0]
    SLICE_X4Y38          LDCE                                         r  trasm/controllo/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trasm/controllo/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasm/controllo/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.141ns (30.630%)  route 0.319ns (69.370%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.505    trasm/controllo/CLK_IBUF_BUFG
    SLICE_X4Y37          FDSE                                         r  trasm/controllo/FSM_onehot_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDSE (Prop_fdse_C_Q)         0.141     1.646 r  trasm/controllo/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=2, routed)           0.319     1.966    trasm/controllo/FSM_onehot_curr_state_reg_n_0_[0]
    SLICE_X4Y38          LDCE                                         r  trasm/controllo/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trasm/controllo/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trasm/controllo/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.141ns (29.835%)  route 0.332ns (70.165%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.505    trasm/controllo/CLK_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  trasm/controllo/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  trasm/controllo/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=2, routed)           0.332     1.978    trasm/controllo/FSM_onehot_curr_state_reg_n_0_[2]
    SLICE_X4Y38          LDCE                                         r  trasm/controllo/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/leds_temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.247ns (39.485%)  route 0.379ns (60.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.595     1.508    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  ricev/UART_R/rdReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148     1.656 r  ricev/UART_R/rdReg_reg[6]/Q
                         net (fo=1, routed)           0.265     1.922    ricev/cu/Q[6]
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.099     2.021 r  ricev/cu/leds_temp_reg[6]_i_1/O
                         net (fo=1, routed)           0.113     2.134    ricev/cu/leds_temp_reg[6]_i_1_n_0
    SLICE_X1Y37          LDCE                                         r  ricev/cu/leds_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/leds_temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.245ns (35.544%)  route 0.444ns (64.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.595     1.508    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  ricev/UART_R/rdReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.148     1.656 r  ricev/UART_R/rdReg_reg[7]/Q
                         net (fo=1, routed)           0.271     1.927    ricev/cu/Q[7]
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.097     2.024 r  ricev/cu/leds_temp_reg[7]_i_1/O
                         net (fo=1, routed)           0.174     2.198    ricev/cu/leds_temp_reg[7]_i_1_n_0
    SLICE_X1Y38          LDCE                                         r  ricev/cu/leds_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/leds_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.717ns  (logic 0.209ns (29.166%)  route 0.508ns (70.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.595     1.508    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  ricev/UART_R/rdReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  ricev/UART_R/rdReg_reg[1]/Q
                         net (fo=1, routed)           0.179     1.852    ricev/cu/Q[1]
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.897 r  ricev/cu/leds_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.328     2.225    ricev/cu/leds_temp_reg[1]_i_1_n_0
    SLICE_X1Y38          LDCE                                         r  ricev/cu/leds_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/leds_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.803ns  (logic 0.209ns (26.017%)  route 0.594ns (73.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.595     1.508    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  ricev/UART_R/rdReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  ricev/UART_R/rdReg_reg[2]/Q
                         net (fo=1, routed)           0.265     1.938    ricev/cu/Q[2]
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.983 r  ricev/cu/leds_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.329     2.312    ricev/cu/leds_temp_reg[2]_i_1_n_0
    SLICE_X1Y38          LDCE                                         r  ricev/cu/leds_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/leds_temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.185ns (22.612%)  route 0.633ns (77.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.594     1.507    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  ricev/UART_R/rdReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  ricev/UART_R/rdReg_reg[5]/Q
                         net (fo=1, routed)           0.264     1.913    ricev/cu/Q[5]
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.044     1.957 r  ricev/cu/leds_temp_reg[5]_i_1/O
                         net (fo=1, routed)           0.369     2.326    ricev/cu/leds_temp_reg[5]_i_1_n_0
    SLICE_X1Y37          LDCE                                         r  ricev/cu/leds_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ricev/UART_R/rdReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ricev/cu/leds_temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.209ns (25.471%)  route 0.612ns (74.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.595     1.508    ricev/UART_R/CLK_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  ricev/UART_R/rdReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  ricev/UART_R/rdReg_reg[3]/Q
                         net (fo=1, routed)           0.239     1.912    ricev/cu/Q[3]
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.957 r  ricev/cu/leds_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.372     2.329    ricev/cu/leds_temp_reg[3]_i_1_n_0
    SLICE_X1Y37          LDCE                                         r  ricev/cu/leds_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input[6]
                            (input port)
  Destination:            trasm/UART/tfSReg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.513ns  (logic 1.730ns (38.326%)  route 2.783ns (61.674%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  input[6] (IN)
                         net (fo=0)                   0.000     0.000    input[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  tfSReg_reg[7]_i_2/O
                         net (fo=2, routed)           1.837     3.319    trasm/UART/tfSReg_reg[7]_0
    SLICE_X1Y36          LUT4 (Prop_lut4_I3_O)        0.124     3.443 r  trasm/UART/tfSReg[9]_i_3/O
                         net (fo=1, routed)           0.946     4.389    trasm/UART/tfSReg[9]_i_3_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I2_O)        0.124     4.513 r  trasm/UART/tfSReg[9]_i_1/O
                         net (fo=1, routed)           0.000     4.513    trasm/UART/tfSReg[9]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  trasm/UART/tfSReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.518     4.890    trasm/UART/CLK_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  trasm/UART/tfSReg_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            wr_clearer/debouncer.cont_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.603ns (37.048%)  route 2.724ns (62.952%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.730     3.209    wr_clearer/RST_IBUF
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.124     3.333 r  wr_clearer/debouncer.cont[31]_i_1/O
                         net (fo=32, routed)          0.994     4.327    wr_clearer/debouncer.cont[31]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514     4.886    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            wr_clearer/debouncer.cont_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.603ns (37.048%)  route 2.724ns (62.952%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.730     3.209    wr_clearer/RST_IBUF
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.124     3.333 r  wr_clearer/debouncer.cont[31]_i_1/O
                         net (fo=32, routed)          0.994     4.327    wr_clearer/debouncer.cont[31]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514     4.886    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            wr_clearer/debouncer.cont_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.603ns (37.048%)  route 2.724ns (62.952%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.730     3.209    wr_clearer/RST_IBUF
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.124     3.333 r  wr_clearer/debouncer.cont[31]_i_1/O
                         net (fo=32, routed)          0.994     4.327    wr_clearer/debouncer.cont[31]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514     4.886    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            wr_clearer/debouncer.cont_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.603ns (37.048%)  route 2.724ns (62.952%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.730     3.209    wr_clearer/RST_IBUF
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.124     3.333 r  wr_clearer/debouncer.cont[31]_i_1/O
                         net (fo=32, routed)          0.994     4.327    wr_clearer/debouncer.cont[31]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514     4.886    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            wr_clearer/debouncer.cont_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.603ns (37.048%)  route 2.724ns (62.952%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.730     3.209    wr_clearer/RST_IBUF
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.124     3.333 r  wr_clearer/debouncer.cont[31]_i_1/O
                         net (fo=32, routed)          0.994     4.327    wr_clearer/debouncer.cont[31]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514     4.886    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            wr_clearer/debouncer.cont_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.603ns (37.048%)  route 2.724ns (62.952%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.730     3.209    wr_clearer/RST_IBUF
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.124     3.333 r  wr_clearer/debouncer.cont[31]_i_1/O
                         net (fo=32, routed)          0.994     4.327    wr_clearer/debouncer.cont[31]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.514     4.886    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  wr_clearer/debouncer.cont_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            wr_clearer/debouncer.cont_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 1.603ns (38.295%)  route 2.583ns (61.705%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.730     3.209    wr_clearer/RST_IBUF
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.124     3.333 r  wr_clearer/debouncer.cont[31]_i_1/O
                         net (fo=32, routed)          0.853     4.186    wr_clearer/debouncer.cont[31]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  wr_clearer/debouncer.cont_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.515     4.887    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  wr_clearer/debouncer.cont_reg[11]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            wr_clearer/debouncer.cont_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 1.603ns (38.295%)  route 2.583ns (61.705%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.730     3.209    wr_clearer/RST_IBUF
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.124     3.333 r  wr_clearer/debouncer.cont[31]_i_1/O
                         net (fo=32, routed)          0.853     4.186    wr_clearer/debouncer.cont[31]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  wr_clearer/debouncer.cont_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.515     4.887    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  wr_clearer/debouncer.cont_reg[16]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            wr_clearer/debouncer.cont_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 1.603ns (38.295%)  route 2.583ns (61.705%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  RST_IBUF_inst/O
                         net (fo=17, routed)          1.730     3.209    wr_clearer/RST_IBUF
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.124     3.333 r  wr_clearer/debouncer.cont[31]_i_1/O
                         net (fo=32, routed)          0.853     4.186    wr_clearer/debouncer.cont[31]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  wr_clearer/debouncer.cont_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.515     4.887    wr_clearer/CLK_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  wr_clearer/debouncer.cont_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ricev/cu/leds_temp_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/leds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.163ns (59.069%)  route 0.113ns (40.931%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          LDCE                         0.000     0.000 r  ricev/cu/leds_temp_reg[7]/G
    SLICE_X1Y38          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  ricev/cu/leds_temp_reg[7]/Q
                         net (fo=1, routed)           0.113     0.276    ricev/cu/leds_temp[7]
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.022    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[7]/C

Slack:                    inf
  Source:                 ricev/cu/leds_temp_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/leds_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.163ns (58.388%)  route 0.116ns (41.612%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          LDCE                         0.000     0.000 r  ricev/cu/leds_temp_reg[6]/G
    SLICE_X1Y37          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  ricev/cu/leds_temp_reg[6]/Q
                         net (fo=1, routed)           0.116     0.279    ricev/cu/leds_temp[6]
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.022    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[6]/C

Slack:                    inf
  Source:                 ricev/cu/leds_temp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/leds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.163ns (57.851%)  route 0.119ns (42.149%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          LDCE                         0.000     0.000 r  ricev/cu/leds_temp_reg[0]/G
    SLICE_X1Y38          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  ricev/cu/leds_temp_reg[0]/Q
                         net (fo=1, routed)           0.119     0.282    ricev/cu/leds_temp[0]
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.022    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[0]/C

Slack:                    inf
  Source:                 ricev/cu/leds_temp_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/leds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.163ns (57.188%)  route 0.122ns (42.812%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          LDCE                         0.000     0.000 r  ricev/cu/leds_temp_reg[4]/G
    SLICE_X1Y37          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  ricev/cu/leds_temp_reg[4]/Q
                         net (fo=1, routed)           0.122     0.285    ricev/cu/leds_temp[4]
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.022    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[4]/C

Slack:                    inf
  Source:                 ricev/cu/leds_temp_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/leds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.163ns (52.660%)  route 0.147ns (47.340%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          LDCE                         0.000     0.000 r  ricev/cu/leds_temp_reg[2]/G
    SLICE_X1Y38          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  ricev/cu/leds_temp_reg[2]/Q
                         net (fo=1, routed)           0.147     0.310    ricev/cu/leds_temp[2]
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.022    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[2]/C

Slack:                    inf
  Source:                 trasm/controllo/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            trasm/controllo/FSM_onehot_curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.158ns (49.900%)  route 0.159ns (50.100%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          LDCE                         0.000     0.000 r  trasm/controllo/FSM_onehot_next_state_reg[2]/G
    SLICE_X4Y38          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  trasm/controllo/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.159     0.317    trasm/controllo/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X4Y37          FDRE                                         r  trasm/controllo/FSM_onehot_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     2.020    trasm/controllo/CLK_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  trasm/controllo/FSM_onehot_curr_state_reg[2]/C

Slack:                    inf
  Source:                 ricev/cu/leds_temp_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/leds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.163ns (48.387%)  route 0.174ns (51.613%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          LDCE                         0.000     0.000 r  ricev/cu/leds_temp_reg[3]/G
    SLICE_X1Y37          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  ricev/cu/leds_temp_reg[3]/Q
                         net (fo=1, routed)           0.174     0.337    ricev/cu/leds_temp[3]
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.022    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[3]/C

Slack:                    inf
  Source:                 ricev/cu/leds_temp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ricev/cu/leds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.163ns (48.244%)  route 0.175ns (51.756%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          LDCE                         0.000     0.000 r  ricev/cu/leds_temp_reg[1]/G
    SLICE_X1Y38          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  ricev/cu/leds_temp_reg[1]/Q
                         net (fo=1, routed)           0.175     0.338    ricev/cu/leds_temp[1]
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.022    ricev/cu/CLK_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  ricev/cu/leds_reg[1]/C

Slack:                    inf
  Source:                 trasm/controllo/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            trasm/controllo/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.158ns (45.034%)  route 0.193ns (54.966%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          LDCE                         0.000     0.000 r  trasm/controllo/FSM_onehot_next_state_reg[1]/G
    SLICE_X4Y38          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  trasm/controllo/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.193     0.351    trasm/controllo/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X4Y37          FDRE                                         r  trasm/controllo/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     2.020    trasm/controllo/CLK_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  trasm/controllo/FSM_onehot_curr_state_reg[1]/C

Slack:                    inf
  Source:                 trasm/controllo/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            trasm/controllo/FSM_onehot_curr_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.158ns (36.950%)  route 0.270ns (63.050%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          LDCE                         0.000     0.000 r  trasm/controllo/FSM_onehot_next_state_reg[0]/G
    SLICE_X4Y38          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  trasm/controllo/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.270     0.428    trasm/controllo/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X4Y37          FDSE                                         r  trasm/controllo/FSM_onehot_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     2.020    trasm/controllo/CLK_IBUF_BUFG
    SLICE_X4Y37          FDSE                                         r  trasm/controllo/FSM_onehot_curr_state_reg[0]/C





