do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:59:39 on Feb 22,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 22:59:39 on Feb 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 22:59:39 on Feb 22,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlft3hn2mt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3hn2mt
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Register [10] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 6] written with value: [00000004] | [         4]
# 
#                  105: Register [ 7] written with value: [00000001] | [         1]
# 
#                  115: Register [ 8] written with value: [00000002] | [         2]
# 
#                  155: Register [ 7] written with value: [00000001] | [         1]
# 
#                  165: Register [ 8] written with value: [00000002] | [         2]
# 
#                  205: Register [ 7] written with value: [00000001] | [         1]
# 
#                  215: Register [ 8] written with value: [00000002] | [         2]
# 
#                  255: Register [ 7] written with value: [00000001] | [         1]
# 
#                  265: Register [ 8] written with value: [00000002] | [         2]
# 
#                  305: Register [ 7] written with value: [00000001] | [         1]
# 
#                  315: Register [ 8] written with value: [00000002] | [         2]
# 
#                  355: Register [ 7] written with value: [00000001] | [         1]
# 
#                  365: Register [ 8] written with value: [00000002] | [         2]
# 
#                  405: Register [ 7] written with value: [00000001] | [         1]
# 
#                  415: Register [ 8] written with value: [00000002] | [         2]
# 
#                  455: Register [ 7] written with value: [00000001] | [         1]
# 
#                  465: Register [ 8] written with value: [00000002] | [         2]
# 
#                  505: Register [ 7] written with value: [00000001] | [         1]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:07:42 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# ** Error: (vlog-13069) ./../design/ALUController.sv(19): near "'1": syntax error, unexpected UNSIZED_BIT.
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# End time: 01:07:42 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runtb_top line 4
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:08:32 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:08:32 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:08:33 on Feb 23,2025, Elapsed time: 2:08:54
# Errors: 1, Warnings: 7
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:08:33 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlftbcyysj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbcyysj
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Register [10] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 6] written with value: [00000004] | [         4]
# 
#                  105: Register [ 7] written with value: [00000001] | [         1]
# 
#                  115: Register [ 8] written with value: [00000002] | [         2]
# 
#                  155: Register [ 7] written with value: [00000001] | [         1]
# 
#                  165: Register [ 8] written with value: [00000002] | [         2]
# 
#                  205: Register [ 7] written with value: [00000001] | [         1]
# 
#                  215: Register [ 8] written with value: [00000002] | [         2]
# 
#                  255: Register [ 7] written with value: [00000001] | [         1]
# 
#                  265: Register [ 8] written with value: [00000002] | [         2]
# 
#                  305: Register [ 7] written with value: [00000001] | [         1]
# 
#                  315: Register [ 8] written with value: [00000002] | [         2]
# 
#                  355: Register [ 7] written with value: [00000001] | [         1]
# 
#                  365: Register [ 8] written with value: [00000002] | [         2]
# 
#                  405: Register [ 7] written with value: [00000001] | [         1]
# 
#                  415: Register [ 8] written with value: [00000002] | [         2]
# 
#                  455: Register [ 7] written with value: [00000001] | [         1]
# 
#                  465: Register [ 8] written with value: [00000002] | [         2]
# 
#                  505: Register [ 7] written with value: [00000001] | [         1]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:09:08 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:09:08 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:09:09 on Feb 23,2025, Elapsed time: 0:00:36
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:09:09 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlft5nbmj0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5nbmj0
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Register [10] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 6] written with value: [00000004] | [         4]
# 
#                  105: Register [ 7] written with value: [00000001] | [         1]
# 
#                  115: Register [ 8] written with value: [00000002] | [         2]
# 
#                  155: Register [ 7] written with value: [00000001] | [         1]
# 
#                  165: Register [ 8] written with value: [00000002] | [         2]
# 
#                  205: Register [ 7] written with value: [00000001] | [         1]
# 
#                  215: Register [ 8] written with value: [00000002] | [         2]
# 
#                  255: Register [ 7] written with value: [00000001] | [         1]
# 
#                  265: Register [ 8] written with value: [00000002] | [         2]
# 
#                  305: Register [ 7] written with value: [00000001] | [         1]
# 
#                  315: Register [ 8] written with value: [00000002] | [         2]
# 
#                  355: Register [ 7] written with value: [00000001] | [         1]
# 
#                  365: Register [ 8] written with value: [00000002] | [         2]
# 
#                  405: Register [ 7] written with value: [00000001] | [         1]
# 
#                  415: Register [ 8] written with value: [00000002] | [         2]
# 
#                  455: Register [ 7] written with value: [00000001] | [         1]
# 
#                  465: Register [ 8] written with value: [00000002] | [         2]
# 
#                  505: Register [ 7] written with value: [00000001] | [         1]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:11:55 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:11:55 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:11:55 on Feb 23,2025, Elapsed time: 0:02:46
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:11:55 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlfth6nne3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth6nne3
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Register [10] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 6] written with value: [00000004] | [         4]
# 
#                  105: Register [ 7] written with value: [00000001] | [         1]
# 
#                  115: Register [ 8] written with value: [00000002] | [         2]
# 
#                  155: Register [ 7] written with value: [00000001] | [         1]
# 
#                  165: Register [ 8] written with value: [00000002] | [         2]
# 
#                  205: Register [ 7] written with value: [00000001] | [         1]
# 
#                  215: Register [ 8] written with value: [00000002] | [         2]
# 
#                  255: Register [ 7] written with value: [00000001] | [         1]
# 
#                  265: Register [ 8] written with value: [00000002] | [         2]
# 
#                  305: Register [ 7] written with value: [00000001] | [         1]
# 
#                  315: Register [ 8] written with value: [00000002] | [         2]
# 
#                  355: Register [ 7] written with value: [00000001] | [         1]
# 
#                  365: Register [ 8] written with value: [00000002] | [         2]
# 
#                  405: Register [ 7] written with value: [00000001] | [         1]
# 
#                  415: Register [ 8] written with value: [00000002] | [         2]
# 
#                  455: Register [ 7] written with value: [00000001] | [         1]
# 
#                  465: Register [ 8] written with value: [00000002] | [         2]
# 
#                  505: Register [ 7] written with value: [00000001] | [         1]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:12:06 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:12:06 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:12:07 on Feb 23,2025, Elapsed time: 0:00:12
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:12:07 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlft1kjc1e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1kjc1e
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Register [10] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 6] written with value: [00000004] | [         4]
# 
#                  105: Register [ 7] written with value: [00000001] | [         1]
# 
#                  115: Register [ 8] written with value: [00000002] | [         2]
# 
#                  155: Register [ 7] written with value: [00000001] | [         1]
# 
#                  165: Register [ 8] written with value: [00000002] | [         2]
# 
#                  205: Register [ 7] written with value: [00000001] | [         1]
# 
#                  215: Register [ 8] written with value: [00000002] | [         2]
# 
#                  255: Register [ 7] written with value: [00000001] | [         1]
# 
#                  265: Register [ 8] written with value: [00000002] | [         2]
# 
#                  305: Register [ 7] written with value: [00000001] | [         1]
# 
#                  315: Register [ 8] written with value: [00000002] | [         2]
# 
#                  355: Register [ 7] written with value: [00000001] | [         1]
# 
#                  365: Register [ 8] written with value: [00000002] | [         2]
# 
#                  405: Register [ 7] written with value: [00000001] | [         1]
# 
#                  415: Register [ 8] written with value: [00000002] | [         2]
# 
#                  455: Register [ 7] written with value: [00000001] | [         1]
# 
#                  465: Register [ 8] written with value: [00000002] | [         2]
# 
#                  505: Register [ 7] written with value: [00000001] | [         1]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:14:13 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:14:13 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:14:15 on Feb 23,2025, Elapsed time: 0:02:08
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:14:15 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlfti2ae34".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti2ae34
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [00008f00] | [     36608]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
#                  125: Register [ 4] written with value: [00000000] | [         0]
# 
#                  135: Register [ 6] written with value: [00000000] | [         0]
# 
#                  145: Register [12] written with value: [00000018] | [        24]
# 
#                  175: Register [ 4] written with value: [00000000] | [         0]
# 
#                  185: Register [ 6] written with value: [00000000] | [         0]
# 
#                  195: Register [12] written with value: [00000018] | [        24]
# 
#                  225: Register [ 4] written with value: [00000000] | [         0]
# 
#                  235: Register [ 6] written with value: [00000000] | [         0]
# 
#                  245: Register [12] written with value: [00000018] | [        24]
# 
#                  275: Register [ 4] written with value: [00000000] | [         0]
# 
#                  285: Register [ 6] written with value: [00000000] | [         0]
# 
#                  295: Register [12] written with value: [00000018] | [        24]
# 
#                  325: Register [ 4] written with value: [00000000] | [         0]
# 
#                  335: Register [ 6] written with value: [00000000] | [         0]
# 
#                  345: Register [12] written with value: [00000018] | [        24]
# 
#                  375: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Register [ 6] written with value: [00000000] | [         0]
# 
#                  395: Register [12] written with value: [00000018] | [        24]
# 
#                  425: Register [ 4] written with value: [00000000] | [         0]
# 
#                  435: Register [ 6] written with value: [00000000] | [         0]
# 
#                  445: Register [12] written with value: [00000018] | [        24]
# 
#                  475: Register [ 4] written with value: [00000000] | [         0]
# 
#                  485: Register [ 6] written with value: [00000000] | [         0]
# 
#                  495: Register [12] written with value: [00000018] | [        24]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:14:32 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:14:32 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:14:32 on Feb 23,2025, Elapsed time: 0:00:17
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:14:33 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlftmqh5mg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmqh5mg
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [00008f00] | [     36608]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
#                  125: Register [ 4] written with value: [00000000] | [         0]
# 
#                  135: Register [ 6] written with value: [00000000] | [         0]
# 
#                  145: Register [12] written with value: [00000018] | [        24]
# 
#                  175: Register [ 4] written with value: [00000000] | [         0]
# 
#                  185: Register [ 6] written with value: [00000000] | [         0]
# 
#                  195: Register [12] written with value: [00000018] | [        24]
# 
#                  225: Register [ 4] written with value: [00000000] | [         0]
# 
#                  235: Register [ 6] written with value: [00000000] | [         0]
# 
#                  245: Register [12] written with value: [00000018] | [        24]
# 
#                  275: Register [ 4] written with value: [00000000] | [         0]
# 
#                  285: Register [ 6] written with value: [00000000] | [         0]
# 
#                  295: Register [12] written with value: [00000018] | [        24]
# 
#                  325: Register [ 4] written with value: [00000000] | [         0]
# 
#                  335: Register [ 6] written with value: [00000000] | [         0]
# 
#                  345: Register [12] written with value: [00000018] | [        24]
# 
#                  375: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Register [ 6] written with value: [00000000] | [         0]
# 
#                  395: Register [12] written with value: [00000018] | [        24]
# 
#                  425: Register [ 4] written with value: [00000000] | [         0]
# 
#                  435: Register [ 6] written with value: [00000000] | [         0]
# 
#                  445: Register [12] written with value: [00000018] | [        24]
# 
#                  475: Register [ 4] written with value: [00000000] | [         0]
# 
#                  485: Register [ 6] written with value: [00000000] | [         0]
# 
#                  495: Register [12] written with value: [00000018] | [        24]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:14:46 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:14:46 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:14:48 on Feb 23,2025, Elapsed time: 0:00:15
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:14:48 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlftmcdg9y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmcdg9y
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [00008f00] | [     36608]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
#                  125: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                  125: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                  135: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                  145: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                  155: Register [ 4] written with value: [00000000] | [         0]
# 
#                  165: Register [ 6] written with value: [00000000] | [         0]
# 
#                  175: Register [12] written with value: [00000018] | [        24]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:14:59 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:14:59 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:15:01 on Feb 23,2025, Elapsed time: 0:00:13
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:15:01 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlft7abwfx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7abwfx
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [00008f00] | [     36608]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
#                  125: Register [ 4] written with value: [00000000] | [         0]
# 
#                  135: Register [ 6] written with value: [00000000] | [         0]
# 
#                  145: Register [12] written with value: [00000018] | [        24]
# 
#                  175: Register [ 4] written with value: [00000000] | [         0]
# 
#                  185: Register [ 6] written with value: [00000000] | [         0]
# 
#                  195: Register [12] written with value: [00000018] | [        24]
# 
#                  225: Register [ 4] written with value: [00000000] | [         0]
# 
#                  235: Register [ 6] written with value: [00000000] | [         0]
# 
#                  245: Register [12] written with value: [00000018] | [        24]
# 
#                  275: Register [ 4] written with value: [00000000] | [         0]
# 
#                  285: Register [ 6] written with value: [00000000] | [         0]
# 
#                  295: Register [12] written with value: [00000018] | [        24]
# 
#                  325: Register [ 4] written with value: [00000000] | [         0]
# 
#                  335: Register [ 6] written with value: [00000000] | [         0]
# 
#                  345: Register [12] written with value: [00000018] | [        24]
# 
#                  375: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Register [ 6] written with value: [00000000] | [         0]
# 
#                  395: Register [12] written with value: [00000018] | [        24]
# 
#                  425: Register [ 4] written with value: [00000000] | [         0]
# 
#                  435: Register [ 6] written with value: [00000000] | [         0]
# 
#                  445: Register [12] written with value: [00000018] | [        24]
# 
#                  475: Register [ 4] written with value: [00000000] | [         0]
# 
#                  485: Register [ 6] written with value: [00000000] | [         0]
# 
#                  495: Register [12] written with value: [00000018] | [        24]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:15:14 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:15:15 on Feb 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 01:15:15 on Feb 23,2025, Elapsed time: 0:00:14
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:15:15 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlft83j6fb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft83j6fb
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [00008f00] | [     36608]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                  125: Register [ 4] written with value: [00000000] | [         0]
# 
#                  135: Register [ 6] written with value: [00000000] | [         0]
# 
#                  175: Register [ 4] written with value: [00000000] | [         0]
# 
#                  185: Register [ 6] written with value: [00000000] | [         0]
# 
#                  225: Register [ 4] written with value: [00000000] | [         0]
# 
#                  235: Register [ 6] written with value: [00000000] | [         0]
# 
#                  275: Register [ 4] written with value: [00000000] | [         0]
# 
#                  285: Register [ 6] written with value: [00000000] | [         0]
# 
#                  325: Register [ 4] written with value: [00000000] | [         0]
# 
#                  335: Register [ 6] written with value: [00000000] | [         0]
# 
#                  375: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Register [ 6] written with value: [00000000] | [         0]
# 
#                  425: Register [ 4] written with value: [00000000] | [         0]
# 
#                  435: Register [ 6] written with value: [00000000] | [         0]
# 
#                  475: Register [ 4] written with value: [00000000] | [         0]
# 
#                  485: Register [ 6] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:15:46 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:15:46 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:15:48 on Feb 23,2025, Elapsed time: 0:00:33
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:15:48 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlftk1vgxn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk1vgxn
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 7] written with value: [00000001] | [         1]
# 
#                   55: Register [ 2] written with value: [00000004] | [         4]
# 
#                   65: Register [10] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 6] written with value: [00000004] | [         4]
# 
#                  105: Register [ 7] written with value: [00000001] | [         1]
# 
#                  115: Register [ 8] written with value: [00000002] | [         2]
# 
#                  155: Register [ 7] written with value: [00000001] | [         1]
# 
#                  165: Register [ 8] written with value: [00000002] | [         2]
# 
#                  205: Register [ 7] written with value: [00000001] | [         1]
# 
#                  215: Register [ 8] written with value: [00000002] | [         2]
# 
#                  255: Register [ 7] written with value: [00000001] | [         1]
# 
#                  265: Register [ 8] written with value: [00000002] | [         2]
# 
#                  305: Register [ 7] written with value: [00000001] | [         1]
# 
#                  315: Register [ 8] written with value: [00000002] | [         2]
# 
#                  355: Register [ 7] written with value: [00000001] | [         1]
# 
#                  365: Register [ 8] written with value: [00000002] | [         2]
# 
#                  405: Register [ 7] written with value: [00000001] | [         1]
# 
#                  415: Register [ 8] written with value: [00000002] | [         2]
# 
#                  455: Register [ 7] written with value: [00000001] | [         1]
# 
#                  465: Register [ 8] written with value: [00000002] | [         2]
# 
#                  505: Register [ 7] written with value: [00000001] | [         1]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:37:55 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:37:55 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:37:55 on Feb 23,2025, Elapsed time: 0:22:07
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:37:56 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlft2dtxqf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2dtxqf
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [00008f00] | [     36608]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
#                  125: Register [ 4] written with value: [00000000] | [         0]
# 
#                  135: Register [ 6] written with value: [00000000] | [         0]
# 
#                  145: Register [12] written with value: [00000018] | [        24]
# 
#                  175: Register [ 4] written with value: [00000000] | [         0]
# 
#                  185: Register [ 6] written with value: [00000000] | [         0]
# 
#                  195: Register [12] written with value: [00000018] | [        24]
# 
#                  225: Register [ 4] written with value: [00000000] | [         0]
# 
#                  235: Register [ 6] written with value: [00000000] | [         0]
# 
#                  245: Register [12] written with value: [00000018] | [        24]
# 
#                  275: Register [ 4] written with value: [00000000] | [         0]
# 
#                  285: Register [ 6] written with value: [00000000] | [         0]
# 
#                  295: Register [12] written with value: [00000018] | [        24]
# 
#                  325: Register [ 4] written with value: [00000000] | [         0]
# 
#                  335: Register [ 6] written with value: [00000000] | [         0]
# 
#                  345: Register [12] written with value: [00000018] | [        24]
# 
#                  375: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Register [ 6] written with value: [00000000] | [         0]
# 
#                  395: Register [12] written with value: [00000018] | [        24]
# 
#                  425: Register [ 4] written with value: [00000000] | [         0]
# 
#                  435: Register [ 6] written with value: [00000000] | [         0]
# 
#                  445: Register [12] written with value: [00000018] | [        24]
# 
#                  475: Register [ 4] written with value: [00000000] | [         0]
# 
#                  485: Register [ 6] written with value: [00000000] | [         0]
# 
#                  495: Register [12] written with value: [00000018] | [        24]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:55:37 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:55:37 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:55:38 on Feb 23,2025, Elapsed time: 0:17:42
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:55:38 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlftq6j3ty".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq6j3ty
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  x] written with value: [xxxxxxxx] | [         x]
# 
#                   45: Register [ 7] written with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  x] read with value: [xxxxxxxx] | [         x]
# 
#                   65: Register [ 9] written with value: [xxxxxxxx] | [         x]
# 
#                   75: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                   85: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                   95: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  125: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  135: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  145: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  175: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  185: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  195: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  225: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  235: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  245: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  275: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  285: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  295: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  325: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  335: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  345: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  375: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  385: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  395: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  425: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  435: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  445: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  475: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  485: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  495: Register [12] written with value: [xxxxxxxx] | [         x]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:56:02 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:56:02 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:56:03 on Feb 23,2025, Elapsed time: 0:00:25
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:56:03 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlftbzwcf7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbzwcf7
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  0] written with value: [ffffffff] | [4294967295]
# 
#                   45: Register [ 7] written with value: [ffffffff] | [4294967295]
# 
#                   55: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  0] read with value: [00008f00] | [     36608]
# 
#                   60: Memory [  0] read with value: [ffffffff] | [4294967295]
# 
#                   65: Register [ 9] written with value: [ffffffff] | [4294967295]
# 
#                   75: Register [ 4] written with value: [00000000] | [         0]
# 
#                   85: Register [ 6] written with value: [00000000] | [         0]
# 
#                   95: Register [12] written with value: [00000018] | [        24]
# 
#                  125: Register [ 4] written with value: [00000000] | [         0]
# 
#                  135: Register [ 6] written with value: [00000000] | [         0]
# 
#                  145: Register [12] written with value: [00000018] | [        24]
# 
#                  175: Register [ 4] written with value: [00000000] | [         0]
# 
#                  185: Register [ 6] written with value: [00000000] | [         0]
# 
#                  195: Register [12] written with value: [00000018] | [        24]
# 
#                  225: Register [ 4] written with value: [00000000] | [         0]
# 
#                  235: Register [ 6] written with value: [00000000] | [         0]
# 
#                  245: Register [12] written with value: [00000018] | [        24]
# 
#                  275: Register [ 4] written with value: [00000000] | [         0]
# 
#                  285: Register [ 6] written with value: [00000000] | [         0]
# 
#                  295: Register [12] written with value: [00000018] | [        24]
# 
#                  325: Register [ 4] written with value: [00000000] | [         0]
# 
#                  335: Register [ 6] written with value: [00000000] | [         0]
# 
#                  345: Register [12] written with value: [00000018] | [        24]
# 
#                  375: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Register [ 6] written with value: [00000000] | [         0]
# 
#                  395: Register [12] written with value: [00000018] | [        24]
# 
#                  425: Register [ 4] written with value: [00000000] | [         0]
# 
#                  435: Register [ 6] written with value: [00000000] | [         0]
# 
#                  445: Register [12] written with value: [00000018] | [        24]
# 
#                  475: Register [ 4] written with value: [00000000] | [         0]
# 
#                  485: Register [ 6] written with value: [00000000] | [         0]
# 
#                  495: Register [12] written with value: [00000018] | [        24]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work/_temp".
# Error 133: Unable to remove directory "C:/Users/jaube/OneDrive/Documentos/Projeto/Risc-V-Pipeline/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:56:49 on Feb 23,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 01:56:49 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:56:50 on Feb 23,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 01:56:50 on Feb 23,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jaube  Hostname: LIVE-NOTE-02  ProcessID: 65380
#           Attempting to use alternate WLF file "./wlft86cx54".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft86cx54
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Memory [  x] written with value: [xxxxxxxx] | [         x]
# 
#                   45: Register [ 7] written with value: [xxxxxxxx] | [         x]
# 
#                   55: Memory [  x] read with value: [xxxxxxxx] | [         x]
# 
#                   65: Register [ 9] written with value: [xxxxxxxx] | [         x]
# 
#                   75: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                   85: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                   95: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  125: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  135: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  145: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  175: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  185: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  195: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  225: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  235: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  245: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  275: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  285: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  295: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  325: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  335: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  345: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  375: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  385: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  395: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  425: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  435: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  445: Register [12] written with value: [xxxxxxxx] | [         x]
# 
#                  475: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  485: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  495: Register [12] written with value: [xxxxxxxx] | [         x]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# End time: 10:58:56 on Feb 23,2025, Elapsed time: 9:02:06
# Errors: 0, Warnings: 3
