{"vcs1":{"timestamp_begin":1740999496.819883372, "rt":4.68, "ut":4.43, "st":0.19}}
{"vcselab":{"timestamp_begin":1740999501.583669639, "rt":0.19, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1740999501.838731176, "rt":0.30, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740999496.503646849}
{"VCS_COMP_START_TIME": 1740999496.503646849}
{"VCS_COMP_END_TIME": 1740999502.216545693}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 350872}}
{"vcselab": {"peak_mem": 158212}}
