Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_bubbleSort_top -prj bubbleSort.prj --lib ieee_proposed=./ieee_proposed -s bubbleSort -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/bubbleSort.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_bubbleSort_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/bubbleSort.autotb.v:100]
INFO: [VRFC 10-2458] undeclared symbol ap_rst, assumed default net type wire [C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/bubbleSort.autotb.v:101]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/bubbleSort.autotb.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/bubbleSort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bubbleSort
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bubbleSort
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.apatb_bubbleSort_top
Built simulation snapshot bubbleSort
