Analysis & Synthesis report for de10_lite
Thu Jun 18 10:02:03 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |de10_lite|pd_block:qsys|vga_output:vga_out|fsm_b
 16. State Machine - |de10_lite|pd_block:qsys|vga_output:vga_out|fsm_a
 17. State Machine - |de10_lite|pd_block:qsys|stream_from_memory:stream1|fsm
 18. State Machine - |de10_lite|pd_block:qsys|pd_block_sdram:sdram|m_next
 19. State Machine - |de10_lite|pd_block:qsys|pd_block_sdram:sdram|m_state
 20. State Machine - |de10_lite|pd_block:qsys|pd_block_sdram:sdram|i_next
 21. State Machine - |de10_lite|pd_block:qsys|pd_block_sdram:sdram|i_state
 22. State Machine - |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|fsm
 23. State Machine - |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|DRsize
 24. State Machine - |de10_lite|pd_block:qsys|frame_reader:frame_reader|fsm_b
 25. State Machine - |de10_lite|pd_block:qsys|frame_reader:frame_reader|fsm_a
 26. State Machine - |de10_lite|pd_block:qsys|dma_engine:dma|fsm
 27. State Machine - |de10_lite|pd_block:qsys|convolution_calc:conv1|fsm_a
 28. Registers Protected by Synthesis
 29. Registers Removed During Synthesis
 30. Removed Registers Triggering Further Register Optimizations
 31. General Register Statistics
 32. Inverted Register Statistics
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera
 35. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_latency:adderb
 36. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera
 37. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_latency:adderb
 38. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc
 39. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera
 40. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_latency:adderb
 41. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_latency:addera
 42. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera
 43. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_latency:adderb
 44. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc
 45. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc
 46. Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add:adderc
 47. Source assignments for pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|altsyncram_v7b1:FIFOram
 48. Source assignments for pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 49. Source assignments for pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 50. Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 51. Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 52. Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 53. Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 54. Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 55. Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 56. Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 57. Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 58. Source assignments for pd_block:qsys|pd_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_q1g1:auto_generated
 59. Source assignments for pd_block:qsys|pd_block_sdram:sdram
 60. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo
 61. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated
 62. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_graycounter_sh6:rdptr_g1p
 63. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_graycounter_ovb:wrptr_g1p
 64. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram
 65. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_3dc:rdaclr
 66. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:rs_brp
 67. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:rs_bwp
 68. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp
 69. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5
 70. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_3dc:wraclr
 71. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:ws_brp
 72. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:ws_bwp
 73. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp
 74. Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8
 75. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux
 76. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 77. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 78. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux_003
 79. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux_004
 80. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux_005
 81. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux:rsp_demux
 82. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 83. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 84. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 85. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 86. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 87. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_006
 88. Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_007
 89. Source assignments for pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_demux:cmd_demux
 90. Source assignments for pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_demux:cmd_demux_001
 91. Source assignments for pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_rsp_demux:rsp_demux
 92. Source assignments for pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_cmd_demux:cmd_demux
 93. Source assignments for pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux
 94. Source assignments for pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux_001
 95. Source assignments for pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux_002
 96. Source assignments for pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux_003
 97. Source assignments for pd_block:qsys|altera_reset_controller:rst_controller
 98. Source assignments for pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 99. Source assignments for pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
100. Source assignments for pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
101. Source assignments for pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
102. Source assignments for pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
103. Source assignments for pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
104. Parameter Settings for User Entity Instance: oscillator:oscillator|altera_int_osc:int_osc_0
105. Parameter Settings for User Entity Instance: PLL0:pll0|altpll:altpll_component
106. Parameter Settings for User Entity Instance: system_monitor:monitor0
107. Parameter Settings for User Entity Instance: pd_block:qsys|altera_avalon_mm_bridge:bridge1
108. Parameter Settings for User Entity Instance: pd_block:qsys|altera_avalon_mm_bridge:bridge2
109. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1
110. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[0].mlt_x[0].mlt
111. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[0].mlt_x[1].mlt
112. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[0].mlt_x[2].mlt
113. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[1].mlt_x[0].mlt
114. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[1].mlt_x[1].mlt
115. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[1].mlt_x[2].mlt
116. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[2].mlt_x[0].mlt
117. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[2].mlt_x[1].mlt
118. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[2].mlt_x[2].mlt
119. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree
120. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera
121. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera
122. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera
123. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_latency:adderb
124. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb
125. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera
126. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_latency:adderb
127. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc
128. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb
129. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera
130. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera
131. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_latency:adderb
132. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb
133. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera
134. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_latency:addera
135. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb
136. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera
137. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_latency:adderb
138. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc
139. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc
140. Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add:adderc
141. Parameter Settings for User Entity Instance: pd_block:qsys|frame_reader:frame_reader
142. Parameter Settings for User Entity Instance: pd_block:qsys|frame_reader:frame_reader|scfifo:fifo
143. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo
144. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo
145. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a
146. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram
147. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b
148. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram
149. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
150. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram
151. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram
152. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
153. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
154. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
155. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
156. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy
157. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_onchip_ram:onchip_ram
158. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram
159. Parameter Settings for User Entity Instance: pd_block:qsys|vga_output:vga_out
160. Parameter Settings for User Entity Instance: pd_block:qsys|vga_output:vga_out|dcfifo:fifo
161. Parameter Settings for User Entity Instance: pd_block:qsys|vga_output:vga_out|clock_cross_enable:sync_reset
162. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rgb_tensor_avalon_master_translator
163. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator
164. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator
165. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:stream1_read_master_translator
166. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator
167. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator
168. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge2_s0_translator
169. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator
170. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator
171. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
172. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge1_s0_translator
173. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
174. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_reader_slave_translator
175. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator
176. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rgb_tensor_avalon_master_agent
177. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent
178. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent
179. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:stream1_read_master_agent
180. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent
181. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent
182. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent
183. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor
184. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo
185. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo
186. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent
187. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
188. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo
189. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent
190. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
191. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo
192. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
193. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
194. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
195. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent
196. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent|altera_merlin_burst_uncompressor:uncompressor
197. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo
198. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
199. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
200. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
201. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent
202. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent|altera_merlin_burst_uncompressor:uncompressor
203. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo
204. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent
205. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent|altera_merlin_burst_uncompressor:uncompressor
206. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo
207. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router|pd_block_mm_interconnect_0_router_default_decode:the_default_decode
208. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_001:router_001|pd_block_mm_interconnect_0_router_001_default_decode:the_default_decode
209. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_002:router_002|pd_block_mm_interconnect_0_router_002_default_decode:the_default_decode
210. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router_003|pd_block_mm_interconnect_0_router_default_decode:the_default_decode
211. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router_004|pd_block_mm_interconnect_0_router_default_decode:the_default_decode
212. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router_005|pd_block_mm_interconnect_0_router_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_006:router_006|pd_block_mm_interconnect_0_router_006_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_007:router_007|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_007:router_008|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode
216. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_009|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode
217. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_010|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode
218. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_011|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode
219. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_012|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode
220. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_013|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode
221. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
222. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
223. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
224. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
225. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
226. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
227. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
228. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
229. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
230. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
231. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter
232. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter
233. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter
234. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
235. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter
236. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
237. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
238. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
239. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
240. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
241. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
242. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005
243. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006
244. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007
245. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator
246. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:frame_reader_read_master_translator
247. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator
248. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:bridge2_m0_agent
249. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:frame_reader_read_master_agent
250. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent
251. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
252. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
253. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router:router|pd_block_mm_interconnect_1_router_default_decode:the_default_decode
254. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router:router_001|pd_block_mm_interconnect_1_router_default_decode:the_default_decode
255. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router_002:router_002|pd_block_mm_interconnect_1_router_002_default_decode:the_default_decode
256. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter
257. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
258. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
259. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
260. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
261. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
262. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
263. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
264. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
265. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
266. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
267. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
268. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
269. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
270. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
271. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
272. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
273. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
274. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
275. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
276. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator
277. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dma_slave_translator
278. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:rgb_tensor_slave_translator
279. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:stream1_slave_translator
280. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:conv1_slave_translator
281. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:bridge1_m0_agent
282. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent
283. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent|altera_merlin_burst_uncompressor:uncompressor
284. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo
285. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent
286. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent|altera_merlin_burst_uncompressor:uncompressor
287. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo
288. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent
289. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent|altera_merlin_burst_uncompressor:uncompressor
290. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo
291. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent
292. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent|altera_merlin_burst_uncompressor:uncompressor
293. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo
294. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router:router|pd_block_mm_interconnect_2_router_default_decode:the_default_decode
295. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_001|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode
296. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_002|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode
297. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_003|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode
298. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_004:router_004|pd_block_mm_interconnect_2_router_004_default_decode:the_default_decode
299. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:bridge1_m0_limiter
300. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter
301. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
302. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
303. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
304. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
305. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
306. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
307. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
308. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
309. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
310. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
311. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
312. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
313. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
314. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
315. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
316. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
317. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter
318. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
319. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
320. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
321. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
322. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
323. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
324. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
325. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
326. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
327. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
328. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
329. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
330. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
331. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
332. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
333. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
334. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter
335. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
336. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
337. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
338. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
339. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
340. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
341. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
342. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
343. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
344. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
345. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
346. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
347. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
348. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
349. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
350. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
351. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter
352. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
353. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
354. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
355. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
356. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
357. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
358. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
359. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
360. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
361. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
362. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
363. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
364. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
365. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
366. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
367. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
368. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
369. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
370. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter
371. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
372. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter
373. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter
374. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
375. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
376. Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
377. Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller
378. Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
379. Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
380. Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller_001
381. Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
382. Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
383. Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller_002
384. Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
385. Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
386. altpll Parameter Settings by Entity Instance
387. scfifo Parameter Settings by Entity Instance
388. dcfifo Parameter Settings by Entity Instance
389. altsyncram Parameter Settings by Entity Instance
390. Port Connectivity Checks: "pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
391. Port Connectivity Checks: "pd_block:qsys|altera_reset_controller:rst_controller_002"
392. Port Connectivity Checks: "pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
393. Port Connectivity Checks: "pd_block:qsys|altera_reset_controller:rst_controller_001"
394. Port Connectivity Checks: "pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
395. Port Connectivity Checks: "pd_block:qsys|altera_reset_controller:rst_controller"
396. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter"
397. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
398. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter"
399. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
400. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
401. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
402. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
403. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
404. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_004:router_004|pd_block_mm_interconnect_2_router_004_default_decode:the_default_decode"
405. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_001|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode"
406. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router:router|pd_block_mm_interconnect_2_router_default_decode:the_default_decode"
407. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo"
408. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent"
409. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo"
410. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent"
411. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo"
412. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent"
413. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo"
414. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent"
415. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:bridge1_m0_agent"
416. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:conv1_slave_translator"
417. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:stream1_slave_translator"
418. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:rgb_tensor_slave_translator"
419. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dma_slave_translator"
420. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator"
421. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
422. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
423. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
424. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
425. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
426. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
427. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
428. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
429. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
430. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router_002:router_002|pd_block_mm_interconnect_1_router_002_default_decode:the_default_decode"
431. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router:router|pd_block_mm_interconnect_1_router_default_decode:the_default_decode"
432. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
433. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent"
434. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:frame_reader_read_master_agent"
435. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:bridge2_m0_agent"
436. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator"
437. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:frame_reader_read_master_translator"
438. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator"
439. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter"
440. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
441. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter"
442. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter"
443. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter"
444. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
445. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
446. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
447. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
448. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_009|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode"
449. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_007:router_007|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode"
450. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_006:router_006|pd_block_mm_interconnect_0_router_006_default_decode:the_default_decode"
451. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_002:router_002|pd_block_mm_interconnect_0_router_002_default_decode:the_default_decode"
452. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_001:router_001|pd_block_mm_interconnect_0_router_001_default_decode:the_default_decode"
453. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router|pd_block_mm_interconnect_0_router_default_decode:the_default_decode"
454. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo"
455. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent"
456. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo"
457. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent"
458. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
459. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
460. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo"
461. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent"
462. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
463. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
464. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo"
465. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent"
466. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo"
467. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent"
468. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo"
469. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo"
470. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent"
471. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent"
472. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent"
473. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:stream1_read_master_agent"
474. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent"
475. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent"
476. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rgb_tensor_avalon_master_agent"
477. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator"
478. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_reader_slave_translator"
479. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
480. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge1_s0_translator"
481. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
482. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator"
483. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator"
484. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge2_s0_translator"
485. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator"
486. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator"
487. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:stream1_read_master_translator"
488. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator"
489. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator"
490. Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rgb_tensor_avalon_master_translator"
491. Port Connectivity Checks: "pd_block:qsys|vga_output:vga_out|clock_cross_enable:sync_reset"
492. Port Connectivity Checks: "pd_block:qsys|pd_block_sdram:sdram|pd_block_sdram_input_efifo_module:the_pd_block_sdram_input_efifo_module"
493. Port Connectivity Checks: "pd_block:qsys|rgb_to_tensor:rgb_tensor|fp_lut6:i2f_blue"
494. Port Connectivity Checks: "pd_block:qsys|rgb_to_tensor:rgb_tensor|fp_lut6:i2f_red"
495. Port Connectivity Checks: "pd_block:qsys|pd_block_onchip_ram:onchip_ram"
496. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy"
497. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
498. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
499. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_pib:the_pd_block_nios2e_cpu_nios2_oci_pib"
500. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo|pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc"
501. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace|pd_block_nios2e_cpu_nios2_oci_td_mode:pd_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode"
502. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_itrace:the_pd_block_nios2e_cpu_nios2_oci_itrace"
503. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk"
504. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_xbrk:the_pd_block_nios2e_cpu_nios2_oci_xbrk"
505. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug"
506. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci"
507. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_test_bench:the_pd_block_nios2e_cpu_test_bench"
508. Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e"
509. Port Connectivity Checks: "pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic"
510. Port Connectivity Checks: "pd_block:qsys|pd_block_jtag_uart:jtag_uart"
511. Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb"
512. Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb"
513. Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb"
514. Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb"
515. Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[2].mlt_x[2].mlt"
516. Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[2].mlt_x[1].mlt"
517. Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[2].mlt_x[0].mlt"
518. Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[1].mlt_x[2].mlt"
519. Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[1].mlt_x[1].mlt"
520. Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[1].mlt_x[0].mlt"
521. Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[0].mlt_x[2].mlt"
522. Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[0].mlt_x[1].mlt"
523. Port Connectivity Checks: "pd_block:qsys|altera_avalon_mm_bridge:bridge2"
524. Port Connectivity Checks: "pd_block:qsys|altera_avalon_mm_bridge:bridge1"
525. Port Connectivity Checks: "pd_block:qsys"
526. Port Connectivity Checks: "oscillator:oscillator"
527. Post-Synthesis Netlist Statistics for Top Partition
528. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
529. Elapsed Time Per Partition
530. Analysis & Synthesis Messages
531. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 18 10:02:03 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; de10_lite                                       ;
; Top-level Entity Name              ; de10_lite                                       ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 6,437                                           ;
;     Total combinational functions  ; 5,103                                           ;
;     Dedicated logic registers      ; 3,719                                           ;
; Total registers                    ; 3719                                            ;
; Total pins                         ; 64                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 162,816                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; de10_lite          ; de10_lite          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                 ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../../IP/floating_point/fp_mlt.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/floating_point/fp_mlt.sv                                                                                                               ;             ;
; ../../../IP/floating_point/fp_latency.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/floating_point/fp_latency.sv                                                                                                           ;             ;
; ../../../IP/floating_point/fp_add_tree.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/floating_point/fp_add_tree.sv                                                                                                          ;             ;
; ../../../IP/floating_point/fp_add.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/floating_point/fp_add.sv                                                                                                               ;             ;
; ../../../IP/common/system_monitor.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/common/system_monitor.sv                                                                                                               ;             ;
; pd_block/synthesis/pd_block.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v                                                                     ; pd_block    ;
; pd_block/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_controller.v                                           ; pd_block    ;
; pd_block/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_synchronizer.v                                         ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_irq_mapper.sv                                              ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v                                        ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v                                        ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v                      ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v                  ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; pd_block    ;
; pd_block/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv                                      ; pd_block    ;
; pd_block/synthesis/submodules/altera_merlin_address_alignment.sv                                  ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_address_alignment.sv                                  ; pd_block    ;
; pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv                               ; pd_block    ;
; pd_block/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_demux.sv                             ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_mux.sv                               ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_demux.sv                             ; pd_block    ;
; pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv                                      ; pd_block    ;
; pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                 ; pd_block    ;
; pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; pd_block    ;
; pd_block/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv                            ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv                            ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv                                ; pd_block    ;
; pd_block/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; pd_block    ;
; pd_block/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_master_agent.sv                                       ; pd_block    ;
; pd_block/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; pd_block    ;
; pd_block/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_master_translator.sv                                  ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v                                        ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v                                        ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_mux.sv                               ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_demux.sv                             ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv                               ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_demux.sv                             ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv                            ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv                                ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v                                        ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv                           ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv                           ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv                               ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv                         ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv                         ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv                             ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv                           ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv                           ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv                               ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv                         ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_001.sv                         ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv                             ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv                            ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv                            ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv                            ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv                            ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv                            ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv                                ; pd_block    ;
; pd_block/synthesis/submodules/vga_output.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv                                                       ; pd_block    ;
; pd_block/synthesis/submodules/clock_cross_enable.sv                                               ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/clock_cross_enable.sv                                               ; pd_block    ;
; pd_block/synthesis/submodules/stream_from_memory.sv                                               ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv                                               ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v                                                    ; pd_block    ;
; pd_block/synthesis/submodules/rgb_to_tensor.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/rgb_to_tensor.sv                                                    ; pd_block    ;
; pd_block/synthesis/submodules/fp_lut6.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/fp_lut6.sv                                                          ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_onchip_ram.v                                               ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v                                               ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_nios2e.v                                                   ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e.v                                                   ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_nios2e_cpu.v                                               ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v                                               ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v                            ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v                            ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v                               ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v                               ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v                           ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v                           ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v                                    ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v                                    ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_led.v                                                      ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_led.v                                                      ; pd_block    ;
; pd_block/synthesis/submodules/pd_block_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v                                                ; pd_block    ;
; pd_block/synthesis/submodules/frame_reader.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv                                                     ; pd_block    ;
; pd_block/synthesis/submodules/dma_engine.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/dma_engine.sv                                                       ; pd_block    ;
; pd_block/synthesis/submodules/convolution_calc.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv                                                 ; pd_block    ;
; pd_block/synthesis/submodules/altera_avalon_mm_bridge.v                                           ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_mm_bridge.v                                           ; pd_block    ;
; oscillator/synthesis/oscillator.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/oscillator/synthesis/oscillator.v                                                                 ; oscillator  ;
; oscillator/synthesis/submodules/altera_int_osc.v                                                  ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/oscillator/synthesis/submodules/altera_int_osc.v                                                  ; oscillator  ;
; de10_lite.sv                                                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv                                                                                      ;             ;
; pll0.v                                                                                            ; yes             ; Auto-Found Wizard-Generated File             ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v                                                                                            ;             ;
; altpll.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                 ;             ;
; aglobal181.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                             ;             ;
; stratix_pll.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                            ;             ;
; stratixii_pll.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                          ;             ;
; cycloneii_pll.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                          ;             ;
; db/pll0_altpll.v                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/pll0_altpll.v                                                                                  ;             ;
; scfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                 ;             ;
; a_regfifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                              ;             ;
; a_dpfifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                               ;             ;
; a_i2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                               ;             ;
; a_fffifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                               ;             ;
; a_f2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                               ;             ;
; db/scfifo_kt11.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_kt11.tdf                                                                                ;             ;
; db/a_dpfifo_7l11.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf                                                                              ;             ;
; db/altsyncram_v7b1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_v7b1.tdf                                                                            ;             ;
; db/cmpr_c78.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cmpr_c78.tdf                                                                                   ;             ;
; db/cntr_nka.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_nka.tdf                                                                                   ;             ;
; db/cntr_4l6.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_4l6.tdf                                                                                   ;             ;
; db/cntr_oka.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_oka.tdf                                                                                   ;             ;
; db/scfifo_9621.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_9621.tdf                                                                                ;             ;
; db/a_dpfifo_bb01.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_fefifo_7cf.tdf                                                                               ;             ;
; db/cntr_337.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_337.tdf                                                                                   ;             ;
; db/altsyncram_dtn1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_dtn1.tdf                                                                            ;             ;
; db/cntr_n2b.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_n2b.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                          ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                             ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                      ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                             ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                              ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                 ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                 ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                               ;             ;
; db/altsyncram_s0c1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_s0c1.tdf                                                                            ;             ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                  ;             ;
; db/altsyncram_0n61.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_0n61.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                   ;             ;
; db/altsyncram_q1g1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_q1g1.tdf                                                                            ;             ;
; dcfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                 ;             ;
; lpm_counter.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                            ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                            ;             ;
; a_graycounter.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                          ;             ;
; a_fefifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                               ;             ;
; a_gray2bin.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                             ;             ;
; dffpipe.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                ;             ;
; alt_sync_fifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                          ;             ;
; lpm_compare.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                            ;             ;
; altsyncram_fifo.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                        ;             ;
; db/dcfifo_j5j1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf                                                                                ;             ;
; db/a_gray2bin_tsa.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_gray2bin_tsa.tdf                                                                             ;             ;
; db/a_graycounter_sh6.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_graycounter_sh6.tdf                                                                          ;             ;
; db/a_graycounter_ovb.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_graycounter_ovb.tdf                                                                          ;             ;
; db/altsyncram_l541.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_l541.tdf                                                                            ;             ;
; db/dffpipe_3dc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_3dc.tdf                                                                                ;             ;
; db/dffpipe_te9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_te9.tdf                                                                                ;             ;
; db/alt_synch_pipe_epl.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_epl.tdf                                                                         ;             ;
; db/dffpipe_0f9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_0f9.tdf                                                                                ;             ;
; db/alt_synch_pipe_fpl.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_fpl.tdf                                                                         ;             ;
; db/dffpipe_1f9.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_1f9.tdf                                                                                ;             ;
; db/cmpr_ei5.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cmpr_ei5.tdf                                                                                   ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                ; altera_sld  ;
; db/ip/slde7a58a48/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                           ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                             ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,437                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 5103                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 2522                                                                          ;
;     -- 3 input functions                    ; 1334                                                                          ;
;     -- <=2 input functions                  ; 1247                                                                          ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 4226                                                                          ;
;     -- arithmetic mode                      ; 877                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 3719                                                                          ;
;     -- Dedicated logic registers            ; 3719                                                                          ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 64                                                                            ;
; Total memory bits                           ; 162816                                                                        ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3702                                                                          ;
; Total fan-out                               ; 32121                                                                         ;
; Average fan-out                             ; 3.51                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |de10_lite                                                                                                                              ; 5103 (1)            ; 3719 (0)                  ; 162816      ; 0          ; 0            ; 0       ; 0         ; 64   ; 0            ; 0          ; |de10_lite                                                                                                                                                                                                                                                                                                                                                         ; de10_lite                                  ; work         ;
;    |PLL0:pll0|                                                                                                                          ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|PLL0:pll0                                                                                                                                                                                                                                                                                                                                               ; PLL0                                       ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|PLL0:pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                                                       ; altpll                                     ; work         ;
;          |PLL0_altpll:auto_generated|                                                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated                                                                                                                                                                                                                                                                                            ; PLL0_altpll                                ; work         ;
;    |oscillator:oscillator|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|oscillator:oscillator                                                                                                                                                                                                                                                                                                                                   ; oscillator                                 ; oscillator   ;
;       |altera_int_osc:int_osc_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|oscillator:oscillator|altera_int_osc:int_osc_0                                                                                                                                                                                                                                                                                                          ; altera_int_osc                             ; oscillator   ;
;    |pd_block:qsys|                                                                                                                      ; 4924 (0)            ; 3604 (0)                  ; 162816      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys                                                                                                                                                                                                                                                                                                                                           ; pd_block                                   ; pd_block     ;
;       |altera_avalon_mm_bridge:bridge1|                                                                                                 ; 51 (51)             ; 123 (123)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|altera_avalon_mm_bridge:bridge1                                                                                                                                                                                                                                                                                                           ; altera_avalon_mm_bridge                    ; pd_block     ;
;       |altera_avalon_mm_bridge:bridge2|                                                                                                 ; 55 (55)             ; 121 (121)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|altera_avalon_mm_bridge:bridge2                                                                                                                                                                                                                                                                                                           ; altera_avalon_mm_bridge                    ; pd_block     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                ; altera_reset_controller                    ; pd_block     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                  ; pd_block     ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                ; altera_reset_controller                    ; pd_block     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                  ; pd_block     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                    ; pd_block     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                  ; pd_block     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                  ; pd_block     ;
;       |dma_engine:dma|                                                                                                                  ; 252 (252)           ; 238 (238)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|dma_engine:dma                                                                                                                                                                                                                                                                                                                            ; dma_engine                                 ; pd_block     ;
;       |frame_reader:frame_reader|                                                                                                       ; 336 (287)           ; 235 (199)                 ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|frame_reader:frame_reader                                                                                                                                                                                                                                                                                                                 ; frame_reader                               ; pd_block     ;
;          |scfifo:fifo|                                                                                                                  ; 49 (0)              ; 36 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|scfifo:fifo                                                                                                                                                                                                                                                                                                     ; scfifo                                     ; work         ;
;             |scfifo_kt11:auto_generated|                                                                                                ; 49 (0)              ; 36 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated                                                                                                                                                                                                                                                                          ; scfifo_kt11                                ; work         ;
;                |a_dpfifo_7l11:dpfifo|                                                                                                   ; 49 (20)             ; 36 (10)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo                                                                                                                                                                                                                                                     ; a_dpfifo_7l11                              ; work         ;
;                   |altsyncram_v7b1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|altsyncram_v7b1:FIFOram                                                                                                                                                                                                                             ; altsyncram_v7b1                            ; work         ;
;                   |cntr_4l6:usedw_counter|                                                                                              ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|cntr_4l6:usedw_counter                                                                                                                                                                                                                              ; cntr_4l6                                   ; work         ;
;                   |cntr_nka:rd_ptr_msb|                                                                                                 ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|cntr_nka:rd_ptr_msb                                                                                                                                                                                                                                 ; cntr_nka                                   ; work         ;
;                   |cntr_oka:wr_ptr|                                                                                                     ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|cntr_oka:wr_ptr                                                                                                                                                                                                                                     ; cntr_oka                                   ; work         ;
;       |pd_block_jtag_uart:jtag_uart|                                                                                                    ; 139 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                              ; pd_block_jtag_uart                         ; pd_block     ;
;          |alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|                                                                       ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                          ; work         ;
;          |pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|                                                                  ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r                                                                                                                                                                                                                                                  ; pd_block_jtag_uart_scfifo_r                ; pd_block     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                     ; scfifo                                     ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                          ; scfifo_9621                                ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                     ; a_dpfifo_bb01                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                             ; a_fefifo_7cf                               ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                        ; cntr_337                                   ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                             ; altsyncram_dtn1                            ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                               ; cntr_n2b                                   ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                     ; cntr_n2b                                   ; work         ;
;          |pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|                                                                  ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w                                                                                                                                                                                                                                                  ; pd_block_jtag_uart_scfifo_w                ; pd_block     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                     ; scfifo                                     ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                          ; scfifo_9621                                ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                     ; a_dpfifo_bb01                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                             ; a_fefifo_7cf                               ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                        ; cntr_337                                   ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                             ; altsyncram_dtn1                            ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                               ; cntr_n2b                                   ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                     ; cntr_n2b                                   ; work         ;
;       |pd_block_led:led|                                                                                                                ; 13 (13)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_led:led                                                                                                                                                                                                                                                                                                                          ; pd_block_led                               ; pd_block     ;
;       |pd_block_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 873 (0)             ; 521 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                              ; pd_block_mm_interconnect_0                 ; pd_block     ;
;          |altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|                                                                              ; 8 (8)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo|                                                                            ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|                                                                              ; 61 (61)             ; 65 (65)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|                                                                  ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                                                                           ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_merlin_master_agent:dma_read_master_agent|                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent                                                                                                                                                                                                                                             ; altera_merlin_master_agent                 ; pd_block     ;
;          |altera_merlin_master_agent:dma_write_master_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent                                                                                                                                                                                                                                            ; altera_merlin_master_agent                 ; pd_block     ;
;          |altera_merlin_master_agent:nios2e_data_master_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent                                                                                                                                                                                                                                          ; altera_merlin_master_agent                 ; pd_block     ;
;          |altera_merlin_master_agent:nios2e_instruction_master_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent                                                                                                                                                                                                                                   ; altera_merlin_master_agent                 ; pd_block     ;
;          |altera_merlin_master_agent:rgb_tensor_avalon_master_agent|                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rgb_tensor_avalon_master_agent                                                                                                                                                                                                                                    ; altera_merlin_master_agent                 ; pd_block     ;
;          |altera_merlin_master_agent:stream1_read_master_agent|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:stream1_read_master_agent                                                                                                                                                                                                                                         ; altera_merlin_master_agent                 ; pd_block     ;
;          |altera_merlin_master_translator:dma_read_master_translator|                                                                   ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator                                                                                                                                                                                                                                   ; altera_merlin_master_translator            ; pd_block     ;
;          |altera_merlin_master_translator:nios2e_data_master_translator|                                                                ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator                                                                                                                                                                                                                                ; altera_merlin_master_translator            ; pd_block     ;
;          |altera_merlin_master_translator:nios2e_instruction_master_translator|                                                         ; 7 (7)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator                                                                                                                                                                                                                         ; altera_merlin_master_translator            ; pd_block     ;
;          |altera_merlin_master_translator:rgb_tensor_avalon_master_translator|                                                          ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rgb_tensor_avalon_master_translator                                                                                                                                                                                                                          ; altera_merlin_master_translator            ; pd_block     ;
;          |altera_merlin_slave_agent:bridge1_s0_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                  ; pd_block     ;
;          |altera_merlin_slave_agent:bridge2_s0_agent|                                                                                   ; 29 (20)             ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                  ; pd_block     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor           ; pd_block     ;
;          |altera_merlin_slave_agent:frame_reader_slave_agent|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                  ; pd_block     ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                  ; pd_block     ;
;          |altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                  ; pd_block     ;
;          |altera_merlin_slave_translator:frame_reader_slave_translator|                                                                 ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_reader_slave_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; pd_block     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 10 (10)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator             ; pd_block     ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 6 (6)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator             ; pd_block     ;
;          |altera_merlin_slave_translator:nios2e_debug_mem_slave_translator|                                                             ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator             ; pd_block     ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator             ; pd_block     ;
;          |altera_merlin_slave_translator:vga_out_slave_translator|                                                                      ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator             ; pd_block     ;
;          |altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|                                               ; 22 (22)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                ; pd_block     ;
;          |altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|                                        ; 18 (18)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter                                                                                                                                                                                                        ; altera_merlin_width_adapter                ; pd_block     ;
;          |altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|                                               ; 29 (29)             ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                ; pd_block     ;
;          |altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|                                        ; 14 (14)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter                                                                                                                                                                                                        ; altera_merlin_width_adapter                ; pd_block     ;
;          |pd_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                       ; pd_block_mm_interconnect_0_cmd_demux_001   ; pd_block     ;
;          |pd_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                       ; pd_block_mm_interconnect_0_cmd_demux_002   ; pd_block     ;
;          |pd_block_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 213 (192)           ; 13 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                   ; pd_block_mm_interconnect_0_cmd_mux         ; pd_block     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 21 (9)              ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; altera_merlin_arbitrator                   ; pd_block     ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                        ; altera_merlin_arb_adder                    ; pd_block     ;
;          |pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                           ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                           ; pd_block_mm_interconnect_0_cmd_mux_001     ; pd_block     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                              ; altera_merlin_arbitrator                   ; pd_block     ;
;          |pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                           ; 57 (53)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                           ; pd_block_mm_interconnect_0_cmd_mux_001     ; pd_block     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                              ; altera_merlin_arbitrator                   ; pd_block     ;
;          |pd_block_mm_interconnect_0_router_001:router_001|                                                                             ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                             ; pd_block_mm_interconnect_0_router_001      ; pd_block     ;
;          |pd_block_mm_interconnect_0_router_002:router_002|                                                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                             ; pd_block_mm_interconnect_0_router_002      ; pd_block     ;
;          |pd_block_mm_interconnect_0_rsp_demux:rsp_demux|                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                               ; pd_block_mm_interconnect_0_rsp_demux       ; pd_block     ;
;          |pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                       ; pd_block_mm_interconnect_0_rsp_demux_001   ; pd_block     ;
;          |pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                       ; pd_block_mm_interconnect_0_rsp_demux_001   ; pd_block     ;
;          |pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 114 (114)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                           ; pd_block_mm_interconnect_0_rsp_mux_001     ; pd_block     ;
;          |pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                           ; pd_block_mm_interconnect_0_rsp_mux_002     ; pd_block     ;
;       |pd_block_mm_interconnect_1:mm_interconnect_1|                                                                                    ; 493 (0)             ; 235 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                              ; pd_block_mm_interconnect_1                 ; pd_block     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 81 (81)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 227 (0)             ; 100 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                ; pd_block     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 227 (227)           ; 100 (100)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                           ; altera_merlin_burst_adapter_13_1           ; pd_block     ;
;          |altera_merlin_master_agent:bridge2_m0_agent|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:bridge2_m0_agent                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                 ; pd_block     ;
;          |altera_merlin_master_translator:bridge2_m0_translator|                                                                        ; 106 (106)           ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator                                                                                                                                                                                                                                        ; altera_merlin_master_translator            ; pd_block     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 24 (2)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                  ; pd_block     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 22 (22)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor           ; pd_block     ;
;          |pd_block_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                   ; 49 (43)             ; 12 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                   ; pd_block_mm_interconnect_1_cmd_mux         ; pd_block     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; altera_merlin_arbitrator                   ; pd_block     ;
;          |pd_block_mm_interconnect_1_rsp_demux:rsp_demux|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                               ; pd_block_mm_interconnect_1_rsp_demux       ; pd_block     ;
;       |pd_block_mm_interconnect_2:mm_interconnect_2|                                                                                    ; 625 (0)             ; 467 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                              ; pd_block_mm_interconnect_2                 ; pd_block     ;
;          |altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|                                                                             ; 19 (19)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|                                                                               ; 15 (15)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|                                                                        ; 15 (15)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|                                                                           ; 15 (15)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                      ; pd_block     ;
;          |altera_merlin_burst_adapter:conv1_slave_burst_adapter|                                                                        ; 77 (0)              ; 34 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                ; pd_block     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 77 (77)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                        ; altera_merlin_burst_adapter_13_1           ; pd_block     ;
;          |altera_merlin_burst_adapter:dma_slave_burst_adapter|                                                                          ; 76 (0)              ; 69 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter                                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                ; pd_block     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 76 (76)             ; 69 (69)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                          ; altera_merlin_burst_adapter_13_1           ; pd_block     ;
;          |altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|                                                                   ; 74 (0)              ; 69 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                ; pd_block     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 74 (74)             ; 69 (69)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter_13_1           ; pd_block     ;
;          |altera_merlin_burst_adapter:stream1_slave_burst_adapter|                                                                      ; 75 (0)              ; 61 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                ; pd_block     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 75 (75)             ; 61 (61)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                      ; altera_merlin_burst_adapter_13_1           ; pd_block     ;
;          |altera_merlin_master_agent:bridge1_m0_agent|                                                                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:bridge1_m0_agent                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                 ; pd_block     ;
;          |altera_merlin_master_translator:bridge1_m0_translator|                                                                        ; 36 (36)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator                                                                                                                                                                                                                                        ; altera_merlin_master_translator            ; pd_block     ;
;          |altera_merlin_slave_agent:conv1_slave_agent|                                                                                  ; 34 (4)              ; 11 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                  ; pd_block     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 30 (30)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor           ; pd_block     ;
;          |altera_merlin_slave_agent:dma_slave_agent|                                                                                    ; 20 (1)              ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                  ; pd_block     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 19 (19)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor           ; pd_block     ;
;          |altera_merlin_slave_agent:rgb_tensor_slave_agent|                                                                             ; 20 (1)              ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                  ; pd_block     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 19 (19)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; altera_merlin_burst_uncompressor           ; pd_block     ;
;          |altera_merlin_slave_agent:stream1_slave_agent|                                                                                ; 22 (3)              ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                  ; pd_block     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 19 (19)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor           ; pd_block     ;
;          |altera_merlin_slave_translator:conv1_slave_translator|                                                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:conv1_slave_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator             ; pd_block     ;
;          |altera_merlin_slave_translator:dma_slave_translator|                                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dma_slave_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator             ; pd_block     ;
;          |altera_merlin_slave_translator:rgb_tensor_slave_translator|                                                                   ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:rgb_tensor_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator             ; pd_block     ;
;          |altera_merlin_slave_translator:stream1_slave_translator|                                                                      ; 1 (1)               ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:stream1_slave_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator             ; pd_block     ;
;          |altera_merlin_traffic_limiter:bridge1_m0_limiter|                                                                             ; 14 (14)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:bridge1_m0_limiter                                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter              ; pd_block     ;
;          |altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|                                                                    ; 20 (20)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                ; pd_block     ;
;          |altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|                                                                    ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                ; pd_block     ;
;          |pd_block_mm_interconnect_2_cmd_demux:cmd_demux|                                                                               ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                               ; pd_block_mm_interconnect_2_cmd_demux       ; pd_block     ;
;          |pd_block_mm_interconnect_2_router:router|                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router:router                                                                                                                                                                                                                                                     ; pd_block_mm_interconnect_2_router          ; pd_block     ;
;          |pd_block_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                   ; 67 (67)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                   ; pd_block_mm_interconnect_2_rsp_mux         ; pd_block     ;
;       |pd_block_nios2e:nios2e|                                                                                                          ; 1009 (0)            ; 589 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e                                                                                                                                                                                                                                                                                                                    ; pd_block_nios2e                            ; pd_block     ;
;          |pd_block_nios2e_cpu:cpu|                                                                                                      ; 1009 (719)          ; 589 (319)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu                                                                                                                                                                                                                                                                                            ; pd_block_nios2e_cpu                        ; pd_block     ;
;             |pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|                                                           ; 290 (35)            ; 270 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci                                                                                                                                                                                                                            ; pd_block_nios2e_cpu_nios2_oci              ; pd_block     ;
;                |pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|                                    ; 92 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper                                                                                                                                        ; pd_block_nios2e_cpu_debug_slave_wrapper    ; pd_block     ;
;                   |pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|                                   ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk                                                      ; pd_block_nios2e_cpu_debug_slave_sysclk     ; pd_block     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                    ; work         ;
;                   |pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|                                         ; 82 (82)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck                                                            ; pd_block_nios2e_cpu_debug_slave_tck        ; pd_block     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                    ; work         ;
;                   |sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy|                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy                                                                             ; sld_virtual_jtag_basic                     ; work         ;
;                |pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|                                          ; 9 (9)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg                                                                                                                                              ; pd_block_nios2e_cpu_nios2_avalon_reg       ; pd_block     ;
;                |pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break|                                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break                                                                                                                                                ; pd_block_nios2e_cpu_nios2_oci_break        ; pd_block     ;
;                |pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug|                                            ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug                                                                                                                                                ; pd_block_nios2e_cpu_nios2_oci_debug        ; pd_block     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; altera_std_synchronizer                    ; work         ;
;                |pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|                                                  ; 113 (113)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem                                                                                                                                                      ; pd_block_nios2e_cpu_nios2_ocimem           ; pd_block     ;
;                   |pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|                                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram                                                                           ; pd_block_nios2e_cpu_ociram_sp_ram_module   ; pd_block     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                 ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                            ; work         ;
;             |pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a                                                                                                                                                                                                             ; pd_block_nios2e_cpu_register_bank_a_module ; pd_block     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                    ; altsyncram_s0c1                            ; work         ;
;             |pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b|                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b                                                                                                                                                                                                             ; pd_block_nios2e_cpu_register_bank_b_module ; pd_block     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                    ; altsyncram_s0c1                            ; work         ;
;       |pd_block_onchip_ram:onchip_ram|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_onchip_ram:onchip_ram                                                                                                                                                                                                                                                                                                            ; pd_block_onchip_ram                        ; pd_block     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                  ; altsyncram                                 ; work         ;
;             |altsyncram_q1g1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_q1g1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_q1g1                            ; work         ;
;       |pd_block_sdram:sdram|                                                                                                            ; 277 (226)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_sdram:sdram                                                                                                                                                                                                                                                                                                                      ; pd_block_sdram                             ; pd_block     ;
;          |pd_block_sdram_input_efifo_module:the_pd_block_sdram_input_efifo_module|                                                      ; 51 (51)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|pd_block_sdram:sdram|pd_block_sdram_input_efifo_module:the_pd_block_sdram_input_efifo_module                                                                                                                                                                                                                                              ; pd_block_sdram_input_efifo_module          ; pd_block     ;
;       |rgb_to_tensor:rgb_tensor|                                                                                                        ; 357 (321)           ; 269 (269)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor                                                                                                                                                                                                                                                                                                                  ; rgb_to_tensor                              ; pd_block     ;
;          |fp_lut6:i2f_blue|                                                                                                             ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|fp_lut6:i2f_blue                                                                                                                                                                                                                                                                                                 ; fp_lut6                                    ; pd_block     ;
;          |fp_lut6:i2f_green|                                                                                                            ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|fp_lut6:i2f_green                                                                                                                                                                                                                                                                                                ; fp_lut6                                    ; pd_block     ;
;          |fp_lut6:i2f_red|                                                                                                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|fp_lut6:i2f_red                                                                                                                                                                                                                                                                                                  ; fp_lut6                                    ; pd_block     ;
;       |stream_from_memory:stream1|                                                                                                      ; 195 (195)           ; 152 (152)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|stream_from_memory:stream1                                                                                                                                                                                                                                                                                                                ; stream_from_memory                         ; pd_block     ;
;       |vga_output:vga_out|                                                                                                              ; 241 (125)           ; 260 (105)                 ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out                                                                                                                                                                                                                                                                                                                        ; vga_output                                 ; pd_block     ;
;          |clock_cross_enable:sync_reset|                                                                                                ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|clock_cross_enable:sync_reset                                                                                                                                                                                                                                                                                          ; clock_cross_enable                         ; pd_block     ;
;          |dcfifo:fifo|                                                                                                                  ; 115 (0)             ; 151 (0)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo                                                                                                                                                                                                                                                                                                            ; dcfifo                                     ; work         ;
;             |dcfifo_j5j1:auto_generated|                                                                                                ; 115 (24)            ; 151 (33)                  ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated                                                                                                                                                                                                                                                                                 ; dcfifo_j5j1                                ; work         ;
;                |a_gray2bin_tsa:rdptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin                                                                                                                                                                                                                                                 ; a_gray2bin_tsa                             ; work         ;
;                |a_gray2bin_tsa:rs_dgwp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_gray2bin_tsa:rs_dgwp_gray2bin                                                                                                                                                                                                                                                 ; a_gray2bin_tsa                             ; work         ;
;                |a_gray2bin_tsa:wrptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_gray2bin_tsa:wrptr_g_gray2bin                                                                                                                                                                                                                                                 ; a_gray2bin_tsa                             ; work         ;
;                |a_gray2bin_tsa:ws_dgrp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_gray2bin_tsa:ws_dgrp_gray2bin                                                                                                                                                                                                                                                 ; a_gray2bin_tsa                             ; work         ;
;                |a_graycounter_ovb:wrptr_g1p|                                                                                            ; 21 (21)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_graycounter_ovb:wrptr_g1p                                                                                                                                                                                                                                                     ; a_graycounter_ovb                          ; work         ;
;                |a_graycounter_sh6:rdptr_g1p|                                                                                            ; 23 (23)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_graycounter_sh6:rdptr_g1p                                                                                                                                                                                                                                                     ; a_graycounter_sh6                          ; work         ;
;                |alt_synch_pipe_epl:rs_dgwp|                                                                                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp                                                                                                                                                                                                                                                      ; alt_synch_pipe_epl                         ; work         ;
;                   |dffpipe_0f9:dffpipe5|                                                                                                ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5                                                                                                                                                                                                                                 ; dffpipe_0f9                                ; work         ;
;                |alt_synch_pipe_fpl:ws_dgrp|                                                                                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp                                                                                                                                                                                                                                                      ; alt_synch_pipe_fpl                         ; work         ;
;                   |dffpipe_1f9:dffpipe8|                                                                                                ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8                                                                                                                                                                                                                                 ; dffpipe_1f9                                ; work         ;
;                |altsyncram_l541:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram                                                                                                                                                                                                                                                        ; altsyncram_l541                            ; work         ;
;                |cmpr_ei5:wrfull_eq_comp|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|cmpr_ei5:wrfull_eq_comp                                                                                                                                                                                                                                                         ; cmpr_ei5                                   ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                              ; dffpipe_3dc                                ; work         ;
;                |dffpipe_3dc:wraclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                              ; dffpipe_3dc                                ; work         ;
;                |dffpipe_te9:rs_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:rs_brp                                                                                                                                                                                                                                                              ; dffpipe_te9                                ; work         ;
;                |dffpipe_te9:rs_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:rs_bwp                                                                                                                                                                                                                                                              ; dffpipe_te9                                ; work         ;
;                |dffpipe_te9:ws_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:ws_brp                                                                                                                                                                                                                                                              ; dffpipe_te9                                ; work         ;
;                |dffpipe_te9:ws_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:ws_bwp                                                                                                                                                                                                                                                              ; dffpipe_te9                                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 153 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 152 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 152 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                     ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 152 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                 ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 151 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 151 (109)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                        ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm              ; sld_shadow_jsm                             ; altera_sld   ;
;    |system_monitor:monitor0|                                                                                                            ; 24 (24)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |de10_lite|system_monitor:monitor0                                                                                                                                                                                                                                                                                                                                 ; system_monitor                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+
; pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|altsyncram_v7b1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                    ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                    ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                    ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                    ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                    ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                    ;
; pd_block:qsys|pd_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_q1g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; pd_block_onchip_ram.hex ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; altera_int_osc                     ; 18.1    ; N/A          ; N/A          ; |de10_lite|oscillator:oscillator                                                                                                                                                                                                                                               ; oscillator.qsys ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys                                                                                                                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_avalon_mm_bridge            ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|altera_avalon_mm_bridge:bridge1                                                                                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_avalon_mm_bridge            ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|altera_avalon_mm_bridge:bridge2                                                                                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_irq_mapper:irq_mapper                                                                                                                                                                                                                        ; pd_block.qsys   ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart                                                                                                                                                                                                                          ; pd_block.qsys   ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_led:led                                                                                                                                                                                                                                      ; pd_block.qsys   ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                          ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                           ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                              ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                   ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                  ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                   ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                  ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                   ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                  ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                                   ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                  ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005                                                                                                                                   ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                  ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006                                                                                                                                   ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                  ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007                                                                                                                                   ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                  ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent                                                                                                                                                               ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo                                                                                                                                                          ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge1_s0_translator                                                                                                                                                     ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent                                                                                                                                                               ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo                                                                                                                                                        ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo                                                                                                                                                          ; pd_block.qsys   ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter                                                                                                                    ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge2_s0_translator                                                                                                                                                     ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                   ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                   ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux_003                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux_004                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux_005                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                               ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator                                                                                                                                               ; pd_block.qsys   ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent                                                                                                                                                        ; pd_block.qsys   ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator                                                                                                                                              ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo                                                                                                                                                  ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_reader_slave_translator                                                                                                                                             ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                              ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                    ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                   ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                              ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent                                                                                                                                                      ; pd_block.qsys   ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator                                                                                                                                            ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent                                                                                                                                                   ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo                                                                                                                                              ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent                                                                                                                                               ; pd_block.qsys   ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter                                                                                                                    ; pd_block.qsys   ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator                                                                                                                                     ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent                                                                                                                                                            ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                  ; pd_block.qsys   ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rgb_tensor_avalon_master_agent                                                                                                                                                ; pd_block.qsys   ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rgb_tensor_avalon_master_translator                                                                                                                                      ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router                                                                                                                                                                 ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_001:router_001                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_002:router_002                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router_003                                                                                                                                                             ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router_004                                                                                                                                                             ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router_005                                                                                                                                                             ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_006:router_006                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_007:router_007                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_007:router_008                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_009                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_010                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_011                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_012                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_013                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                   ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                   ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                   ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                   ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                   ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                   ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                   ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                               ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux:rsp_mux_003                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux:rsp_mux_004                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux:rsp_mux_005                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:stream1_read_master_agent                                                                                                                                                     ; pd_block.qsys   ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:stream1_read_master_translator                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent                                                                                                                                                            ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator                                                                                                                                                  ; pd_block.qsys   ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                          ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                           ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                              ; pd_block.qsys   ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:bridge2_m0_agent                                                                                                                                                              ; pd_block.qsys   ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator                                                                                                                                                    ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                               ; pd_block.qsys   ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:frame_reader_read_master_agent                                                                                                                                                ; pd_block.qsys   ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:frame_reader_read_master_translator                                                                                                                                      ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router:router                                                                                                                                                                 ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router:router_001                                                                                                                                                             ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router_002:router_002                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                               ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                 ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                            ; pd_block.qsys   ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                          ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter                                                                                                                                       ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                      ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                   ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                  ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                   ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                  ; pd_block.qsys   ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                       ; pd_block.qsys   ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                          ; pd_block.qsys   ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:bridge1_m0_agent                                                                                                                                                              ; pd_block.qsys   ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:bridge1_m0_limiter                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator                                                                                                                                                    ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                               ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_cmd_mux:cmd_mux_002                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_cmd_mux:cmd_mux_003                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent                                                                                                                                                              ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter                                                                                                                                                    ; pd_block.qsys   ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter                                                                                                                                                ; pd_block.qsys   ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter                                                                                                                                                ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:conv1_slave_translator                                                                                                                                                    ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent                                                                                                                                                                ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter                                                                                                                                                      ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dma_slave_translator                                                                                                                                                      ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo                                                                                                                                                    ; pd_block.qsys   ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter                                                                                                                                               ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:rgb_tensor_slave_translator                                                                                                                                               ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router:router                                                                                                                                                                 ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_001                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_002                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_003                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_004:router_004                                                                                                                                                         ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                           ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux_002                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux_003                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                               ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent                                                                                                                                                            ; pd_block.qsys   ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo                                                                                                                                                       ; pd_block.qsys   ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter                                                                                                                                                  ; pd_block.qsys   ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:stream1_slave_translator                                                                                                                                                  ; pd_block.qsys   ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e                                                                                                                                                                                                                                ; pd_block.qsys   ;
; Altera ; altera_nios2_gen2_unit             ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu                                                                                                                                                                                                        ; pd_block.qsys   ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_onchip_ram:onchip_ram                                                                                                                                                                                                                        ; pd_block.qsys   ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|altera_reset_controller:rst_controller                                                                                                                                                                                                                ; pd_block.qsys   ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|altera_reset_controller:rst_controller_001                                                                                                                                                                                                            ; pd_block.qsys   ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|altera_reset_controller:rst_controller_002                                                                                                                                                                                                            ; pd_block.qsys   ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A          ; |de10_lite|pd_block:qsys|pd_block_sdram:sdram                                                                                                                                                                                                                                  ; pd_block.qsys   ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                               ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                               ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                               ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                  ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                  ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                  ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                          ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                          ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                          ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|vga_output:vga_out|fsm_b ;
+----------+--------------------------------------------------------+
; Name     ; fsm_b.S2                                               ;
+----------+--------------------------------------------------------+
; fsm_b.S1 ; 0                                                      ;
; fsm_b.S2 ; 1                                                      ;
+----------+--------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|vga_output:vga_out|fsm_a ;
+----------+----------+----------+----------------------------------+
; Name     ; fsm_a.S1 ; fsm_a.S3 ; fsm_a.S2                         ;
+----------+----------+----------+----------------------------------+
; fsm_a.S1 ; 0        ; 0        ; 0                                ;
; fsm_a.S2 ; 1        ; 0        ; 1                                ;
; fsm_a.S3 ; 1        ; 1        ; 0                                ;
+----------+----------+----------+----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|stream_from_memory:stream1|fsm ;
+--------+--------+--------+----------------------------------------------+
; Name   ; fsm.S1 ; fsm.S3 ; fsm.S2                                       ;
+--------+--------+--------+----------------------------------------------+
; fsm.S1 ; 0      ; 0      ; 0                                            ;
; fsm.S2 ; 1      ; 0      ; 1                                            ;
; fsm.S3 ; 1      ; 1      ; 0                                            ;
+--------+--------+--------+----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|pd_block_sdram:sdram|m_next                         ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|pd_block_sdram:sdram|m_state                                                                                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|pd_block_sdram:sdram|i_next ;
+------------+------------+------------+------------+------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000       ;
+------------+------------+------------+------------+------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                ;
+------------+------------+------------+------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|pd_block_sdram:sdram|i_state                           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|fsm ;
+--------+--------+--------+--------------------------------------------+
; Name   ; fsm.S1 ; fsm.S3 ; fsm.S2                                     ;
+--------+--------+--------+--------------------------------------------+
; fsm.S1 ; 0      ; 0      ; 0                                          ;
; fsm.S2 ; 1      ; 0      ; 1                                          ;
; fsm.S3 ; 1      ; 1      ; 0                                          ;
+--------+--------+--------+--------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|frame_reader:frame_reader|fsm_b ;
+----------+----------+----------+-----------------------------------------+
; Name     ; fsm_b.S1 ; fsm_b.S3 ; fsm_b.S2                                ;
+----------+----------+----------+-----------------------------------------+
; fsm_b.S1 ; 0        ; 0        ; 0                                       ;
; fsm_b.S2 ; 1        ; 0        ; 1                                       ;
; fsm_b.S3 ; 1        ; 1        ; 0                                       ;
+----------+----------+----------+-----------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|frame_reader:frame_reader|fsm_a ;
+----------+----------+----------+-----------------------------------------+
; Name     ; fsm_a.S1 ; fsm_a.S3 ; fsm_a.S2                                ;
+----------+----------+----------+-----------------------------------------+
; fsm_a.S1 ; 0        ; 0        ; 0                                       ;
; fsm_a.S2 ; 1        ; 0        ; 1                                       ;
; fsm_a.S3 ; 1        ; 1        ; 0                                       ;
+----------+----------+----------+-----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|dma_engine:dma|fsm ;
+--------+--------+--------+----------------------------------+
; Name   ; fsm.S1 ; fsm.S3 ; fsm.S2                           ;
+--------+--------+--------+----------------------------------+
; fsm.S1 ; 0      ; 0      ; 0                                ;
; fsm.S2 ; 1      ; 0      ; 1                                ;
; fsm.S3 ; 1      ; 1      ; 0                                ;
+--------+--------+--------+----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |de10_lite|pd_block:qsys|convolution_calc:conv1|fsm_a ;
+----------+----------+----------+--------------------------------------+
; Name     ; fsm_a.S1 ; fsm_a.S3 ; fsm_a.S2                             ;
+----------+----------+----------+--------------------------------------+
; fsm_a.S1 ; 0        ; 0        ; 0                                    ;
; fsm_a.S2 ; 1        ; 0        ; 1                                    ;
; fsm_a.S3 ; 1        ; 1        ; 0                                    ;
+----------+----------+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe10a[10]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe10a[8]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe10a[9]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe10a[6]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe10a[7]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe10a[4]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe10a[5]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe10a[2]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe10a[3]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe10a[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe10a[1]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe9a[10]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe9a[8]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe9a[9]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe9a[6]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe9a[7]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe9a[4]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe9a[5]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe9a[2]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe9a[3]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe9a[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8|dffe9a[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe7a[10]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe7a[9]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe7a[8]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe7a[7]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe7a[6]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe7a[5]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe7a[4]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe7a[3]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe7a[2]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe7a[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe7a[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[10]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[9]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[8]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[7]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[6]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[5]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[4]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[3]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[2]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5|dffe6a[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Total number of protected registers is 92                                                                                                                                                                                                                                                                                                                       ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42,49,50,63,65]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1,2]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,68]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,68]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,68]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:conv1_slave_translator|av_readdata_pre[1,4,6,8,13]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1,2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..5]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|av_chipselect_pre                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|stream_from_memory:stream1|rm_byteenable[0,1]                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_sdram:sdram|i_addr[5]                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|rgb_to_tensor:rgb_tensor|m_byteenable[0,1]                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_im:the_pd_block_nios2e_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_im:the_pd_block_nios2e_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_xbrk:the_pd_block_nios2e_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|frame_reader:frame_reader|m_byteenable[0,1]                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|convolution_calc:conv1|st_ready_reg                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|wr_reg_burstcount[1..4]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|wr_reg_burstcount[0]                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|cmd_burstcount[1..4]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|cmd_burstcount[0]                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][94]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][94]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][95]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][95]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][93]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][93]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,2..6]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,2..6]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][95]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][94]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][93]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|count_x[0..11]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|count_y[0..11]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|xres_reg[0..11]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|yres_reg[0..11]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[3..31]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[3..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:ws_bwp|dffe12a[10]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:ws_brp|dffe12a[10]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:rs_bwp|dffe12a[10]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:rs_brp|dffe12a[10]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[2]                                                                               ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[2]                                                                               ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[3]                                                                               ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                            ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                    ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                               ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                         ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                    ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                      ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                      ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                      ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]                                                                                        ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                     ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]                                                                                      ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]                                                                                      ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]                                                                                          ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|data_reg[3,5]                                                                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|address_reg[31]                                                                                                                                        ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|address_reg[28..30]                                                                                                                                    ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|address_reg[31]                                                                                                                                        ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|data_reg[0..2,4,6..8,10,12..14]                                                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|data_reg[15]                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|byteen_reg[2,3]                                                                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|data_reg[15]                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|data_reg[9,11]                                                                                                                                         ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|data_reg[15]                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|byteen_reg[3]                                                                                                                                                 ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|address_reg[31]                                                                                                                                               ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|address_reg[28..30]                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|address_reg[31]                                                                                                                                               ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][80]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][77]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][80]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][80]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][78]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][80]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][75]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][80]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][93]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][93]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][63]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                   ;
; pd_block:qsys|stream_from_memory:stream1|s_readdata[25..31]                                                                                                                                                                                                                                             ; Merged with pd_block:qsys|stream_from_memory:stream1|s_readdata[24]                                                                                                                                                                                                                                                 ;
; pd_block:qsys|pd_block_sdram:sdram|i_addr[0..4,6..11]                                                                                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                           ;
; pd_block:qsys|dma_engine:dma|mw_byteenable[1]                                                                                                                                                                                                                                                           ; Merged with pd_block:qsys|dma_engine:dma|mw_byteenable[0]                                                                                                                                                                                                                                                           ;
; pd_block:qsys|dma_engine:dma|mr_byteenable[0,1]                                                                                                                                                                                                                                                         ; Merged with pd_block:qsys|dma_engine:dma|mw_byteenable[0]                                                                                                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:stream1_slave_translator|av_readdata_pre[24..30]                                                                                                                                                              ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:stream1_slave_translator|av_readdata_pre[31]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|data_reg[15]                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|address_reg[31]                                                                                                                                        ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|byteen_reg[0]                                                                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|byteen_reg[1]                                                                                                                                          ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|byteen_reg[2]                                                                                                                                                 ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|address_reg[31]                                                                                                                                               ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][79]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][80]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][76]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][92]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                             ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                     ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                             ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                             ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:conv1_slave_translator|av_readdata_pre[0,2,3,5,7,9..12,14,15]                                                                                                                                                 ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                             ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent|hold_waitrequest                                                                                                                                                                         ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent|hold_waitrequest                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rgb_tensor_avalon_master_agent|hold_waitrequest                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:stream1_read_master_agent|hold_waitrequest                                                                                                                                                                        ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_reader_slave_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                             ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|waitrequest_reset_override                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|waitrequest_reset_override                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:bridge2_m0_agent|hold_waitrequest                                                                                                                                                                                 ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:frame_reader_read_master_agent|hold_waitrequest                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:bridge1_m0_agent|hold_waitrequest                                                                                                                                                                                 ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:conv1_slave_translator|waitrequest_reset_override                                                                                                                                                             ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:rgb_tensor_slave_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:stream1_slave_translator|waitrequest_reset_override                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent|hold_waitrequest                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent|hold_waitrequest                                                                                                                                                                            ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                            ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent|hold_waitrequest                                                                                                                                                                            ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dma_slave_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent|hold_waitrequest                                                                                                                                                                            ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                      ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                      ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                      ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                      ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                          ; Merged with pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                           ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][76]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][93]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][92]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][76]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][93]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][75]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][77]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][78]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][79]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][80]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][75]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][77]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][78]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][79]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][80]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|address_reg[0,31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|address_reg[0,31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][80]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][93]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|stream_from_memory:stream1|s_readdata[24]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break|trigger_state                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:stream1_slave_translator|av_readdata_pre[31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..6]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|data_reg[1,4,6,8,13]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator|burstcount_register_lint[0,1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|burstcount_register_lint[0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                    ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]                                                                                        ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|data_reg[0,2,3,5,7,9..12,14]                                                                                                                                                       ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][76]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][62]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|rgb_to_tensor:rgb_tensor|m_writedata[0,1,10..13,15]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|dma_engine:dma|mw_byteenable[0]                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][112]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][112]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][112]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:bridge1_m0_limiter|last_channel[3]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                   ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                   ;
; pd_block:qsys|vga_output:vga_out|fsm_b~4                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|fsm_b~5                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|fsm_b~6                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|fsm_b~7                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|fsm_b~8                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|fsm_b~9                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|fsm_b~10                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|fsm_a~6                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|fsm_a~7                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|fsm_a~8                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|fsm_a~9                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|fsm_a~10                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|fsm_a~11                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|fsm~7                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|fsm~8                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|fsm~9                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|fsm~10                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|fsm~11                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|fsm~12                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_sdram:sdram|m_next~9                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_sdram:sdram|m_next~10                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_sdram:sdram|m_next~13                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_sdram:sdram|m_next~14                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_sdram:sdram|m_next~16                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_sdram:sdram|i_next~4                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_sdram:sdram|i_next~5                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_sdram:sdram|i_next~6                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_sdram:sdram|i_state~14                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_sdram:sdram|i_state~15                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_sdram:sdram|i_state~16                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|rgb_to_tensor:rgb_tensor|fsm~7                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|rgb_to_tensor:rgb_tensor|fsm~8                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|rgb_to_tensor:rgb_tensor|fsm~9                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|rgb_to_tensor:rgb_tensor|fsm~10                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|rgb_to_tensor:rgb_tensor|fsm~11                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|rgb_to_tensor:rgb_tensor|fsm~12                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|fsm_b~6                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|fsm_b~7                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|fsm_b~8                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|fsm_b~9                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|fsm_b~10                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|fsm_b~11                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|fsm_a~7                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|fsm_a~8                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|fsm_a~9                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|fsm_a~10                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|fsm_a~11                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|fsm_a~12                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|dma_engine:dma|fsm~7                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|dma_engine:dma|fsm~8                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|dma_engine:dma|fsm~9                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|dma_engine:dma|fsm~10                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|dma_engine:dma|fsm~11                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|dma_engine:dma|fsm~12                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|fsm_a~6                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|fsm_a~7                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|fsm_a~8                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|fsm_a~9                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|fsm_a~10                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|fsm_a~11                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|fsm_a.S2                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|fsm_a.S3                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|convolution_calc:conv1|fsm_a.S1                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|DRsize.011 ; Merged with pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|DRsize.001 ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                               ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|address_reg[1]                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                        ; Merged with pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|address_reg[1]                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                                     ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                    ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26..31]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|rm_address[31]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|rm_address[30]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|rm_address[29]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|rm_address[28]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|address_reg[27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|address_reg[27]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|rm_address[27]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|address_reg[26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|address_reg[26]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|rm_address[26]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge2|cmd_address[26]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6,7]                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6,7]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge2|wr_reg_address[26]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[7]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[6]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[5]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[4]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[3]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[2]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6,7]                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6,7]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6,7]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6,7]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|dma_engine:dma|mr_address[26..31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|dma_engine:dma|mw_address[26..31]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|frame_reader:frame_reader|m_address[26..31]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator|end_beginbursttransfer                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                               ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                               ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                      ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                      ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                  ; Merged with pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                  ;
; Total Number of Removed Registers = 1492                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|address_reg[27],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|address_reg[27],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|stream_from_memory:stream1|rm_address[27],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|address_reg[26],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|address_reg[26],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|stream_from_memory:stream1|rm_address[26],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|dma_engine:dma|mr_address[26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|dma_engine:dma|mr_address[27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|dma_engine:dma|mw_address[26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|dma_engine:dma|mw_address[27]                                                                                                                                                                                                                                                             ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|data_reg[13],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[4],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[2]                                                                                                                                                                     ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                                           ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][50],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][50],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][50],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][67],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][67],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][67],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][67],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][65],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                   ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|wr_reg_burstcount[4]                                                                                                                                                                                                                                    ; Stuck at GND                   ; pd_block:qsys|altera_avalon_mm_bridge:bridge1|cmd_burstcount[4],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator|burstcount_register_lint[0],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|byte_cnt_reg[0],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[1][51],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[1][51],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[1][51],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[0][51],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[0][51],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                     ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|address_reg[31]                                                                                                                                      ; Stuck at GND                   ; pd_block:qsys|stream_from_memory:stream1|rm_address[31],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|stream_from_memory:stream1|rm_address[30],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|stream_from_memory:stream1|rm_address[29],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|stream_from_memory:stream1|rm_address[28],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][49],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][49],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][49],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|dma_engine:dma|mr_address[28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|dma_engine:dma|mr_address[29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|dma_engine:dma|mr_address[30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|dma_engine:dma|mr_address[31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|dma_engine:dma|mw_address[28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|dma_engine:dma|mw_address[29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|dma_engine:dma|mw_address[30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|dma_engine:dma|mw_address[31]                                                                                                                                                                                                                                                             ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                  ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0]                                                                                                                                      ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                          ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|frame_reader:frame_reader|m_address[31]                                                                                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|altera_avalon_mm_bridge:bridge2|cmd_address[26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|altera_avalon_mm_bridge:bridge2|wr_reg_address[26],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|frame_reader:frame_reader|m_address[26],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|frame_reader:frame_reader|m_address[27],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|frame_reader:frame_reader|m_address[28],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|frame_reader:frame_reader|m_address[29],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|frame_reader:frame_reader|m_address[30]                                                                                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[7],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[6],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[5],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                    ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                     ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[1][50],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[0][50],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                  ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[1][50],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[0][50],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                         ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[1][50],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                         ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                              ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                     ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                        ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                              ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                     ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                        ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                 ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                               ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                 ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                         ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                 ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][94],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][94],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][94],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][94]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                 ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][95],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][95],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][95],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][95]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                 ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][93],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][93],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][93],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][93]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|address_reg[0]                                                                                                                                                                   ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                                                    ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][80]                                                                                                                                                                                 ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][68],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][68],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                                                      ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[4][112]                                                                                                                                                                                ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[3][112],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[2][112],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                            ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                                                  ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|wr_reg_burstcount[3]                                                                                                                                                                                                                                    ; Stuck at GND                   ; pd_block:qsys|altera_avalon_mm_bridge:bridge1|cmd_burstcount[3],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator|end_beginbursttransfer                                                                                                                                                                 ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                         ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                                               ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]                                                                                      ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][65],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:bridge1_m0_limiter|last_channel[3]                                                                                                                                                                             ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                                                                     ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                ;
; pd_block:qsys|dma_engine:dma|mw_byteenable[0]                                                                                                                                                                                                                                                         ; Stuck at VCC                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                    ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                                                                  ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                             ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk|dbrk_break,                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break|trigbrktype                                                                                    ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|wr_reg_burstcount[0]                                                                                                                                                                                                                                    ; Stuck at VCC                   ; pd_block:qsys|altera_avalon_mm_bridge:bridge1|cmd_burstcount[0],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                    ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|wr_reg_burstcount[1]                                                                                                                                                                                                                                    ; Stuck at GND                   ; pd_block:qsys|altera_avalon_mm_bridge:bridge1|cmd_burstcount[1],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]                                                                                    ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|wr_reg_burstcount[2]                                                                                                                                                                                                                                    ; Stuck at GND                   ; pd_block:qsys|altera_avalon_mm_bridge:bridge1|cmd_burstcount[2],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4]                                                                                    ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                         ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                         ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                         ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                         ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                         ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                         ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                         ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                         ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break|trigger_state                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                              ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                           ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                             ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                  ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                  ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                    ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                              ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                              ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                              ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                         ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                         ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                         ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                           ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                     ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                     ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                     ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                       ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                              ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                ; Lost Fanouts                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                  ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                              ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[3]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[3]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[4]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[4]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[5]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[5]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[6]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[6]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[7]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[7]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[8]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[8]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[9]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[9]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[10]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[10]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[11]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[11]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[12]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[12]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[13]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[13]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[14]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[14]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[15]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[15]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[16]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[16]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[17]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[17]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[18]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[18]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[19]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[19]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[20]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[20]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[21]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[21]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[22]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[22]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[23]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[23]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[24]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[24]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[25]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[25]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[26]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[26]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[27]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[27]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[28]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[28]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[29]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[29]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[30]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[30]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|address_reg[0]                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|stream_from_memory:stream1|s_readdata[24]                                                                                                                                                                                                                                               ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:stream1_slave_translator|av_readdata_pre[31]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]                                                                                      ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                      ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|vga_output:vga_out|s_readdata[31]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator|av_readdata_pre[31]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                           ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                              ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                               ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                    ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                             ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                    ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                             ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                   ; Stuck at VCC                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                   ; Stuck at VCC                   ; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|DRsize.101 ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                        ; Stuck at GND                   ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                  ; Stuck at GND                   ; pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3719  ;
; Number of registers using Synchronous Clear  ; 208   ;
; Number of registers using Synchronous Load   ; 390   ;
; Number of registers using Asynchronous Clear ; 2072  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2371  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pd_block:qsys|pd_block_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; pd_block:qsys|pd_block_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                     ; 2       ;
; pd_block:qsys|pd_block_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                     ; 1       ;
; pd_block:qsys|pd_block_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                     ; 2       ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ; 46      ;
; pd_block:qsys|pd_block_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                   ; 12      ;
; pd_block:qsys|pd_block_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                     ; 2       ;
; pd_block:qsys|pd_block_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                     ; 2       ;
; pd_block:qsys|pd_block_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                     ; 2       ;
; pd_block:qsys|pd_block_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                     ; 2       ;
; pd_block:qsys|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge2|wr_reg_waitrequest                                                                                                                                                                                                                                                                ; 5       ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|i_read                                                                                                                                                                                                                                                             ; 6       ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                       ; 5       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|wr_reg_waitrequest                                                                                                                                                                                                                                                                ; 5       ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_graycounter_sh6:rdptr_g1p|counter5a0                                                                                                                                                                                                                  ; 7       ;
; pd_block:qsys|pd_block_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                          ; 2       ;
; pd_block:qsys|pd_block_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                          ; 2       ;
; pd_block:qsys|pd_block_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                           ; 2       ;
; pd_block:qsys|pd_block_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                           ; 2       ;
; pd_block:qsys|pd_block_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                           ; 2       ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                      ; 11      ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; pd_block:qsys|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                           ; 2       ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                           ; 4       ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                           ; 7       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent|hold_waitrequest                                                                                                                                                                                                    ; 11      ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 1       ;
; pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 127     ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                  ; 2       ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                     ; 6       ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_graycounter_ovb:wrptr_g1p|counter8a0                                                                                                                                                                                                                  ; 6       ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_graycounter_sh6:rdptr_g1p|parity6                                                                                                                                                                                                                     ; 4       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge2|cmd_byteenable[0]                                                                                                                                                                                                                                                                 ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge2|cmd_byteenable[1]                                                                                                                                                                                                                                                                 ; 1       ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; pd_block:qsys|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo|empty                                                                                                                                                                                                              ; 2       ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge2|cmd_burstcount[0]                                                                                                                                                                                                                                                                 ; 5       ;
; pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                     ; 8       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge2|use_reg                                                                                                                                                                                                                                                                           ; 52      ;
; pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|use_reg                                                                                                                                                                                                                                                                           ; 45      ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                       ; 2       ;
; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                       ; 2       ;
; pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_graycounter_ovb:wrptr_g1p|parity9                                                                                                                                                                                                                     ; 4       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge2|wr_reg_byteenable[0]                                                                                                                                                                                                                                                              ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge2|wr_reg_byteenable[1]                                                                                                                                                                                                                                                              ; 1       ;
; pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                          ; 3       ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|cmd_byteenable[1]                                                                                                                                                                                                                                                                 ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|cmd_byteenable[0]                                                                                                                                                                                                                                                                 ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge2|wr_reg_burstcount[0]                                                                                                                                                                                                                                                              ; 1       ;
; pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|cmd_byteenable[3]                                                                                                                                                                                                                                                                 ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|wr_reg_byteenable[1]                                                                                                                                                                                                                                                              ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|cmd_byteenable[2]                                                                                                                                                                                                                                                                 ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|wr_reg_byteenable[0]                                                                                                                                                                                                                                                              ; 1       ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|wr_reg_byteenable[3]                                                                                                                                                                                                                                                              ; 1       ;
; pd_block:qsys|altera_avalon_mm_bridge:bridge1|wr_reg_byteenable[2]                                                                                                                                                                                                                                                              ; 1       ;
; pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 70                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|vga_output:vga_out|pixel_count[3]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|vga_output:vga_out|vga_rgb[10]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator|burstcount_register_lint[4]                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_mux:cmd_mux|share_count[4]                                                                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[30]                                                                                                                                                                                                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|s_readdata[29]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|s_readdata[0]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|vga_output:vga_out|reset_flag                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|data_reg[11]                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter|byte_cnt_reg[6]                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|rgb_phase[0]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|count[7]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|m_writedata[5]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|d_writedata[29]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |de10_lite|system_monitor:monitor0|counter[1]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator|address_register[7]                                                                                                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|burstcount_register_lint[4]                                                                                                                                                                                                             ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator|address_register[20]                                                                                                                                                                                                                    ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|stream_from_memory:stream1|s_readdata[21]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_alu_result[23]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break|break_readreg[22]                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|vga_output:vga_out|vga_x_counter[3]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|vga_output:vga_out|vga_y_counter[8]                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|sr[37]                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|sr[34]                                                      ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|sr[4]                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|sr[26]                                                      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|dma_engine:dma|mr_address[23]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|dma_engine:dma|mw_address[4]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|stream_from_memory:stream1|rm_address[18]                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|s_readdata[24]                                                                                                                                                                                                                                                                                                    ;
; 16:1               ; 22 bits   ; 220 LEs       ; 88 LEs               ; 132 LEs                ; Yes        ; |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|s_readdata[16]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|m_address[11]                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                            ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_sdram:sdram|pd_block_sdram_input_efifo_module:the_pd_block_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                    ;
; 5:1                ; 31 bits   ; 93 LEs        ; 0 LEs                ; 93 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|m_address[2]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 29 bits   ; 87 LEs        ; 58 LEs               ; 29 LEs                 ; Yes        ; |de10_lite|pd_block:qsys|dma_engine:dma|s_readdata[27]                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|dma_engine:dma|s_readdata[0]                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |de10_lite|pd_block:qsys|pd_block_sdram:sdram|active_addr[3]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router:router|src_channel[2]                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|vga_output:vga_out|fsm_b                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|E_logic_result[15]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|count_bx                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|count_ax                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|W_rf_wr_data[13]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|Add0                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|Add0                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_006:router_006|src_channel[0]                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |de10_lite|pd_block:qsys|stream_from_memory:stream1|fsm                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |de10_lite|pd_block:qsys|vga_output:vga_out|fsm_a                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |de10_lite|pd_block:qsys|rgb_to_tensor:rgb_tensor|fsm                                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|fsm_b                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |de10_lite|pd_block:qsys|frame_reader:frame_reader|fsm_a                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |de10_lite|pd_block:qsys|dma_engine:dma|fsm                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |de10_lite|pd_block:qsys|pd_block_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |de10_lite|pd_block:qsys|pd_block_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |de10_lite|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ea[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sb[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sa[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sb[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sr                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; er[7]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[6]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[5]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[4]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[2]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[7]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[6]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[5]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[4]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[2]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sa[1]                                                                                               ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_latency:adderb ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; stage[3][15]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][14]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][13]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][12]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][11]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][10]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][9]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][8]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][7]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][6]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][5]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][4]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][15]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][14]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][13]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][12]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][11]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][10]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][9]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][8]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][7]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][6]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][5]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][4]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][15]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][14]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][13]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][12]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][11]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][10]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][9]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][8]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][7]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][6]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][5]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][4]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][15]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][14]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][13]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][12]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][11]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][10]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][9]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][8]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][7]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][6]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][5]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][4]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; valid[3]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; valid[2]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; valid[1]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; valid[0]                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ea[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sb[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sa[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sb[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sr                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; er[7]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[6]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[5]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[4]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[2]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[7]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[6]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[5]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[4]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[2]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sa[1]                                                                                               ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_latency:adderb ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; stage[3][15]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][14]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][13]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][12]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][11]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][10]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][9]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][8]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][7]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][6]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][5]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][4]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][15]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][14]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][13]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][12]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][11]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][10]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][9]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][8]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][7]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][6]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][5]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][4]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][15]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][14]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][13]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][12]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][11]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][10]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][9]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][8]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][7]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][6]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][5]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][4]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][15]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][14]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][13]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][12]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][11]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][10]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][9]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][8]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][7]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][6]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][5]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][4]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; valid[3]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; valid[2]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; valid[1]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; valid[0]                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ea[1][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; sb[1]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; sa[3]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; sb[3]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; sr                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[7]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[6]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[5]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[4]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[3]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[2]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[1]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[0]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[7]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[6]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[5]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[4]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[3]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[2]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[1]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[0]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; sa[1]                                                                            ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ea[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sb[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sa[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sb[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sr                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; er[7]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[6]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[5]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[4]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[2]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[7]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[6]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[5]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[4]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[2]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sa[1]                                                                                               ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_latency:adderb ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; stage[3][15]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][14]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][13]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][12]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][11]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][10]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][9]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][8]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][7]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][6]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][5]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][4]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][15]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][14]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][13]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][12]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][11]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][10]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][9]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][8]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][7]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][6]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][5]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][4]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][15]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][14]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][13]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][12]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][11]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][10]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][9]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][8]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][7]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][6]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][5]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][4]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][15]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][14]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][13]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][12]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][11]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][10]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][9]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][8]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][7]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][6]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][5]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][4]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][3]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][2]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; valid[3]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; valid[2]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; valid[1]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; valid[0]                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_latency:addera ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; stage[7][7]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][6]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][5]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][4]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][3]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][2]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][1]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][0]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][15]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][14]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][13]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][12]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][11]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][10]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][9]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][8]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][7]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][6]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][5]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][4]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][3]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][2]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][1]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[6][0]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][15]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][14]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][13]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][12]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][11]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][10]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][9]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][8]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][7]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][6]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][5]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][4]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][3]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][2]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][1]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[5][0]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][15]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][14]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][13]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][12]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][11]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][10]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][9]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][8]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][7]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][6]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][5]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][4]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][3]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][2]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][1]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[4][0]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][15]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][14]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][13]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][12]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][11]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][10]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][9]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][8]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][7]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][6]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][5]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][4]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][3]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][2]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][1]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][0]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][15]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][14]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][13]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][12]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][11]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][10]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][9]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][8]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][7]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][6]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][5]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][4]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][3]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][2]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][1]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][0]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][15]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][14]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][13]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][12]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][11]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][10]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][9]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][8]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][7]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][6]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][5]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][4]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][3]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][2]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][1]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][0]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][15]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][14]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][13]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][12]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][11]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][10]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][9]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][8]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][7]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][6]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][5]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][4]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][3]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][2]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][1]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][0]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; valid[7]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; valid[6]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; valid[5]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; valid[4]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; valid[3]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; valid[2]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; valid[1]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; valid[0]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][8]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][9]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][10]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][11]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][12]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][13]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][14]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[7][15]                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ea[1][5]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][4]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][3]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][2]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][1]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][0]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][7]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][6]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][5]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][4]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][3]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][2]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][1]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][0]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; sb[1]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][7]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][6]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][5]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][4]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][3]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][2]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][1]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][0]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][7]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][6]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][5]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][4]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][3]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][2]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][1]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][0]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; sa[3]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][7]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][6]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][5]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][4]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][3]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][2]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][1]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][0]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][7]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][6]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][5]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][4]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][3]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][2]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][1]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][0]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; sb[3]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][7]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][6]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][5]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][4]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][3]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][2]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][1]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][0]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; sr                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; er[7]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; er[6]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; er[5]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; er[4]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; er[3]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; er[2]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; er[1]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; er[0]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; mr[7]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; mr[6]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; mr[5]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; mr[4]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; mr[3]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; mr[2]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; mr[1]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; mr[0]                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][6]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][7]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; sa[1]                                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_latency:adderb ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; stage[3][15]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][14]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][13]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][12]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][11]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][10]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][9]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][8]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][7]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][6]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][5]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][4]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][3]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][2]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][1]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[3][0]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][15]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][14]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][13]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][12]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][11]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][10]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][9]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][8]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][7]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][6]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][5]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][4]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][3]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][2]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][1]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[2][0]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][15]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][14]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][13]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][12]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][11]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][10]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][9]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][8]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][7]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][6]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][5]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][4]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][3]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][2]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][1]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[1][0]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][15]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][14]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][13]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][12]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][11]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][10]                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][9]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][8]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][7]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][6]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][5]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][4]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][3]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][2]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][1]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; stage[0][0]                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; valid[3]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; valid[2]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; valid[1]                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; valid[0]                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ea[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sb[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sa[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sb[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][5]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][4]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][3]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][2]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][0]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sr                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; er[7]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[6]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[5]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[4]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[2]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[7]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[6]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[5]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[4]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[3]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[2]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; mr[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][6]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][7]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; sa[1]                                                                                               ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ea[1][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; sb[1]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; sa[3]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; sb[3]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][5]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][4]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][3]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][2]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; sr                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; er[7]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[6]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[5]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[4]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[3]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[2]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[1]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[0]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[7]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[6]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[5]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[4]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[3]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[2]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[1]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; mr[0]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][6]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][7]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; sa[1]                                                                            ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add:adderc ;
+-------------------+-------+------+---------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                            ;
+-------------------+-------+------+---------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ea[1][5]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][4]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][3]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][2]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][7]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][6]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][5]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][4]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][3]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][2]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[1][0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; sb[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][7]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][6]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][5]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][4]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][3]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][2]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; eb[1][0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][7]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][6]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][5]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][4]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][3]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][2]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[1][0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; sa[3]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][7]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][6]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][5]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][4]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][3]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][2]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[3][0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][7]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][6]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][5]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][4]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][3]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][2]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ma[3][0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; sb[3]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][7]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][6]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][5]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][4]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][3]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][2]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; mb[3][0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; sr                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; er[7]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; er[6]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; er[5]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; er[4]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; er[3]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; er[2]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; er[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; er[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mr[7]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mr[6]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mr[5]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mr[4]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mr[3]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mr[2]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mr[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; mr[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][6]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ea[1][7]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; sa[1]                                                         ;
+-------------------+-------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|altsyncram_v7b1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_q1g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_sdram:sdram     ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------+
; Assignment                            ; Value ; From ; To                                      ;
+---------------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                 ;
+---------------------------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_graycounter_sh6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_graycounter_ovb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oscillator:oscillator|altera_int_osc:int_osc_0 ;
+-----------------+--------+------------------------------------------------------------------+
; Parameter Name  ; Value  ; Type                                                             ;
+-----------------+--------+------------------------------------------------------------------+
; DEVICE_FAMILY   ; MAX 10 ; String                                                           ;
; DEVICE_ID       ; 08     ; String                                                           ;
; CLOCK_FREQUENCY ; 116    ; String                                                           ;
+-----------------+--------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL0:pll0|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL0 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK1                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                      ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 2                      ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK2_DIVIDE_BY                ; 2                      ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK0_PHASE_SHIFT              ; -3000                  ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                 ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_USED              ; Untyped               ;
; PORT_CLK2                     ; PORT_USED              ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_USED              ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; PLL0_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                 ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_monitor:monitor0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CLOCKS         ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|altera_avalon_mm_bridge:bridge1 ;
+-------------------+-------+----------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                           ;
+-------------------+-------+----------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                 ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                 ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                 ;
; HDL_ADDR_WIDTH    ; 8     ; Signed Integer                                                 ;
; BURSTCOUNT_WIDTH  ; 5     ; Signed Integer                                                 ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                 ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                 ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                 ;
+-------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|altera_avalon_mm_bridge:bridge2 ;
+-------------------+-------+----------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                           ;
+-------------------+-------+----------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                                 ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                 ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                 ;
; HDL_ADDR_WIDTH    ; 27    ; Signed Integer                                                 ;
; BURSTCOUNT_WIDTH  ; 6     ; Signed Integer                                                 ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                 ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                 ;
; BYTEEN_WIDTH      ; 2     ; Signed Integer                                                 ;
+-------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; XRES           ; 64    ; Signed Integer                                           ;
; KX             ; 3     ; Signed Integer                                           ;
; KY             ; 3     ; Signed Integer                                           ;
; EXP            ; 8     ; Signed Integer                                           ;
; MANT           ; 7     ; Signed Integer                                           ;
; WIDTH          ; 16    ; Signed Integer                                           ;
; MLT_LCYCLES    ; 1     ; Signed Integer                                           ;
; ADD_LCYCLES    ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[0].mlt_x[0].mlt ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                        ;
; LCYCLES        ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[0].mlt_x[1].mlt ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                        ;
; LCYCLES        ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[0].mlt_x[2].mlt ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                        ;
; LCYCLES        ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[1].mlt_x[0].mlt ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                        ;
; LCYCLES        ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[1].mlt_x[1].mlt ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                        ;
; LCYCLES        ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[1].mlt_x[2].mlt ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                        ;
; LCYCLES        ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[2].mlt_x[0].mlt ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                        ;
; LCYCLES        ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[2].mlt_x[1].mlt ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                        ;
; LCYCLES        ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[2].mlt_x[2].mlt ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                        ;
; LCYCLES        ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                  ;
; MANT           ; 7     ; Signed Integer                                                                  ;
; ITEMS          ; 9     ; Signed Integer                                                                  ;
; LCYCLES        ; 4     ; Signed Integer                                                                  ;
; WIDTH          ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                     ;
; MANT           ; 7     ; Signed Integer                                                                                     ;
; ITEMS          ; 4     ; Signed Integer                                                                                     ;
; LCYCLES        ; 4     ; Signed Integer                                                                                     ;
; WIDTH          ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                                                        ;
; ITEMS          ; 2     ; Signed Integer                                                                                                        ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                      ;
; MANT           ; 7     ; Signed Integer                                                                                                                      ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                      ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_latency:adderb ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                          ;
; MANT           ; 7     ; Signed Integer                                                                                                                          ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                                          ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                                                        ;
; ITEMS          ; 2     ; Signed Integer                                                                                                        ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                      ;
; MANT           ; 7     ; Signed Integer                                                                                                                      ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                      ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb|fp_latency:adderb ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                          ;
; MANT           ; 7     ; Signed Integer                                                                                                                          ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                                          ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                   ;
; MANT           ; 7     ; Signed Integer                                                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                                                   ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                     ;
; MANT           ; 7     ; Signed Integer                                                                                     ;
; ITEMS          ; 5     ; Signed Integer                                                                                     ;
; LCYCLES        ; 4     ; Signed Integer                                                                                     ;
; WIDTH          ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                                                        ;
; ITEMS          ; 2     ; Signed Integer                                                                                                        ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                      ;
; MANT           ; 7     ; Signed Integer                                                                                                                      ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                      ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_latency:adderb ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                          ;
; MANT           ; 7     ; Signed Integer                                                                                                                          ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                                          ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                        ;
; MANT           ; 7     ; Signed Integer                                                                                                        ;
; ITEMS          ; 3     ; Signed Integer                                                                                                        ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                        ;
; WIDTH          ; 16    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                           ;
; MANT           ; 7     ; Signed Integer                                                                                                                           ;
; ITEMS          ; 1     ; Signed Integer                                                                                                                           ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                                           ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_latency:addera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                             ;
; MANT           ; 7     ; Signed Integer                                                                                                                                             ;
; LCYCLES        ; 8     ; Signed Integer                                                                                                                                             ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                           ;
; MANT           ; 7     ; Signed Integer                                                                                                                           ;
; ITEMS          ; 2     ; Signed Integer                                                                                                                           ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                                           ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                         ;
; MANT           ; 7     ; Signed Integer                                                                                                                                         ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                         ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_latency:adderb ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                                             ;
; MANT           ; 7     ; Signed Integer                                                                                                                                             ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                                                             ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                                      ;
; MANT           ; 7     ; Signed Integer                                                                                                                      ;
; WIDTH          ; 16    ; Signed Integer                                                                                                                      ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                                   ;
; MANT           ; 7     ; Signed Integer                                                                                                   ;
; WIDTH          ; 16    ; Signed Integer                                                                                                   ;
; LCYCLES        ; 4     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add:adderc ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; EXP            ; 8     ; Signed Integer                                                                                ;
; MANT           ; 7     ; Signed Integer                                                                                ;
; WIDTH          ; 16    ; Signed Integer                                                                                ;
; LCYCLES        ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|frame_reader:frame_reader ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; XRES           ; 640   ; Signed Integer                                              ;
; YRES           ; 480   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|frame_reader:frame_reader|scfifo:fifo ;
+-------------------------+-------------+----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                     ;
+-------------------------+-------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                           ;
; lpm_width               ; 16          ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                  ;
; CBXI_PARAMETER          ; scfifo_kt11 ; Untyped                                                  ;
+-------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                        ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                        ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_onchip_ram:onchip_ram ;
+----------------+-------------------------+------------------------------------------------+
; Parameter Name ; Value                   ; Type                                           ;
+----------------+-------------------------+------------------------------------------------+
; INIT_FILE      ; pd_block_onchip_ram.hex ; String                                         ;
+----------------+-------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                 ;
+------------------------------------+-------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                              ;
; WIDTH_A                            ; 32                      ; Signed Integer                                       ;
; WIDTHAD_A                          ; 12                      ; Signed Integer                                       ;
; NUMWORDS_A                         ; 4096                    ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                              ;
; WIDTH_B                            ; 1                       ; Untyped                                              ;
; WIDTHAD_B                          ; 1                       ; Untyped                                              ;
; NUMWORDS_B                         ; 1                       ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                              ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                              ;
; INIT_FILE                          ; pd_block_onchip_ram.hex ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 4096                    ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                              ;
; DEVICE_FAMILY                      ; MAX 10                  ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_q1g1         ; Untyped                                              ;
+------------------------------------+-------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|vga_output:vga_out ;
+----------------+--------------------+-----------------------------------------+
; Parameter Name ; Value              ; Type                                    ;
+----------------+--------------------+-----------------------------------------+
; WIDTH          ; 16                 ; Signed Integer                          ;
; FIFO_DEPTH     ; 1024               ; Signed Integer                          ;
; VGA_XRES       ; 640                ; Signed Integer                          ;
; VGA_HSYNC      ; 96                 ; Signed Integer                          ;
; VGA_HFPORCH    ; 16                 ; Signed Integer                          ;
; VGA_HBPORCH    ; 48                 ; Signed Integer                          ;
; VGA_YRES       ; 480                ; Signed Integer                          ;
; VGA_VSYNC      ; 2                  ; Signed Integer                          ;
; VGA_VFPORCH    ; 10                 ; Signed Integer                          ;
; VGA_VBPORCH    ; 33                 ; Signed Integer                          ;
; NO_SIGNAL_RGB  ; 001111111100000000 ; Unsigned Binary                         ;
+----------------+--------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|vga_output:vga_out|dcfifo:fifo ;
+-------------------------+-------------+---------------------------------------------------+
; Parameter Name          ; Value       ; Type                                              ;
+-------------------------+-------------+---------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                    ;
; LPM_WIDTH               ; 16          ; Signed Integer                                    ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                    ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                           ;
; USE_EAB                 ; ON          ; Untyped                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                           ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                           ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                           ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                           ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                           ;
; CBXI_PARAMETER          ; dcfifo_j5j1 ; Untyped                                           ;
+-------------------------+-------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|vga_output:vga_out|clock_cross_enable:sync_reset ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; META_STAGES    ; 2     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rgb_tensor_avalon_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:stream1_read_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge2_s0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 27    ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 6     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 7     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge1_s0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 5     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 7     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_reader_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rgb_tensor_avalon_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                ;
; ID                        ; 4     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 92    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 92    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 89    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 89    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 2     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 92    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 92    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 89    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 89    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 3     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:stream1_read_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                           ;
; ID                        ; 5     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 7     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 5     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 7     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 5     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 91    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 93    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 83    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router|pd_block_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_001:router_001|pd_block_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_002:router_002|pd_block_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router_003|pd_block_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router_004|pd_block_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router_005|pd_block_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_006:router_006|pd_block_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_007:router_007|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_007:router_008|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_009|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_010|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_011|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_012|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_013|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                           ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 83    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 84    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 86    ; Signed Integer                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 87    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 88    ; Signed Integer                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                 ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                 ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                 ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 83    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 84    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 86    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 87    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 88    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                        ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                           ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                 ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 62    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 63    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 65    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 66    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 68    ; Signed Integer                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 69    ; Signed Integer                                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 70    ; Signed Integer                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 91    ; Signed Integer                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 93    ; Signed Integer                                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                 ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                 ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                 ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                 ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 62    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 63    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 65    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 66    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 68    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 69    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 70    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 91    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 93    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                        ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 84    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 86    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 87    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 88    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                          ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W             ; 6     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 7     ; Signed Integer                                                                                                          ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:frame_reader_read_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:bridge2_m0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                  ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                  ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                  ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W           ; 7     ; Signed Integer                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                  ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                  ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:frame_reader_read_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router:router|pd_block_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router:router_001|pd_block_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router_002:router_002|pd_block_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                         ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                         ;
; OUT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                                                                         ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                         ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                       ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                                       ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                                       ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 8     ; Signed Integer                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W             ; 5     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W               ; 8     ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 7     ; Signed Integer                                                                                                          ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dma_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 8     ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:rgb_tensor_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 8     ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:stream1_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 8     ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:conv1_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 8     ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:bridge1_m0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 66    ; Signed Integer                                                                                                  ;
; PKT_QOS_L                 ; 66    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 64    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 64    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 63    ; Signed Integer                                                                                                  ;
; PKT_CACHE_H               ; 78    ; Signed Integer                                                                                                  ;
; PKT_CACHE_L               ; 75    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_H           ; 71    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_L           ; 71    ; Signed Integer                                                                                                  ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W           ; 7     ; Signed Integer                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                  ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_ADDR_W                ; 8     ; Signed Integer                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 8     ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 8     ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 8     ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 8     ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 8     ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 8     ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 47    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 25    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 30    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 26    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 27    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 28    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 29    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 50    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 49    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 52    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 51    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 39    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 39    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 38    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 32    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 56    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 54    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 62    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 61    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 42    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 40    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 63    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 65    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 66    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 8     ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 67    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 8     ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 67    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 67    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router:router|pd_block_mm_interconnect_2_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_001|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_002|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_003|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_004:router_004|pd_block_mm_interconnect_2_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:bridge1_m0_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                       ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                          ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                          ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                                                                                          ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                          ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 8     ; Signed Integer                                                                                                                                                                                                                                                        ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                        ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                        ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                        ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                        ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                        ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                        ;
; IN_DATA_W         ; 11    ; Signed Integer                                                                                                                                                                                                                                                        ;
; OUT_DATA_W        ; 10    ; Signed Integer                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                          ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 8     ; Signed Integer                                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 11    ; Signed Integer                                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 10    ; Signed Integer                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:rgb_tensor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                              ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                              ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 8     ; Signed Integer                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 11    ; Signed Integer                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 10    ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:stream1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 47    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 25    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 38    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 32    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 39    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 39    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 26    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 28    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 29    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 44    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 43    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 42    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 40    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 66    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 33    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 39    ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 47    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 25    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 38    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 32    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 39    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 39    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 26    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 28    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 29    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 44    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 43    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 42    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 40    ; Signed Integer                                                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                            ;
; ST_DATA_W                 ; 66    ; Signed Integer                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 33    ; Signed Integer                                                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 39    ; Signed Integer                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 8     ; Signed Integer                                                                                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; IN_DATA_W         ; 11    ; Signed Integer                                                                                                                                                                                                                                                          ;
; OUT_DATA_W        ; 9     ; Signed Integer                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                            ;
; IN_PKT_ADDR_H                 ; 25    ; Signed Integer                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                            ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 26    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 32    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 38    ; Signed Integer                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 39    ; Signed Integer                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 39    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 40    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 42    ; Signed Integer                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 61    ; Signed Integer                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 62    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 31    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 43    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 44    ; Signed Integer                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 63    ; Signed Integer                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 65    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 28    ; Signed Integer                                                                                                            ;
; IN_ST_DATA_W                  ; 66    ; Signed Integer                                                                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                            ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                            ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 8     ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                            ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 56    ; Signed Integer                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 57    ; Signed Integer                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 79    ; Signed Integer                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 80    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 81    ; Signed Integer                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 83    ; Signed Integer                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 46    ; Signed Integer                                                                                                            ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                                                                            ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                            ;
; OUT_PKT_ADDR_H                ; 25    ; Signed Integer                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 26    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 32    ; Signed Integer                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 38    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 40    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 42    ; Signed Integer                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 61    ; Signed Integer                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 62    ; Signed Integer                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 31    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 43    ; Signed Integer                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 44    ; Signed Integer                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 63    ; Signed Integer                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 65    ; Signed Integer                                                                                                            ;
; OUT_ST_DATA_W                 ; 66    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+-------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                              ;
+---------------------------+-------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; both  ; String                                                            ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                    ;
+---------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL0:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                   ;
; Entity Instance            ; pd_block:qsys|frame_reader:frame_reader|scfifo:fifo                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 16                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 512                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                  ;
; Entity Instance            ; pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
; Entity Instance            ; pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                              ;
+----------------------------+----------------------------------------------+
; Name                       ; Value                                        ;
+----------------------------+----------------------------------------------+
; Number of entity instances ; 1                                            ;
; Entity Instance            ; pd_block:qsys|vga_output:vga_out|dcfifo:fifo ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 16                                           ;
;     -- LPM_NUMWORDS        ; 1024                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                           ;
;     -- USE_EAB             ; ON                                           ;
+----------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; pd_block:qsys|pd_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                             ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                            ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                          ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; reset       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; in_valid    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; in_sop      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; in_eop      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; out_ready   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; out_data[8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                          ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                          ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; reset          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; in_valid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; in_sop         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; in_eop         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; out_ready      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                      ;
; out_data[9..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_004:router_004|pd_block_mm_interconnect_2_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_001|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router:router|pd_block_mm_interconnect_2_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:stream1_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:stream1_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:rgb_tensor_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:rgb_tensor_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:bridge1_m0_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:conv1_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdata[15..14]    ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:stream1_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:rgb_tensor_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dma_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; diff    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                   ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                   ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                   ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                   ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                   ;
; b[7..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                   ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                   ;
; b[7..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                   ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                   ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                   ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                         ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                 ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                       ;
; out_data[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router_002:router_002|pd_block_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router:router|pd_block_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:frame_reader_read_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:bridge2_m0_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:frame_reader_read_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_instruction_master_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                  ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                     ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_instruction_master_to_bridge2_s0_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                     ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_009|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_007:router_007|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_006:router_006|pd_block_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_002:router_002|pd_block_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_001:router_001|pd_block_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router|pd_block_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_out_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_out_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:frame_reader_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:frame_reader_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:stream1_read_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rgb_tensor_avalon_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_out_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_reader_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge1_s0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge2_s0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:stream1_read_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rgb_tensor_avalon_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|vga_output:vga_out|clock_cross_enable:sync_reset"                                                                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ack_1          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; clock_1_sreset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clock_2_sreset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_sdram:sdram|pd_block_sdram_input_efifo_module:the_pd_block_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|rgb_to_tensor:rgb_tensor|fp_lut6:i2f_blue" ;
+-----------+-------+----------+------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                              ;
+-----------+-------+----------+------------------------------------------------------+
; int_in[0] ; Input ; Info     ; Stuck at GND                                         ;
+-----------+-------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|rgb_to_tensor:rgb_tensor|fp_lut6:i2f_red" ;
+-----------+-------+----------+-----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                             ;
+-----------+-------+----------+-----------------------------------------------------+
; int_in[0] ; Input ; Info     ; Stuck at GND                                        ;
+-----------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_onchip_ram:onchip_ram" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_pib:the_pd_block_nios2e_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo|pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace|pd_block_nios2e_cpu_nios2_oci_td_mode:pd_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_itrace:the_pd_block_nios2e_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_xbrk:the_pd_block_nios2e_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_test_bench:the_pd_block_nios2e_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_nios2e:nios2e" ;
+---------------+--------+----------+------------------------------+
; Port          ; Type   ; Severity ; Details                      ;
+---------------+--------+----------+------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected       ;
+---------------+--------+----------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic"                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|pd_block_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Explicitly unconnected                                                                                        ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Explicitly unconnected                                                                     ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                                                     ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb" ;
+--------------+--------+----------+-------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Explicitly unconnected                                                  ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:adderb" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Explicitly unconnected                                                                     ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                                                     ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[2].mlt_x[2].mlt" ;
+--------------+--------+----------+------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                    ;
+--------------+--------+----------+------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Stuck at VCC                                               ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                     ;
+--------------+--------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[2].mlt_x[1].mlt" ;
+--------------+--------+----------+------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                    ;
+--------------+--------+----------+------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Stuck at VCC                                               ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                     ;
+--------------+--------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[2].mlt_x[0].mlt" ;
+--------------+--------+----------+------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                    ;
+--------------+--------+----------+------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Stuck at VCC                                               ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                     ;
+--------------+--------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[1].mlt_x[2].mlt" ;
+--------------+--------+----------+------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                    ;
+--------------+--------+----------+------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Stuck at VCC                                               ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                     ;
+--------------+--------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[1].mlt_x[1].mlt" ;
+--------------+--------+----------+------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                    ;
+--------------+--------+----------+------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Stuck at VCC                                               ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                     ;
+--------------+--------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[1].mlt_x[0].mlt" ;
+--------------+--------+----------+------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                    ;
+--------------+--------+----------+------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Stuck at VCC                                               ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                     ;
+--------------+--------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[0].mlt_x[2].mlt" ;
+--------------+--------+----------+------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                    ;
+--------------+--------+----------+------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Stuck at VCC                                               ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                     ;
+--------------+--------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[0].mlt_x[1].mlt" ;
+--------------+--------+----------+------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                    ;
+--------------+--------+----------+------------------------------------------------------------+
; data_valid   ; Input  ; Info     ; Stuck at VCC                                               ;
; result_valid ; Output ; Info     ; Explicitly unconnected                                     ;
+--------------+--------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|altera_avalon_mm_bridge:bridge2" ;
+-------------+--------+----------+-----------------------------------------+
; Port        ; Type   ; Severity ; Details                                 ;
+-------------+--------+----------+-----------------------------------------+
; s0_response ; Output ; Info     ; Explicitly unconnected                  ;
; m0_response ; Input  ; Info     ; Stuck at GND                            ;
+-------------+--------+----------+-----------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys|altera_avalon_mm_bridge:bridge1" ;
+-------------+--------+----------+-----------------------------------------+
; Port        ; Type   ; Severity ; Details                                 ;
+-------------+--------+----------+-----------------------------------------+
; s0_response ; Output ; Info     ; Explicitly unconnected                  ;
; m0_response ; Input  ; Info     ; Stuck at GND                            ;
+-------------+--------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd_block:qsys"                                                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; vga_rgb[6..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; vga_rgb[11]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; vga_rgb[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; vga_valid     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; result_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; result_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "oscillator:oscillator" ;
+--------+-------+----------+-----------------------+
; Port   ; Type  ; Severity ; Details               ;
+--------+-------+----------+-----------------------+
; oscena ; Input ; Info     ; Stuck at VCC          ;
+--------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------+----------------------------+
; Type                   ; Count                      ;
+------------------------+----------------------------+
; boundary_port          ; 103                        ;
; cycloneiii_ff          ; 3634                       ;
;     CLR                ; 732                        ;
;     CLR SCLR           ; 2                          ;
;     CLR SCLR SLD       ; 47                         ;
;     CLR SLD            ; 88                         ;
;     ENA                ; 934                        ;
;     ENA CLR            ; 1089                       ;
;     ENA CLR SCLR       ; 15                         ;
;     ENA CLR SCLR SLD   ; 32                         ;
;     ENA CLR SLD        ; 35                         ;
;     ENA SCLR           ; 59                         ;
;     ENA SCLR SLD       ; 29                         ;
;     ENA SLD            ; 122                        ;
;     SCLR               ; 12                         ;
;     SLD                ; 26                         ;
;     plain              ; 412                        ;
; cycloneiii_io_obuf     ; 16                         ;
; cycloneiii_lcell_comb  ; 4955                       ;
;     arith              ; 869                        ;
;         2 data inputs  ; 646                        ;
;         3 data inputs  ; 223                        ;
;     normal             ; 4086                       ;
;         0 data inputs  ; 14                         ;
;         1 data inputs  ; 92                         ;
;         2 data inputs  ; 456                        ;
;         3 data inputs  ; 1074                       ;
;         4 data inputs  ; 2450                       ;
; cycloneiii_pll         ; 1                          ;
; cycloneiii_ram_block   ; 172                        ;
; fiftyfivenm_oscillator ; 1                          ;
;                        ;                            ;
; Max LUT depth          ; 12.00                      ;
; Average LUT depth      ; 3.56                       ;
+------------------------+----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 141                                      ;
; cycloneiii_ff         ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 153                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 145                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 37                                       ;
;         4 data inputs ; 72                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.17                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:15     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Jun 18 10:01:01 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/ip/floating_point/fp_mlt.sv
    Info (12023): Found entity 1: fp_mlt File: D:/QuartusProjects/IP/floating_point/fp_mlt.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/ip/floating_point/fp_latency.sv
    Info (12023): Found entity 1: fp_latency File: D:/QuartusProjects/IP/floating_point/fp_latency.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/ip/floating_point/fp_add_tree.sv
    Info (12023): Found entity 1: fp_add_tree File: D:/QuartusProjects/IP/floating_point/fp_add_tree.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/ip/floating_point/fp_add.sv
    Info (12023): Found entity 1: fp_add File: D:/QuartusProjects/IP/floating_point/fp_add.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/ip/common/system_monitor.sv
    Info (12023): Found entity 1: system_monitor File: D:/QuartusProjects/IP/common/system_monitor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/pd_block.v
    Info (12023): Found entity 1: pd_block File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_irq_mapper.sv
    Info (12023): Found entity 1: pd_block_irq_mapper File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v
    Info (12023): Found entity 1: pd_block_mm_interconnect_2 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_001 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_2_rsp_mux File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_2_rsp_demux File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_2_cmd_mux File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_2_cmd_demux File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_2_router_004_default_decode File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv Line: 45
    Info (12023): Found entity 2: pd_block_mm_interconnect_2_router_004 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_2_router_001_default_decode File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: pd_block_mm_interconnect_2_router_001 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_2_router_default_decode File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: pd_block_mm_interconnect_2_router File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v
    Info (12023): Found entity 1: pd_block_mm_interconnect_1 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_1_rsp_mux File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_1_rsp_demux File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_1_cmd_mux File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_1_cmd_demux File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_1_router_002_default_decode File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: pd_block_mm_interconnect_1_router_002 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_1_router_default_decode File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: pd_block_mm_interconnect_1_router File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v
    Info (12023): Found entity 1: pd_block_mm_interconnect_0 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_rsp_mux_002 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_rsp_mux_001 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_rsp_mux File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_rsp_demux_003 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_rsp_demux_001 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_rsp_demux File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_cmd_mux_003 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_cmd_mux_001 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_cmd_mux File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_cmd_demux_002 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_cmd_demux_001 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_cmd_demux File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_router_009_default_decode File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: pd_block_mm_interconnect_0_router_009 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_router_007_default_decode File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: pd_block_mm_interconnect_0_router_007 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_router_006_default_decode File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: pd_block_mm_interconnect_0_router_006 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_router_002_default_decode File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: pd_block_mm_interconnect_0_router_002 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_router_001_default_decode File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: pd_block_mm_interconnect_0_router_001 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: pd_block_mm_interconnect_0_router_default_decode File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: pd_block_mm_interconnect_0_router File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/vga_output.sv
    Info (12023): Found entity 1: vga_output File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/clock_cross_enable.sv
    Info (12023): Found entity 1: clock_cross_enable File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/clock_cross_enable.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/stream_from_memory.sv
    Info (12023): Found entity 1: stream_from_memory File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_sdram.v
    Info (12023): Found entity 1: pd_block_sdram_input_efifo_module File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v Line: 21
    Info (12023): Found entity 2: pd_block_sdram File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/rgb_to_tensor.sv
    Info (12023): Found entity 1: rgb_to_tensor File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/rgb_to_tensor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/fp_lut6.sv
    Info (12023): Found entity 1: fp_lut6 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/fp_lut6.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_onchip_ram.v
    Info (12023): Found entity 1: pd_block_onchip_ram File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e.v
    Info (12023): Found entity 1: pd_block_nios2e File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu.v
    Info (12023): Found entity 1: pd_block_nios2e_cpu_register_bank_a_module File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 21
    Info (12023): Found entity 2: pd_block_nios2e_cpu_register_bank_b_module File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 87
    Info (12023): Found entity 3: pd_block_nios2e_cpu_nios2_oci_debug File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 153
    Info (12023): Found entity 4: pd_block_nios2e_cpu_nios2_oci_break File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 295
    Info (12023): Found entity 5: pd_block_nios2e_cpu_nios2_oci_xbrk File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 588
    Info (12023): Found entity 6: pd_block_nios2e_cpu_nios2_oci_dbrk File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 795
    Info (12023): Found entity 7: pd_block_nios2e_cpu_nios2_oci_itrace File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 982
    Info (12023): Found entity 8: pd_block_nios2e_cpu_nios2_oci_td_mode File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 1115
    Info (12023): Found entity 9: pd_block_nios2e_cpu_nios2_oci_dtrace File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 1183
    Info (12023): Found entity 10: pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 1265
    Info (12023): Found entity 11: pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 1337
    Info (12023): Found entity 12: pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 1380
    Info (12023): Found entity 13: pd_block_nios2e_cpu_nios2_oci_fifo File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 1427
    Info (12023): Found entity 14: pd_block_nios2e_cpu_nios2_oci_pib File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 1913
    Info (12023): Found entity 15: pd_block_nios2e_cpu_nios2_oci_im File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 1936
    Info (12023): Found entity 16: pd_block_nios2e_cpu_nios2_performance_monitors File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2006
    Info (12023): Found entity 17: pd_block_nios2e_cpu_nios2_avalon_reg File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2023
    Info (12023): Found entity 18: pd_block_nios2e_cpu_ociram_sp_ram_module File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2116
    Info (12023): Found entity 19: pd_block_nios2e_cpu_nios2_ocimem File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2181
    Info (12023): Found entity 20: pd_block_nios2e_cpu_nios2_oci File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2362
    Info (12023): Found entity 21: pd_block_nios2e_cpu File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: pd_block_nios2e_cpu_debug_slave_sysclk File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: pd_block_nios2e_cpu_debug_slave_tck File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: pd_block_nios2e_cpu_debug_slave_wrapper File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v
    Info (12023): Found entity 1: pd_block_nios2e_cpu_test_bench File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_led.v
    Info (12023): Found entity 1: pd_block_led File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_led.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file pd_block/synthesis/submodules/pd_block_jtag_uart.v
    Info (12023): Found entity 1: pd_block_jtag_uart_sim_scfifo_w File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 21
    Info (12023): Found entity 2: pd_block_jtag_uart_scfifo_w File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 78
    Info (12023): Found entity 3: pd_block_jtag_uart_sim_scfifo_r File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 164
    Info (12023): Found entity 4: pd_block_jtag_uart_scfifo_r File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 243
    Info (12023): Found entity 5: pd_block_jtag_uart File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/frame_reader.sv
    Info (12023): Found entity 1: frame_reader File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/dma_engine.sv
    Info (12023): Found entity 1: dma_engine File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/dma_engine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/convolution_calc.sv
    Info (12023): Found entity 1: convolution_calc File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file oscillator/synthesis/oscillator.v
    Info (12023): Found entity 1: oscillator File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/oscillator/synthesis/oscillator.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file oscillator/synthesis/submodules/altera_int_osc.v
    Info (12023): Found entity 1: altera_int_osc File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/oscillator/synthesis/submodules/altera_int_osc.v Line: 38
Warning (10037): Verilog HDL or VHDL warning at pd_block_sdram.v(318): conditional expression evaluates to a constant File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at pd_block_sdram.v(328): conditional expression evaluates to a constant File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at pd_block_sdram.v(338): conditional expression evaluates to a constant File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at pd_block_sdram.v(682): conditional expression evaluates to a constant File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v Line: 682
Warning (12125): Using design file de10_lite.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: de10_lite File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv Line: 1
Info (12127): Elaborating entity "de10_lite" for the top level hierarchy
Info (12128): Elaborating entity "oscillator" for hierarchy "oscillator:oscillator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv Line: 38
Info (12128): Elaborating entity "altera_int_osc" for hierarchy "oscillator:oscillator|altera_int_osc:int_osc_0" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/oscillator/synthesis/oscillator.v Line: 18
Warning (12125): Using design file pll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PLL0 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v Line: 39
Info (12128): Elaborating entity "PLL0" for hierarchy "PLL0:pll0" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv Line: 47
Info (12128): Elaborating entity "altpll" for hierarchy "PLL0:pll0|altpll:altpll_component" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v Line: 111
Info (12130): Elaborated megafunction instantiation "PLL0:pll0|altpll:altpll_component" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v Line: 111
Info (12133): Instantiated megafunction "PLL0:pll0|altpll:altpll_component" with the following parameter: File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pll0.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-3000"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: PLL0_altpll File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/pll0_altpll.v Line: 30
Info (12128): Elaborating entity "PLL0_altpll" for hierarchy "PLL0:pll0|altpll:altpll_component|PLL0_altpll:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "system_monitor" for hierarchy "system_monitor:monitor0" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv Line: 58
Info (12128): Elaborating entity "pd_block" for hierarchy "pd_block:qsys" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv Line: 79
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "pd_block:qsys|altera_avalon_mm_bridge:bridge1" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 231
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "pd_block:qsys|altera_avalon_mm_bridge:bridge2" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 265
Info (12128): Elaborating entity "convolution_calc" for hierarchy "pd_block:qsys|convolution_calc:conv1" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 289
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "kernel" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "mlt_result" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "buffer" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "adder_node" into its bus
Info (12128): Elaborating entity "fp_mlt" for hierarchy "pd_block:qsys|convolution_calc:conv1|fp_mlt:mlt_y[0].mlt_x[0].mlt" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv Line: 190
Info (12128): Elaborating entity "fp_add_tree" for hierarchy "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/convolution_calc.sv Line: 226
Info (12128): Elaborating entity "fp_add_tree" for hierarchy "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera" File: D:/QuartusProjects/IP/floating_point/fp_add_tree.sv Line: 83
Info (12128): Elaborating entity "fp_add_tree" for hierarchy "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera" File: D:/QuartusProjects/IP/floating_point/fp_add_tree.sv Line: 83
Info (12128): Elaborating entity "fp_add" for hierarchy "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera" File: D:/QuartusProjects/IP/floating_point/fp_add_tree.sv Line: 52
Info (12128): Elaborating entity "fp_latency" for hierarchy "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_latency:adderb" File: D:/QuartusProjects/IP/floating_point/fp_add_tree.sv Line: 65
Info (12128): Elaborating entity "fp_add_tree" for hierarchy "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb" File: D:/QuartusProjects/IP/floating_point/fp_add_tree.sv Line: 97
Info (12128): Elaborating entity "fp_add_tree" for hierarchy "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb" File: D:/QuartusProjects/IP/floating_point/fp_add_tree.sv Line: 97
Info (12128): Elaborating entity "fp_add_tree" for hierarchy "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera" File: D:/QuartusProjects/IP/floating_point/fp_add_tree.sv Line: 83
Info (12128): Elaborating entity "fp_latency" for hierarchy "pd_block:qsys|convolution_calc:conv1|fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_latency:addera" File: D:/QuartusProjects/IP/floating_point/fp_add_tree.sv Line: 34
Info (12128): Elaborating entity "dma_engine" for hierarchy "pd_block:qsys|dma_engine:dma" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 311
Info (12128): Elaborating entity "frame_reader" for hierarchy "pd_block:qsys|frame_reader:frame_reader" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 336
Info (12128): Elaborating entity "scfifo" for hierarchy "pd_block:qsys|frame_reader:frame_reader|scfifo:fifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv Line: 69
Info (12130): Elaborated megafunction instantiation "pd_block:qsys|frame_reader:frame_reader|scfifo:fifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv Line: 69
Info (12133): Instantiated megafunction "pd_block:qsys|frame_reader:frame_reader|scfifo:fifo" with the following parameter: File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/frame_reader.sv Line: 69
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_kt11.tdf
    Info (12023): Found entity 1: scfifo_kt11 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_kt11.tdf Line: 24
Info (12128): Elaborating entity "scfifo_kt11" for hierarchy "pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_7l11.tdf
    Info (12023): Found entity 1: a_dpfifo_7l11 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_7l11" for hierarchy "pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_kt11.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v7b1.tdf
    Info (12023): Found entity 1: altsyncram_v7b1 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_v7b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v7b1" for hierarchy "pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|altsyncram_v7b1:FIFOram" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf
    Info (12023): Found entity 1: cmpr_c78 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cmpr_c78.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c78" for hierarchy "pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|cmpr_c78:almost_full_comparer" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf Line: 52
Info (12128): Elaborating entity "cmpr_c78" for hierarchy "pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|cmpr_c78:three_comparison" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf
    Info (12023): Found entity 1: cntr_nka File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_nka.tdf Line: 25
Info (12128): Elaborating entity "cntr_nka" for hierarchy "pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|cntr_nka:rd_ptr_msb" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf
    Info (12023): Found entity 1: cntr_4l6 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_4l6.tdf Line: 25
Info (12128): Elaborating entity "cntr_4l6" for hierarchy "pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|cntr_4l6:usedw_counter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf
    Info (12023): Found entity 1: cntr_oka File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_oka.tdf Line: 25
Info (12128): Elaborating entity "cntr_oka" for hierarchy "pd_block:qsys|frame_reader:frame_reader|scfifo:fifo|scfifo_kt11:auto_generated|a_dpfifo_7l11:dpfifo|cntr_oka:wr_ptr" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_7l11.tdf Line: 56
Info (12128): Elaborating entity "pd_block_jtag_uart" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 349
Info (12128): Elaborating entity "pd_block_jtag_uart_scfifo_w" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "pd_block_jtag_uart_scfifo_r" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic" with the following parameter: File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "pd_block:qsys|pd_block_jtag_uart:jtag_uart|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "pd_block_led" for hierarchy "pd_block:qsys|pd_block_led:led" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 360
Info (12128): Elaborating entity "pd_block_nios2e" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 389
Info (12128): Elaborating entity "pd_block_nios2e_cpu" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e.v Line: 65
Info (12128): Elaborating entity "pd_block_nios2e_cpu_test_bench" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_test_bench:the_pd_block_nios2e_cpu_test_bench" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 3545
Info (12128): Elaborating entity "pd_block_nios2e_cpu_register_bank_a_module" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 58
Info (12133): Instantiated megafunction "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "pd_block_nios2e_cpu_register_bank_b_module" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 4079
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 4575
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_debug" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 220
Info (12133): Instantiated megafunction "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_break" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2561
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_xbrk" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_xbrk:the_pd_block_nios2e_cpu_nios2_oci_xbrk" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2582
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_dbrk" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2608
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_itrace" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_itrace:the_pd_block_nios2e_cpu_nios2_oci_itrace" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2624
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_dtrace" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2639
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_td_mode" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace|pd_block_nios2e_cpu_nios2_oci_td_mode:pd_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 1233
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_fifo" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2654
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo|pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 1546
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo|pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 1555
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo|pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 1564
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_pib" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_pib:the_pd_block_nios2e_cpu_nios2_oci_pib" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2659
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_oci_im" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_oci_im:the_pd_block_nios2e_cpu_nios2_oci_im" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2673
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_avalon_reg" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2692
Info (12128): Elaborating entity "pd_block_nios2e_cpu_nios2_ocimem" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2712
Info (12128): Elaborating entity "pd_block_nios2e_cpu_ociram_sp_ram_module" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2156
Info (12133): Instantiated megafunction "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "pd_block_nios2e_cpu_debug_slave_wrapper" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v Line: 2814
Info (12128): Elaborating entity "pd_block_nios2e_cpu_debug_slave_tck" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "pd_block_nios2e_cpu_debug_slave_sysclk" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy" with the following parameter: File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "pd_block:qsys|pd_block_nios2e:nios2e|pd_block_nios2e_cpu:cpu|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "pd_block_onchip_ram" for hierarchy "pd_block:qsys|pd_block_onchip_ram:onchip_ram" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 403
Info (12128): Elaborating entity "altsyncram" for hierarchy "pd_block:qsys|pd_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v Line: 69
Info (12130): Elaborated megafunction instantiation "pd_block:qsys|pd_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v Line: 69
Info (12133): Instantiated megafunction "pd_block:qsys|pd_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_onchip_ram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "pd_block_onchip_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q1g1.tdf
    Info (12023): Found entity 1: altsyncram_q1g1 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_q1g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q1g1" for hierarchy "pd_block:qsys|pd_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_q1g1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rgb_to_tensor" for hierarchy "pd_block:qsys|rgb_to_tensor:rgb_tensor" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 421
Info (12128): Elaborating entity "fp_lut6" for hierarchy "pd_block:qsys|rgb_to_tensor:rgb_tensor|fp_lut6:i2f_red" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/rgb_to_tensor.sv Line: 33
Info (12128): Elaborating entity "pd_block_sdram" for hierarchy "pd_block:qsys|pd_block_sdram:sdram" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 444
Info (12128): Elaborating entity "pd_block_sdram_input_efifo_module" for hierarchy "pd_block:qsys|pd_block_sdram:sdram|pd_block_sdram_input_efifo_module:the_pd_block_sdram_input_efifo_module" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v Line: 298
Info (12128): Elaborating entity "stream_from_memory" for hierarchy "pd_block:qsys|stream_from_memory:stream1" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 466
Warning (10230): Verilog HDL assignment warning at stream_from_memory.sv(43): truncated value with size 32 to match size of target (24) File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv Line: 43
Warning (10230): Verilog HDL assignment warning at stream_from_memory.sv(44): truncated value with size 32 to match size of target (24) File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv Line: 44
Warning (10230): Verilog HDL assignment warning at stream_from_memory.sv(58): truncated value with size 32 to match size of target (24) File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv Line: 58
Warning (10230): Verilog HDL assignment warning at stream_from_memory.sv(64): truncated value with size 32 to match size of target (24) File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv Line: 64
Info (10264): Verilog HDL Case Statement information at stream_from_memory.sv(83): all case item expressions in this case statement are onehot File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv Line: 83
Warning (10034): Output port "st_data" at stream_from_memory.sv(24) has no driver File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv Line: 24
Warning (10034): Output port "st_valid" at stream_from_memory.sv(20) has no driver File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv Line: 20
Warning (10034): Output port "st_sop" at stream_from_memory.sv(21) has no driver File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv Line: 21
Warning (10034): Output port "st_eop" at stream_from_memory.sv(22) has no driver File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/stream_from_memory.sv Line: 22
Info (12128): Elaborating entity "vga_output" for hierarchy "pd_block:qsys|vga_output:vga_out" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 500
Info (12128): Elaborating entity "dcfifo" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv Line: 92
Info (12130): Elaborated megafunction instantiation "pd_block:qsys|vga_output:vga_out|dcfifo:fifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv Line: 92
Info (12133): Instantiated megafunction "pd_block:qsys|vga_output:vga_out|dcfifo:fifo" with the following parameter: File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv Line: 92
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_j5j1.tdf
    Info (12023): Found entity 1: dcfifo_j5j1 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_j5j1" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf
    Info (12023): Found entity 1: a_gray2bin_tsa File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_gray2bin_tsa.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_tsa" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf
    Info (12023): Found entity 1: a_graycounter_sh6 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_graycounter_sh6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_sh6" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_graycounter_sh6:rdptr_g1p" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf
    Info (12023): Found entity 1: a_graycounter_ovb File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/a_graycounter_ovb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ovb" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|a_graycounter_ovb:wrptr_g1p" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l541.tdf
    Info (12023): Found entity 1: altsyncram_l541 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_l541.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l541" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_3dc:rdaclr" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|dffpipe_te9:rs_brp" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_epl File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_epl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_epl" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_0f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe5" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_epl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_fpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dffpipe_1f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe8" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/alt_synch_pipe_fpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ei5.tdf
    Info (12023): Found entity 1: cmpr_ei5 File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/cmpr_ei5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ei5" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|cmpr_ei5:rdempty_eq_comp" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf Line: 82
Info (12128): Elaborating entity "cmpr_ei5" for hierarchy "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|cmpr_ei5:wrfull_eq_comp" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/dcfifo_j5j1.tdf Line: 83
Info (12128): Elaborating entity "clock_cross_enable" for hierarchy "pd_block:qsys|vga_output:vga_out|clock_cross_enable:sync_reset" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv Line: 188
Info (12128): Elaborating entity "pd_block_mm_interconnect_0" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 602
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rgb_tensor_avalon_master_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 905
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_data_master_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 965
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2e_instruction_master_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1025
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:stream1_read_master_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1085
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_read_master_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1145
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1205
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge2_s0_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1269
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1333
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1397
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1461
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge1_s0_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1525
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1589
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:frame_reader_slave_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1653
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rgb_tensor_avalon_master_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1798
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_data_master_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1879
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2e_instruction_master_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 1960
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:stream1_read_master_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 2041
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_read_master_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 2122
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dma_write_master_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 2203
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 2287
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge2_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rsp_fifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 2328
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 2369
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 2453
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 2494
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge1_s0_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 2828
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge1_s0_agent_rsp_fifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 2869
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_router" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3260
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_router_default_decode" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router:router|pd_block_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_router_001" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_001:router_001" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3276
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_router_001_default_decode" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_001:router_001|pd_block_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv Line: 186
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_router_002" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_002:router_002" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3292
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_router_002_default_decode" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_002:router_002|pd_block_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_router_006" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_006:router_006" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3356
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_router_006_default_decode" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_006:router_006|pd_block_mm_interconnect_0_router_006_default_decode:the_default_decode" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv Line: 180
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_router_007" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_007:router_007" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3372
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_router_007_default_decode" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_007:router_007|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_router_009" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_009" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3404
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_router_009_default_decode" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_router_009:router_009|pd_block_mm_interconnect_0_router_009_default_decode:the_default_decode" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv Line: 173
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_cmd_demux" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3485
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_cmd_demux_001" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3544
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_cmd_demux_002" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3573
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_cmd_mux" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3671
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv Line: 343
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_cmd_mux_001" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3694
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_cmd_mux_003" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3734
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_rsp_demux" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3849
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_rsp_demux_001" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3872
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_rsp_demux_003" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3912
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_rsp_mux" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 3997
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_rsp_mux_001" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 4056
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_001.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_rsp_mux_002" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 4085
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2e_data_master_to_bridge2_s0_cmd_width_adapter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 4202
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:bridge2_s0_to_nios2e_data_master_rsp_width_adapter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 4334
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_avalon_st_adapter" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 4429
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v Line: 4458
Info (12128): Elaborating entity "pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "pd_block_mm_interconnect_1" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 633
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:bridge2_m0_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 230
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sdram_s1_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 354
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:bridge2_m0_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 435
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:frame_reader_read_master_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 516
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 600
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 641
Info (12128): Elaborating entity "pd_block_mm_interconnect_1_router" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router:router" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 657
Info (12128): Elaborating entity "pd_block_mm_interconnect_1_router_default_decode" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router:router|pd_block_mm_interconnect_1_router_default_decode:the_default_decode" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "pd_block_mm_interconnect_1_router_002" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router_002:router_002" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 689
Info (12128): Elaborating entity "pd_block_mm_interconnect_1_router_002_default_decode" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_router_002:router_002|pd_block_mm_interconnect_1_router_002_default_decode:the_default_decode" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 739
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 7 to match size of target (1) File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "pd_block_mm_interconnect_1_cmd_demux" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_demux:cmd_demux" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 756
Info (12128): Elaborating entity "pd_block_mm_interconnect_1_cmd_mux" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_cmd_mux:cmd_mux" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 796
Info (12128): Elaborating entity "pd_block_mm_interconnect_1_rsp_demux" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_rsp_demux:rsp_demux" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 819
Info (12128): Elaborating entity "pd_block_mm_interconnect_1_rsp_mux" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_1:mm_interconnect_1|pd_block_mm_interconnect_1_rsp_mux:rsp_mux" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1.v Line: 836
Info (12128): Elaborating entity "pd_block_mm_interconnect_2" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 673
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:bridge1_m0_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 412
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dma_slave_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 476
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:conv1_slave_translator" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 668
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:bridge1_m0_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 749
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 833
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_slave_agent_rsp_fifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 874
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1208
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:conv1_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:conv1_slave_agent_rsp_fifo" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1249
Info (12128): Elaborating entity "pd_block_mm_interconnect_2_router" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router:router" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1265
Info (12128): Elaborating entity "pd_block_mm_interconnect_2_router_default_decode" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router:router|pd_block_mm_interconnect_2_router_default_decode:the_default_decode" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv Line: 187
Info (12128): Elaborating entity "pd_block_mm_interconnect_2_router_001" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_001" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1281
Info (12128): Elaborating entity "pd_block_mm_interconnect_2_router_001_default_decode" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_001:router_001|pd_block_mm_interconnect_2_router_001_default_decode:the_default_decode" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "pd_block_mm_interconnect_2_router_004" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_004:router_004" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1329
Info (12128): Elaborating entity "pd_block_mm_interconnect_2_router_004_default_decode" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_router_004:router_004|pd_block_mm_interconnect_2_router_004_default_decode:the_default_decode" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:bridge1_m0_limiter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1379
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1429
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 7 to match size of target (1) File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1579
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 7 to match size of target (1) File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:conv1_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "pd_block_mm_interconnect_2_cmd_demux" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_cmd_demux:cmd_demux" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1614
Info (12128): Elaborating entity "pd_block_mm_interconnect_2_cmd_mux" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_cmd_mux:cmd_mux" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1631
Info (12128): Elaborating entity "pd_block_mm_interconnect_2_rsp_demux" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_demux:rsp_demux" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1699
Info (12128): Elaborating entity "pd_block_mm_interconnect_2_rsp_mux" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_mux:rsp_mux" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1785
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|pd_block_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_rsp_width_adapter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1851
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "pd_block:qsys|pd_block_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:conv1_slave_cmd_width_adapter" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2.v Line: 1917
Info (12128): Elaborating entity "pd_block_irq_mapper" for hierarchy "pd_block:qsys|pd_block_irq_mapper:irq_mapper" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 681
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "pd_block:qsys|altera_reset_controller:rst_controller" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 744
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "pd_block:qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "pd_block:qsys|altera_reset_controller:rst_controller_001" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 807
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "pd_block:qsys|altera_reset_controller:rst_controller_002" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/pd_block.v Line: 870
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.06.18.10:01:29 Progress: Loading slde7a58a48/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram|q_b[0]" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_l541.tdf Line: 40
        Warning (14320): Synthesized away node "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram|q_b[5]" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_l541.tdf Line: 190
        Warning (14320): Synthesized away node "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram|q_b[6]" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_l541.tdf Line: 220
        Warning (14320): Synthesized away node "pd_block:qsys|vga_output:vga_out|dcfifo:fifo|dcfifo_j5j1:auto_generated|altsyncram_l541:fifo_ram|q_b[11]" File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/db/altsyncram_l541.tdf Line: 370
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge2_s0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.sv Line: 14
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 552 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6984 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 48 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 6741 logic cells
    Info (21064): Implemented 172 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 5001 megabytes
    Info: Processing ended: Thu Jun 18 10:02:03 2020
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:01:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/de10_lite.map.smsg.


