// Seed: 688797147
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wire id_6,
    output wire id_7,
    output tri1 id_8
);
  wire id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd58,
    parameter id_3 = 32'd99
) (
    input  uwire id_0,
    input  wor   _id_1,
    input  wand  id_2,
    input  tri0  _id_3,
    output tri0  id_4
);
  localparam id_6 = 1;
  wire id_7;
  logic [id_3 : -1] id_8;
  wand id_9;
  wire id_10;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_0,
      id_0,
      id_2,
      id_0,
      id_4,
      id_4
  );
  assign id_9 = 1;
  wire [id_1 : ~|  1 'b0] id_11, id_12, id_13;
endmodule
