module i_MAC_rx_ctrl(
input  [2:0]   Rx_pkt_type_rmon        ,
input [3:0]       Pause_next,                             
input             Too_short,
input             broadcast_ptr           ,
input [15:0]      Frame_length_counter,
input [7:0]       pause_quanta_h      ,
input  [15:0]  pause_quanta        ,   
input          Fifo_data_end   ,
input           Fifo_full,
input [3:0]       Pause_current /* synthesis syn_keep*/,
input   [7:0]   MRxD    ,                                       
input [3:0]       Next_state, 
input [5:0]       IFG_counter,   
input           MRxErr  ,                                       
input             RxErr   ,
input             pause_quanta_val_tmp,
input             pause_frame_ptr     ,
input [7:0]       RxD_dl1 ,
input             Rx_apply_rmon_tmp,
input  [7:0]   Fifo_data       ,
input             Fifo_data_en,
input   [5:0]   RX_IFG_SET    ,
input   [6:0]   RX_MIN_LENGTH   ,// 64
input   [15:0]  RX_MAX_LENGTH   ,// 1518
input          CRC_en  ,       
input [7:0]       RxD ,
input [2:0]       Rx_pkt_err_type_rmon,
input           MCrs_dv ,                                       
input             Rx_apply_rmon,
input          CRC_init,       
input             Too_long,
input             Fifo_data_err,
input             Crs_dv  ,      
input          pause_quanta_val    ,   
input  [15:0]  Rx_pkt_length_rmon      ,
input             MAC_add_en,
input             Rx_apply_rmon_tmp_pl1,
input           Reset   ,         
input           Clk     ,         
input           CRC_err ,
input           MAC_rx_add_chk_err  ,
input           broadcast_drop          ,
input [3:0]       Current_state /* synthesis syn_keep*/
);

assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 127)) |-> Too_short);
assert property(@(posedge Clk) (Too_short) |-> Too_short);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 18) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 17) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 12) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 8) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 8) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 5) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 3) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 3)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 5) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 5) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 3) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 3)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 3) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 3) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 3) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 3)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 3) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 2) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 0)) |-> (Current_state == 0));
assert property(@(posedge Clk) ((Next_state == 0)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Next_state == 0)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((Current_state == 0)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((Current_state == 0)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 0) ##1 1) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (RxErr) |-> MRxErr);
assert property(@(posedge Clk) (MRxErr) |-> MRxErr);
assert property(@(posedge Clk) (RxErr) |-> RxErr);
assert property(@(posedge Clk) (MRxErr) |-> RxErr);
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (MCrs_dv) |-> MCrs_dv);
assert property(@(posedge Clk) (Crs_dv) |-> Crs_dv);
assert property(@(posedge Clk) (MCrs_dv) |-> Crs_dv);
assert property(@(posedge Clk) (Crs_dv) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (MAC_rx_add_chk_err) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (CRC_err) |-> CRC_err);
assert property(@(posedge Clk) (broadcast_drop) |-> broadcast_drop);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Fifo_full) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127)) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 64)) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 39)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 159)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 159)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 159)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 159)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 159) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 159) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 159) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 159) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 18)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 44) && (RX_IFG_SET <= 63)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 190)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 190)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 190)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 190)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 190)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 190)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 190)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 190)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127)) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 122) && (MRxD <= 188)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 122) && (RxD <= 188)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 122) && (MRxD <= 188)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD >= 122) && (RxD <= 188)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 188)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 188)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 188)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 188)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33489)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 62)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 95)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 49800)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 60)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 60)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 60)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 60)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 122)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 122)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 122)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 122)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 121)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 121)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 121)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 121)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 122) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 122) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 122) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 122) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83)) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 15) && (RX_IFG_SET <= 29)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 59) && (RxD <= 122) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 59) && (MRxD <= 122) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 59) && (RxD <= 122) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 59) && (MRxD <= 122) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 14)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD >= 191) && (MRxD <= 255)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 191) && (RxD <= 255)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 191) && (Fifo_data <= 255)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 191) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 191) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 191) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 191) && (MRxD <= 255)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 191) && (RxD <= 255)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 43)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 61) && (RxD_dl1 <= 122)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 61) && (RxD_dl1 <= 122)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 61) && (Fifo_data <= 122)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 61) && (Fifo_data <= 122)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 40)) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 9) && (Next_state <= 13)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state == 13)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Next_state == 13)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Next_state == 13)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state == 13)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 13)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 51)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 206)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 206)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 206)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 206)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 206)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 206)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 206)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 206)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 53657)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 39)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 50)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 18) && (RX_IFG_SET <= 29)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 21874) && (RX_MAX_LENGTH <= 33489)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 207)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 207)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 207)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 207)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 207)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 207)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 207)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 207)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 106)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 207) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 207) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 207) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 207) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 8) && (RX_IFG_SET <= 18)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 43706) && (RX_MAX_LENGTH <= 54153)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 40)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 189) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 189) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54291) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 83)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 51) && (RX_IFG_SET <= 63)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 122)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 122)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 122)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 122)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 76) && (RxD_dl1 <= 122)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 76) && (Fifo_data <= 122)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 76) && (RxD_dl1 <= 122)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 76) && (Fifo_data <= 122)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 207) && (MRxD <= 255)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 207) && (Fifo_data <= 255)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 207) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 207) && (RxD <= 255)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 207) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 207) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 207) && (RxD <= 255)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 207) && (MRxD <= 255)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 207) && (MRxD <= 255) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 207) && (RxD <= 255) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 207) && (MRxD <= 255) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 207) && (RxD <= 255) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 122) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 122) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 122) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 122) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 84)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 188) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 188) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 39)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 31202)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 46) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 62)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RxD_dl1 >= 208) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 255)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 208) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 255)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 208) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 255)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 255)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 208) && (Fifo_data <= 255)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 115) && (RxD <= 159)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 115) && (RxD <= 159)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 115) && (MRxD <= 159)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 115) && (MRxD <= 159)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 115) && (RxD <= 159) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 115) && (RxD <= 159) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 115) && (MRxD <= 159) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 115) && (MRxD <= 159) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 255) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 255) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 255) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 255) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 107) && (RX_MIN_LENGTH <= 127)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 43) && (RX_IFG_SET <= 52)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 8) && (RX_IFG_SET <= 17)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_IFG_SET >= 52) && (RX_IFG_SET <= 63)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 40)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 11323) && (RX_MAX_LENGTH <= 21728)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 156) && (RxD_dl1 <= 189)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 156) && (RxD <= 189)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 156) && (MRxD <= 189)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 156) && (Fifo_data <= 189)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 156) && (MRxD <= 189)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 156) && (RxD_dl1 <= 189)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 156) && (Fifo_data <= 189)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 156) && (RxD <= 189)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 133) && (RxD <= 195) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 133) && (MRxD <= 195) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 188)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 188)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 188)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 188)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 188)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 188)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 188)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 188)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 188) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 188) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 188) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 188) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 163)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 163)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 163)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 163)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 163)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 163)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 163)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 163)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 76) && (RX_MIN_LENGTH <= 94)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((Fifo_data >= 37) && (Fifo_data <= 76)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 37) && (RxD_dl1 <= 76)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 37) && (Fifo_data <= 76)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 37) && (RxD_dl1 <= 76)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 116)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 116)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 116)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 116)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 159)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 159)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 159)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 159)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 81)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 37) && (RxD <= 75)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 37) && (Fifo_data <= 75)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 37) && (RxD_dl1 <= 75)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 37) && (MRxD <= 75)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 37) && (Fifo_data <= 75)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 37) && (RxD <= 75)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 37) && (RxD_dl1 <= 75)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 37) && (MRxD <= 75)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 11092)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 67) && (Fifo_data <= 104)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 67) && (RxD_dl1 <= 104)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 67) && (Fifo_data <= 104)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 67) && (RxD_dl1 <= 104)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 20743)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 39)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 37) && (RxD <= 75) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 37) && (MRxD <= 75) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 37) && (RxD <= 75) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 37) && (MRxD <= 75) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 38) && (RxD <= 76)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 38) && (MRxD <= 76)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 38) && (MRxD <= 76)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD >= 38) && (RxD <= 76)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 37)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 37)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 37)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 37)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 37) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 37) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 37) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 37) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 187) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 187) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 187) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 187) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 10718)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127)) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 36)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 36)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 36)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 36)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 114)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 114)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 114)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 114)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 36)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 36)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 36)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 36)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 92)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 92)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 92)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 92)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 60)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 59) && (MRxD <= 92) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 59) && (MRxD <= 92) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 59) && (RxD <= 92) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 59) && (RxD <= 92) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 114) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 114) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 114) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 114) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 53) && (RX_IFG_SET <= 63)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 36)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 36)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 36)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 36)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94)) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 39)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 36) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 36) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 36) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 36) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 50392)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 25343)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 31318) && (RX_MAX_LENGTH <= 42049)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 49800)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 49800)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 29)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD >= 84) && (MRxD <= 121)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RxD >= 84) && (RxD <= 121)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RxD >= 84) && (RxD <= 121)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 84) && (MRxD <= 121)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 47)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 61)) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 61) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 60)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 189)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 189)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 189)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 189)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 189)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 189)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 189)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 189)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 111) && (RX_MIN_LENGTH <= 127)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 67) && (RX_MIN_LENGTH <= 83)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 33)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 33)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 33)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 33)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 17734) && (RX_MAX_LENGTH <= 25456)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 112) && (RX_MIN_LENGTH <= 127)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 219) && (RxD <= 255) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 219) && (RxD <= 255) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 219) && (MRxD <= 255) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 219) && (MRxD <= 255) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 32) && (MRxD <= 62)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 32) && (MRxD <= 62)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 32) && (RxD <= 62)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 32) && (RxD <= 62)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 27)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((Fifo_data >= 34) && (Fifo_data <= 64)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 34) && (Fifo_data <= 64)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 34) && (RxD_dl1 <= 64)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 34) && (RxD_dl1 <= 64)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 43578)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 6) && (RX_IFG_SET <= 13)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 113) && (RX_MIN_LENGTH <= 127)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 32) && (RxD <= 62) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 32) && (RxD <= 62) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 32) && (MRxD <= 62) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 32) && (MRxD <= 62) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 93)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 93)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 93)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 93)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 17) && (RX_MIN_LENGTH <= 32)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 9058) && (RX_MAX_LENGTH <= 17448)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 220) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 220) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 220) && (MRxD <= 255)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 220) && (RxD <= 255)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 220) && (RxD <= 255)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 220) && (Fifo_data <= 255)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 220) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 220) && (MRxD <= 255)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 16)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RxD >= 220) && (RxD <= 255) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 220) && (MRxD <= 255) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 220) && (RxD <= 255) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 220) && (MRxD <= 255) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 93) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 93) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 93) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 93) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 69) && (RX_MIN_LENGTH <= 83)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 31)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 31)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 31)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 31)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 30)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 30)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 30)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 30)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 31) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 31) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 31) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 31) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 94)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 94)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 94)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 94)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 8820)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 48)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 110)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 8820)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 104)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 104)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 104)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 104)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 198)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 198)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 198)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 198)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 198)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 198)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 198)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 198)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 221)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 221)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 221)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 221)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 221)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 221)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 221)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 221)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 25407) && (RX_MAX_LENGTH <= 33736)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 7)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD >= 128) && (RxD <= 159)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 128) && (MRxD <= 159)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 128) && (RxD <= 159)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 128) && (MRxD <= 159)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 128) && (RxD <= 159) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 128) && (MRxD <= 159) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 128) && (RxD <= 159) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 128) && (MRxD <= 159) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 169) && (MRxD <= 193) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 169) && (RxD <= 193) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 169) && (MRxD <= 193) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 169) && (RxD <= 193) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 221) && (MRxD <= 255) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 221) && (MRxD <= 255) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 221) && (RxD <= 255) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 221) && (RxD <= 255) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 222) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 222) && (RxD <= 255)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 222) && (RxD <= 255)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 222) && (MRxD <= 255)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 222) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 222) && (MRxD <= 255)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 222) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 222) && (Fifo_data <= 255)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 122) && (RxD <= 154)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 122) && (MRxD <= 154)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 122) && (MRxD <= 154)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 122) && (RxD <= 154)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 7)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 57964) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 9058) && (RX_MAX_LENGTH <= 16676)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 154)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 154)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 154)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 154)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 30)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 57964) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 155)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 155)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 155)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 155)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 155)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 155)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 155)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 155)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 31) && (RxD_dl1 <= 58)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RxD_dl1 >= 31) && (RxD_dl1 <= 58)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((Fifo_data >= 31) && (Fifo_data <= 58)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((Fifo_data >= 31) && (Fifo_data <= 58)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RX_IFG_SET >= 48) && (RX_IFG_SET <= 55)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 222) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 222) && (RxD <= 255)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 222) && (RxD <= 255)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 222) && (MRxD <= 255)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 222) && (MRxD <= 255)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 222) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 222) && (Fifo_data <= 255)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 222) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 57964) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 12) && (RX_MIN_LENGTH <= 27)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 28)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 28)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 28)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 28)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 41)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 28) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 28) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 28) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 28) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 47)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 42)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 12) && (RX_IFG_SET <= 18)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 58276) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 57854)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 8) && (RX_IFG_SET <= 14)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 82) && (RX_MIN_LENGTH <= 97)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 190) && (RxD <= 221)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 190) && (MRxD <= 221)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 190) && (MRxD <= 221)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 221)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 221)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 221)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 221)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 190) && (RxD <= 221)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 13)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 45155) && (RX_MAX_LENGTH <= 51060)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 44411) && (RX_MAX_LENGTH <= 49679)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 29) && (RxD <= 56)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RxD >= 29) && (RxD <= 56)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 29) && (MRxD <= 56)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 29) && (MRxD <= 56)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 57854)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 166) && (RxD <= 188)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 166) && (MRxD <= 188)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 166) && (RxD <= 188)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 166) && (MRxD <= 188)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 5) && (RX_IFG_SET <= 11)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD >= 188) && (RxD <= 220) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 188) && (MRxD <= 220) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 188) && (MRxD <= 220) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 188) && (RxD <= 220) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 166) && (MRxD <= 188) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 166) && (RxD <= 188) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 166) && (RxD <= 188) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 166) && (MRxD <= 188) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD_dl1 >= 71) && (RxD_dl1 <= 97)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 71) && (Fifo_data <= 97)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 71) && (RxD_dl1 <= 97)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 71) && (Fifo_data <= 97)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 57854)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 48) && (RxD_dl1 <= 76)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 48) && (Fifo_data <= 76)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 48) && (Fifo_data <= 76)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 48) && (RxD_dl1 <= 76)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD >= 223) && (RxD <= 255) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 223) && (MRxD <= 255) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 223) && (RxD <= 255) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 223) && (MRxD <= 255) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 48116)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 42176)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Next_state >= 9) && (Next_state <= 13) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Fifo_data >= 167) && (Fifo_data <= 188)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 167) && (RxD_dl1 <= 188)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 167) && (Fifo_data <= 188)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 167) && (RxD_dl1 <= 188)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 167) && (MRxD <= 188)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 167) && (MRxD <= 188)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 167) && (RxD <= 188)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 167) && (RxD <= 188)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Current_state == 13) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 13) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 13)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 13) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 13) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 98) && (RX_MIN_LENGTH <= 112)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 45) && (Fifo_data <= 70)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 45) && (Fifo_data <= 70)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 45) && (RxD_dl1 <= 70)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 45) && (RxD_dl1 <= 70)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 13) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Next_state == 13) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Next_state == 13) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Next_state == 13) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 219) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 219) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 219) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 219) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 42176)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 25814) && (RX_MAX_LENGTH <= 33489)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 97)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 40)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 56) && (RX_IFG_SET <= 63)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 63) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 75) && (RxD <= 98)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 75) && (MRxD <= 98)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RxD >= 75) && (RxD <= 98)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 75) && (MRxD <= 98)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 75)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 26982)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD >= 190) && (RxD <= 219)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 190) && (MRxD <= 219)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 219)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 219)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 219)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 190) && (MRxD <= 219)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 190) && (RxD <= 219)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 219)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 20)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD >= 226) && (MRxD <= 255)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 226) && (Fifo_data <= 255)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 226) && (MRxD <= 255)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 226) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 226) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 226) && (RxD <= 255)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 226) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 226) && (RxD <= 255)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 83)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 83)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 83)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 83)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34286) && (RX_MAX_LENGTH <= 42049)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_IFG_SET >= 56) && (RX_IFG_SET <= 63)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 169) && (Fifo_data <= 188)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 169) && (Fifo_data <= 188)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 169) && (RxD_dl1 <= 188)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 169) && (RxD_dl1 <= 188)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 7276) && (RX_MAX_LENGTH <= 14044)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 99)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 99)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 99)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 99)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 169) && (RxD <= 188) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 169) && (MRxD <= 188) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 169) && (MRxD <= 188) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 169) && (RxD <= 188) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 99) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 99) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 99) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 99) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 73) && (RxD <= 96)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 73) && (RxD <= 96)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 73) && (MRxD <= 96)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 73) && (MRxD <= 96)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 98) && (RX_MIN_LENGTH <= 111)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((IFG_counter >= 29) && (IFG_counter <= 63) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 29) && (IFG_counter <= 63) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 29) && (IFG_counter <= 63)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 29) && (IFG_counter <= 63)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 29) && (IFG_counter <= 63)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 29) && (IFG_counter <= 63) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 25) && (RxD <= 49)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 25) && (MRxD <= 49)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 25) && (MRxD <= 49)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD >= 25) && (RxD <= 49)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 98)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 98)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 98)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 98)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 181) && (RxD <= 203) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 181) && (MRxD <= 203) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 181) && (RxD <= 203) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 181) && (MRxD <= 203) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 23) && (RxD <= 47) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((MRxD >= 23) && (MRxD <= 47) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((MRxD >= 23) && (MRxD <= 47) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RxD >= 23) && (RxD <= 47) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((MRxD >= 73) && (MRxD <= 96) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 73) && (RxD <= 96) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 73) && (MRxD <= 96) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 73) && (RxD <= 96) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 229) && (RxD <= 255) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 229) && (RxD <= 255) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 229) && (MRxD <= 255) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 229) && (MRxD <= 255) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 45050) && (RX_MAX_LENGTH <= 50392)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 14315) && (RX_MAX_LENGTH <= 20743)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 40)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 45) && (RX_IFG_SET <= 50)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 48) && (RX_MIN_LENGTH <= 62)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 71) && (RX_MIN_LENGTH <= 81)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RxD >= 50) && (RxD <= 76)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 50) && (MRxD <= 76)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD >= 50) && (RxD <= 76)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 50) && (MRxD <= 76)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 41)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 48) && (MRxD <= 72)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 48) && (RxD <= 72)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 48) && (RxD <= 72)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 48) && (MRxD <= 72)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 24)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 24)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 24)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 24)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 72) && (RX_MIN_LENGTH <= 83)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 182) && (MRxD <= 204)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 182) && (RxD_dl1 <= 204)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 182) && (RxD <= 204)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 182) && (Fifo_data <= 204)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 182) && (Fifo_data <= 204)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 182) && (RxD_dl1 <= 204)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 182) && (MRxD <= 204)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 182) && (RxD <= 204)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 78) && (RxD_dl1 <= 98)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 78) && (RxD_dl1 <= 98)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 78) && (Fifo_data <= 98)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 78) && (Fifo_data <= 98)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 24)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 24)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 24)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 24)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51322) && (RX_MAX_LENGTH <= 57971)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 27207) && (RX_MAX_LENGTH <= 34195)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((MRxD >= 78) && (MRxD <= 98) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 78) && (RxD <= 98) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 78) && (MRxD <= 98) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 78) && (RxD <= 98) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 66)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 48) && (MRxD <= 72) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 48) && (MRxD <= 72) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 48) && (RxD <= 72) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 48) && (RxD <= 72) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 148)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 148)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 148)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 148)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 148)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 148)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 148)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 148)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 18)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 134) && (Fifo_data <= 159)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 134) && (RxD_dl1 <= 159)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 134) && (Fifo_data <= 159)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 134) && (RxD_dl1 <= 159)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 181)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 181)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 181)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 181)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 181)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 181)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 181)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 181)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 194) && (MRxD <= 222) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 194) && (RxD <= 222) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 194) && (MRxD <= 222) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 194) && (RxD <= 222) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 24)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 24)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 24)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 24)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 106)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 106)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 11)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 37) && (RX_MIN_LENGTH <= 48)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 82) && (RX_MIN_LENGTH <= 94)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 27207) && (RX_MAX_LENGTH <= 33736)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 7116)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 96)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 96)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 96)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 96)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 230) && (RxD <= 255)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 230) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 230) && (MRxD <= 255)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 230) && (RxD <= 255)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 230) && (Fifo_data <= 255)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 230) && (MRxD <= 255)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 230) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 230) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 96) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 96) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 96) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 96) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 24) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 24) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 24) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 24) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 21874) && (RX_MAX_LENGTH <= 26982)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 8) && (RX_MIN_LENGTH <= 21)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 37) && (MRxD <= 58) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RxD >= 37) && (RxD <= 58) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RxD >= 37) && (RxD <= 58) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((MRxD >= 37) && (MRxD <= 58) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 27) && (RX_MIN_LENGTH <= 37)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Fifo_data >= 25) && (Fifo_data <= 47)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 25) && (Fifo_data <= 47)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 25) && (RxD_dl1 <= 47)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 25) && (RxD_dl1 <= 47)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 15) && (RX_IFG_SET <= 20)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 105) && (Fifo_data <= 133)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 105) && (RxD_dl1 <= 133)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 105) && (RxD_dl1 <= 133)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 105) && (Fifo_data <= 133)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 231) && (MRxD <= 255)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 231) && (Fifo_data <= 255)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 231) && (RxD <= 255)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 231) && (MRxD <= 255)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 231) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 231) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 231) && (RxD <= 255)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 231) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 59589)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 25) && (RxD <= 47)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 25) && (RxD <= 47)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 25) && (MRxD <= 47)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 25) && (MRxD <= 47)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 149) && (RxD <= 172)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 149) && (Fifo_data <= 172)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 149) && (MRxD <= 172)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 149) && (MRxD <= 172)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 149) && (RxD_dl1 <= 172)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 149) && (RxD_dl1 <= 172)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 149) && (RxD <= 172)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 149) && (Fifo_data <= 172)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 46451) && (RX_MAX_LENGTH <= 50897)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 38) && (RxD_dl1 <= 58)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RxD_dl1 >= 38) && (RxD_dl1 <= 58)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((Fifo_data >= 38) && (Fifo_data <= 58)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((Fifo_data >= 38) && (Fifo_data <= 58)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 145)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 145)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 145)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 145)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 94)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 94)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 94)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 94)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 55)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 25) && (RxD <= 47) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 25) && (MRxD <= 47) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 25) && (MRxD <= 47) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 25) && (RxD <= 47) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 94)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 38) && (RX_MIN_LENGTH <= 49)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 94)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 22) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 22) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 22) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 22) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 44)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 59968) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 5)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 107) && (RX_MIN_LENGTH <= 118)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 73) && (RX_MIN_LENGTH <= 81)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 22)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 23) && (RxD_dl1 <= 44)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 22)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 23) && (Fifo_data <= 44)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 23) && (RxD_dl1 <= 44)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 23) && (Fifo_data <= 44)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 22)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 22)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 25456)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD >= 100) && (RxD <= 127)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 100) && (RxD <= 127)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 100) && (MRxD <= 127)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 100) && (MRxD <= 127)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 107) && (RX_MIN_LENGTH <= 118)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 16) && (RX_MIN_LENGTH <= 27)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 93) && (Fifo_data <= 122)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 93) && (Fifo_data <= 122)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 93) && (RxD_dl1 <= 122)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 93) && (RxD_dl1 <= 122)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 93) && (MRxD <= 122) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 93) && (RxD <= 122) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 93) && (MRxD <= 122) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 93) && (RxD <= 122) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 14) && (RX_MIN_LENGTH <= 26)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((MRxD >= 100) && (MRxD <= 127) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 100) && (RxD <= 127) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 100) && (RxD <= 127) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 100) && (MRxD <= 127) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 36) && (MRxD <= 56)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD >= 36) && (RxD <= 56)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RxD >= 36) && (RxD <= 56)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 36) && (MRxD <= 56)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 60309) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 39) && (RX_MIN_LENGTH <= 49)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 92) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 92) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 92) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 92) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 50) && (RX_MIN_LENGTH <= 62)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 39397) && (RX_MAX_LENGTH <= 45050)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 60079) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 35)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 49) && (RX_MIN_LENGTH <= 60)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 21424) && (RX_MAX_LENGTH <= 25456)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 94) && (RxD <= 122)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 94) && (RxD <= 122)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 94) && (MRxD <= 122)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 94) && (MRxD <= 122)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 52)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 11524) && (RX_MAX_LENGTH <= 16676)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50763) && (RX_MAX_LENGTH <= 65466) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 60472) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 199) && (RxD_dl1 <= 225)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 199) && (MRxD <= 225)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 199) && (Fifo_data <= 225)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 199) && (RxD_dl1 <= 225)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 199) && (RxD <= 225)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 199) && (MRxD <= 225)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 199) && (Fifo_data <= 225)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 199) && (RxD <= 225)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 233) && (RxD <= 255)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 233) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 233) && (Fifo_data <= 255)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 233) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 233) && (MRxD <= 255)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 233) && (RxD <= 255)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 233) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 233) && (MRxD <= 255)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 39595) && (RX_MAX_LENGTH <= 44881)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_IFG_SET >= 8) && (RX_IFG_SET <= 12)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD >= 233) && (RxD <= 255) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 233) && (MRxD <= 255) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 233) && (MRxD <= 255) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 233) && (RxD <= 255) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 17) && (RX_MIN_LENGTH <= 27)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 48189) && (RX_MAX_LENGTH <= 53657)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 46079) && (RX_MAX_LENGTH <= 49800)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 94) && (MRxD <= 122) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 94) && (RxD <= 122) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 94) && (RxD <= 122) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 94) && (MRxD <= 122) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 108) && (RX_MIN_LENGTH <= 118)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 122) && (RxD <= 142)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 122) && (MRxD <= 142)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 122) && (MRxD <= 142)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 122) && (RxD <= 142)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 120) && (RxD_dl1 <= 141)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 120) && (RxD_dl1 <= 141)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 120) && (Fifo_data <= 141)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 120) && (Fifo_data <= 141)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 120) && (RxD <= 141)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 120) && (MRxD <= 141)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 120) && (MRxD <= 141)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 120) && (RxD <= 141)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 6) && (RX_MIN_LENGTH <= 16)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 120) && (MRxD <= 141) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 120) && (RxD <= 141) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 120) && (MRxD <= 141) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 120) && (RxD <= 141) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 5897)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 143) && (RxD <= 165)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD >= 143) && (RxD <= 165)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 143) && (MRxD <= 165)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 143) && (MRxD <= 165)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 232) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 232) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 232) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 232) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 55) && (RxD <= 76)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD >= 55) && (RxD <= 76)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 55) && (MRxD <= 76)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 55) && (MRxD <= 76)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 55) && (Fifo_data <= 76)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 55) && (Fifo_data <= 76)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 55) && (RxD_dl1 <= 76)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 55) && (RxD_dl1 <= 76)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 19)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 19)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 19)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 19)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 5833)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RxD >= 36) && (RxD <= 54)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD >= 36) && (RxD <= 54)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 36) && (MRxD <= 54)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 36) && (MRxD <= 54)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 36) && (Fifo_data <= 54)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 36) && (Fifo_data <= 54)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 36) && (RxD_dl1 <= 54)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 36) && (RxD_dl1 <= 54)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 95) && (Fifo_data <= 122)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 95) && (RxD_dl1 <= 122)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 95) && (RxD_dl1 <= 122)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 95) && (Fifo_data <= 122)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 229)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 229)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 229)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 229)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 229)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 229)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 229)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 229)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 210) && (RxD <= 232)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 210) && (MRxD <= 232)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 210) && (Fifo_data <= 232)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 210) && (MRxD <= 232)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 210) && (Fifo_data <= 232)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 210) && (RxD <= 232)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 210) && (RxD_dl1 <= 232)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 210) && (RxD_dl1 <= 232)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 12068) && (RX_MAX_LENGTH <= 16676)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 46376) && (RX_MAX_LENGTH <= 50392)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((MRxD >= 210) && (MRxD <= 232) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 210) && (RxD <= 232) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 210) && (RxD <= 232) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 210) && (MRxD <= 232) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 18) && (RxD <= 36) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RxD >= 18) && (RxD <= 36) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((MRxD >= 18) && (MRxD <= 36) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((MRxD >= 18) && (MRxD <= 36) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 25814) && (RX_MAX_LENGTH <= 30859)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 50) && (RX_MIN_LENGTH <= 60)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 189)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 175) && (Fifo_data <= 189)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 175) && (RxD_dl1 <= 189)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 189)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 175) && (RxD_dl1 <= 189)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 175) && (Fifo_data <= 189)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 189)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 189)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 76) && (Fifo_data <= 90)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 76) && (RxD_dl1 <= 90)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 76) && (RxD_dl1 <= 90)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 76) && (Fifo_data <= 90)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 209)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 209)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 209)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 209)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 209)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 209)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 209)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 209)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 5996) && (RX_MAX_LENGTH <= 11385)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 209) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 209) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 209) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 209) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 61194) && (RX_MAX_LENGTH <= 65466)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 119) && (RX_MIN_LENGTH <= 127)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 75) && (RX_MIN_LENGTH <= 83)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 5897) && (RX_MAX_LENGTH <= 11092)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16213) && (RX_MAX_LENGTH <= 20743)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 119) && (RX_MIN_LENGTH <= 127)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 97) && (MRxD <= 122)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 97) && (RxD <= 122)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 97) && (MRxD <= 122)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 97) && (RxD <= 122)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54921) && (RX_MAX_LENGTH <= 59968)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 55149) && (RX_MAX_LENGTH <= 60126)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 36)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 100) && (RX_MIN_LENGTH <= 107)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 25814) && (RX_MAX_LENGTH <= 30017)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Fifo_data >= 146) && (Fifo_data <= 166)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 146) && (Fifo_data <= 166)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 146) && (RxD_dl1 <= 166)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 146) && (RxD_dl1 <= 166)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 227) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 227) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 227) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 227) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 5) && (RX_MIN_LENGTH <= 13)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 145) && (RxD <= 165) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 145) && (MRxD <= 165) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 145) && (RxD <= 165) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 145) && (MRxD <= 165) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 18) && (MRxD <= 35)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD >= 18) && (RxD <= 35)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD >= 18) && (RxD <= 35)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 18) && (MRxD <= 35)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 146) && (MRxD <= 168) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 146) && (RxD <= 168) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 146) && (RxD <= 168) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 146) && (MRxD <= 168) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 21728)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 4)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((MRxD >= 18) && (MRxD <= 35)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD >= 18) && (RxD <= 35)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 18) && (MRxD <= 35)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD >= 18) && (RxD <= 35)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 18) && (RxD_dl1 <= 35)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 18) && (RxD_dl1 <= 35)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 18) && (Fifo_data <= 35)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 18) && (Fifo_data <= 35)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 36760) && (RX_MAX_LENGTH <= 42049)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Fifo_data >= 175) && (Fifo_data <= 188)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 188)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 188)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 175) && (RxD_dl1 <= 188)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 175) && (Fifo_data <= 188)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 188)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 188)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 175) && (RxD_dl1 <= 188)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 44162)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 97) && (RxD <= 122) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 97) && (RxD <= 122) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 97) && (MRxD <= 122) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 97) && (MRxD <= 122) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 20) && (Fifo_data <= 37)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((Fifo_data >= 20) && (Fifo_data <= 37)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RxD_dl1 >= 20) && (RxD_dl1 <= 37)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RxD_dl1 >= 20) && (RxD_dl1 <= 37)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 74)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 74)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 74)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 74)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 11323) && (RX_MAX_LENGTH <= 16037)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 31202) && (RX_MAX_LENGTH <= 36705)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD >= 97) && (RxD <= 119)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 97) && (MRxD <= 119)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 97) && (RxD <= 119)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 97) && (MRxD <= 119)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 190) && (MRxD <= 209)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 209)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 190) && (RxD <= 209)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 190) && (MRxD <= 209)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 209)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 209)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 209)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 190) && (RxD <= 209)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 37) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 39) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 63) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 112) && (RX_MIN_LENGTH <= 120)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 97) && (MRxD <= 119) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 97) && (MRxD <= 119) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 97) && (RxD <= 119) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 97) && (RxD <= 119) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 7) && (RX_MIN_LENGTH <= 15)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 55034)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 17)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 17)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 17)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 17)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 49)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 210) && (Fifo_data <= 230)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 210) && (Fifo_data <= 230)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 210) && (RxD_dl1 <= 230)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 210) && (RxD <= 230)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 210) && (MRxD <= 230)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 210) && (RxD <= 230)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 210) && (RxD_dl1 <= 230)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 210) && (MRxD <= 230)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 27)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 17)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 17)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 17)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 17)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 39523)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 17) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 17) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 17) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 17) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 17)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 17)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 17)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 17)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 98) && (Fifo_data <= 122)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 98) && (Fifo_data <= 122)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 98) && (RxD_dl1 <= 122)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 98) && (RxD_dl1 <= 122)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 36) ##2 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 39) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 39) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 39) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 39) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 99) && (RxD_dl1 <= 122)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 83) && (Fifo_data <= 95)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 83) && (RxD_dl1 <= 95)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 99) && (Fifo_data <= 122)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 99) && (Fifo_data <= 122)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 83) && (Fifo_data <= 95)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 99) && (RxD_dl1 <= 122)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 83) && (RxD_dl1 <= 95)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 99) && (MRxD <= 121)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RxD >= 99) && (RxD <= 121)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 99) && (MRxD <= 121)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RxD >= 99) && (RxD <= 121)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 52) && (RX_MIN_LENGTH <= 60)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 99) && (MRxD <= 122) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 99) && (MRxD <= 122) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 99) && (RxD <= 122) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 99) && (RxD <= 122) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 83) && (RxD <= 95) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 83) && (MRxD <= 95) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 83) && (MRxD <= 95) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 83) && (RxD <= 95) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 9591) && (RX_MAX_LENGTH <= 13692)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 77)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 77)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 77)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 77)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 59) && (RxD <= 77) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 59) && (RxD <= 77) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 59) && (MRxD <= 77) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 59) && (MRxD <= 77) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 58) && (RX_MIN_LENGTH <= 68)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 55675) && (RX_MAX_LENGTH <= 60339)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 46376)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 238) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 238) && (Fifo_data <= 255)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 238) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 238) && (MRxD <= 255)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 238) && (MRxD <= 255)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 238) && (RxD <= 255)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 238) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 238) && (RxD <= 255)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 70)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_IFG_SET >= 51) && (RX_IFG_SET <= 55)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 55602)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 39)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 39) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 39) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 39) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 39)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 99) && (RX_MIN_LENGTH <= 105)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 151) && (Fifo_data <= 168)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 151) && (Fifo_data <= 168)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 151) && (RxD_dl1 <= 168)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 151) && (RxD_dl1 <= 168)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 25) && (RX_MIN_LENGTH <= 51) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 239) && (RxD <= 255) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 239) && (MRxD <= 255) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 239) && (RxD <= 255) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 239) && (MRxD <= 255) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 4900) && (RX_MAX_LENGTH <= 9281)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 39308)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 151) && (MRxD <= 168) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 151) && (MRxD <= 168) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 151) && (RxD <= 168) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 151) && (RxD <= 168) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 239) && (Fifo_data <= 255)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 239) && (RxD <= 255)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 239) && (RxD_dl1 <= 255)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 239) && (MRxD <= 255)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 239) && (RxD <= 255)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 239) && (MRxD <= 255)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 239) && (Fifo_data <= 255)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 239) && (RxD_dl1 <= 255)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 205)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 205)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 205)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 205)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 205)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 205)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 205)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 205)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 21237)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 205) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 205) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 205) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 205) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 4) && (RX_IFG_SET <= 7)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 4730)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 7)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 49800) && (RX_MAX_LENGTH <= 54802)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 205)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 205)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 205)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 205)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 205)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 205)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 205)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 205)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 149) && (MRxD <= 166)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 149) && (RxD <= 166)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 149) && (MRxD <= 166)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD >= 149) && (RxD <= 166)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 99) && (RxD_dl1 <= 119)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 99) && (Fifo_data <= 119)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 99) && (RxD_dl1 <= 119)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 99) && (Fifo_data <= 119)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 28)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 63)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 42)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 38) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 39) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 121) && (RX_MIN_LENGTH <= 127)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 142) && (RxD_dl1 <= 159)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 142) && (RxD_dl1 <= 159)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 142) && (Fifo_data <= 159)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 142) && (Fifo_data <= 159)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 142) && (MRxD <= 159)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 142) && (RxD <= 159)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 142) && (RxD <= 159)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 142) && (MRxD <= 159)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 38783)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 142) && (MRxD <= 159) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 142) && (RxD <= 159) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 142) && (MRxD <= 159) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 142) && (RxD <= 159) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 195) && (Fifo_data <= 255) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 195) && (RxD_dl1 <= 255) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 174)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 174)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 174)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 174)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 174)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 174)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 174)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 174)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 4) && (RX_IFG_SET <= 7)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 75)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 75)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 75)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 75)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 59) && (MRxD <= 75) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 59) && (RxD <= 75) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 59) && (RxD <= 75) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 59) && (MRxD <= 75) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 22)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 45918)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38597) && (RX_MAX_LENGTH <= 42776)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((MRxD >= 134) && (MRxD <= 148)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD >= 134) && (RxD <= 148)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 134) && (MRxD <= 148)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 134) && (RxD <= 148)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 113) && (RxD_dl1 <= 130)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 113) && (Fifo_data <= 130)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 113) && (Fifo_data <= 130)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 113) && (RxD_dl1 <= 130)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 38462)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 28)) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 145)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 145)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 145)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 145)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 222)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 222)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 222)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 222)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 222)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 222)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 222)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 222)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 50) && (RX_MIN_LENGTH <= 57)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 44) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 42) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 41) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 40) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42886) && (RX_MAX_LENGTH <= 46280)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13310) && (RX_MAX_LENGTH <= 16676)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 7899) && (RX_MAX_LENGTH <= 11929)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 136) && (Fifo_data <= 150)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 136) && (Fifo_data <= 150)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 136) && (RxD_dl1 <= 150)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 136) && (RxD_dl1 <= 150)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 221) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 221) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 221) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 221) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 3)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13991) && (RX_MAX_LENGTH <= 17448)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RxD >= 136) && (RxD <= 150) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 136) && (MRxD <= 150) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 136) && (MRxD <= 150) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 136) && (RxD <= 150) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 221)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 221)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 221)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 221)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 221)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 221)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 221)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 221)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 6)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 4041)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 38) && (RX_MIN_LENGTH <= 44)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 95) && (RxD_dl1 <= 112)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 95) && (RxD_dl1 <= 112)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 95) && (Fifo_data <= 112)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 95) && (Fifo_data <= 112)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 57133)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 60) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 9823) && (RX_MAX_LENGTH <= 13171)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 222) && (RxD <= 238) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 222) && (RxD <= 238) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 222) && (MRxD <= 238) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 222) && (MRxD <= 238) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 222) && (Fifo_data <= 238)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 222) && (RxD_dl1 <= 238)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 222) && (Fifo_data <= 238)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 222) && (MRxD <= 238)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 222) && (MRxD <= 238)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 222) && (RxD <= 238)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 222) && (RxD <= 238)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 222) && (RxD_dl1 <= 238)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 4216) && (RX_MAX_LENGTH <= 7769)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 3)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 5) && (RX_MIN_LENGTH <= 10)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 197) && (RxD <= 255) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46) ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 31)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 31) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 30) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 30) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 31)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (Current_state == 13) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 30) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (Current_state == 13) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 46) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 13) && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 30) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (Current_state == 13) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 11) && (RX_MIN_LENGTH <= 18)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 105) && (Fifo_data <= 122)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 105) && (Fifo_data <= 122)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 105) && (RxD_dl1 <= 122)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 105) && (RxD_dl1 <= 122)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 223) && (RxD <= 237)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 223) && (RxD <= 237)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 223) && (Fifo_data <= 237)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 223) && (MRxD <= 237)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 223) && (Fifo_data <= 237)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 223) && (RxD_dl1 <= 237)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 223) && (RxD_dl1 <= 237)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 223) && (MRxD <= 237)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 53657)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 57262) && (RX_MAX_LENGTH <= 61011)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (Next_state == 13) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (Next_state == 13) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (Next_state == 13) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (Next_state == 13) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 70)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 70)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 70)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 70)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 66) && (RX_MIN_LENGTH <= 72)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RxD >= 59) && (RxD <= 70) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 59) && (RxD <= 70) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 59) && (MRxD <= 70) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 59) && (MRxD <= 70) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 135)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 135)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 135)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 135)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 17734) && (RX_MAX_LENGTH <= 20743)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((Fifo_data >= 146) && (Fifo_data <= 159)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 146) && (Fifo_data <= 159)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 146) && (RxD_dl1 <= 159)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 146) && (RxD_dl1 <= 159)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (MRxD >= 0) && (MRxD <= 242) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD >= 0) && (RxD <= 242) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 6258) && (RX_MAX_LENGTH <= 9649)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 71)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 61)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 46) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 46) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 32) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 46) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 46) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 46) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 91) && (Fifo_data <= 104)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 91) && (RxD_dl1 <= 104)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 91) && (Fifo_data <= 104)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 91) && (RxD_dl1 <= 104)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 32)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 93) && (RxD <= 107) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 93) && (MRxD <= 107) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 93) && (MRxD <= 107) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 93) && (RxD <= 107) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 5)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 3145) && (RX_MAX_LENGTH <= 6074)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 38)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 51)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 58) && (RX_MIN_LENGTH <= 64)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 47) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 31) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 46) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 30) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 45) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 44) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 29) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##2 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 46) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 36)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 32) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 46) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Current_state == 13) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (Current_state == 13) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Current_state == 13) && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 46)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 46)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 2786) && (RX_MAX_LENGTH <= 5449)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (Next_state == 13) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (Next_state == 13)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (Next_state == 13) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Next_state == 13) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 11524) && (RX_MAX_LENGTH <= 14044)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((MRxD >= 122) && (MRxD <= 133)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 122) && (RxD <= 133)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 122) && (RxD <= 133)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 122) && (MRxD <= 133)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15)) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 37) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 34) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 46) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 63)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 47) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 46) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 44) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 32) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 37) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 5685) && (RX_MAX_LENGTH <= 8518)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 4)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 14315) && (RX_MAX_LENGTH <= 16676)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 37)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 108) && (MRxD <= 122) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 108) && (MRxD <= 122) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 108) && (RxD <= 122) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 108) && (RxD <= 122) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30226) && (RX_MAX_LENGTH <= 33736)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 4)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 96) && (RxD_dl1 <= 108)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 96) && (Fifo_data <= 108)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 96) && (RxD_dl1 <= 108)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 96) && (Fifo_data <= 108)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 96) && (MRxD <= 108) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 96) && (MRxD <= 108) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 96) && (RxD <= 108) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 96) && (RxD <= 108) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 14) && (RX_MIN_LENGTH <= 20)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 49) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 48) ##2 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 47) ##3 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 46) ##4 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 35) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 26)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 51)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 36) ##2 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##1 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##2 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 49) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 49) ##2 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 48) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 47) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 49)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 45) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 32) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 31) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 30) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 40) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 39) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 37) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 37) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 109) && (Fifo_data <= 122)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 71) && (RxD_dl1 <= 82)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 109) && (RxD_dl1 <= 122)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 109) && (Fifo_data <= 122)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 71) && (RxD_dl1 <= 82)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 71) && (Fifo_data <= 82)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 71) && (Fifo_data <= 82)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 109) && (RxD_dl1 <= 122)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 2949)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 8712) && (RX_MAX_LENGTH <= 11385)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 109) && (MRxD <= 122) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 109) && (RxD <= 122) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 109) && (MRxD <= 122) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 109) && (RxD <= 122) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 71) && (MRxD <= 82) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 71) && (MRxD <= 82) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 71) && (RxD <= 82) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 71) && (RxD <= 82) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 66) && (RX_MIN_LENGTH <= 70)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 38)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 35) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 63)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 34) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 32) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 63) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 37) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 111)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 163) && (RxD_dl1 <= 208) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 163) && (Fifo_data <= 208) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 37)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 25) ##1 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 36) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 35) ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 24) ##2 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 34) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 33) ##4 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 51) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 51) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 41) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 42) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 52)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 37) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 32)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 63)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 50) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 41) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 30) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 51) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 25) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 50) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 25) ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (Fifo_data >= 0) && (Fifo_data <= 142) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 25) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (MRxD >= 0) && (MRxD <= 142) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_MIN_LENGTH >= 54) && (RX_MIN_LENGTH <= 125) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 142) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD >= 0) && (RxD <= 142) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 2520)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 71) && (RX_MIN_LENGTH <= 74)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 125) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 57) && (RX_MIN_LENGTH <= 125)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 40) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 25)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 54)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 35)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 44) && (IFG_counter <= 53) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 52) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 33) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 32) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 51) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 31) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 50) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 51) ##2 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 36) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 51) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 30) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 24) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 24) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 125) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 65)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 121) && (RxD_dl1 <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 121) && (Fifo_data <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_MIN_LENGTH >= 54) && (RX_MIN_LENGTH <= 125) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 121) && (RxD_dl1 <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 121) && (Fifo_data <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 MCrs_dv) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 Crs_dv ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 MCrs_dv ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 Fifo_full ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 Crs_dv) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 99)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 58) && (RX_MIN_LENGTH <= 126) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MAX_LENGTH >= 33433) && (RX_MAX_LENGTH <= 64882)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 MAC_rx_add_chk_err) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (Fifo_data >= 0) && (Fifo_data <= 132)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && MAC_rx_add_chk_err ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (MRxD >= 0) && (MRxD <= 132) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_MIN_LENGTH >= 68) && (RX_MIN_LENGTH <= 125) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD >= 0) && (RxD <= 132) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD_dl1 >= 0) && (RxD_dl1 <= 132)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 MAC_rx_add_chk_err ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 11) && (IFG_counter <= 18)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 22) ##3 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 23) ##2 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 24) ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 41) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 44)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 42) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 63)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 40) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 34) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 28) ##2 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 35) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 22)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 63)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 29) ##2 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 47)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 38)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 46) ##1 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 45) ##2 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 44) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 43) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 39) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 53) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 51) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 46) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 45) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 50) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 36) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 41)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 26) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 125) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 134) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 134)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 Fifo_full ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (CRC_err ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (CRC_err ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && Fifo_full) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_MAX_LENGTH >= 33433) && (RX_MAX_LENGTH <= 64882) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 broadcast_drop ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (MRxD >= 127) && (MRxD <= 254) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 broadcast_drop ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (Fifo_data >= 127) && (Fifo_data <= 254) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 Fifo_full ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (!RxErr && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && MCrs_dv ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!MRxErr && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RxD_dl1 >= 127) && (RxD_dl1 <= 254) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_MAX_LENGTH >= 35185) && (RX_MAX_LENGTH <= 64882) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && Crs_dv ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 134)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 134) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && Fifo_full) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 MAC_rx_add_chk_err ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 63) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 broadcast_drop) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RxD >= 127) && (RxD <= 254) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 !CRC_err) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 broadcast_drop ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (CRC_err ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (CRC_err ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 98)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 15)) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 15)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!broadcast_drop ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!broadcast_drop ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (!broadcast_drop ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 Crs_dv) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (MRxD >= 0) && (MRxD <= 132)) |-> (Current_state == 13));
assert property(@(posedge Clk) (!broadcast_drop ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 MCrs_dv) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD >= 0) && (RxD <= 132)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MIN_LENGTH >= 68) && (RX_MIN_LENGTH <= 125) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!RxErr ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (Fifo_full ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (CRC_err ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!MRxErr ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RxD >= 127) && (RxD <= 254) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Fifo_full ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Crs_dv ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD >= 0) && (MRxD <= 127)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD >= 0) && (RxD <= 127)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (Fifo_data >= 127) && (Fifo_data <= 254) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD_dl1 >= 127) && (RxD_dl1 <= 254) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 !RxErr ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 !MRxErr ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (MRxD >= 127) && (MRxD <= 254) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (MCrs_dv ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!RxErr ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!MRxErr ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Crs_dv ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (MCrs_dv ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (CRC_err ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 Fifo_full ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Fifo_full ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && MCrs_dv ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 !MRxErr ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 !RxErr ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && Crs_dv ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 MAC_rx_add_chk_err ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 MAC_rx_add_chk_err) |-> (Current_state == 13));
assert property(@(posedge Clk) (CRC_err ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (Crs_dv ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (MCrs_dv ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!broadcast_drop && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 33736) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 !RxErr) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 !CRC_err ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 29774) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 RxErr ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 RxErr ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 !MRxErr) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 CRC_err ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 28)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 MRxErr ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (!CRC_err && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 MRxErr ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (CRC_err ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (MCrs_dv ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Crs_dv ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 56)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 32) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 41)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 26)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 61) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 40) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 25) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 55) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 24) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 39) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 54) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 53) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 23) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 38) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 52) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 37) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 22) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 29) && (IFG_counter <= 36) ##2 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 44) ##2 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 43) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 42) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 44) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 26) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 17) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 17) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 12) && (IFG_counter <= 20) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 33736)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!MRxErr && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (!broadcast_drop && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 127) && (MRxD <= 254)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 broadcast_drop) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 20) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (Crs_dv ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 127) && (RxD <= 254)) |-> (Next_state == 13));
assert property(@(posedge Clk) (MCrs_dv ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && MAC_rx_add_chk_err ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (!RxErr && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 12) && (IFG_counter <= 20) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (CRC_err ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 !MAC_rx_add_chk_err ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34195) && (RX_MAX_LENGTH <= 65113) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (MRxD >= 127) && (MRxD <= 242) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 20) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 117) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (broadcast_drop ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 127) && (RxD <= 254)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 33736)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 127) && (MRxD <= 254)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 117) && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD >= 127) && (RxD <= 242) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34195) && (RX_MAX_LENGTH <= 65113) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (broadcast_drop ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 CRC_err ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 broadcast_drop ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (!MCrs_dv ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!broadcast_drop && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && RxErr) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (MRxD >= 132) && (MRxD <= 254) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (!CRC_err && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!Crs_dv ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 broadcast_drop ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (Fifo_data >= 132) && (Fifo_data <= 254) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && MRxErr) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD_dl1 >= 132) && (RxD_dl1 <= 254) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_MAX_LENGTH >= 36705) && (RX_MAX_LENGTH <= 64882) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD >= 132) && (RxD <= 254) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (!RxErr ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (!MRxErr ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 4) && (RxD <= 118) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (RxErr ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (RxErr ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 4) && (MRxD <= 118) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 29) && (RX_IFG_SET <= 63) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (MRxErr ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (MRxErr ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (MRxErr ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 29) && (RX_IFG_SET <= 63) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (RxErr ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 22) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (!Crs_dv ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (MRxErr ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!MCrs_dv ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 CRC_err ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!broadcast_drop && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!Fifo_full && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && MRxErr) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!CRC_err && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && RxErr) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 !Fifo_full ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (RxErr ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (MRxErr ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (RxErr ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (RxErr ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (MRxErr ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 4) && (RxD <= 118) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 4) && (MRxD <= 118) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 29) && (RX_IFG_SET <= 63) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 10) && (IFG_counter <= 15)) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (!Fifo_full ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!Fifo_full ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MIN_LENGTH >= 73) && (RX_MIN_LENGTH <= 125)) |-> (Current_state == 13));
assert property(@(posedge Clk) (!Crs_dv && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MAX_LENGTH >= 36705) && (RX_MAX_LENGTH <= 64882) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 33736)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 CRC_err) |-> (Current_state == 13));
assert property(@(posedge Clk) (!Crs_dv ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!MCrs_dv ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!MCrs_dv && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (!Crs_dv ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!MCrs_dv ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 62) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 80)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (!Crs_dv && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!Fifo_full ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!MCrs_dv && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_IFG_SET >= 34) && (RX_IFG_SET <= 63) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 !Crs_dv ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (!Fifo_full ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 !Fifo_full) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 !MCrs_dv ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 62) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 57)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 44)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 56) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 43) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 48)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 42) ##2 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 55) ##2 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 29) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 63)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 33)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 47) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 44) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 31) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 30) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 46) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 45) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 32) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 54) ##3 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 41) ##3 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 40) ##4 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 53) ##4 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 21) ##4 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 25)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 41) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 44)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 63)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 51)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 42) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 40) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 32)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 44) && (IFG_counter <= 50) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 30) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 49) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 29) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 48) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 28) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 47) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 20)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 61)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 44) && (IFG_counter <= 50) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 38)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 36) ##2 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 22) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 52) ##2 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 21) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 46) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 29)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 30) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 26) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 51) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 47) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 63)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 52)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 25) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 45)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 44) && (IFG_counter <= 50) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 57) ##1 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 29) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 49) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 53) ##1 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 54)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 26) ##2 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 51) ##2 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 44) ##1 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 52) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 53) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 27) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 117) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 !Crs_dv ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD_dl1 >= 127) && (RxD_dl1 <= 254)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 MRxErr ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 RxErr) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (Fifo_data >= 127) && (Fifo_data <= 254)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (MRxD >= 0) && (MRxD <= 117) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 !CRC_err ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 !MAC_rx_add_chk_err ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (MRxD >= 127) && (MRxD <= 254) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 33736) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 229) && (RX_MAX_LENGTH <= 32524) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Fifo_data >= 0) && (Fifo_data <= 117) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 RxErr ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD >= 0) && (RxD <= 117) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 MRxErr) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 !MCrs_dv ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD >= 127) && (RxD <= 254) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (broadcast_drop ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33092) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 229) && (RX_MAX_LENGTH <= 32524) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD >= 70) && (RxD <= 156) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (Fifo_data >= 70) && (Fifo_data <= 156) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 41702) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MAX_LENGTH >= 22636) && (RX_MAX_LENGTH <= 41702) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RxD_dl1 >= 70) && (RxD_dl1 <= 156) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 54) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 !Crs_dv ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (MRxD >= 70) && (MRxD <= 156) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 !MCrs_dv ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 9) ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 8) && (IFG_counter <= 12) ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 9) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 7) ##4 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 11) ##2 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 9) ##4 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 22) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 !Crs_dv ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 !MCrs_dv ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!Fifo_full ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (!CRC_err && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 456) && (RX_MAX_LENGTH <= 31325) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 22636) && (RX_MAX_LENGTH <= 41702) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_IFG_SET >= 43) && (RX_IFG_SET <= 63) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_IFG_SET >= 44) && (RX_IFG_SET <= 63) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 54) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 80) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!Fifo_full ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (broadcast_drop ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (broadcast_drop ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 18)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 44) && (RX_IFG_SET <= 63)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!Fifo_full && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 21) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD >= 0) && (RxD <= 89)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 117) && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (MRxD >= 0) && (MRxD <= 89)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD_dl1 >= 0) && (RxD_dl1 <= 117) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 !Fifo_full) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_IFG_SET >= 44) && (RX_IFG_SET <= 63) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 26074)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_IFG_SET >= 44) && (RX_IFG_SET <= 63) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 21) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (Fifo_data >= 0) && (Fifo_data <= 89)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 26074)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (MRxD >= 172) && (MRxD <= 254) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 44) && (RX_IFG_SET <= 63)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 254) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (MRxD >= 0) && (MRxD <= 89) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 43) && (RX_IFG_SET <= 63) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RxD >= 172) && (RxD <= 254) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 54) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (Fifo_data >= 172) && (Fifo_data <= 254) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD_dl1 >= 0) && (RxD_dl1 <= 89)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD >= 0) && (RxD <= 89) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 21)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 32)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 20) ##1 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 31) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 46) ##4 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 50)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 19) ##2 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 58) && (IFG_counter <= 63)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 30) ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 47) ##3 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 48) ##2 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 59) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 48) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 44) && (IFG_counter <= 49) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 29) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 28) ##4 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 60) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 31)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 56)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 23) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 50) ##1 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 22) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 40921) && (RX_MAX_LENGTH <= 65113) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 45164) && (RX_MAX_LENGTH <= 64882) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 80)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 63)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 18) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 22)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 19)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MAX_LENGTH >= 22636) && (RX_MAX_LENGTH <= 41702) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 63) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 18) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 45164) && (RX_MAX_LENGTH <= 64882) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 22)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 80)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 63) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (MRxD >= 77) && (MRxD <= 156) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 125) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (Fifo_data >= 172) && (Fifo_data <= 254) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD_dl1 >= 172) && (RxD_dl1 <= 254) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 70) && (Fifo_data <= 142) && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD_dl1 >= 81) && (RxD_dl1 <= 156) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RxD_dl1 >= 77) && (RxD_dl1 <= 156) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RxD >= 77) && (RxD <= 156) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RxD >= 81) && (RxD <= 156) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD_dl1 >= 70) && (RxD_dl1 <= 142) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (MRxD >= 81) && (MRxD <= 156) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (MRxD >= 172) && (MRxD <= 254) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 19)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (Fifo_data >= 77) && (Fifo_data <= 156) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (Fifo_data >= 81) && (Fifo_data <= 156) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RxD >= 172) && (RxD <= 254) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 40921) && (RX_MAX_LENGTH <= 65113) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 162) && (RxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 162) && (MRxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 17032) && (RX_MAX_LENGTH <= 38271) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (MRxD >= 70) && (MRxD <= 156) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD >= 70) && (RxD <= 156) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 39523) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Fifo_data >= 70) && (Fifo_data <= 156) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 172) && (Fifo_data <= 254) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 47)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 44) && (RX_IFG_SET <= 62) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 47)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_IFG_SET >= 44) && (RX_IFG_SET <= 63) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MAX_LENGTH >= 22636) && (RX_MAX_LENGTH <= 41702) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 70) && (RxD_dl1 <= 141)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD_dl1 >= 70) && (RxD_dl1 <= 156) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 26074)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 125) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 172) && (RxD_dl1 <= 254)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 70) && (Fifo_data <= 141) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 162) && (RxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 162) && (MRxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 17032) && (RX_MAX_LENGTH <= 38271) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_MAX_LENGTH >= 27291) && (RX_MAX_LENGTH <= 47255) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 125) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD >= 176) && (MRxD <= 254)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD >= 176) && (RxD <= 254)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 172) && (Fifo_data <= 254) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MAX_LENGTH >= 46503) && (RX_MAX_LENGTH <= 64882)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 172) && (RxD_dl1 <= 254)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 70) && (Fifo_data <= 141) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 47)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 70) && (RxD_dl1 <= 141)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 44) && (RX_IFG_SET <= 62) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_MAX_LENGTH >= 46503) && (RX_MAX_LENGTH <= 64882) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 9) ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 8)) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 12) ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 10) && (IFG_counter <= 13)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 10)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 10) ##3 !broadcast_drop ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 5) ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 7) ##3 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 12)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (Fifo_data >= 172) && (Fifo_data <= 254) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 172) && (MRxD <= 254)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 172) && (RxD <= 254)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 125) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (MRxD >= 172) && (MRxD <= 254) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 47) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD >= 172) && (RxD <= 254) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 41815) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 254) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 80) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MAX_LENGTH >= 46503) && (RX_MAX_LENGTH <= 64882) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 172) && (RxD <= 254)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (MRxD >= 100) && (MRxD <= 176) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD >= 100) && (RxD <= 176) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD >= 0) && (RxD <= 83)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 17) && (RX_IFG_SET <= 37) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 88) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD >= 0) && (MRxD <= 83)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 90) && (RX_MIN_LENGTH <= 125) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 125)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 172) && (MRxD <= 254)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 125) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 44) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 35) ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 31)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 20)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 26)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 22) ##4 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 37)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 24) ##2 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 23) ##3 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 25) ##1 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 29) && (IFG_counter <= 33) ##4 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 36) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 34) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 30) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 19) ##1 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 59) && (IFG_counter <= 63)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 18) ##2 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 49) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 47) ##3 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 50)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 29) ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 58) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 46) ##4 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 42)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 55)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 44) && (IFG_counter <= 48) ##2 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 41) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 28) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 54) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 18)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 30) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 32) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 45) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 40) ##2 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 27) ##4 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 38) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 46) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 41) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 59) && (IFG_counter <= 63)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 39) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 54) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 28)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 29) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 27) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 24) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 26) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 53) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 56) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 23) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 39) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 53) ##2 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 55) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 58)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 40) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 54) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 24) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 40) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 44) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 23)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 53)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 44) && (IFG_counter <= 48)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 31) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 57) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 47) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 29) && (IFG_counter <= 33)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 25) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 58) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 43)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 55) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 38)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 42) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 52) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 52) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 37) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 39) ##3 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 52) ##3 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 22) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 37) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 22) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 38) ##4 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 51) ##4 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 36) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 51) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 21) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 35) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 50) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 20) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 20)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 25)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 23) ##2 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 21) ##4 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 29) && (IFG_counter <= 33) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 39)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 35) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 32) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 44)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 19) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 34) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 50) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 53) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 54) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 49)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 52) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 49) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 52) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 34) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 56)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 31) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 55) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 51) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 30) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 30)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 58)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 49) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 59) && (IFG_counter <= 63)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 37)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 57)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 38)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 47) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 25)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 55)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 58) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 54) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 56) ##2 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 50)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 52) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 55) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 34) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 31) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 26) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 27) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 51) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 35) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 32) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 36) ##2 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 38)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 31) ##2 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 30)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 59) && (IFG_counter <= 63)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 40) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 39) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50546) && (RX_MAX_LENGTH <= 65113) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 132) && (MRxD <= 196) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 132) && (RxD <= 196) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 132) && (MRxD <= 196) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD_dl1 >= 180) && (RxD_dl1 <= 254) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 52019) && (RX_MAX_LENGTH <= 64882)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 132) && (RxD <= 196) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD >= 180) && (RxD <= 254) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 20)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (Fifo_data >= 180) && (Fifo_data <= 254) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD_dl1 >= 0) && (RxD_dl1 <= 83) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 83) && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 125)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (MRxD >= 180) && (MRxD <= 254) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_IFG_SET >= 43) && (RX_IFG_SET <= 63)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 125) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 83) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 22) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 132) && (RxD <= 196) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50546) && (RX_MAX_LENGTH <= 65113) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 132) && (MRxD <= 196) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 132) && (MRxD <= 196) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_MAX_LENGTH >= 52019) && (RX_MAX_LENGTH <= 64882) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 24) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 34) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 132) && (RxD <= 196) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 52019) && (RX_MAX_LENGTH <= 64882)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 20)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 80) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 88)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MAX_LENGTH >= 46503) && (RX_MAX_LENGTH <= 64882) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 20639) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 105) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 12) && (IFG_counter <= 15)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 12) && (IFG_counter <= 15)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 192) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 192) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (Fifo_data >= 46) && (Fifo_data <= 103)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD_dl1 >= 46) && (RxD_dl1 <= 103)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 76) && (RxD_dl1 <= 153) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 0) && (RxD <= 72)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_MAX_LENGTH >= 27291) && (RX_MAX_LENGTH <= 47255) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD >= 46) && (RxD <= 103) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 34)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 197) && (RxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 0) && (MRxD <= 72)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_MAX_LENGTH >= 52019) && (RX_MAX_LENGTH <= 64882) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MAX_LENGTH >= 52019) && (RX_MAX_LENGTH <= 64882) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 47) && (RX_IFG_SET <= 63) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 34) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (MRxD >= 46) && (MRxD <= 103) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 76) && (Fifo_data <= 153) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 197) && (RxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 76) && (RxD_dl1 <= 153) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 192) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 76) && (Fifo_data <= 153) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 192) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 0) && (RxD <= 72)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MAX_LENGTH >= 52019) && (RX_MAX_LENGTH <= 64882)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MIN_LENGTH >= 92) && (RX_MIN_LENGTH <= 125) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (Fifo_data >= 100) && (Fifo_data <= 156)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 45) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 57) && (RX_MIN_LENGTH <= 77)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD_dl1 >= 100) && (RxD_dl1 <= 156)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD >= 58) && (RxD <= 103)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 34)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 92) && (RX_MIN_LENGTH <= 125)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_IFG_SET >= 18) && (RX_IFG_SET <= 37) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 16958) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_MAX_LENGTH >= 52019) && (RX_MAX_LENGTH <= 64882) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 88) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 34) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 20639)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_MAX_LENGTH >= 33433) && (RX_MAX_LENGTH <= 47255) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD >= 100) && (RxD <= 156) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 0) && (MRxD <= 72)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (MRxD >= 100) && (MRxD <= 156) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD >= 58) && (MRxD <= 103)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 47) && (RX_IFG_SET <= 63) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD_dl1 >= 181) && (RxD_dl1 <= 254)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 188) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 183) && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MIN_LENGTH >= 54) && (RX_MIN_LENGTH <= 80) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (Fifo_data >= 181) && (Fifo_data <= 254)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54347) && (RX_MAX_LENGTH <= 64882) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (MRxD >= 46) && (MRxD <= 89) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (Fifo_data >= 88) && (Fifo_data <= 156) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (Fifo_data >= 46) && (Fifo_data <= 89)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 188) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD_dl1 >= 88) && (RxD_dl1 <= 156) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD >= 181) && (RxD <= 254) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD_dl1 >= 46) && (RxD_dl1 <= 89)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD >= 88) && (RxD <= 156) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD_dl1 >= 117) && (RxD_dl1 <= 183) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_IFG_SET >= 17) && (RX_IFG_SET <= 32) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (MRxD >= 88) && (MRxD <= 156) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (MRxD >= 181) && (MRxD <= 254) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD >= 46) && (RxD <= 89) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD >= 0) && (RxD <= 62) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD_dl1 >= 103) && (RxD_dl1 <= 156) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (Fifo_data >= 103) && (Fifo_data <= 156) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 16958) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (MRxD >= 103) && (MRxD <= 156) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 33736) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (MRxD >= 46) && (MRxD <= 89) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (MRxD >= 0) && (MRxD <= 62) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RxD >= 103) && (RxD <= 156) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD_dl1 >= 46) && (RxD_dl1 <= 89) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD >= 58) && (MRxD <= 100)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 80)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RxD >= 46) && (RxD <= 89) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD >= 58) && (RxD <= 100)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_MAX_LENGTH >= 33433) && (RX_MAX_LENGTH <= 47255) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_IFG_SET >= 20) && (RX_IFG_SET <= 37)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 20639) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54347) && (RX_MAX_LENGTH <= 64882) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (Fifo_data >= 46) && (Fifo_data <= 89) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (Fifo_data >= 0) && (Fifo_data <= 62) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 33736) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 62) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_IFG_SET >= 46) && (RX_IFG_SET <= 63) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 15204)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 41)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 54)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 7) ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 7)) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 8) ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 7) ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 11) ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 9) ##1 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 9)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 9) ##3 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 40) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 29) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 33)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 24) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 54) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 53) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 41) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 55) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 25) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 39) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 56) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 38) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 60) && (IFG_counter <= 63)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 40) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 48)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 23) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 6) ##1 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 8) ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 5) ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 7) ##4 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 4) ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 4) ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 6) ##3 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 11)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 53)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 56) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 42) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 53) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 54) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 40) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 36) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 55) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 41) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 34)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 34) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 59) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 58) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 35) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 44) && (IFG_counter <= 47) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 46) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 27) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 45) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 26) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 25) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 44) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 58)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 24) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (MRxD >= 103) && (MRxD <= 172) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (MRxD >= 58) && (MRxD <= 103) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 62)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD_dl1 >= 103) && (RxD_dl1 <= 172)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (MRxD >= 58) && (MRxD <= 103)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 197) && (RxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 62) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 24)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 4) && (RxD <= 70) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Fifo_data >= 58) && (Fifo_data <= 103) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 18) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD_dl1 >= 58) && (RxD_dl1 <= 103) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 89) && (Fifo_data <= 168) && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16235) && (RX_MAX_LENGTH <= 32524) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 85) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 4) && (MRxD <= 70) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MAX_LENGTH >= 52019) && (RX_MAX_LENGTH <= 64882)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD >= 103) && (RxD <= 172) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD >= 58) && (RxD <= 103) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 64) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD >= 58) && (RxD <= 103)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (Fifo_data >= 103) && (Fifo_data <= 172)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 11)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 84) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 80)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 64) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD_dl1 >= 89) && (RxD_dl1 <= 168) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 16958)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 80) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 207) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 207) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 25) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 197) && (RxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 80) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 16958)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 11)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16235) && (RX_MAX_LENGTH <= 32524) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD >= 103) && (MRxD <= 143)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 24) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 24) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 4) && (RxD <= 70) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD >= 103) && (RxD <= 143)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD_dl1 >= 156) && (RxD_dl1 <= 207) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 62) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 64) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 64) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 62) && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 156) && (Fifo_data <= 207) && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 62)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 16958) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MAX_LENGTH >= 52019) && (RX_MAX_LENGTH <= 64882) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 11) && (RX_IFG_SET <= 22) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_IFG_SET >= 20) && (RX_IFG_SET <= 34)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD >= 58) && (MRxD <= 89)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 54) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD >= 58) && (RxD <= 89)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MAX_LENGTH >= 35185) && (RX_MAX_LENGTH <= 47255)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD_dl1 >= 58) && (RxD_dl1 <= 103) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 24)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 103) && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 4) && (MRxD <= 70) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 18) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_IFG_SET >= 11) && (RX_IFG_SET <= 22) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 62) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 25) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!Too_short) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!Too_short) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 111) && (Fifo_data <= 168) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 111) && (RxD_dl1 <= 168) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 9) && (RX_IFG_SET <= 20) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 64) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 208) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 64) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 64) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD >= 0) && (RxD <= 62) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 33736)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 20639) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 62) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 111) && (MRxD <= 156)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (Fifo_data >= 111) && (Fifo_data <= 172) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_MAX_LENGTH >= 33433) && (RX_MAX_LENGTH <= 47255) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 65) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD >= 111) && (RxD <= 172) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 208) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (MRxD >= 103) && (MRxD <= 156) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 11) && (RX_IFG_SET <= 22) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD_dl1 >= 111) && (RxD_dl1 <= 172)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 156) && (Fifo_data <= 201) && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD_dl1 >= 156) && (RxD_dl1 <= 201) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 25) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (MRxD >= 111) && (MRxD <= 172) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 255) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD_dl1 >= 103) && (RxD_dl1 <= 156)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 65) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 153) && (RxD_dl1 <= 203) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (Fifo_data >= 103) && (Fifo_data <= 156)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD >= 103) && (RxD <= 156) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (MRxD >= 111) && (MRxD <= 172) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD_dl1 >= 111) && (RxD_dl1 <= 172) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD >= 111) && (RxD <= 172) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MAX_LENGTH >= 31594) && (RX_MAX_LENGTH <= 41702) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 255) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 204) && (RxD_dl1 <= 255) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 64) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 153) && (Fifo_data <= 203) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Fifo_data >= 0) && (Fifo_data <= 62) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (Fifo_data >= 111) && (Fifo_data <= 172)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 16958) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 16958)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (MRxD >= 0) && (MRxD <= 62) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 56) && (RX_MIN_LENGTH <= 84) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 111) && (RxD <= 156)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16334) && (RX_MAX_LENGTH <= 33092) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 204) && (Fifo_data <= 255) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 29) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 162) && (RxD <= 207) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 9) && (RX_IFG_SET <= 20) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 111) && (Fifo_data <= 168) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 111) && (RxD_dl1 <= 168) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 162) && (MRxD <= 207) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 20) && (RX_IFG_SET <= 39) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 36705) && (RX_MAX_LENGTH <= 47255) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 111) && (MRxD <= 156)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 29774) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 11) && (RX_IFG_SET <= 22) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 208) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 168) && (Fifo_data <= 207) && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_IFG_SET >= 37) && (RX_IFG_SET <= 51)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 208) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD_dl1 >= 168) && (RxD_dl1 <= 207) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 111) && (RxD <= 156)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 11) && (RX_IFG_SET <= 20) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 25) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 64) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 65) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 64) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 65) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 20) && (RX_IFG_SET <= 39) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 25) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 102) && (Fifo_data <= 141) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 103) && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD >= 58) && (RxD <= 89) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_IFG_SET >= 54) && (RX_IFG_SET <= 63) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Fifo_data >= 58) && (Fifo_data <= 89) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 29774) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 11) && (RX_IFG_SET <= 22) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 89) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD >= 103) && (RxD <= 156)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 29774) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 102) && (RxD_dl1 <= 141)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_IFG_SET >= 54) && (RX_IFG_SET <= 63) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD_dl1 >= 58) && (RxD_dl1 <= 103) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 60) && (Fifo_data <= 123) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 60) && (RxD_dl1 <= 123) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 25) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 25) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 29774)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 58) && (RxD_dl1 <= 89)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 17) && (RX_IFG_SET <= 29) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 11) && (RX_IFG_SET <= 22) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 54) && (RX_IFG_SET <= 63)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 172) && (RxD_dl1 <= 214)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 16958) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD_dl1 >= 58) && (RxD_dl1 <= 89) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MAX_LENGTH >= 33433) && (RX_MAX_LENGTH <= 47255) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 172) && (Fifo_data <= 214) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (MRxD >= 103) && (MRxD <= 156)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (MRxD >= 58) && (MRxD <= 89) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 11) && (RX_IFG_SET <= 22) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD >= 127) && (RxD <= 176) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_IFG_SET >= 54) && (RX_IFG_SET <= 63) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 111) && (Fifo_data <= 156) && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 89) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 35) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 102) && (Fifo_data <= 141) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 53) && (MRxD <= 102) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 98) && (RX_MIN_LENGTH <= 125)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 60) && (Fifo_data <= 123) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 53) && (RxD <= 102) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 60) && (RxD_dl1 <= 123) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 101)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_IFG_SET >= 43) && (RX_IFG_SET <= 51) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 58) && (RxD_dl1 <= 89)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 34) && (RX_MIN_LENGTH <= 59)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (MRxD >= 127) && (MRxD <= 176) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD >= 155) && (RxD <= 201)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 29774)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 43) && (RX_IFG_SET <= 51) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 172) && (Fifo_data <= 214) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 172) && (RxD_dl1 <= 214)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 102) && (RxD_dl1 <= 141)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 54) && (RX_IFG_SET <= 63)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 29774) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD_dl1 >= 111) && (RxD_dl1 <= 156) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_IFG_SET >= 43) && (RX_IFG_SET <= 51) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD >= 155) && (MRxD <= 201)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 53) && (RxD <= 102) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 35) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 53) && (MRxD <= 102) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 18)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 33) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 29) && (IFG_counter <= 31) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 23)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 26)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 22) ##1 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 32) ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 20) ##3 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 22) ##4 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 25) ##1 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 35)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 36) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 29)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 19) ##4 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 24)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 32)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 23) ##3 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 30) ##4 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 24) ##2 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 34)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 37)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 35) ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 34) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 33) ##4 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 21)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 21) ##2 1) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 61) && (IFG_counter <= 63)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 57)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 58)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 58) && (IFG_counter <= 60)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 43) ##2 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 54) ##4 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 55) ##3 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 50)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 55)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 41) ##4 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 56) ##2 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 44)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 59) && (IFG_counter <= 61)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 45)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 42)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 42) ##3 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 48)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 47)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 57) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 44) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 18)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 59)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 28) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 44) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 26) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 43) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 56) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 32) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 41)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 59) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 26)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 29)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 57) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 41) && (IFG_counter <= 43) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 44)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 47) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 42) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 42) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 58) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 48)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 27) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 25) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 57) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 58) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 55) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 33)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 40) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 45) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 44) && (IFG_counter <= 46) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 61) && (IFG_counter <= 63)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 58) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 29) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 41) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 28) && (IFG_counter <= 30) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 44) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 25) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 41) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 56)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 56) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 56) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 27) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 29) && (IFG_counter <= 31) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 60) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 26) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 59) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 48) && (IFG_counter <= 50) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 35) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 49) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 34) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 19) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 17) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 32) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 46) && (IFG_counter <= 48) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 47) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 33) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 18) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 52)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 59) && (IFG_counter <= 61) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 57) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 41)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 44)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 38) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 37) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 59) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 60) && (IFG_counter <= 62) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 58) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 57) && (IFG_counter <= 59) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 58) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 36) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 40) && (IFG_counter <= 42) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 56) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 41) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 35) && (IFG_counter <= 37) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 55) && (IFG_counter <= 57) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 58) && (IFG_counter <= 60) ##3 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 33)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 55) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 36) && (IFG_counter <= 38) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 58) && (IFG_counter <= 60)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 40) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 54) && (IFG_counter <= 56) ##4 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 61) && (IFG_counter <= 63)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 39) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 58)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 32) && (IFG_counter <= 34) ##4 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 53) && (IFG_counter <= 55) ##3 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 50) && (IFG_counter <= 52)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 33)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 35) ##3 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 52) && (IFG_counter <= 54) ##4 1) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 105) && (Fifo_data <= 154) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 105) && (RxD_dl1 <= 154) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 214) && (MRxD <= 254)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 157) && (RxD_dl1 <= 205) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 18249) && (RX_MAX_LENGTH <= 31325) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD_dl1 >= 102) && (RxD_dl1 <= 142) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 37)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD >= 117) && (RxD <= 172) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 46)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 29774)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 156) && (Fifo_data <= 207) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Fifo_data >= 102) && (Fifo_data <= 142) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 23) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 44) && (RX_IFG_SET <= 51)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 54)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 37) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 0) && (MRxD <= 49)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD >= 111) && (RxD <= 156)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 20) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD_dl1 >= 117) && (RxD_dl1 <= 172) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29739) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_IFG_SET >= 44) && (RX_IFG_SET <= 50) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 102) && (Fifo_data <= 142) && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 157) && (Fifo_data <= 205) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (MRxD >= 156) && (MRxD <= 207) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (MRxD >= 102) && (MRxD <= 142) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD_dl1 >= 102) && (RxD_dl1 <= 142) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 214) && (RxD_dl1 <= 254)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 156) && (RxD_dl1 <= 207)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_IFG_SET >= 44) && (RX_IFG_SET <= 51) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 214) && (RxD <= 254)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_IFG_SET >= 13) && (RX_IFG_SET <= 22)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD_dl1 >= 156) && (RxD_dl1 <= 207) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD >= 156) && (RxD <= 207) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Fifo_data >= 117) && (Fifo_data <= 172) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 214) && (Fifo_data <= 254) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_IFG_SET >= 22) && (RX_IFG_SET <= 32) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Fifo_data >= 156) && (Fifo_data <= 207) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 46) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD >= 102) && (RxD <= 142) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (MRxD >= 117) && (MRxD <= 172) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 16)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_IFG_SET >= 44) && (RX_IFG_SET <= 51) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 0) && (RxD <= 49)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (MRxD >= 111) && (MRxD <= 156)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 20) && (RX_IFG_SET <= 39) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 105) && (Fifo_data <= 154) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 35) && (RX_IFG_SET <= 49) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 105) && (RxD_dl1 <= 154) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 131) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 131) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 32) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD >= 214) && (RxD <= 254)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (Fifo_data >= 172) && (Fifo_data <= 201) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 44) && (RX_IFG_SET <= 51)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 18) && (IFG_counter <= 20) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 214) && (MRxD <= 254)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 214) && (Fifo_data <= 254) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 46)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 46) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 23) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD_dl1 >= 214) && (RxD_dl1 <= 254) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 16)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD >= 214) && (MRxD <= 254)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD_dl1 >= 172) && (RxD_dl1 <= 201) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 37) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RxD >= 214) && (RxD <= 254) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 37) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 214) && (RxD_dl1 <= 254)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 156) && (Fifo_data <= 207) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 34) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 46) && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 46) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RxD >= 172) && (RxD <= 201) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 0) && (MRxD <= 49)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 54) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (MRxD >= 172) && (MRxD <= 201) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 46) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (Fifo_data >= 214) && (Fifo_data <= 254) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 0) && (RxD <= 49)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 54) && (RX_IFG_SET <= 63) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 214) && (RxD <= 254)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 26) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 156) && (RxD_dl1 <= 207)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (MRxD >= 214) && (MRxD <= 254) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 131) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 131) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 46) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 32) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 35) && (RX_IFG_SET <= 49) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 20) && (RX_IFG_SET <= 39) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 8) && (IFG_counter <= 9)) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter >= 10) && (IFG_counter <= 11)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 6) ##4 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 106) && (Fifo_data <= 147) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 106) && (RxD_dl1 <= 147) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (MRxD >= 172) && (MRxD <= 207) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Fifo_data >= 172) && (Fifo_data <= 207) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_IFG_SET >= 54) && (RX_IFG_SET <= 63) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MAX_LENGTH >= 60572) && (RX_MAX_LENGTH <= 64882) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MAX_LENGTH >= 33433) && (RX_MAX_LENGTH <= 41702) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Fifo_data >= 0) && (Fifo_data <= 32) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 18249) && (RX_MAX_LENGTH <= 29394) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_IFG_SET >= 43) && (RX_IFG_SET <= 51)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MAX_LENGTH >= 46503) && (RX_MAX_LENGTH <= 56220) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 20) && (RX_IFG_SET <= 39) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 40) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD >= 0) && (RxD <= 46) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (MRxD >= 0) && (MRxD <= 49)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD >= 0) && (RxD <= 49)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 36) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (MRxD >= 0) && (MRxD <= 32) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 36) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 32) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD_dl1 >= 172) && (RxD_dl1 <= 214)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD >= 172) && (RxD <= 214) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 32) && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MAX_LENGTH >= 59581) && (RX_MAX_LENGTH <= 64882) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 156) && (MRxD <= 201)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (Fifo_data >= 172) && (Fifo_data <= 214)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 89) && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RX_IFG_SET >= 13) && (RX_IFG_SET <= 22) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 127) && (RxD <= 156)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 37)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD_dl1 >= 0) && (RxD_dl1 <= 32) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD >= 172) && (RxD <= 207) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD >= 0) && (RxD <= 32) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 127) && (MRxD <= 156)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD_dl1 >= 0) && (RxD_dl1 <= 46) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (Fifo_data >= 0) && (Fifo_data <= 46) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 156) && (RxD <= 201)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (MRxD >= 0) && (MRxD <= 46) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD_dl1 >= 172) && (RxD_dl1 <= 207) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD_dl1 >= 58) && (RxD_dl1 <= 89) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (MRxD >= 172) && (MRxD <= 214) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MAX_LENGTH >= 20639) && (RX_MAX_LENGTH <= 29774) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 13) && (RX_IFG_SET <= 22)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 106) && (RxD_dl1 <= 147) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 8) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 117) && (MRxD <= 162) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 101) && (RxD_dl1 <= 152) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 111) && (Fifo_data <= 156) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 101) && (Fifo_data <= 152) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 106) && (Fifo_data <= 147) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 117) && (RxD <= 162) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 35) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 111) && (RxD_dl1 <= 156) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 117) && (RxD <= 162) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 127) && (MRxD <= 156)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 8) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (MRxD >= 117) && (MRxD <= 142) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 168) && (Fifo_data <= 192) && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 6) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD_dl1 >= 168) && (RxD_dl1 <= 192) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 156) && (RxD <= 201)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 54) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD >= 176) && (MRxD <= 201)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RX_IFG_SET >= 13) && (RX_IFG_SET <= 22)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD >= 117) && (RxD <= 142) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_MAX_LENGTH >= 9243) && (RX_MAX_LENGTH <= 16958) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD >= 176) && (RxD <= 201)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_IFG_SET >= 54) && (RX_IFG_SET <= 63) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 (RX_IFG_SET >= 15) && (RX_IFG_SET <= 25) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 37) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 36) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 156) && (MRxD <= 201)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 36) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 15) && (RX_IFG_SET <= 22) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 117) && (MRxD <= 162) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 127) && (RxD <= 156)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 44) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 35) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 54) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 45) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 45) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 54) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 34) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 48) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 34) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 35) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 0) && (RxD <= 32)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 34) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 3) && (RxD_dl1 <= 54) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 219) && (Fifo_data <= 254) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD >= 132) && (RxD <= 156) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_IFG_SET >= 54) && (RX_IFG_SET <= 63)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 219) && (RxD_dl1 <= 254)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 156) && (RxD_dl1 <= 192)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 3) && (Fifo_data <= 54) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 52) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (MRxD >= 132) && (MRxD <= 156) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 172) && (RxD <= 201)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 156) && (Fifo_data <= 192) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 0) && (MRxD <= 32)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 52) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD_dl1 >= 132) && (RxD_dl1 <= 156) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 74) && (MRxD <= 116) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 48) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 74) && (RxD <= 116) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Fifo_data >= 132) && (Fifo_data <= 156) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 172) && (MRxD <= 201)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 25) && (RX_IFG_SET <= 43) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 172) && (MRxD <= 201)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 219) && (RxD_dl1 <= 254)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 156) && (Fifo_data <= 192) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 0) && (RxD <= 32)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD >= 0) && (MRxD <= 49)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 0) && (MRxD <= 32)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 156) && (RxD_dl1 <= 192)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 219) && (Fifo_data <= 254) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD >= 100) && (RxD <= 127)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD >= 100) && (MRxD <= 127)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD_dl1 >= 200) && (RxD_dl1 <= 223) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 172) && (RxD <= 201)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 13) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 200) && (Fifo_data <= 223) && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD >= 0) && (RxD <= 49)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 94)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 52) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 25) && (RX_IFG_SET <= 43) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 74) && (RxD <= 116) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 74) && (MRxD <= 116) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 3) && (Fifo_data <= 54) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 3) && (RxD_dl1 <= 54) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 52) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 31)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 20)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 52)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 39)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 56) && (IFG_counter <= 57)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MAX_LENGTH >= 10718) && (RX_MAX_LENGTH <= 16958) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 5) && (RxD <= 49) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 33) && (RX_IFG_SET <= 47) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (MRxD >= 219) && (MRxD <= 254) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 172) && (RxD <= 192)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD >= 219) && (RxD <= 254) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MAX_LENGTH >= 10718) && (RX_MAX_LENGTH <= 16958) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MAX_LENGTH >= 33433) && (RX_MAX_LENGTH <= 37906)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 25) && (RX_IFG_SET <= 37) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MAX_LENGTH >= 10718) && (RX_MAX_LENGTH <= 16958)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 15)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD_dl1 >= 219) && (RxD_dl1 <= 254)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (Fifo_data >= 219) && (Fifo_data <= 254)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 47) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 201) && (RxD_dl1 <= 223)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 5) && (MRxD <= 49) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 16) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 201) && (Fifo_data <= 223) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 172) && (MRxD <= 192)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!Too_short) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 201) && (RxD_dl1 <= 223)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 59)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MAX_LENGTH >= 46503) && (RX_MAX_LENGTH <= 55735) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 172) && (MRxD <= 192)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 201) && (Fifo_data <= 223) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 15)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 16) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 33) && (RX_IFG_SET <= 47) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH >= 105) && (RX_MIN_LENGTH <= 125)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 41) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 172) && (RxD <= 192)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 41) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 5) && (MRxD <= 49) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 41) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 5) && (RxD <= 49) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 41) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data == 104)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 == 104)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 == 104)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data == 104)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 83) && (RX_MIN_LENGTH <= 104) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54347) && (RX_MAX_LENGTH <= 55822) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 46) && (MRxD <= 62)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 233) && (Fifo_data <= 254) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 233) && (MRxD <= 254)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 41) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 5) && (RxD <= 26) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 5) && (MRxD <= 26) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 9243) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 141) && (Fifo_data <= 168) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 46) && (RxD <= 62)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 9243)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 201) && (MRxD <= 223)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 233) && (RxD_dl1 <= 254)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 201) && (RxD <= 223)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 141) && (RxD_dl1 <= 168) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 233) && (RxD <= 254)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 7276) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD_dl1 >= 233) && (RxD_dl1 <= 254)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 233) && (MRxD <= 254)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 201) && (MRxD <= 223)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 201) && (RxD <= 223)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 233) && (RxD <= 254)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 46) && (MRxD <= 62)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 141) && (RxD_dl1 <= 168) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 46) && (RxD <= 62)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) && (RxD_dl1 >= 233) && (RxD_dl1 <= 254) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 233) && (Fifo_data <= 254) && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 233) && (Fifo_data <= 254) && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 141) && (Fifo_data <= 168) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 34) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54347) && (RX_MAX_LENGTH <= 55822) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 5) && (RxD <= 26) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 5) && (MRxD <= 26) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter == 1) ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 6) ##4 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 103) && (RxD <= 117)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 35) && (Fifo_data <= 70) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 19) && (RxD <= 36) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 21) && (MRxD <= 32) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 35) && (RxD_dl1 <= 70) ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 44) && (RX_IFG_SET <= 47) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 21) && (RxD <= 32) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RX_MAX_LENGTH >= 2356) && (RX_MAX_LENGTH <= 9243) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 19) && (MRxD <= 36) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 103) && (MRxD <= 117)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (RxD >= 141) && (RxD <= 156) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 44) && (RX_IFG_SET <= 47) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (RxD >= 103) && (RxD <= 117)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 (MRxD >= 141) && (MRxD <= 156) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 29) && (MRxD >= 103) && (MRxD <= 117)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 21) && (MRxD <= 32) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 21) && (RxD <= 32) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 19) && (RxD <= 36) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 19) && (MRxD <= 36) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 == 67)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data == 67)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data == 67)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 == 67)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((IFG_counter == 26)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter == 36)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter == 37)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter == 25)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter == 26) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter == 43) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter == 49)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter == 50)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter == 54) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 38)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter == 59) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 52)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 51)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 39)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter == 62)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 48) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter == 63)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 58) ##2 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 60)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (Fifo_data >= 194) && (Fifo_data <= 215)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RxD_dl1 >= 194) && (RxD_dl1 <= 215)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 57) ##3 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 56) ##4 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 56) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 30)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 27) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter == 54) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 28) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter == 45)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter == 59) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 44) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter == 42) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter == 37) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter == 41) ##4 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter == 43) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 40) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 194) && (MRxD <= 215) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 61) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 26) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) && (RxD >= 194) && (RxD <= 215) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 31) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 26) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter == 55) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 60) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 47) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 43) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 55)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 57)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 26) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 15) && (Fifo_data <= 20) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 61)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD_dl1 >= 15) && (RxD_dl1 <= 20)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 46)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 50)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 52)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 56)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 58)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 26) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 210) && (RxD_dl1 <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 210) && (Fifo_data <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter == 16) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (Fifo_data >= 102) && (Fifo_data <= 117) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 45) && (RX_IFG_SET <= 47) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 15) && (MRxD <= 26) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (MRxD >= 102) && (MRxD <= 117) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 (RxD_dl1 >= 102) && (RxD_dl1 <= 117) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 21) && (MRxD <= 26) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) && (RxD >= 102) && (RxD <= 117) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter == 24) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 21) && (RxD <= 26) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 15) && (RxD <= 26) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_IFG_SET == 31) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter == 16) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_IFG_SET == 31)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 45) && (RX_IFG_SET <= 47) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 15) && (RxD <= 26) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 21) && (MRxD <= 26) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 15) && (MRxD <= 26) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 21) && (RxD <= 26) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 !CRC_err ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MAX_LENGTH >= 23627) && (RX_MAX_LENGTH <= 31325)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 !MRxErr ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (Fifo_data >= 141) && (Fifo_data <= 187) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 252) && (IFG_counter == 4) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 36) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 98) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 51) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD_dl1 >= 4) && (RxD_dl1 <= 112) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MIN_LENGTH >= 75) && (RX_MIN_LENGTH <= 108)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 60) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 54291) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 !RxErr ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD >= 4) && (RxD <= 112) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MIN_LENGTH >= 75) && (RX_MIN_LENGTH <= 108)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!CRC_err && (IFG_counter == 4) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD_dl1 >= 164) && (RxD_dl1 <= 252) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MAX_LENGTH >= 13991) && (RX_MAX_LENGTH <= 24240) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 51) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!CRC_err && (IFG_counter == 4) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MAX_LENGTH >= 23627) && (RX_MAX_LENGTH <= 31325)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 !RxErr ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 252) && (IFG_counter == 4) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 !CRC_err ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD_dl1 >= 4) && (RxD_dl1 <= 112) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 !CRC_err) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 54291) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (MRxD >= 4) && (MRxD <= 112) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD_dl1 >= 164) && (RxD_dl1 <= 252) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 60) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (Fifo_data >= 4) && (Fifo_data <= 112) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD_dl1 >= 141) && (RxD_dl1 <= 187) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 !CRC_err) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (MRxD >= 4) && (MRxD <= 112) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MAX_LENGTH >= 13991) && (RX_MAX_LENGTH <= 24240) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (Fifo_data >= 4) && (Fifo_data <= 112) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD_dl1 >= 141) && (RxD_dl1 <= 187) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD >= 141) && (RxD <= 187) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 !MRxErr ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (MRxD >= 141) && (MRxD <= 187) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (Fifo_data >= 141) && (Fifo_data <= 187) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD >= 141) && (RxD <= 187) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 36) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 98) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (MRxD >= 141) && (MRxD <= 187) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD >= 4) && (RxD <= 112) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((Fifo_data == 211)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 211)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 211)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data == 211)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD == 0) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RxD == 0) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((MRxD == 0) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((MRxD == 0) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RxD == 211) ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD == 211) ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 28013) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 28013) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 28013) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 28013) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((MRxD >= 156) && (MRxD <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 156) && (MRxD <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 156) && (RxD <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 156) && (RxD <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Current_state >= 1) && (Current_state <= 8)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##3 (MRxD >= 85) && (MRxD <= 102) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##3 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##3 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##2 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##2 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##2 (MRxD >= 85) && (MRxD <= 102) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##1 (MRxD >= 85) && (MRxD <= 102) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 63) ##2 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##3 (MRxD >= 85) && (MRxD <= 102) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##3 (MRxD >= 85) && (MRxD <= 102) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##2 (MRxD >= 85) && (MRxD <= 102) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 24) && (IFG_counter <= 62) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##3 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##2 (MRxD >= 85) && (MRxD <= 102) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##1 (MRxD >= 85) && (MRxD <= 102) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 63) ##2 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##2 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##1 (MRxD >= 85) && (MRxD <= 102) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 48) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) && (RX_MIN_LENGTH >= 76) && (RX_MIN_LENGTH <= 96) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 139) && (Fifo_data <= 191) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 58) && (RxD_dl1 <= 122) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 122) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) && (RxD_dl1 >= 139) && (RxD_dl1 <= 191) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RX_MAX_LENGTH >= 59516) && (RX_MAX_LENGTH <= 61785) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##3 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RX_MAX_LENGTH >= 23353) && (RX_MAX_LENGTH <= 25419)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##2 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (Fifo_data == 194)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RX_IFG_SET >= 12) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65276) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RxD_dl1 == 194)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) && (RxD == 194) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD == 194) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RX_MAX_LENGTH >= 5240) && (RX_MAX_LENGTH <= 9823)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RxD >= 53) && (RxD <= 102) ##2 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 53) && (MRxD <= 102) ##2 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 1430) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 53) && (MRxD <= 104) ##2 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 53) && (RxD <= 104) ##2 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 131) ##2 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 131) ##2 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 37) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##2 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##2 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##2 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 63) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 245) && (RxD_dl1 <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((Fifo_data >= 245) && (Fifo_data <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 42) && (IFG_counter <= 63) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (MRxD >= 15) && (MRxD <= 16)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (RxD >= 15) && (RxD <= 16)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MAX_LENGTH >= 4369) && (RX_MAX_LENGTH <= 4387)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data == 15) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD_dl1 == 15)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH >= 74) && (RX_MIN_LENGTH <= 76)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 21) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 130) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 130) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 84) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 84) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 7276) && (RX_MAX_LENGTH <= 13531) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 245) && (RxD_dl1 <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 245) && (Fifo_data <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD_dl1 == 88)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data == 141) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD == 88) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 == 141) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (Fifo_data == 88)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (MRxD == 88) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54347) && (RX_MAX_LENGTH <= 54985) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54347) && (RX_MAX_LENGTH <= 54985) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 == 141) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data == 141) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD == 88)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (MRxD == 88)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 !MCrs_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 !broadcast_drop ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 !broadcast_drop ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_MAX_LENGTH >= 52527) && (RX_MAX_LENGTH <= 54291) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 broadcast_drop ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 !Crs_dv ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD_dl1 >= 247) && (RxD_dl1 <= 252) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD >= 174) && (RxD <= 189) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_IFG_SET >= 11) && (RX_IFG_SET <= 20) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 !MRxErr ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 !MRxErr ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!broadcast_drop && (IFG_counter == 4) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 broadcast_drop ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (Fifo_data >= 85) && (Fifo_data <= 112) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 !RxErr ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 !Crs_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 91) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD_dl1 >= 85) && (RxD_dl1 <= 112) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (MRxD >= 141) && (MRxD <= 144) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 !RxErr ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_MAX_LENGTH >= 2511) && (RX_MAX_LENGTH <= 19679) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((Fifo_data >= 247) && (Fifo_data <= 252) && (IFG_counter == 4) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && MAC_rx_add_chk_err ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 MRxErr ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_IFG_SET >= 11) && (RX_IFG_SET <= 20) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD_dl1 >= 85) && (RxD_dl1 <= 112) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (MRxD >= 174) && (MRxD <= 189) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_MAX_LENGTH >= 2511) && (RX_MAX_LENGTH <= 19679) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 !Crs_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_MAX_LENGTH >= 52527) && (RX_MAX_LENGTH <= 54291) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD >= 174) && (RxD <= 189) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_IFG_SET == 28) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((Fifo_data >= 247) && (Fifo_data <= 252) && (IFG_counter == 4) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD >= 141) && (RxD <= 144) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 !MCrs_dv ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD_dl1 >= 141) && (RxD_dl1 <= 144) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 MRxErr ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!broadcast_drop && (IFG_counter == 4) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && MAC_rx_add_chk_err ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (MRxD >= 141) && (MRxD <= 144) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 RxErr ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (Fifo_data >= 141) && (Fifo_data <= 144) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD_dl1 >= 247) && (RxD_dl1 <= 252) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 5) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 !MCrs_dv ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MAX_LENGTH >= 13991) && (RX_MAX_LENGTH <= 19299) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_IFG_SET >= 39) && (RX_IFG_SET <= 51) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_MAX_LENGTH >= 16650) && (RX_MAX_LENGTH <= 33087) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 57) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 !MCrs_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 5) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_IFG_SET == 28) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 !Crs_dv ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_IFG_SET >= 39) && (RX_IFG_SET <= 51) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MAX_LENGTH >= 13991) && (RX_MAX_LENGTH <= 19299) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD_dl1 >= 141) && (RxD_dl1 <= 144) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 RxErr ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (Fifo_data >= 85) && (Fifo_data <= 112) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 57) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD >= 141) && (RxD <= 144) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 91) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (Fifo_data >= 141) && (Fifo_data <= 144) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (MRxD >= 174) && (MRxD <= 189) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_MAX_LENGTH >= 16650) && (RX_MAX_LENGTH <= 33087) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (MRxD >= 172) && (MRxD <= 180) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RxD_dl1 >= 174) && (RxD_dl1 <= 189)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 108)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (MRxD >= 172) && (MRxD <= 180) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MAX_LENGTH >= 23627) && (RX_MAX_LENGTH <= 27738)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (MRxD >= 85) && (MRxD <= 112) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MAX_LENGTH >= 23627) && (RX_MAX_LENGTH <= 27738)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (Fifo_data >= 172) && (Fifo_data <= 180) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 !Crs_dv) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD >= 172) && (RxD <= 180) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 !Crs_dv) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD >= 85) && (RxD <= 112) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 MAC_rx_add_chk_err ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 !Crs_dv ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 Fifo_full) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (MRxD >= 85) && (MRxD <= 112) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 MAC_rx_add_chk_err ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 !MCrs_dv) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 108)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 !broadcast_drop) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 !MCrs_dv ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (Fifo_data >= 172) && (Fifo_data <= 180) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD >= 172) && (RxD <= 180) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (Fifo_data >= 174) && (Fifo_data <= 189)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (Fifo_data >= 174) && (Fifo_data <= 189)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 180) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_IFG_SET >= 35) && (RX_IFG_SET <= 55)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 180) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 Fifo_full) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 !MCrs_dv) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 !Crs_dv ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 !broadcast_drop) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 !MCrs_dv ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_IFG_SET >= 35) && (RX_IFG_SET <= 55)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD >= 85) && (RxD <= 112) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RxD_dl1 >= 174) && (RxD_dl1 <= 189)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 0) ##1 CRC_err) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((Fifo_data == 0) ##1 CRC_err) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RxD_dl1 == 0) ##1 CRC_err) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data == 0) ##1 CRC_err) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 126) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 126) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 19112) && (RX_MAX_LENGTH <= 24085)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 89)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 19112) && (RX_MAX_LENGTH <= 24085)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 89)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RxD >= 84) && (RxD <= 118) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 28013) && (RX_MAX_LENGTH <= 32953) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 28013) && (RX_MAX_LENGTH <= 32953) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RxD >= 84) && (RxD <= 118) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 84) && (MRxD <= 118) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 84) && (MRxD <= 118) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 84) && (RxD_dl1 <= 118) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 84) && (Fifo_data <= 118) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 25107) && (RX_MAX_LENGTH <= 25414) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 25107) && (RX_MAX_LENGTH <= 25414) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 84) && (RxD_dl1 <= 118) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 84) && (Fifo_data <= 118) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 98) && (Fifo_data <= 150) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 98) && (Fifo_data <= 150) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 103) && (RxD_dl1 <= 154) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 103) && (Fifo_data <= 154) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 98) && (RxD_dl1 <= 150) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 98) && (RxD_dl1 <= 150) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 103) && (Fifo_data <= 154) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 103) && (RxD_dl1 <= 154) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) ##1 (Next_state == 13) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 1522) && (RX_MAX_LENGTH <= 12768)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 37) && (RxD_dl1 <= 40)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 138) && (RxD <= 139)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 37) && (RxD_dl1 <= 40)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 138) && (RxD <= 139)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 26)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((MRxD == 191) ##1 (Next_state == 13) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 37) && (Fifo_data <= 40)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 26)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 138) && (MRxD <= 139)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 1522) && (RX_MAX_LENGTH <= 12768)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 138) && (MRxD <= 139)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 37) && (Fifo_data <= 40)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD == 191) ##1 (Next_state == 13) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 46) && (RX_IFG_SET <= 48)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 46) && (RX_IFG_SET <= 48)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 37) && (Fifo_data <= 40) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 37) && (Fifo_data <= 40) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 37) && (MRxD <= 40) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 37) && (RxD_dl1 <= 40) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 37) && (MRxD <= 40) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 8) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 37) && (MRxD <= 40) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 37) && (RxD <= 40) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 37) && (RxD <= 40) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 37) && (MRxD <= 40) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 8) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 37) && (RxD <= 40) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 37) && (RxD <= 40) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 37) && (RxD_dl1 <= 40) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 11568) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 107) && (Fifo_data <= 118) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 125) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 8) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 107) && (RxD <= 118) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 107) && (RxD <= 118) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 125) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 26) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 107) && (RxD_dl1 <= 118) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 107) && (RxD_dl1 <= 118) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 107) && (Fifo_data <= 118) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 11568) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 107) && (MRxD <= 118) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 125) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 107) && (MRxD <= 118) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 11568) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 26) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 107) && (RxD <= 118) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 107) && (Fifo_data <= 118) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 125) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 11568) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 107) && (RxD <= 118) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 8) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 107) && (RxD_dl1 <= 118) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 107) && (Fifo_data <= 118) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 107) && (RxD_dl1 <= 118) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 107) && (MRxD <= 118) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 107) && (MRxD <= 118) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 125) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 125) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 125) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 125) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((MRxD == 211) ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD == 211) ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD == 191) ##1 (Next_state == 13) ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RxD == 191) ##1 (Next_state == 13) ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 48) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20743) && (RX_MAX_LENGTH <= 41910) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 18912) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323)) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 166) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 64) && (Fifo_data <= 129) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126)) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 61) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 114) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191)) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (!Fifo_full ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 2808)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Next_state == 8)) |-> (Current_state == 1));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !RxErr && (MRxD == 0)) |-> Reset);
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 208) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (!Crs_dv && (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 198) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 114) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD == 175) && broadcast_drop) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 32092) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12)) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (!MCrs_dv && (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 80) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (Fifo_full ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !MRxErr && (MRxD == 0)) |-> Reset);
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Next_state >= 9) && (Next_state <= 13) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 71) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (!Crs_dv && !MAC_rx_add_chk_err && (MRxD == 0)) |-> Reset);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD == 0) && (RX_IFG_SET == 0)) |-> Reset);
assert property(@(posedge Clk) ((Current_state == 8)) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 32408) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 64) && (RxD_dl1 <= 129) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 66) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 198) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (Fifo_data_end) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 81) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !broadcast_drop && (MRxD == 0)) |-> Reset);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Next_state == 9)) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 79) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (!MCrs_dv && (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 157) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 204) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (!Too_short && (MRxD == 0)) |-> Reset);
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET == 44) && (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 184) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20634) && (RX_MAX_LENGTH <= 41815) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 187) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 64) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data == 0) && (MRxD == 0)) |-> Reset);
assert property(@(posedge Clk) ((RxD_dl1 >= 175) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (CRC_err ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (!MCrs_dv && (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD == 0) && (RxD_dl1 == 0)) |-> Reset);
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 25407) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 48) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data == 119) && (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD == 0) && (RX_MIN_LENGTH == 0)) |-> Reset);
assert property(@(posedge Clk) ((Fifo_data >= 204) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Current_state == 9)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 208) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 86) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Current_state == 8)) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD == 175) && broadcast_drop) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (Fifo_full ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (Fifo_data_err) |-> Fifo_data_err);
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 14) && (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD == 175) && (Rx_pkt_err_type_rmon == 0)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 0)) |-> Reset);
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 129) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (!Crs_dv && (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951)) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 66) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##4 (RxD == 175) && CRC_err) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 32408) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 18912) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 157) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 30) && (RX_MIN_LENGTH <= 61) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562)) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (!CRC_err && !MAC_rx_add_chk_err && (MRxD == 0)) |-> Reset);
assert property(@(posedge Clk) ((Current_state == 9)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET == 44) && (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 61) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 129) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 48) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (Reset) |-> Reset);
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Current_state == 1)) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD == 175) && (Rx_pkt_err_type_rmon == 0)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##4 (RxD == 175) && CRC_err) |-> Fifo_data_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211)) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 63) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 14) && (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 119) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 166) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (!Crs_dv && (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 37) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 129) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD == 175) && broadcast_drop) |-> (Current_state == 9));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !MCrs_dv && (MRxD == 0)) |-> Reset);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 48) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17)) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (Fifo_data_err) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 193) && (RxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD == 175) && (RxD_dl1 == 119)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 2808)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (CRC_err ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191)) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 14) && (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 25407) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 81) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET == 44) && (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 119) && (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 22282) && (RX_MAX_LENGTH <= 43200) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 64) && (Fifo_data <= 129) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (CRC_err ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 187) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Next_state == 1)) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD == 175) && (Rx_pkt_err_type_rmon == 0)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 80) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 129) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 119) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 32092) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 129) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 193) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 129) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211)) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 64) && (RxD_dl1 <= 129) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 2808)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 175) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 18912) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126)) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 79) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 119) && (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##4 (RxD == 175) && CRC_err) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 61) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD == 175) && (RxD_dl1 == 119)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1)) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Next_state == 8)) |-> (Next_state == 8));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 40406)) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (!broadcast_drop ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD == 175) && (RxD_dl1 == 119)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 28) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 40406)) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 22282) && (RX_MAX_LENGTH <= 43200) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Current_state == 9)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (Fifo_data_end) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 61) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 184) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Next_state == 9)) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (broadcast_drop ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (Fifo_data_err) |-> Fifo_data_end);
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (Fifo_data_end) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 48) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 (Fifo_data >= 0) && (Fifo_data <= 123) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 116) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) && (RX_MIN_LENGTH >= 66) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 82) && (RX_MIN_LENGTH <= 105) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 86) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 87) && (RX_MIN_LENGTH <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) && RxErr ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) (RxErr ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 2808) ##2 1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 !CRC_err) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) && MAC_rx_add_chk_err ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 123) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 62) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 78) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) && (RxD_dl1 >= 1) && (RxD_dl1 <= 116) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (Next_state >= 8) && (Next_state <= 13) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 54) && (MRxD <= 107) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 75) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 90) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 64) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 75) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (Rx_pkt_err_type_rmon == 0)) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 75) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 191) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 75) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RxD_dl1 >= 179) && (RxD_dl1 <= 255) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Next_state >= 9) && (Next_state <= 13) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (Next_state == 13) && (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Current_state >= 8) && (Current_state <= 13) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33410) && (RX_MAX_LENGTH <= 49580) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (MRxD >= 123) && (MRxD <= 255) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 83) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 Fifo_full) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 205) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 53) && (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 70) && (RxD <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) && (RxD >= 0) && (RxD <= 123) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 Crs_dv ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 42) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RxD_dl1 == 85)) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 45) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 37) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 131) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 53) && (RxD_dl1 <= 104) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 193) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##1 1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 51) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 34) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 78) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 208) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 131) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 53) && (Fifo_data <= 104) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 64) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 58) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 24) && (RX_MIN_LENGTH <= 52) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 83) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 105) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) (!CRC_err ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 131) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) (!MRxErr ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RxD == 212) ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 58) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 63) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 195) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (MCrs_dv ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 122) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 163) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (MCrs_dv ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 54) && (MRxD <= 104) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 83) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 RxErr) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 75) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 61) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##4 (RxD == 175) && CRC_err) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) && (RxD == 85) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 75) ##4 (RxD == 175) && CRC_err) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 58) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (Fifo_full ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 24) && (RX_MIN_LENGTH <= 52) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (Rx_pkt_err_type_rmon == 0)) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 84) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 75) ##4 (RxD == 175) && CRC_err) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 56) && (RxD_dl1 <= 107) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 82) && (RX_MIN_LENGTH <= 105) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 51) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##4 (RxD == 175) && CRC_err) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) && (RxD == 85) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 58) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (Next_state >= 8) && (Next_state <= 13) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 163) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 57) && (RxD_dl1 <= 120) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 162) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54004) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 68) && (MRxD <= 132) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 44) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Current_state == 8)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 83) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13506) && (RX_MAX_LENGTH <= 25849) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38744) && (RX_MAX_LENGTH <= 42886) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 131) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 61) && (MRxD <= 112) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 83) && (RxD_dl1 <= 164) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 54) && (RxD <= 107) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 43) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (Fifo_full ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 73) && (Fifo_data <= 111) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 57) && (Fifo_data <= 120) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 43) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 86) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Fifo_data >= 179) && (Fifo_data <= 255) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 105) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 64) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 75) ##4 (RxD == 175) && CRC_err) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 15) && (RX_IFG_SET <= 28) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (MRxD == 212)) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 51) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 122) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (RX_MIN_LENGTH == 69)) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 61) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 40) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14664) ##2 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 41048) ##3 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 MAC_rx_add_chk_err ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##1 !CRC_err ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##1 !broadcast_drop ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 61) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 51) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Current_state >= 8) && (Current_state <= 13) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (!broadcast_drop && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 69) && (MRxD <= 134) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 121) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data == 53) && (RxD == 85) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 42) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 !MCrs_dv) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) && (RX_IFG_SET == 24) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 127) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 56) && (Fifo_data <= 107) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 !MCrs_dv) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RxD == 212)) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 54) && (MRxD <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 127) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 46) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (Fifo_data == 85)) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 58) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 205) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 58) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RX_MIN_LENGTH == 36)) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 83) && (Fifo_data <= 164) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 193) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126) ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 41048) ##4 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RxD == 212) ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 93) && (MRxD <= 174) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 131) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 53) && (RX_IFG_SET == 24) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 53) && (MRxD == 85) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 46) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (Fifo_data == 85)) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562)) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14664) ##2 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 55246) ##4 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 MRxErr) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17040) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 121) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 40) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 83) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 121) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 65) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 RxErr ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (MRxD == 212) ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 41) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) && RxErr ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 61) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 54) && (RX_MIN_LENGTH <= 89) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 65) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 40) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 208) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 195) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 52) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 34) && (RX_IFG_SET <= 46) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 52) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 57) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 86) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 32) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 (Rx_pkt_err_type_rmon == 0)) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 (RxD_dl1 == 53)) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 MCrs_dv ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 195) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 2) && (RxD <= 121) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 193) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 75) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 MRxErr ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 55246) ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) && RxErr ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 92) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RxD_dl1 >= 179) && (RxD_dl1 <= 255) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##1 MCrs_dv ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 121) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (Crs_dv ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##2 !Crs_dv ##2 1) |-> (Next_state == 1));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RX_IFG_SET == 40)) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 35156) && (RX_MAX_LENGTH <= 51060) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 78) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 2808) ##1 1) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 18) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 82) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 57) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 65) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 32) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 78) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 92) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 52) && (RX_MIN_LENGTH <= 81) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 66) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Fifo_data >= 179) && (Fifo_data <= 255) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38597) && (RX_MAX_LENGTH <= 51925) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 RxErr ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 64) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 46) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (RxD == 119)) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (!MRxErr ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 54) && (MRxD <= 107) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 54) && (RxD <= 104) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (Crs_dv ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 63) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 MCrs_dv ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 34) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data == 53) && (MRxD == 85) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 53) && (Fifo_data <= 104) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 MAC_rx_add_chk_err) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 41048) ##3 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 65) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 51) && (RxD_dl1 <= 102) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (!MCrs_dv ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (RX_MIN_LENGTH == 69)) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Fifo_data >= 123) && (Fifo_data <= 255) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 61) && (RxD <= 112) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD == 175) && (RX_MIN_LENGTH == 14)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 Crs_dv ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RX_IFG_SET == 40) ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data == 53) && (RX_MIN_LENGTH == 47) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD == 201) && (RxD_dl1 == 195) ##4 1) |-> (Next_state == 1));
assert property(@(posedge Clk) (!CRC_err && (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 MCrs_dv ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 46) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 34) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 4216) ##4 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 RxErr) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 MAC_rx_add_chk_err ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 !Fifo_full) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) && (Rx_pkt_err_type_rmon == 0) ##4 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD >= 69) && (RxD <= 134) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 RxErr) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##3 1) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (Current_state == 9));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (!broadcast_drop ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323)) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 52) && (RX_MIN_LENGTH <= 81) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RX_MIN_LENGTH == 36) ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 176) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 66) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 24) && (RX_MIN_LENGTH <= 52) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 71) && (RxD_dl1 == 195) ##4 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 36) && (RX_MIN_LENGTH <= 58) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 86) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 70) && (MRxD <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 54) && (MRxD <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET == 31) && (RxD_dl1 == 195) ##4 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) && MRxErr ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) (MRxErr ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 35518) && (RX_MAX_LENGTH <= 51565) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) && MAC_rx_add_chk_err ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 46) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 131) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 83) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 82) && (Fifo_data <= 148) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 58) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (MRxD == 212)) |-> (Next_state == 8));
assert property(@(posedge Clk) (!MRxErr ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 191) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Next_state == 9)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 34923) && (RX_MAX_LENGTH <= 51060) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (MRxErr ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52590) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##3 1) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 122) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 == 195) && MCrs_dv ##4 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 56) && (RxD_dl1 <= 107) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 RxErr ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 99) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (Fifo_full ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 22) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RxD >= 123) && (RxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 34) && (RX_IFG_SET <= 46) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##3 RxErr ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 65) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 193) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 158) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 !CRC_err) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) && RxErr ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (!Crs_dv ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) && CRC_err ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50493) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 58) && (RxD_dl1 <= 111) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD == 201) && (RxD_dl1 == 195) ##4 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 153) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14664) ##4 1) |-> Fifo_data_err);
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##3 Crs_dv ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (RxErr ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##1 RxErr ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 205) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 129) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14664) ##4 1) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 75) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data == 53) && (RX_MIN_LENGTH == 47) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 Crs_dv) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data == 53) && (RX_MIN_LENGTH == 47) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 87) && (RX_MIN_LENGTH <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 255) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 129) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 78) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 MAC_rx_add_chk_err ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 192) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 203) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (MCrs_dv ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 62) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 Fifo_full ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 126) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 90) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33022) && (RX_MAX_LENGTH <= 65244) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 61) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD == 175) && broadcast_drop) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##4 (RxD == 175) && CRC_err) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 195) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 MRxErr) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 105) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 70) && (MRxD <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 126) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (!CRC_err ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 123) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 34) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 86) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RxD_dl1 == 85)) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 68) && (MRxD <= 132) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Fifo_data >= 123) && (Fifo_data <= 255) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET >= 29) && (RX_IFG_SET <= 63) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 162) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 68) && (RxD <= 132) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 127) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RxD >= 123) && (RxD <= 255) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 40804) && (RX_MAX_LENGTH <= 65244) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 35156) && (RX_MAX_LENGTH <= 51060) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34682) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 51) && (RxD_dl1 <= 101) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 51) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 119) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 65) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 RxErr ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 41048) ##4 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 MRxErr ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 116) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##3 1) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 163) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 101) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 159) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 121) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 54) && (MRxD <= 107) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (Current_state == 9));
assert property(@(posedge Clk) (Crs_dv ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126) ##2 1) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 40406) ##1 1) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 35518) && (RX_MAX_LENGTH <= 51565) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 121) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (Crs_dv ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (RX_IFG_SET == 3)) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 55) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (RxErr ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 24) && (RX_MIN_LENGTH <= 52) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 83) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 195) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 51) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RX_MIN_LENGTH == 36)) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 122) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17040) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 255) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 159) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 71) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 63) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (Fifo_full ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 40) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 24) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (Crs_dv ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 75) ##4 (RxD == 175) && CRC_err) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 90) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##3 MCrs_dv ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##2 !MAC_rx_add_chk_err ##2 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (MRxErr ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (MRxErr ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 92) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 MCrs_dv) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##3 MAC_rx_add_chk_err ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 129) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (MRxD == 119)) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 176) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RxD_dl1 >= 179) && (RxD_dl1 <= 255) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 71) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (Next_state == 13) && (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD == 175) && (Rx_pkt_err_type_rmon == 0)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 57) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 83) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33022) && (RX_MAX_LENGTH <= 49580) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 68) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 32) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 163) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 RxErr ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##4 (RxD == 175) && CRC_err) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 51) && (RxD_dl1 <= 102) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 83) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Fifo_data >= 179) && (Fifo_data <= 255) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 !CRC_err) |-> (Next_state == 1));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 93) && (RxD <= 174) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 15) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (!CRC_err && (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 63) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) && CRC_err ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 69) && (RxD <= 134) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 54) && (RxD <= 107) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 126) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42690) && (RX_MAX_LENGTH <= 65462) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42690) && (RX_MAX_LENGTH <= 53853) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33410) && (RX_MAX_LENGTH <= 49580) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 39753) && (RX_MAX_LENGTH <= 52790) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 34923) && (RX_MAX_LENGTH <= 51060) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 15) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (!CRC_err ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (RxErr ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 102) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 66) && (Fifo_data <= 131) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 92) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 56) && (Fifo_data <= 107) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 30) && (RX_MIN_LENGTH <= 62) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 60) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 !CRC_err ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 75) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 54) && (Fifo_data <= 102) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 159) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 35) && (Fifo_data <= 70) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 55246) ##4 1) |-> (Next_state == 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 162) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17040) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 83) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (MCrs_dv ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 119) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 74) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 18) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 163) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Next_state >= 9) && (Next_state <= 13) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Next_state == 9)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (Fifo_data_end) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 159) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 63) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 40) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 159) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (MCrs_dv ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126) ##2 1) |-> Fifo_data_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) && MRxErr ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 75) ##4 (RxD == 175) && CRC_err) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) && CRC_err ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 43) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 90) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42690) && (RX_MAX_LENGTH <= 65462) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 153) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42690) && (RX_MAX_LENGTH <= 53853) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33410) && (RX_MAX_LENGTH <= 65462) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 34923) && (RX_MAX_LENGTH <= 51060) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 162) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 40406) ##1 1) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33022) && (RX_MAX_LENGTH <= 49580) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (MCrs_dv ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 74) && (MRxD <= 156) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 50) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD == 175) && (RX_IFG_SET == 44)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 126) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (Fifo_data_err) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 68) && (MRxD <= 132) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 191) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 127) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 52) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14664) ##4 1) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 208) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 129) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 163) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 121) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (MRxD == 212) ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 !broadcast_drop ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 191) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##2 !MCrs_dv ##2 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14664) ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (MCrs_dv ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Current_state >= 8) && (Current_state <= 13) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 35156) && (RX_MAX_LENGTH <= 51060) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (Crs_dv ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 75) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 69) && (RxD <= 134) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (MRxErr ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 122) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 2) && (MRxD <= 121) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 74) && (RxD <= 156) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 39753) && (RX_MAX_LENGTH <= 52790) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 101) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 39753) && (RX_MAX_LENGTH <= 52790) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 35156) && (RX_MAX_LENGTH <= 51060) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 195) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 43) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 159) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 62) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) && (RX_IFG_SET == 24) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 24) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 39753) && (RX_MAX_LENGTH <= 52790) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (!MCrs_dv && (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 MRxErr ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##2 (RX_IFG_SET == 35) ##2 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33410) && (RX_MAX_LENGTH <= 49580) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 163) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 57) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (Rx_pkt_err_type_rmon == 0)) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 68) && (MRxD <= 132) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (MRxD >= 123) && (MRxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 119) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41192) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (!CRC_err ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 102) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126) ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 92) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RxD_dl1 == 85) ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13506) && (RX_MAX_LENGTH <= 25849) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 40406) ##3 1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 57) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 73) && (RxD_dl1 <= 111) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (!RxErr ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 57) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##4 (RxD == 175) && CRC_err) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (Fifo_data == 85) ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 40406) ##1 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14664) ##3 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 65) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 68) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 130) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 38) && (RX_MIN_LENGTH <= 60) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13506) && (RX_MAX_LENGTH <= 25849) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##4 (RxD == 175) && CRC_err) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 16) && (RX_IFG_SET <= 36) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) (MCrs_dv ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) && (RxD_dl1 >= 1) && (RxD_dl1 <= 116) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (MRxD >= 123) && (MRxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 126) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 75) && (Fifo_data <= 156) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126) ##2 1) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 46) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (Crs_dv ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (!RxErr ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 84) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 43) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 83) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (MRxD >= 123) && (MRxD <= 255) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Current_state >= 8) && (Current_state <= 13) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Next_state >= 9) && (Next_state <= 13) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RxD_dl1 >= 179) && (RxD_dl1 <= 255) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 65) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33022) && (RX_MAX_LENGTH <= 49580) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 93) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 40) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33022) && (RX_MAX_LENGTH <= 49580) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 129) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 78) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 191) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 66) && (RxD_dl1 <= 131) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RxD >= 123) && (RxD <= 255) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET >= 29) && (RX_IFG_SET <= 63) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 35) && (RxD_dl1 <= 70) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33410) && (RX_MAX_LENGTH <= 65462) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175) && (Next_state == 13)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Fifo_data >= 123) && (Fifo_data <= 255) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Fifo_data >= 179) && (Fifo_data <= 255) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 54) && (RxD <= 107) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 65) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RxD >= 123) && (RxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33022) && (RX_MAX_LENGTH <= 65244) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 129) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 51) && (RxD_dl1 <= 101) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 126) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 61) && (RxD <= 112) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (Fifo_full ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) (RxErr ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 18912) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 68) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 119) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##4 (MRxD == 175) && CRC_err) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 129) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 68) && (RxD <= 132) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 195) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (Next_state >= 8) && (Next_state <= 13) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 40804) && (RX_MAX_LENGTH <= 65244) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (Next_state >= 8) && (Next_state <= 13) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 68) && (RxD <= 132) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 162) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 34923) && (RX_MAX_LENGTH <= 51060) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 121) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 86) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 162) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 74) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET >= 29) && (RX_IFG_SET <= 63) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 39921) && (RX_MAX_LENGTH <= 52790) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 162) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 61) && (MRxD <= 112) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 54) && (RxD <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RxD == 212)) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 40804) && (RX_MAX_LENGTH <= 65244) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 38) && (RX_MIN_LENGTH <= 60) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (MCrs_dv ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 74) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 == 195) && Crs_dv ##4 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (Next_state == 13) && (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 159) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 61) && (MRxD <= 112) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 32408) && (RX_MAX_LENGTH <= 65466) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 208) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 86) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 92) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 127) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 162) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 30) && (RX_MIN_LENGTH <= 62) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 51) && (RxD_dl1 <= 102) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 75) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 75) ##4 (RxD == 175) && CRC_err) |-> Fifo_data_end);
assert property(@(posedge Clk) (MCrs_dv ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 MAC_rx_add_chk_err ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 193) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##3 MRxErr ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 121) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 121) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 127) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 37) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 51) && (RxD_dl1 <= 101) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 126) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 57) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 !Fifo_full && (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 15) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 MRxErr ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (broadcast_drop ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 78) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (Crs_dv ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 131) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 RxErr) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 119) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (Fifo_data == 212)) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 40) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 74) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 57) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 40406) ##2 1) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 191) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50488) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 203) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##3 (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 60) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 64) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 56) && (RxD_dl1 <= 107) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 192) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 30) && (RX_MIN_LENGTH <= 62) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 57) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 191) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 39595) && (RX_MAX_LENGTH <= 44881) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 46) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38744) && (RX_MAX_LENGTH <= 42886) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 111) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 39921) && (RX_MAX_LENGTH <= 52790) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 75) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (!RxErr ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 39595) && (RX_MAX_LENGTH <= 44881) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##2 (RxD == 84) ##2 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 !Crs_dv) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##1 Crs_dv ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42690) && (RX_MAX_LENGTH <= 53853) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 24) && (RX_MIN_LENGTH <= 52) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 Fifo_full) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 121) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##1 Crs_dv ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 Fifo_full) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 56) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##2 (MRxD == 84) ##2 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##1 MRxErr ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) && (RxD == 85) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) && MRxErr ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 (RX_MIN_LENGTH == 47)) |-> (Next_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 68) && (RxD <= 132) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 64) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33410) && (RX_MAX_LENGTH <= 65462) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 51) && (RxD_dl1 <= 99) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 (RX_IFG_SET == 24)) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (!CRC_err && (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 MRxErr) |-> (Current_state == 8));
assert property(@(posedge Clk) (!CRC_err ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42690) && (RX_MAX_LENGTH <= 65462) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 83) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (!CRC_err ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 54) && (RxD <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 55) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 39595) && (RX_MAX_LENGTH <= 44881) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 !Crs_dv) |-> (Current_state == 8));
assert property(@(posedge Clk) (Fifo_full ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 101) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 MRxErr ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 (Fifo_data == 53)) |-> (Next_state == 1));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##2 (Fifo_data == 26) ##2 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 (RxD == 85)) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 163) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 (MRxD == 85)) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 RxErr) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 58) && (RX_MIN_LENGTH <= 93) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) && MRxErr ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 61) && (RxD <= 112) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 (Rx_pkt_err_type_rmon == 0) ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) && (MRxD == 85) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 29) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##4 1) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 56) && (Fifo_data <= 107) ##4 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 195) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 (MRxD == 26) ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 54) && (RX_MIN_LENGTH <= 89) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RxD_dl1 == 85) ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 48) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 (RX_MIN_LENGTH == 56) ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##3 (RX_MIN_LENGTH == 48) ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 (Fifo_data == 201) ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##1 MCrs_dv ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 52) && (RX_MIN_LENGTH <= 81) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##2 (Rx_pkt_err_type_rmon == 0) ##2 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (RX_IFG_SET == 3)) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RX_IFG_SET == 40) ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) && (RX_IFG_SET == 24) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 84) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 (RxD_dl1 == 201) ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 (RxD == 26) ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RxD >= 70) && (RxD <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RX_MIN_LENGTH == 36) ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) && (RX_MIN_LENGTH == 47) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (RxD_dl1 == 212)) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##2 (RxD_dl1 == 26) ##2 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 36194) && (RX_MAX_LENGTH <= 51565) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 83) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Current_state == 0) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 105) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 131) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 MRxErr) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (Fifo_data == 212)) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) (!broadcast_drop && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 40406)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) && CRC_err ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33410) && (RX_MAX_LENGTH <= 65462) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 (Fifo_data >= 0) && (Fifo_data <= 123) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##1 !CRC_err ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##1 !broadcast_drop ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14664) ##3 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 78) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 38) && (RX_MIN_LENGTH <= 60) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 51) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 MAC_rx_add_chk_err ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) && (RxD >= 0) && (RxD <= 123) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (RxD_dl1 == 212)) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 51) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##2 (RX_MIN_LENGTH == 91) ##2 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (Rx_pkt_err_type_rmon == 0)) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) && (Rx_pkt_err_type_rmon == 0) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 32408) && (RX_MAX_LENGTH <= 65466) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 158) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 129) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) (!CRC_err && (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##1 (RX_IFG_SET == 36) ##3 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET >= 29) && (RX_IFG_SET <= 63) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 45) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 39921) && (RX_MAX_LENGTH <= 52790) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 52) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 MRxErr ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##1 RxErr ##1 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##4 MRxErr) |-> (Next_state == 1));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 Fifo_full) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 RxErr ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) (!MRxErr ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17040) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (Crs_dv ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 69) && (MRxD <= 134) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20936) && (RX_MAX_LENGTH <= 42049) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 193) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 59) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 75) && (RxD_dl1 <= 156) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 159) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 102) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MAX_LENGTH >= 39921) && (RX_MAX_LENGTH <= 52790) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 71) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (Fifo_full ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 122) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (Fifo_full ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (RxD == 119)) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 40) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 40406) ##1 1) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) && (RX_MIN_LENGTH >= 66) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 74) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 36) && (RX_MIN_LENGTH <= 58) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 62) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 2808)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) (!RxErr ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 75) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 75) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 74) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Current_state == 8)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38783) && (RX_MAX_LENGTH <= 51802) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 69) && (MRxD <= 134) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 130) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 Crs_dv ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 41) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (Crs_dv ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 56) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 84) ##4 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 41048) ##2 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 25) && (RX_IFG_SET <= 43) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) (MRxErr ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (MCrs_dv ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Fifo_data >= 123) && (Fifo_data <= 255) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 69) && (RxD <= 134) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##1 MRxErr ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52671) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 122) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 121) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 121) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 93) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 MRxErr ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data == 53) ##2 (MRxD == 119)) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41910) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 32) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 59) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (Crs_dv ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 75) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 69) && (MRxD <= 134) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 65) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (Next_state >= 9) && (Next_state <= 13) ##1 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 90) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 24) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 53) && (RxD_dl1 <= 104) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) && (RX_MIN_LENGTH >= 66) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 40406)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 63) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 54) && (RX_MIN_LENGTH <= 89) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) && (Rx_pkt_err_type_rmon == 0) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##3 (RxD_dl1 == 84) ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RX_IFG_SET == 40)) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33410) && (RX_MAX_LENGTH <= 49580) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 54) && (RxD_dl1 <= 102) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 83) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126) ##4 1) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 34) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 129) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 53) && (MRxD == 85) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52790) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##1 (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (Fifo_data == 85) ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 205) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126) ##3 1) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD_dl1 >= 191) && (RxD_dl1 <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) && (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##3 (RX_IFG_SET == 56) ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 90) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 18) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##3 (Fifo_data == 84) ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 121) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (!broadcast_drop ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18) ##1 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38744) && (RX_MAX_LENGTH <= 42886) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33022) && (RX_MAX_LENGTH <= 65244) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 126) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##3 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) (RxErr ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##3 (RxD == 53) ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34682) && (RX_MAX_LENGTH <= 51060) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) ##2 !Fifo_full && (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 119) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD == 175) && (RxD_dl1 == 119)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 71) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (Fifo_full ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33022) && (RX_MAX_LENGTH <= 65244) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 58) ##4 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 82) && (RxD_dl1 <= 148) ##4 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RxD_dl1 == 195) ##3 (MRxD == 53) ##1 1) |-> (Next_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 64) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (Fifo_full ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> Rx_apply_rmon_tmp);
assert property(@(posedge Clk) ((Fifo_data == 119) && (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 48) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 RxErr ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 129) ##3 Rx_apply_rmon) |-> Rx_apply_rmon_tmp_pl1);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (!Crs_dv && (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 122) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 163) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 70) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 22) && (RX_IFG_SET <= 42) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (Rx_pkt_err_type_rmon == 0)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 121) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 18) && (RX_MIN_LENGTH <= 38) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##2 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126) ##2 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14664) ##3 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##3 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14664) ##4 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 41048) ##4 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (MRxErr ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126) ##1 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 36) && (RX_MIN_LENGTH <= 58) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 39) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 101) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 41) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 58) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 65) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (!Fifo_full && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 51) && (RxD_dl1 <= 102) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 70) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 40406) ##2 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 121) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 123) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 126) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 50) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 69) && (RX_MIN_LENGTH <= 96) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 57) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 158) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 158) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 41) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 116) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 54) && (RxD <= 107) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42690) && (RX_MAX_LENGTH <= 65462) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42690) && (RX_MAX_LENGTH <= 53853) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 63) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) && (RxD_dl1 >= 0) && (RxD_dl1 <= 121) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 51) && (RxD_dl1 <= 101) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (!CRC_err ##1 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41910) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (MCrs_dv ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 119) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 74) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 !broadcast_drop ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 !CRC_err ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (!Fifo_full && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 MAC_rx_add_chk_err ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 126) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 100) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 !broadcast_drop ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 (Fifo_data >= 0) && (Fifo_data <= 123) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RxD >= 179) && (RxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 100) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 17) && (RX_MIN_LENGTH <= 38) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 92) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 54) && (RxD_dl1 <= 104) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 41) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 205) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 CRC_err ##1 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126) ##3 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34538) && (RX_MAX_LENGTH <= 50879) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) && MAC_rx_add_chk_err ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 40) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 75) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##4 (MRxD == 175) && CRC_err) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 75) ##4 (MRxD == 175) && CRC_err) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (MRxD >= 179) && (MRxD <= 255) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 58) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 45) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 75) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RxD >= 179) && (RxD <= 255) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 51) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 75) ##2 (IFG_counter >= 0) && (IFG_counter <= 8) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 58) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13506) && (RX_MAX_LENGTH <= 25849) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 100) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 41) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (MRxD == 212)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 90) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 64) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 2808) ##2 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 35) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 !broadcast_drop ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 41) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 41) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RxD >= 179) && (RxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (MRxD >= 179) && (MRxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 CRC_err ##1 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 41048) ##4 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 43) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (!RxErr ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 65) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 61) && (RxD <= 112) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52168) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 53) && (RxD <= 104) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RxD >= 179) && (RxD <= 255) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 127) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 58) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 61) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 64) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 2808) ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 56) && (Fifo_data <= 107) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (MRxD >= 179) && (MRxD <= 255) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (CRC_err ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 40406) ##3 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 17) && (RX_MIN_LENGTH <= 38) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 92) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 57) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RX_IFG_SET == 40)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##4 (MRxD == 175) && CRC_err) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 75) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 18) && (RX_MIN_LENGTH <= 38) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 61) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 68) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 61) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 17) && (RX_MIN_LENGTH <= 38) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60126) ##4 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 41) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 38) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) && (RxD_dl1 >= 0) && (RxD_dl1 <= 92) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 64) && (RxD_dl1 <= 129) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 MRxErr ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 45) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 58) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 MRxErr ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 !CRC_err ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 56) && (RxD_dl1 <= 107) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 75) ##4 (MRxD == 175) && CRC_err) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 53) && (Fifo_data <= 104) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 24) && (RX_MIN_LENGTH <= 52) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 64) && (Fifo_data <= 129) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 61) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 57) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56) ##4 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 40804) && (RX_MAX_LENGTH <= 65244) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 64) && (RxD_dl1 <= 129) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 127) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 44) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##2 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 129) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 90) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 64) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 53) && (MRxD <= 104) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 RxErr) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 Fifo_full) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 MRxErr ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 116) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 39) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 RxErr ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((MRxD >= 53) && (MRxD <= 104) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 96) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 53) && (RxD_dl1 <= 104) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 38) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 131) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data == 53) && (RxD == 85) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RxD == 212)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 24) && (RX_MIN_LENGTH <= 52) ##1 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 58) && (RxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 55246) ##4 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 41048) ##3 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14664) ##3 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14664) ##2 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 96) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 132) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 90) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17040) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 70) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 255) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 53) && (RxD <= 104) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 54) && (MRxD <= 107) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 52) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 87) && (RX_MIN_LENGTH <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 36) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42025) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 116) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 64) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 121) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 64) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 57) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 22) && (RX_IFG_SET <= 42) && (RxD >= 77) && (RxD <= 160) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 96) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 160) && (RxD_dl1 >= 0) && (RxD_dl1 <= 121) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 57) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (!CRC_err && (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 RxErr ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 58) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 255) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 80) && (Fifo_data <= 163) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 53) && (RxD <= 104) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 61) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 119) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 100) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 96) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 116) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 53) && (RxD_dl1 <= 104) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 24) && (RX_MIN_LENGTH <= 52) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 58) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 36) && (RX_MIN_LENGTH <= 58) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 64) && (Fifo_data <= 129) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 58) && (MRxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 54) && (Fifo_data <= 104) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 58) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 32) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 34) && (RX_IFG_SET <= 46) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 40) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 66) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 53) && (Fifo_data <= 104) ##1 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((MRxD >= 61) && (MRxD <= 112) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 18) && (RX_MIN_LENGTH <= 38) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 !CRC_err ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 129) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 94) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (MRxD >= 179) && (MRxD <= 255) ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data == 53) && (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 53) && (MRxD <= 104) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 MCrs_dv ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 121) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) && (RxD >= 0) && (RxD <= 123) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data == 53) && (RX_MIN_LENGTH == 47) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 90) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 61) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 86) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 82) && (RX_MIN_LENGTH <= 105) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 40) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 Crs_dv ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 205) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 51) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 41) ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 56) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 74) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) (Crs_dv ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 18) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 15) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 32) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 MRxErr ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) && MRxErr ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 63) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 17) && (RX_IFG_SET <= 38) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data == 53) && (RX_IFG_SET == 24) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 70) ##2 (Fifo_data == 53) ##2 1) |-> (Current_state == 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 17) && (RX_MIN_LENGTH <= 38) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 88) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 102) && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 40) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 24) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52556) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_MIN_LENGTH >= 18) && (RX_MIN_LENGTH <= 38) ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 MRxErr) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 !CRC_err ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 36) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 121) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 17) && (RX_IFG_SET <= 38) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 121) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((MRxD >= 53) && (MRxD <= 104) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47951) ##4 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 64) && (Fifo_data <= 129) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 46) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 RxErr ##2 (RxD == 175)) |-> (Current_state == 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 38) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Current_state == 1));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 132) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##2 (Fifo_data == 53) ##2 1) |-> (Next_state == 9));
assert property(@(posedge Clk) ((RxD >= 53) && (RxD <= 104) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state == 8));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (Fifo_data == 85)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RxD_dl1 == 85)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 !broadcast_drop ##2 (RxD == 175)) |-> Fifo_data_end);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 92) ##3 Rx_apply_rmon ##1 1) |-> Rx_apply_rmon);
assert property(@(posedge Clk) (!MRxErr ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 131) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data == 53) && (MRxD == 85) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 105) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 83) && (RX_MIN_LENGTH <= 127) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data == 53) ##1 (RX_MIN_LENGTH == 36)) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 64) && (RxD_dl1 <= 129) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 52) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 41) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 208) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 34) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 83) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 208) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) && RxErr ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (RxErr ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 !CRC_err) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 CRC_err ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) && CRC_err ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 123) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 34) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 RxErr ##2 (RxD == 175)) |-> Fifo_data_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 30) && (RX_MIN_LENGTH <= 62) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 62) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 38) && (RX_MIN_LENGTH <= 60) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 36) && (RX_MIN_LENGTH <= 58) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 90) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 124) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 57) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 78) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) && (RxD_dl1 >= 1) && (RxD_dl1 <= 116) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 38) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 53) && (Fifo_data <= 104) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (Crs_dv ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 64) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (Crs_dv ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 54) && (MRxD <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 58) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (MCrs_dv ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 24) && (RX_MIN_LENGTH <= 52) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 64) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 57) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 66) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) (MCrs_dv ##2 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 70) && (MRxD <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 78) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 39) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 78) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 62) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 37) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 42) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 54) && (RxD <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 70) && (RxD <= 107) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 90) ##3 (MRxD == 175)) |-> (Current_state >= 8) && (Current_state <= 9));
assert property(@(posedge Clk) ((RxD_dl1 >= 53) && (RxD_dl1 <= 104) ##1 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 124) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 78) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 65) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 116) && (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 61) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 36) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 121) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 57) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 121) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 65) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RX_IFG_SET >= 17) && (RX_IFG_SET <= 38) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56) ##3 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 53) && (RxD <= 104) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 53) && (MRxD <= 104) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 90) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 90) ##1 (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50635) ##2 (Fifo_data == 53) ##1 1) |-> (Next_state >= 8) && (Next_state <= 9));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##4 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##4 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##4 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##3 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##3 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##3 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 63) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##4 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 34) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 26) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 60) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 30) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##3 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 36) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##3 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 20639) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!CRC_err ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 73) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (MRxErr ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 20) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Current_state == 13) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!Crs_dv && (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (RxErr ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65217) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (RX_MAX_LENGTH >= 35161) && (RX_MAX_LENGTH <= 65217) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (RX_MAX_LENGTH >= 43706) && (RX_MAX_LENGTH <= 65217) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 79) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 53) && (Fifo_data <= 74) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short && CRC_err) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Next_state == 13) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 52) && (RxD_dl1 <= 73) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 53) && (RxD_dl1 <= 104) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 124) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 16216) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 33109) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 79) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (RX_MAX_LENGTH >= 39827) && (RX_MAX_LENGTH <= 52361) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 73) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 53) && (Fifo_data <= 104) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 124) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!MCrs_dv && (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Next_state == 13) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 55) && (Fifo_data <= 111) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 53) && (RxD_dl1 <= 74) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Next_state == 13) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Next_state >= 9) && (Next_state <= 13) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 55) && (RxD_dl1 <= 111) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (RX_MAX_LENGTH >= 31849) && (RX_MAX_LENGTH <= 65217) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short && (Current_state == 13)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short && Fifo_full) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 73) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD >= 57) && (MRxD <= 121) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Current_state == 13) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Current_state == 13) && (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Current_state == 13) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short && (Next_state == 13)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 104) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (Next_state == 13) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (RX_MAX_LENGTH >= 35161) && (RX_MAX_LENGTH <= 49011) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 17) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD >= 57) && (RxD <= 121) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 104) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 123) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (Next_state >= 8) && (Next_state <= 13) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 78) && (Fifo_data <= 158) && (RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) && (RxD_dl1 >= 75) && (RxD_dl1 <= 140) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) && (RxD_dl1 >= 78) && (RxD_dl1 <= 158) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) (!Too_short && (MRxD == 187)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 66) && (Fifo_data <= 131) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 11) && (IFG_counter <= 26) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 75) && (Fifo_data <= 140) && (RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) (!RxErr && (RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 74) && (Fifo_data <= 115) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 34) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 123) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 7276)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 65) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (RX_MIN_LENGTH >= 92) && (RX_MIN_LENGTH <= 123) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 45)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!Crs_dv ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 64) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 62) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 64) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 245)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!Too_short && (RxD == 187)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 62) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 123) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!MRxErr && (RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##2 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 66) && (RxD_dl1 <= 131) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 52) && (RxD_dl1 <= 62) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!MRxErr && (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!MCrs_dv ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!RxErr && (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 103) && (RX_MIN_LENGTH >= 76) && (RX_MIN_LENGTH <= 123) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 62) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 245)) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!Fifo_full && (RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RxD_dl1 >= 52) && (RxD_dl1 <= 65) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 12) && (IFG_counter <= 34) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 74) && (RxD_dl1 <= 115) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_IFG_SET >= 43) && (RX_IFG_SET <= 63) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 36) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 63) ##2 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##2 (RX_IFG_SET == 3) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 255) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 33736) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##2 (Next_state == 13) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##2 (RxD_dl1 == 219) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##2 (Current_state == 13) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 255) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD == 10) ##3 (Current_state == 13)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((Next_state == 13) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 60) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) && (RX_MIN_LENGTH >= 93) && (RX_MIN_LENGTH <= 108) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) && (RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 53) && (RX_IFG_SET <= 57) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) (!broadcast_drop && (RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##3 (RX_MIN_LENGTH == 77)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##2 (Fifo_data == 219) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((Fifo_data == 233) && (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RxD >= 77) && (RxD <= 159) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD == 10) ##3 (Fifo_data == 46)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##1 (RX_IFG_SET == 13) ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##3 (RX_IFG_SET == 9)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##1 (RxD == 219) ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD == 10) ##3 (MRxD == 88)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##1 (RX_MIN_LENGTH == 1) ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 163) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD >= 74) && (MRxD <= 116) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD == 10) && (RX_MIN_LENGTH == 88) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RxD >= 74) && (RxD <= 116) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 163) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD == 10) && (Next_state == 13) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) (!broadcast_drop ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD == 10) ##3 (Next_state == 13)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##3 (RxD_dl1 == 46)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) && (RxD_dl1 == 233) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##3 !CRC_err) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) && (RX_IFG_SET == 62) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##2 (MRxD == 46) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##2 (RX_MIN_LENGTH == 5) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) && (RX_MAX_LENGTH >= 14029) && (RX_MAX_LENGTH <= 26074) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) (CRC_err ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD == 10) ##3 (RxD == 88)) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 39) && (RX_MIN_LENGTH <= 65) ##3 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD >= 200) && (RxD <= 255) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##2 (RxD == 46) ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 255) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##1 (Next_state == 13) ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) && (RxD >= 124) && (RxD <= 255) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) && (RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((Current_state == 13) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) && (RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD >= 200) && (MRxD <= 255) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 255) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD >= 194) && (MRxD <= 255) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RxD >= 194) && (RxD <= 255) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##1 (MRxD == 219) ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD == 10) ##1 (Current_state == 13) ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((Current_state == 13) && (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((MRxD >= 77) && (MRxD <= 159) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((Fifo_data >= 81) && (Fifo_data <= 163) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (!broadcast_drop ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 81) && (RxD_dl1 <= 163) ##1 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##1 !Fifo_full ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 MRxErr) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 RxErr) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) (RxErr ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) && CRC_err ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) && CRC_err ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##2 broadcast_drop ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) && (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 105) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) && (RX_MAX_LENGTH >= 19676) && (RX_MAX_LENGTH <= 40728) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##1 MCrs_dv ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 !MAC_rx_add_chk_err) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 !MCrs_dv) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) && MCrs_dv ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##1 Crs_dv ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42049) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) && Crs_dv ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##3 !Crs_dv) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) && (RX_MAX_LENGTH >= 17952) && (RX_MAX_LENGTH <= 35902) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##1 !MAC_rx_add_chk_err ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##2 MRxErr ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##2 RxErr ##1 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 83) ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) (MRxErr ##2 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) ##1 !broadcast_drop ##2 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 (MRxD == 10) && Fifo_full ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 80) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 188) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##2 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 62) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##3 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##4 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 188) ##3 (Fifo_data >= 52) && (Fifo_data <= 103) ##1 !Too_short) |-> (IFG_counter >= 16) && (IFG_counter <= 26));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 83) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!MRxErr ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 64) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 31) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 83) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 80) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) (!Fifo_full ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 167) && (MRxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) (MRxErr ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 64) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) ((RxD >= 167) && (RxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) (RxErr ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!RxErr ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 28) ##1 (MRxD == 10) ##3 1) |-> (IFG_counter >= 27) && (IFG_counter <= 37));
assert property(@(posedge Clk) (!Crs_dv ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) (Crs_dv ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 25) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##3 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) (MCrs_dv ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) (broadcast_drop ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 164) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 164) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34677) && (RX_MAX_LENGTH <= 49679) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 55) && (RxD <= 117) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 83) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 21237) && (RX_MAX_LENGTH <= 42025) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 55) && (MRxD <= 117) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) (!MCrs_dv ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (RX_IFG_SET == 51)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_IFG_SET == 47) && (RxD_dl1 == 13) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) && (RxD_dl1 == 177) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) && (RxD_dl1 == 97) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 174) && (MRxD <= 182) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data == 97) && (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##1 (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) && (RxD == 70) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) (!broadcast_drop && (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (RX_MIN_LENGTH == 14)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (MRxD == 164)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 48630) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) && broadcast_drop ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) && (RxD_dl1 >= 43) && (RxD_dl1 <= 104) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (RxD_dl1 == 13)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 93) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 85) && (MRxD <= 102) ##1 (RxD == 20)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 90) && (RX_MIN_LENGTH <= 110) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 39) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) && MRxErr ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_IFG_SET == 47) && (RxD == 85) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (MRxD == 15)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (RX_IFG_SET == 38)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET == 47) ##1 (RX_IFG_SET == 27)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##2 (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET == 20) && (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) && (RxD == 13) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (RxD == 164)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (Fifo_data == 70)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (RxD == 15)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 55193) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data == 177) && (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) && (RxD_dl1 >= 74) && (RxD_dl1 <= 108) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (RX_MIN_LENGTH == 22)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 174) && (RxD <= 182) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_IFG_SET >= 17) && (RX_IFG_SET <= 37) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD == 70) && (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 20) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Next_state == 13) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 127) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 43) && (Fifo_data <= 104) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 74) && (Fifo_data <= 108) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_IFG_SET >= 22) && (RX_IFG_SET <= 34) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (Fifo_data == 13)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 229) && (RX_MAX_LENGTH <= 33087) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 229) && (RX_MAX_LENGTH <= 20936) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 229) && (RX_MAX_LENGTH <= 19947) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (RxD_dl1 == 70)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Current_state == 13) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET == 47) ##1 (Fifo_data == 85)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Fifo_full && (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data == 13) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 (RX_MIN_LENGTH == 103)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Fifo_full ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 broadcast_drop) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 CRC_err) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 64) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) && RxErr ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Current_state == 13) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Next_state == 13) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 43) && (IFG_counter <= 63) ##3 (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Next_state == 13) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!broadcast_drop ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) && Fifo_full ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD == 85) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) && (RxD_dl1 >= 0) && (RxD_dl1 <= 127) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Current_state == 13) && (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 69) && (MRxD <= 110) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 85) && (MRxD <= 102) && (Next_state == 13) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET == 47) ##1 (RxD_dl1 == 85)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 85) && (MRxD <= 102) ##1 (MRxD == 20)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##1 (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 49) && (MRxD <= 100) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 63) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 7) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD == 13) && (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET == 52) && (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 63) ##3 (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Current_state == 13) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 14044) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 (Current_state == 13)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 49) && (RxD <= 100) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 (Next_state == 13)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 69) && (RxD <= 110) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##3 (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 22) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 85) && (MRxD <= 102) ##1 (RxD == 139)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 50635) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 85) && (MRxD <= 102) ##1 (MRxD == 139)) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 85) && (MRxD <= 102) && (RX_MIN_LENGTH == 42) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 64) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 55) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 RxErr) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Fifo_full ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 185) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 121) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 208) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 52) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Current_state == 13) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Next_state == 13) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Next_state == 13) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) && (RxD_dl1 >= 83) && (RxD_dl1 <= 134) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 (Current_state == 13) && (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (Rx_pkt_err_type_rmon == 3)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 83) && (Fifo_data <= 162) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 !Fifo_full) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 185) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Current_state == 13) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 MRxErr) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (Current_state == 13)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 177) && (MRxD <= 189) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 (Next_state == 13)) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 !Fifo_full && (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 25) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_IFG_SET >= 11) && (RX_IFG_SET <= 22) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 177) && (RxD <= 189) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) && MAC_rx_add_chk_err ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) && (Rx_pkt_err_type_rmon == 3) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 83) && (Fifo_data <= 134) && (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 208) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 74) && (RX_MIN_LENGTH <= 98) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 188) && (MRxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Next_state == 13) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 52) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 broadcast_drop) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) && (Rx_pkt_err_type_rmon == 3) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 121) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Current_state == 13) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 23) && (RX_MIN_LENGTH <= 51) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) && (RxD_dl1 >= 83) && (RxD_dl1 <= 162) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 !broadcast_drop && (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 188) && (RxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 (Next_state == 13) && (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 !MCrs_dv) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 !Crs_dv) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 126) && (RxD <= 255) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 64) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 90) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 126) && (MRxD <= 255) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 31) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 29) && (RX_IFG_SET <= 63) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) (MRxErr ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 128) && (RxD <= 255) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((MRxD >= 128) && (MRxD <= 255) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 64) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 90) ##1 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 255) ##3 (MRxD >= 85) && (MRxD <= 102) && (RX_IFG_SET == 47) ##1 1) |-> (IFG_counter >= 51) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) (RxErr ##1 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##2 (RxD >= 164) && (RxD <= 208) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) && Fifo_full ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD >= 152) && (RxD <= 255) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 138) && (RxD <= 197) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((MRxD >= 152) && (MRxD <= 255) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 83) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 49) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 83) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((MRxD >= 138) && (MRxD <= 197) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##1 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 255) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 32) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (broadcast_drop ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 255) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 RxErr) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 187) ##1 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 44) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!CRC_err ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_MIN_LENGTH == 84)) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD == 180)) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 255) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 2) && (RxD_dl1 <= 34) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Crs_dv && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 55) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Fifo_data == 211) ##1 (Next_state == 13) ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 255) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD_dl1 == 187)) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 18009) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 223) && (RX_MAX_LENGTH <= 33475) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_IFG_SET == 31)) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (RxD >= 2) && (RxD <= 60) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (MRxD == 180)) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252) ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (RX_MAX_LENGTH >= 229) && (RX_MAX_LENGTH <= 33621) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 187) ##1 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 72) ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 25) && (RX_IFG_SET <= 44) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 194) ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 216)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 23)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 49) ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 22) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 194)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) && (RxD >= 154) && (RxD <= 255) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 127) ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 216)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 52) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 131) ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51) ##1 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 72) ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((MRxD >= 126) && (MRxD <= 255) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 52) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short && (MRxD == 72) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short && (RxD == 72) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 255) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err ##1 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 194)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (!MCrs_dv && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 163) && (RxD_dl1 <= 255) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 194) ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (RxD >= 2) && (RxD <= 70) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) && (RxD >= 126) && (RxD <= 255) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((MRxD >= 144) && (MRxD <= 201) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 34) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98) ##1 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (MRxD >= 2) && (MRxD <= 70) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 131) ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 252) ##1 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MAC_rx_add_chk_err) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (MRxD >= 2) && (MRxD <= 60) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 2) && (RxD_dl1 <= 70) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 2) && (RxD_dl1 <= 77) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) && (RxD_dl1 >= 2) && (RxD_dl1 <= 113) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 163) && (Fifo_data <= 255) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 55) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RxD_dl1 >= 2) && (RxD_dl1 <= 36) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 broadcast_drop) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 223) && (RX_MAX_LENGTH <= 32953) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 Fifo_full ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 37) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 131) ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252) ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((Fifo_data >= 2) && (Fifo_data <= 40) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##4 (RX_MIN_LENGTH == 47)) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 2) && (Fifo_data <= 77) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 2) && (Fifo_data <= 113) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 2) && (RxD_dl1 <= 85) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 252) ##1 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full ##1 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RxD >= 144) && (RxD <= 201) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 2) && (Fifo_data <= 34) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MRxErr) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((Fifo_data >= 2) && (Fifo_data <= 70) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 2) && (Fifo_data <= 36) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 52) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 32) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (Fifo_data == 187)) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RxD_dl1 >= 2) && (RxD_dl1 <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 !CRC_err ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((Fifo_data >= 2) && (Fifo_data <= 85) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 50) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 2) && (RxD_dl1 <= 40) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##2 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RxD_dl1 >= 2) && (RxD_dl1 <= 69) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) && (RxD_dl1 >= 2) && (RxD_dl1 <= 112) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD_dl1 == 211) ##1 (Next_state == 13) ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((Fifo_data >= 2) && (Fifo_data <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 2) && (Fifo_data <= 69) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 2) && (Fifo_data <= 112) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##4 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 223) && (RX_MAX_LENGTH <= 24973) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 131) ##3 1) |-> (IFG_counter >= 5) && (IFG_counter <= 15));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##1 MCrs_dv ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (RxD_dl1 >= 154) && (RxD_dl1 <= 255) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !MAC_rx_add_chk_err && !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short && CRC_err ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 !RxErr ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##1 RxErr ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD >= 116) && (RxD <= 162) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (RxD >= 2) && (RxD <= 122) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 14) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short && broadcast_drop ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##1 Crs_dv ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Fifo_full ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##1 Fifo_full ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (RxD_dl1 >= 144) && (RxD_dl1 <= 201) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 13) && (RX_IFG_SET <= 25) ##4 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short && RxErr ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 64) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 188) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 35) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (RX_MIN_LENGTH >= 66) && (RX_MIN_LENGTH <= 98) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD >= 132) && (RxD <= 196) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 29) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD == 187) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD == 187) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15204) && (RX_MAX_LENGTH <= 29575) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (RX_MIN_LENGTH >= 68) && (RX_MIN_LENGTH <= 98) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short && MCrs_dv ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 188) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 7276) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) && (RxD >= 144) && (RxD <= 201) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (Fifo_data >= 154) && (Fifo_data <= 255) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (Fifo_data >= 144) && (Fifo_data <= 201) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short && Crs_dv ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (MRxD >= 2) && (MRxD <= 122) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (Fifo_data >= 126) && (Fifo_data <= 255) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((MRxD >= 144) && (MRxD <= 201) && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 MRxErr) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##1 MRxErr ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short && MRxErr ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##1 CRC_err ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 !MRxErr ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 50) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 64) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 191) && (MRxD <= 255) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 132) && (MRxD <= 196) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 191) && (RxD <= 255) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 RxErr) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 !broadcast_drop) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##1 MAC_rx_add_chk_err ##1 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (RxD_dl1 >= 126) && (RxD_dl1 <= 255) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!RxErr ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!MRxErr ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 116) && (MRxD <= 162) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 Fifo_full ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RX_MIN_LENGTH == 112)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (Current_state == 13) && (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (CRC_err ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) && (RxD == 215) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RxD_dl1 == 215)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16913) ##2 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##4 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (MRxD == 75) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Next_state == 13) ##4 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_IFG_SET == 61) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##4 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RxD == 207) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 29355) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 45) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 12768) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD_dl1 == 192) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_IFG_SET >= 25) && (RX_IFG_SET <= 39) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 34) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 37) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 25) && (RX_IFG_SET <= 44) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (Crs_dv ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (Next_state == 13) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15999) && (RX_MAX_LENGTH <= 32953) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 15) && (RX_MIN_LENGTH <= 60) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##3 CRC_err ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 87) && (RX_MIN_LENGTH <= 114) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RX_MIN_LENGTH == 51) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RX_MIN_LENGTH == 23)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD == 22) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (MRxD == 126) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) && (RX_MIN_LENGTH == 36) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && broadcast_drop ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 127) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RX_MIN_LENGTH == 91) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RX_MIN_LENGTH == 78) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (MRxD == 184)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RxD_dl1 == 126) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_IFG_SET == 30) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 37) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) && (RxD_dl1 == 139) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 7276) && (RX_MAX_LENGTH <= 13531) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RX_MIN_LENGTH == 17) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data == 192) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 112) && (Fifo_data <= 216) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##2 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 65276) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 57590) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 208) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RX_IFG_SET == 1) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) && (RxD_dl1 == 191) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 6) && (RX_IFG_SET <= 37) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 31) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD_dl1 == 133) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##4 (Next_state == 13) && (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 245) && (RxD_dl1 <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 210) && (RxD_dl1 <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && MAC_rx_add_chk_err ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 MAC_rx_add_chk_err ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((Fifo_data == 191) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 127) && (RxD <= 146) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RxD >= 117) && (RxD <= 161) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RX_IFG_SET == 12)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET == 13) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 180) && (RxD_dl1 <= 223) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((Current_state == 13) ##4 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 60) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##1 (Next_state == 13) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 45) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 7276) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 208) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 114) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##1 (Current_state == 13) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##3 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) && (RX_MIN_LENGTH == 96) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (MRxD == 16)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 127) && (MRxD <= 146) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 52) && (MRxD <= 81) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##3 (Current_state == 13) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 180) && (Fifo_data <= 223) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 44) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 115) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 48) && (RX_IFG_SET <= 51) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD == 22) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##4 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RxD == 75) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (MRxD == 207) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RxD >= 99) && (RxD <= 150) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##4 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (Fifo_data == 75) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD == 215) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 58) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Crs_dv && (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 112) && (RxD_dl1 <= 216) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (MRxD == 60)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 106) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!MRxErr && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 164) && (RxD_dl1 <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && (Next_state == 13) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 180) && (MRxD <= 223) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 210) && (Fifo_data <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 164) && (Fifo_data <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (Fifo_data == 215)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 52) && (RxD <= 81) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 !Crs_dv ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 112) && (RxD <= 216) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 112) && (MRxD <= 216) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && (RxD >= 180) && (RxD <= 223) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RxD >= 180) && (RxD <= 187) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 (Current_state == 13) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 210) && (Fifo_data <= 245) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 115) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 !MCrs_dv) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RxD == 187) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD == 180) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 115) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && (MRxD == 187) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 81) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 106) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 73)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 245) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RxD_dl1 == 75) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!broadcast_drop && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 17950) && (RX_MAX_LENGTH <= 35013) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RX_IFG_SET == 38)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 187) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 81) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 127)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RX_IFG_SET == 51) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 127)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 45) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##1 CRC_err ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && Fifo_full) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_IFG_SET >= 16) && (RX_IFG_SET <= 36) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Crs_dv ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data == 139) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 193)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RxD == 126) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 245) && (Fifo_data <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 !MCrs_dv ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && MCrs_dv ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((MRxD >= 180) && (MRxD <= 187) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 44) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 81) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_IFG_SET == 7) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 !Crs_dv) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && RxErr) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##3 MAC_rx_add_chk_err ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RxD == 16)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20258) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RxD == 60)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RX_IFG_SET == 14)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!RxErr && (RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!CRC_err && (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data == 20) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 65037) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 1430) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!MCrs_dv ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 32) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 193)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RxD_dl1 == 180) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 101) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (Fifo_data == 126) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Current_state == 13) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 48) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 81) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (MCrs_dv ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 1) && (RxD <= 70) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 1) && (MRxD <= 70) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (Current_state == 13) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 127) ##1 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((MRxD == 180) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 58) && (IFG_counter <= 60) ##3 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 8) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 48) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 (RxD == 184)) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 52) && (RxD_dl1 <= 81) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (Fifo_data == 180) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (Fifo_data == 22) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 115) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!MCrs_dv && (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 45) && (RX_IFG_SET <= 51) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((Next_state == 13) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 31) && (IFG_counter <= 51) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 36) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 51) ##2 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 52) && (Fifo_data <= 81) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Fifo_full ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 36) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RX_IFG_SET == 1) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short && Crs_dv ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 broadcast_drop ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && broadcast_drop) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && CRC_err) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##1 !RxErr ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((MRxD >= 117) && (MRxD <= 161) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 !RxErr ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##1 !MRxErr ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 !MRxErr ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && MRxErr) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((MRxD >= 99) && (MRxD <= 150) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 Fifo_full ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RxD_dl1 == 22) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 245) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RX_IFG_SET == 30) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RX_MIN_LENGTH == 127) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data == 133) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 58) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 51) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##3 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 187) ##3 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) && (RxD_dl1 == 20) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 58) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 210) && (RxD_dl1 <= 245) ##4 1) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) (!Too_short ##2 (Next_state == 13) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 19) && (IFG_counter <= 33));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107) && CRC_err) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RxD_dl1 >= 180) && (RxD_dl1 <= 241) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RX_IFG_SET == 45) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!CRC_err && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 !MCrs_dv && (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RxD_dl1 >= 231) && (RxD_dl1 <= 241) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RxD >= 177) && (RxD <= 250) ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##1 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 1522) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RxD >= 1) && (RxD <= 95) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (Fifo_data >= 139) && (Fifo_data <= 241) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 MRxErr ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_IFG_SET >= 11) && (RX_IFG_SET <= 25) ##2 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 21) ##2 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD == 241) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 48) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 36) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RX_MIN_LENGTH >= 90) && (RX_MIN_LENGTH <= 100) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RX_MIN_LENGTH == 116)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (MRxD >= 41) && (MRxD <= 126) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 44) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) (!Fifo_full && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && MCrs_dv ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 43) ##2 !Too_short && (Next_state == 13) ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 MCrs_dv ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 48) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 !broadcast_drop ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 1) && (MRxD <= 95) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 14) ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 Crs_dv ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (Fifo_data >= 231) && (Fifo_data <= 241) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (Fifo_data == 241) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 22) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 37) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET == 56) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RxD_dl1 >= 139) && (RxD_dl1 <= 241) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 Crs_dv ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107) && broadcast_drop) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data >= 176) && (Fifo_data <= 179) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107) && Fifo_full) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 139)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 180)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RxD == 217) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD == 241) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 CRC_err ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RX_MIN_LENGTH == 52) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RX_IFG_SET == 13) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##4 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (Fifo_data == 217)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 197) && (Fifo_data <= 255) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RX_MIN_LENGTH == 48)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RX_MIN_LENGTH == 100) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RX_IFG_SET == 19)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (MRxD == 139)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (Fifo_data == 207)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD_dl1 == 207)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD_dl1 == 217)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RxD_dl1 == 241) ##2 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 255) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RxD >= 237) && (RxD <= 241) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 180) && (MRxD <= 241) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && MAC_rx_add_chk_err ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD_dl1 == 176) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD_dl1 >= 176) && (RxD_dl1 <= 179) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 MCrs_dv ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (MRxD == 217) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (MRxD >= 139) && (MRxD <= 250) ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (MRxD >= 41) && (MRxD <= 100) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 !MRxErr && (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107) && MAC_rx_add_chk_err) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 237) && (MRxD <= 241) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RxD_dl1 >= 41) && (RxD_dl1 <= 100) ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD_dl1 >= 129) && (RxD_dl1 <= 192) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD_dl1 >= 176) && (RxD_dl1 <= 192) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD_dl1 >= 162) && (RxD_dl1 <= 192) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (MRxD >= 177) && (MRxD <= 250) ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RxD_dl1 >= 41) && (RxD_dl1 <= 126) ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RxD >= 151) && (RxD <= 203) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 139) && (MRxD <= 241) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (MRxD == 180)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data >= 162) && (Fifo_data <= 192) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 1651) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RxD >= 139) && (RxD <= 250) ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 RxErr ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RX_MIN_LENGTH >= 52) && (RX_MIN_LENGTH <= 78) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RX_MIN_LENGTH >= 52) && (RX_MIN_LENGTH <= 125) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 231) && (MRxD <= 241) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD == 241) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 !RxErr && (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 1285) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 !broadcast_drop ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && broadcast_drop ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RX_MIN_LENGTH == 66) ##1 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_IFG_SET >= 47) && (RX_IFG_SET <= 61) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (Fifo_data >= 41) && (Fifo_data <= 100) ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (Fifo_data >= 41) && (Fifo_data <= 126) ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (Fifo_data >= 180) && (Fifo_data <= 241) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data >= 129) && (Fifo_data <= 192) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data == 176) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data >= 176) && (Fifo_data <= 192) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RX_MIN_LENGTH >= 98) && (RX_MIN_LENGTH <= 100) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 !Crs_dv && (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##1 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && Crs_dv ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 36) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 197) && (RxD_dl1 <= 255) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 255) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RxD >= 41) && (RxD <= 100) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 151) && (MRxD <= 203) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 37) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 3) && (RX_IFG_SET <= 61) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RxD >= 41) && (RxD <= 126) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD >= 139) && (RxD <= 241) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD >= 231) && (RxD <= 241) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RxD == 241) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 22) ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 14) ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##2 (RX_IFG_SET >= 13) && (RX_IFG_SET <= 14) ##1 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##1 (RX_IFG_SET >= 30) && (RX_IFG_SET <= 48) ##2 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_IFG_SET >= 38) && (RX_IFG_SET <= 61) && (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) && (RxD >= 180) && (RxD <= 241) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 82) && (RX_MIN_LENGTH <= 105) ##2 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 90) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 64) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 70) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 86) && (RX_MIN_LENGTH <= 106) ##2 (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##1 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 64) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 126) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 188) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 90) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 70) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 188) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 95) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!CRC_err ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##3 (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 63) ##1 1) |-> (IFG_counter >= 38) && (IFG_counter <= 50));
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 95) ##3 (RX_IFG_SET == 11) && (RX_MAX_LENGTH >= 65037) && (RX_MAX_LENGTH <= 65462) ##1 1) |-> (IFG_counter >= 49) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##1 (RX_MAX_LENGTH >= 1285) && (RX_MAX_LENGTH <= 2028) ##3 1) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 13) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 16) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 10) ##2 !Too_short ##2 1) |-> (IFG_counter >= 7) && (IFG_counter <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 79) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 79) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52168) && (RX_MAX_LENGTH <= 65466) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 81) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 65) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 65) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 81) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 65) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 54) && (RX_MIN_LENGTH <= 89) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 127) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 65) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 51) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 75) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 78) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 51) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 52) && (RX_MIN_LENGTH <= 81) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 78) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 62) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 52) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 52) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 62) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 75) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 72)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD >= 3) && (RxD <= 65) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 49)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 28) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD >= 180) && (RxD <= 187) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (MRxD == 72) ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 51) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short && (RxD == 72) ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 194)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 74) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 56) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 65) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 3) && (MRxD <= 65) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!MCrs_dv ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (broadcast_drop ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 194)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Crs_dv ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 22) ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 127)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20411) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 18009) ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((MRxD >= 180) && (MRxD <= 187) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 127) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 51) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 65) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 55) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 74) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 84) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 55) ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 72)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 56) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 55) ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 55) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 44) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 45) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 36) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 115) ##1 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 127)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD_dl1 >= 84) && (RxD_dl1 <= 88) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##3 MAC_rx_add_chk_err ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 18682) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 MAC_rx_add_chk_err ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 164) && (RxD_dl1 <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 !MCrs_dv ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 81) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 51) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (RxD == 187) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 210) && (RxD_dl1 <= 245) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 210) && (Fifo_data <= 245) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD >= 3) && (RxD <= 78) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 54) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 !MCrs_dv && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 4) && (MRxD <= 61) && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 115) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 67) && (RX_MIN_LENGTH <= 125) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 193)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 81) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!MCrs_dv && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##1 Fifo_full ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && broadcast_drop ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 broadcast_drop ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##3 !broadcast_drop && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RxD_dl1 == 20) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 84) && (Fifo_data <= 88) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && broadcast_drop) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##1 CRC_err ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Crs_dv ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##4 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 37) ##4 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##1 !RxErr ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 !RxErr ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && RxErr) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (Current_state == 13) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && MCrs_dv ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 Fifo_full ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && Fifo_full) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20258) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 180) && (RxD_dl1 <= 223) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (Next_state == 13) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((MRxD == 187) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 210) && (Fifo_data <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 164) && (Fifo_data <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (MRxD == 194) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 54) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((MRxD == 20) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Crs_dv && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short && Crs_dv ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (Next_state == 13) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##1 (Next_state == 13) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##1 (Current_state == 13) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##4 (Current_state == 13) && (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) && (RxD >= 4) && (RxD <= 61) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 210) && (RxD_dl1 <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 37) ##1 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 29355) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 36) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 6) && (RX_IFG_SET <= 37) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 112) && (Fifo_data <= 216) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 60) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 81) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 127) && (MRxD <= 146) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##3 (Next_state == 13) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 112) && (RxD_dl1 <= 216) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 52) && (RxD_dl1 <= 81) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 58) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 58) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (Current_state == 13) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 127) ##1 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 180) && (Fifo_data <= 223) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 52) && (RxD <= 81) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 58) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 52) && (MRxD <= 81) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 31) ##1 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 44) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 48) && (RX_IFG_SET <= 51) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 24615) && (RX_MAX_LENGTH <= 43505) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##4 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && MRxErr) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD == 187) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 57590) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 7276) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 245) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 187) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (MRxD == 187) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 106) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 115) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 193)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 63) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 !MAC_rx_add_chk_err) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 106) ##2 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 73)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 26098) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##4 (RxD == 107)) |-> (IFG_counter >= 34) && (IFG_counter <= 48));
assert property(@(posedge Clk) (!Too_short ##3 CRC_err ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((MRxD >= 4) && (MRxD <= 98) && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##3 (Current_state == 13) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 15) && (RX_MIN_LENGTH <= 60) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 1224) && (RX_MAX_LENGTH <= 32063) && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 45) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 17384) && (RX_MAX_LENGTH <= 33736) && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 12768) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##4 (Next_state == 13) && (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) && MAC_rx_add_chk_err ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 127) && (RxD <= 146) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && MAC_rx_add_chk_err ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 70) && (RX_MIN_LENGTH <= 81) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 37) && (IFG_counter <= 63) ##3 !broadcast_drop && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 115) ##1 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((MRxD == 177) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Current_state == 13) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 !MRxErr ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 !Crs_dv ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (MCrs_dv ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 56) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Current_state == 13) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (Next_state == 13) && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 101) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((Next_state == 13) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 50) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 51) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 (Current_state == 13)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 19237) && (RX_MAX_LENGTH <= 32408) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 63) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 94) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 34) && (MRxD <= 68) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 50) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 56) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 78) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 34) && (RxD <= 68) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 112) && (RxD <= 216) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 245) ##4 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 127)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 112) && (MRxD <= 216) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD == 139) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) && MRxErr ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 !MRxErr ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RxD == 215) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RxD == 194) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 47520) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD == 177) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!MCrs_dv ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 !Crs_dv && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) && Fifo_full ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 123) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && CRC_err) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) && (RxD >= 4) && (RxD <= 98) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 51) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 45) && (RX_IFG_SET <= 51) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 52) && (Fifo_data <= 81) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 87) && (RX_MIN_LENGTH <= 114) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 114) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (Fifo_data == 20) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RxD >= 180) && (RxD <= 223) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD == 20) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 7276) && (RX_MAX_LENGTH <= 13531) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((MRxD == 139) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 55) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 3) && (MRxD <= 78) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (MRxD == 215) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 127) ##1 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 61) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 83) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (Fifo_data == 177) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (Fifo_data == 139) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 180) && (MRxD <= 223) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_IFG_SET == 25) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Next_state == 13) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 50) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 78) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 35) && (RX_IFG_SET <= 49) ##3 !broadcast_drop && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 62) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (Current_state == 13) && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 85) && (RxD_dl1 <= 90) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Current_state == 13) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_IFG_SET == 13) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 62) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 !MAC_rx_add_chk_err && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Next_state == 13) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 84) && (Fifo_data <= 86) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (broadcast_drop ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 broadcast_drop) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) && CRC_err ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) && RxErr ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 86) && (RxD_dl1 <= 88) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RxD_dl1 == 139) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 125) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 (Next_state == 13)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 60) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 84) && (RxD_dl1 <= 86) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 84) && (RxD_dl1 <= 91) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 187) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 67) && (RX_MIN_LENGTH <= 123) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 34) && (RX_IFG_SET <= 49) ##3 !broadcast_drop && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 51) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 86) && (Fifo_data <= 88) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 84) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 81) ##3 1) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RxD_dl1 == 177) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 36) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 18682) && (RX_MAX_LENGTH <= 33587) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (Crs_dv ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) && Fifo_full ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 85) && (Fifo_data <= 90) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (Fifo_full ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 50) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 84) && (Fifo_data <= 91) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 27) && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Next_state >= 9) && (Next_state <= 13) && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Next_state == 13) && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((MRxD == 13) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (RxD == 16)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 20) && (RX_IFG_SET <= 40) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!Fifo_full ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 63) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (RxD_dl1 == 164)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !MAC_rx_add_chk_err && !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 16) && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Fifo_full && !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD >= 152) && (RxD <= 203) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 21424) && (RX_MAX_LENGTH <= 41784) && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (RxD == 15)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) && (RxD_dl1 >= 154) && (RxD_dl1 <= 255) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (RxD_dl1 == 194)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 65) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 7276) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 26) && (IFG_counter <= 44));
assert property(@(posedge Clk) ((RX_IFG_SET >= 34) && (RX_IFG_SET <= 49) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 55193) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (MRxD == 15)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short && Crs_dv ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 65) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short && broadcast_drop ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (RxD == 2)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 163) && (Fifo_data <= 255) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (MRxD == 16)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 35) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!RxErr && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 CRC_err) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET == 52) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (RxD_dl1 == 215)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 59) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 59) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 61) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short && (Current_state == 13) ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 154) && (Fifo_data <= 255) && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short && (Next_state == 13) ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (MRxD == 164) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RxD == 164) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 152) && (MRxD <= 203) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RxD_dl1 == 13) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 68) && (RX_MIN_LENGTH <= 97) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (RX_MIN_LENGTH == 33)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!MRxErr && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (RX_MIN_LENGTH == 22)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 68) && (RX_MIN_LENGTH <= 97) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (Fifo_data == 13) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 83) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Current_state == 13) && (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 (Current_state == 13)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 208) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 14) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 MAC_rx_add_chk_err) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short && MCrs_dv ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (RX_IFG_SET == 51)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 Fifo_full) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (RxD == 184)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 163) && (RxD_dl1 <= 255) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (Fifo_data == 215)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (RX_MIN_LENGTH == 43)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (MRxD == 2)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (Fifo_data == 194)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 63) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (Fifo_data == 164)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 80) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD == 13) && (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 208) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 (Next_state == 13)) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##2 (MRxD == 184)) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 61) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Current_state == 13) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Next_state == 13) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 74) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##3 !broadcast_drop && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 !broadcast_drop && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!RxErr ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 35) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 78) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!MRxErr ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Next_state == 13) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 79) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 78) ##1 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 74) ##3 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 79) ##2 (RxD_dl1 >= 80) && (RxD_dl1 <= 97) ##1 (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 43) && (RX_IFG_SET <= 63) ##3 !broadcast_drop && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!RxErr ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) (!MRxErr ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((Current_state == 13) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 6) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##1 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET >= 18) && (RX_IFG_SET <= 37) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 6) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 45) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 40) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 63) ##3 !broadcast_drop && (RX_MIN_LENGTH == 76) ##1 1) |-> (IFG_counter >= 45) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 45) ##2 (RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15) ##2 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 47) && (IFG_counter <= 63) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15) ##3 !Too_short ##1 1) |-> (IFG_counter >= 9) && (IFG_counter <= 25));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##3 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##3 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##3 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##3 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##3 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##2 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 20) && (RX_IFG_SET <= 39) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 20) && (RX_IFG_SET <= 41) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##2 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##2 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##2 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##2 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 41) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 18) && (RX_IFG_SET <= 37) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 194) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 150) && (RxD_dl1 <= 200) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 134) && (RxD_dl1 <= 196) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 61) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 194) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 134) && (Fifo_data <= 196) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 150) && (Fifo_data <= 200) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 175) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 175) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 162) && (Fifo_data <= 205) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 175) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 20) && (IFG_counter <= 61) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 162) && (RxD_dl1 <= 205) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38462) && (RX_MAX_LENGTH <= 52205) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 139) && (Fifo_data <= 254) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 154) && (RxD_dl1 <= 200) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 139) && (RxD_dl1 <= 254) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 57) && (RX_MIN_LENGTH <= 88) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 175) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 154) && (Fifo_data <= 200) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Fifo_full ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 35156) && (RX_MAX_LENGTH <= 50897) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 45) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 65) ##3 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (MRxErr ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 48) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (RxErr ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 49) && (RxD <= 98) ##2 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!Fifo_full ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((MRxD >= 49) && (MRxD <= 98) ##2 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 45) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 96) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!broadcast_drop ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 30) && (RX_MIN_LENGTH <= 61) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (MCrs_dv ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short && CRC_err ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!RxErr && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!MRxErr && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 86) && (RX_MIN_LENGTH <= 127) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 76) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 Fifo_full) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 27) && (RX_IFG_SET <= 63) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 45) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data == 139) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 255) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!MCrs_dv && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!CRC_err ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short && (Next_state == 13) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Next_state == 13) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 60) && (MRxD <= 123) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 30) && (IFG_counter <= 63) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 15) && (RX_IFG_SET <= 30) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 63) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 33) && (IFG_counter <= 63) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((MRxD == 215) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short && (MRxD >= 102) && (MRxD <= 187) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((MRxD >= 130) && (MRxD <= 255) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short && MAC_rx_add_chk_err ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 127) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 127) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 130) && (RxD <= 255) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 245) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short && Crs_dv ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91) && RxErr) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (RxErr ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD == 226)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 7276) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 44)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 46) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 50) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 187)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 49) && (Fifo_data <= 100) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 81)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD_dl1 == 115)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 255) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Current_state == 13) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 (Current_state == 13)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!Crs_dv && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (CRC_err ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short && (Current_state == 13) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 28377)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 (Next_state == 13)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Next_state == 13) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((MRxD == 113)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 45) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 76) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 92) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Current_state == 13) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD == 60)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data == 194) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 60) && (RxD <= 123) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RxD == 187) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (MRxErr ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((MRxD == 50) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short && Fifo_full ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 104) && (RxD_dl1 <= 153) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Current_state == 13) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 186) && (MRxD <= 255) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 112)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD_dl1 == 194)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD_dl1 == 175)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD_dl1 == 139)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD_dl1 == 20)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD == 150) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD == 60) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD == 95)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 24615) && (RX_MAX_LENGTH <= 45164) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD == 16) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 187)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET == 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD_dl1 == 237)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data == 20) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD_dl1 == 215)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 76)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 74)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 101)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 210) && (RxD_dl1 <= 245) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 36)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data == 175) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) && broadcast_drop ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data == 115) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD == 215)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 245) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD == 113)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 34677)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 81)) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (MRxD == 187) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 23353)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91) && CRC_err) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD == 16)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 65037)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 65462)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 120)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD == 50)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 41130)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91) && Fifo_full) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data == 215) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Crs_dv ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 104) && (Fifo_data <= 153) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD == 226) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short && MCrs_dv ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38271) && (RX_MAX_LENGTH <= 49011) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 40526) && (RX_MAX_LENGTH <= 65113) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91) && broadcast_drop) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short && (RxD >= 102) && (RxD <= 187) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD >= 186) && (RxD <= 255) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 92) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 127) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Next_state == 13) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 82) && (RX_MIN_LENGTH <= 127) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 97) && (RX_MIN_LENGTH <= 127) && (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD == 150)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 210) && (Fifo_data <= 245) ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 17950)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 47) && (RX_IFG_SET <= 63) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD == 95) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 49) && (RxD_dl1 <= 100) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!MCrs_dv ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!broadcast_drop ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD == 194) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data == 237) && (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RxD == 194)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91) && MRxErr) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 4369)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (Crs_dv ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 33)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 4387)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##2 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 29) && (RX_IFG_SET <= 63) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (MRxErr ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (RxErr ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (CRC_err ##1 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 177) && (Fifo_data <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 174) && (MRxD <= 254) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 41) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Fifo_full ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!broadcast_drop ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 177) && (RxD_dl1 <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 43) && (RX_IFG_SET <= 63) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD >= 174) && (RxD <= 254) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##2 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 47) && (RX_IFG_SET <= 63) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 17) ##2 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_IFG_SET >= 46) && (RX_IFG_SET <= 63) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 105) ##2 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 82) && (RX_MIN_LENGTH <= 105) ##2 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 179) && (RxD <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 200) && (MRxD <= 255) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 207) && (MRxD <= 255) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (Fifo_full ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 131) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!broadcast_drop ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 188) && (Fifo_data <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Fifo_full ##2 (RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((MRxD >= 179) && (MRxD <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 207) && (RxD <= 255) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!CRC_err ##3 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 188) && (RxD_dl1 <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!CRC_err ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##3 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 131) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 255) ##3 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##3 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 204) && (Fifo_data <= 255) ##3 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 200) && (RxD <= 255) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 255) ##3 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 204) && (RxD_dl1 <= 255) ##3 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 255) ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((IFG_counter >= 12) && (IFG_counter <= 29) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##1 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) (!broadcast_drop ##4 (RX_IFG_SET >= 10) && (RX_IFG_SET <= 14) && (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##2 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 7276) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##3 !Too_short ##1 1) |-> (IFG_counter >= 14) && (IFG_counter <= 38));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 13531) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 45)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 62) ##1 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 67) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 Fifo_full ##1 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 45) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 45) && (RX_IFG_SET <= 62) ##1 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 MAC_rx_add_chk_err ##2 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 198) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 170)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 18) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 25) && (RX_IFG_SET <= 62) ##1 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short && (MRxD == 0) ##3 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 189) && MAC_rx_add_chk_err) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 0) ##3 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 broadcast_drop ##2 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (Reset) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (Fifo_data_end) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 11) && (RX_IFG_SET <= 62) ##1 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 0) ##3 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 MCrs_dv ##2 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 RxErr ##1 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 18) ##2 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 50)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 5) ##3 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 170)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 18) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 0) ##2 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 170) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 !MAC_rx_add_chk_err ##1 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 170) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (Fifo_data_err) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 18) ##2 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##3 (IFG_counter == 0) && (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (Current_state == 0) ##1 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short && (Rx_pkt_err_type_rmon == 0) ##3 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Fifo_data == 0) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RxD == 0) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 0) ##3 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short && (Next_state == 0) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short && (RxD == 0) ##3 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 0) ##2 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 CRC_err ##2 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 MRxErr ##1 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RX_IFG_SET == 0) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##3 !MRxErr && (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 67) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Fifo_data >= 198) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 0) ##3 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 Crs_dv ##2 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 (Rx_pkt_err_type_rmon == 0) ##2 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 0) && (Fifo_data <= 145) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 9) ##2 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((MRxD == 0) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short && (Current_state == 0) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short && (IFG_counter == 0) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RxD_dl1 == 0) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 47) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 0) && (RxD_dl1 <= 145) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (IFG_counter == 0) ##1 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 (Next_state == 0) ##2 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##3 (Current_state == 0) && (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##1 (Current_state == 0) ##2 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 47) ##3 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 101) ##1 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##3 !RxErr && (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 198) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (IFG_counter == 0) ##2 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((Fifo_data >= 198) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Next_state == 0) ##1 (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (!Too_short ##3 (Next_state == 0) && (RxD == 189)) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Rx_pkt_err_type_rmon == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##4 (RX_MIN_LENGTH == 91)) |-> (IFG_counter >= 39) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 43) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 204) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 204) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 204) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 204) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 208) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 208) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 208) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 208) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 73) && (Fifo_data <= 155) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 73) && (RxD_dl1 <= 155) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 73) && (RxD_dl1 <= 155) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 73) && (Fifo_data <= 155) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 162) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 162) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 162) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 162) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 19237) && (RX_MAX_LENGTH <= 40623) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 43) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Too_short ##3 (Next_state == 13) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && Crs_dv ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 112) && (MRxD <= 216) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 87) && (RX_MIN_LENGTH <= 114) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 58) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 MAC_rx_add_chk_err ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 51) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 52) && (RxD_dl1 <= 81) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (Current_state == 13) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 127)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 106) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && broadcast_drop) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 58) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 60) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (Next_state == 13) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (Current_state == 13) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 114) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 127) && (MRxD <= 146) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 45) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 210) && (RxD_dl1 <= 245) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 52) && (Fifo_data <= 81) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 112) && (Fifo_data <= 216) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 MAC_rx_add_chk_err ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 127) && (RxD <= 146) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 12768) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 127) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 245) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 29355) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 15) && (RX_MIN_LENGTH <= 60) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 6) && (RX_IFG_SET <= 37) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 180) && (RxD_dl1 <= 223) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 Fifo_full ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 CRC_err ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (Next_state == 13) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (Next_state == 13) && (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 86) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD == 187) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (MRxD == 187) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 45) && (RX_IFG_SET <= 51) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 52) && (MRxD <= 81) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 180) && (Fifo_data <= 223) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (Current_state == 13) && (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 58) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 193)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 52) && (RxD <= 81) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 81) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 44) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 broadcast_drop ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 164) && (RxD_dl1 <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD >= 180) && (MRxD <= 187) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (Current_state == 13) ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 !MRxErr ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 51) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 37) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 115) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RxD >= 180) && (RxD <= 223) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20258) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && MCrs_dv ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 57590) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 50) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short && MAC_rx_add_chk_err ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (Next_state == 13) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 73)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 !Crs_dv ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && broadcast_drop ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 112) && (RxD <= 216) ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 115) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && CRC_err) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 !RxErr ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && RxErr) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (Current_state == 13) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 !MRxErr ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && MRxErr) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 115) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 44) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 !RxErr ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 180) && (MRxD <= 223) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 112) && (RxD_dl1 <= 216) ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RxD == 187) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 45) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3) && Fifo_full) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((MRxD == 187) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 Fifo_full ##3 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD >= 180) && (RxD <= 187) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 7276) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 7276) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 245) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 193)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 187) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 115) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 127) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 CRC_err ##1 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 164) && (Fifo_data <= 251) ##4 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 101) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 106) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 31) ##1 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 !MCrs_dv ##2 (RX_IFG_SET == 3)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 210) && (Fifo_data <= 245) ##4 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 187) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 81) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 81) ##2 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 127)) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 81) ##3 1) |-> (IFG_counter >= 22) && (IFG_counter <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 94) && (RxD_dl1 <= 176) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 94) && (Fifo_data <= 176) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 94) && (Fifo_data <= 176) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 94) && (RxD_dl1 <= 176) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 63) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20936) && (RX_MAX_LENGTH <= 42049) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 64) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 66) && (Fifo_data <= 131) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 66) && (Fifo_data <= 131) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 66) && (RxD_dl1 <= 131) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 66) && (RxD_dl1 <= 131) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 94) && (RxD_dl1 <= 176) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 94) && (RxD_dl1 <= 176) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 94) && (Fifo_data <= 176) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 94) && (Fifo_data <= 176) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 71) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20936) && (RX_MAX_LENGTH <= 42049) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 125) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 125) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 125) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 125) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 43) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 44) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 99) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 99) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) && (RxD_dl1 >= 52) && (RxD_dl1 <= 99) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) && (RxD_dl1 >= 52) && (RxD_dl1 <= 99) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 101) && (MRxD <= 149) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 101) && (RxD <= 149) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 101) && (MRxD <= 149) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 101) && (RxD <= 149) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 203) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 35) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 203) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (MRxD == 111)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (Fifo_data == 142) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_IFG_SET == 20)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RxD == 111)) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RxD_dl1 == 142) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (!Too_short && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!Too_short && (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 !Too_short ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 34) && (RX_MIN_LENGTH <= 41) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (!Too_short ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 !Too_short) |-> (Current_state == 13));
assert property(@(posedge Clk) (!Too_short ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_IFG_SET == 47) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##2 (RX_MIN_LENGTH == 94) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (!Too_short ##1 (IFG_counter >= 13) && (IFG_counter <= 27) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 195) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 21) && (RxD <= 22) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 54347) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (Next_state == 13));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!Too_short ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Fifo_data_end) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 71) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##3 (RX_MIN_LENGTH == 65)) |-> (Current_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 195) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (Current_state == 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 27) ##1 !Too_short ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Fifo_data_err) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 21) && (MRxD <= 22) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 176) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 103) && (RxD_dl1 <= 151) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 86) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 103) && (RxD_dl1 <= 151) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Next_state == 0) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 103) && (Fifo_data <= 151) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 103) && (Fifo_data <= 151) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (Next_state == 13));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (Next_state == 13));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Next_state == 0) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state == 13));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Fifo_data >= 176) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (Current_state == 13));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (Current_state == 13));
assert property(@(posedge Clk) ((MRxD >= 21) && (MRxD <= 22) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Fifo_data_end) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##3 !Too_short ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 192) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (Fifo_data == 142)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (!Too_short ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##1 !Too_short ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (!Too_short && (IFG_counter >= 13) && (IFG_counter <= 29) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!broadcast_drop ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!Too_short && (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Fifo_data_err) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RxD_dl1 == 142)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 192) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 (RX_MIN_LENGTH == 94)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 92) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (!Too_short ##3 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##4 !Too_short) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Fifo_data_end) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 45) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Fifo_data_err) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 34) && (RX_MIN_LENGTH <= 41) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 54347) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 21) && (RxD <= 22) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 29) ##2 !Too_short ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 92) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET == 47) ##4 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 60) && (MRxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 60) && (RxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Next_state == 0) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD >= 60) && (RxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (Current_state >= 8) && (Current_state <= 13));
assert property(@(posedge Clk) ((MRxD >= 60) && (MRxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##1 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 38) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Next_state == 0) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##2 (IFG_counter >= 14) && (IFG_counter <= 29)) |-> (Next_state >= 8) && (Next_state <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 50) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 191) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 54) && (RxD_dl1 <= 104) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 54) && (Fifo_data <= 104) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 191) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34538) && (RX_MAX_LENGTH <= 50879) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 132) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 132) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Reset) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52556) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 103) && (Fifo_data <= 151) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 103) && (RxD_dl1 <= 151) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 103) && (Fifo_data <= 151) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 103) && (RxD_dl1 <= 151) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52168) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 40) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 158) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 158) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 43) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 63) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 44) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 163) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 80) && (Fifo_data <= 163) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 192) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 192) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 192) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 192) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Crs_dv ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (MCrs_dv ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 114) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 119) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41910) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 64) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 114) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 114) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 119) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42025) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 114) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 119) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 119) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 58) && (RxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 119) && (RxD <= 163) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 119) && (RxD <= 163) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 119) && (MRxD <= 163) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 119) && (MRxD <= 163) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 58) && (MRxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!MCrs_dv ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Crs_dv ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MAX_LENGTH >= 21517) && (RX_MAX_LENGTH <= 32063) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Crs_dv ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 45) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MAX_LENGTH >= 21517) && (RX_MAX_LENGTH <= 32063) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!MCrs_dv ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MAX_LENGTH >= 22626) && (RX_MAX_LENGTH <= 36267) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MAX_LENGTH >= 22626) && (RX_MAX_LENGTH <= 36267) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!MCrs_dv ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 8) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 8) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Crs_dv ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Crs_dv ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Fifo_full ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_full ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!MCrs_dv ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Reset ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 235)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 167)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 193) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 167)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MAX_LENGTH >= 17032) && (RX_MAX_LENGTH <= 33489) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 193) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 235)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Reset ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (Reset) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (Reset) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MAX_LENGTH >= 17032) && (RX_MAX_LENGTH <= 33489) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 66)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short ##4 !RxErr && (RX_IFG_SET == 3)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (Fifo_data == 141) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##3 MCrs_dv ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD == 189) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MIN_LENGTH == 53) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MIN_LENGTH == 53) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RxD >= 184) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##3 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 37) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 69) ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD_dl1 == 252) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD_dl1 == 141) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (Fifo_data == 15) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (Fifo_data == 112) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_IFG_SET == 36) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##2 (IFG_counter == 0) ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD == 15) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (Fifo_data == 85) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 107) ##3 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data == 252) ##3 (Next_state == 13) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD_dl1 == 85) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD_dl1 == 247) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_IFG_SET == 32) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_MIN_LENGTH == 91) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (Fifo_data == 4) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_MIN_LENGTH == 5) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD_dl1 == 15) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##3 Crs_dv ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data == 252) && (IFG_counter == 4) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##4 (IFG_counter == 0)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD == 189) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD_dl1 == 112) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_MIN_LENGTH == 0) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD == 255) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 184) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (MRxD == 174) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (MRxD == 141) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 107) ##3 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) && (MRxD == 144) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MIN_LENGTH == 60) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 !CRC_err ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 187) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_MIN_LENGTH == 5) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD == 4) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_IFG_SET == 51) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##4 (Next_state == 0)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 184) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 57854) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (MRxD == 255) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_IFG_SET == 36) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 57854) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 110) ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (Fifo_data == 112) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_MIN_LENGTH == 91) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##2 MRxErr ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD_dl1 == 252) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##3 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD_dl1 == 4) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##2 (Current_state == 0) ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD_dl1 == 164) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_IFG_SET == 32) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD == 174) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_MIN_LENGTH == 98) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_IFG_SET == 28) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 102) && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_IFG_SET == 39) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##2 !CRC_err ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 33087) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD == 187) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data == 247) && (IFG_counter == 4) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16650) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (MRxD == 189) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 187) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 36) ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##4 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD_dl1 == 141) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_MIN_LENGTH == 98) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 36) ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) && (MRxD == 187) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_IFG_SET == 11) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD_dl1 == 85) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD == 141) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 32) ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 102) && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 == 252) ##3 (Next_state == 13) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (MRxD == 15) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MIN_LENGTH == 57) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((Fifo_data == 247) && (IFG_counter == 4) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD == 141) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (Fifo_data == 4) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && Fifo_full ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && Fifo_full ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (Fifo_data == 15) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_MIN_LENGTH == 0) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (MRxD == 174) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 Fifo_full ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_IFG_SET == 28) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (Current_state == 0) && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (Fifo_data == 141) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD >= 184) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_IFG_SET == 11) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16650) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (Next_state == 0) && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##3 !Fifo_full ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) && (MRxD == 144) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (MRxD == 255) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##3 (Next_state == 0) ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD == 144) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (IFG_counter == 0) && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##2 (Next_state == 0) ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##4 (Current_state == 0)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) && (MRxD == 187) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##2 (RX_MIN_LENGTH == 47) ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (MRxD == 4) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##4 MAC_rx_add_chk_err) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD_dl1 == 247) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short ##3 !CRC_err ##1 (RX_IFG_SET == 3)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) && (MRxD == 141) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 69) ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short && (IFG_counter == 4) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##2 MCrs_dv ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##2 !MAC_rx_add_chk_err ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##3 (IFG_counter == 0) ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_MIN_LENGTH == 32) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##4 !Fifo_full) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 187) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##2 RxErr ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD == 255) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##4 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_IFG_SET == 51) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD == 144) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_MIN_LENGTH == 32) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (MRxD == 4) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (Fifo_data == 85) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((Fifo_data == 164) && (IFG_counter == 4) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD == 174) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RX_IFG_SET == 39) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (IFG_counter == 4) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((Fifo_data == 252) ##3 (Next_state == 13) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD == 4) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##2 !broadcast_drop ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##3 !broadcast_drop ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (MRxD == 15) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((Fifo_data == 252) && (IFG_counter == 4) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MIN_LENGTH == 57) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RX_MIN_LENGTH == 60) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD_dl1 == 252) ##3 (Next_state == 13) ##1 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD_dl1 == 164) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD >= 187) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD_dl1 == 15) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 37) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD_dl1 == 112) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 33087) ##4 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##3 (Current_state == 0) ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data == 164) && (IFG_counter == 4) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 Fifo_full ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) && (RxD == 187) ##4 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##2 Crs_dv ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 !CRC_err ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##4 (RX_IFG_SET == 3)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (MRxD == 189) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 57590) && (RX_MAX_LENGTH <= 60309) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD == 15) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 (RxD_dl1 == 4) ##1 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_IFG_SET == 20) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD_dl1 >= 73) && (RxD_dl1 <= 155) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD_dl1 == 172) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (Fifo_data == 187) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD >= 93) && (RxD <= 174) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_IFG_SET == 8) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD_dl1 == 187) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD >= 93) && (RxD <= 174) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data == 252) ##4 (Next_state == 13)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 !MAC_rx_add_chk_err ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_IFG_SET == 8) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_MIN_LENGTH == 87) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) && CRC_err ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short && (MRxD == 69) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (MRxD == 112) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_IFG_SET == 53) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (Fifo_data == 172) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (Fifo_data == 144) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 broadcast_drop ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 145) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 73) && (Fifo_data <= 155) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 73) && (RxD_dl1 <= 155) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_IFG_SET == 53) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##1 (Next_state == 0) ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD == 172) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##1 (IFG_counter == 0) ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 166) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 !MAC_rx_add_chk_err ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 166) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_MIN_LENGTH == 84) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 93) && (MRxD <= 174) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60309) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (MRxD == 172) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD_dl1 == 144) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##1 RxErr ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 93) && (MRxD <= 174) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (Fifo_data == 180) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (Fifo_data == 144) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 157) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD == 172) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_MIN_LENGTH == 45) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 157) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD_dl1 == 172) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (MRxD == 180) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD == 180) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_IFG_SET == 20) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (MRxD == 85) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 157) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD_dl1 == 180) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD_dl1 == 180) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (MRxD == 180) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((Fifo_data >= 73) && (Fifo_data <= 155) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data == 252) ##4 (Next_state == 13)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (Fifo_data == 187) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_MIN_LENGTH == 45) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_IFG_SET == 31) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD >= 166) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (MRxD == 172) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##1 MRxErr ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 166) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##1 MAC_rx_add_chk_err ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD_dl1 == 144) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_MIN_LENGTH == 84) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_MIN_LENGTH == 60) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (MRxD == 85) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RX_IFG_SET == 31) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD == 85) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) && Fifo_full ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD == 112) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 145) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_MIN_LENGTH == 87) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD == 69) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD == 112) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RxD >= 157) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_IFG_SET >= 18) && (RX_IFG_SET <= 32) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (MRxD == 112) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 210) ##1 (Current_state == 0) ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (Fifo_data == 172) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 broadcast_drop ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RxD_dl1 == 252) ##4 (Next_state == 13)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD_dl1 == 187) ##3 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 46) ##4 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 == 252) ##4 (Next_state == 13)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 (RxD == 180) ##3 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RX_MIN_LENGTH == 60) ##2 1) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (Fifo_data == 180) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 (RxD == 85) ##2 1) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_IFG_SET >= 18) && (RX_IFG_SET <= 32) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_IFG_SET >= 11) && (RX_IFG_SET <= 21) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MIN_LENGTH == 95)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (broadcast_drop ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (broadcast_drop ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (Fifo_data == 174)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 33489) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MIN_LENGTH == 108)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (MRxErr ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (Fifo_data == 189)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_IFG_SET == 55)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MIN_LENGTH == 95)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RxD_dl1 == 189)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 MAC_rx_add_chk_err) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MIN_LENGTH == 75)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RxD_dl1 == 255)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_IFG_SET >= 15) && (RX_IFG_SET <= 31) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 50) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_IFG_SET == 6)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_IFG_SET == 55)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (Fifo_data == 189)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (RxErr ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_IFG_SET >= 11) && (RX_IFG_SET <= 21) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 MAC_rx_add_chk_err) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (Fifo_data == 255)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MIN_LENGTH == 108)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (Fifo_data == 174)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) (MRxErr ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RxD_dl1 == 174)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RxD_dl1 == 255)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_IFG_SET >= 15) && (RX_IFG_SET <= 31) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_MIN_LENGTH == 75)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_IFG_SET == 35)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (Fifo_data == 255)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_IFG_SET == 35)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 33489) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RxD_dl1 == 174)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RX_IFG_SET == 6)) |-> (RxD >= 0) && (RxD <= 56));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (RxErr ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 (RxD_dl1 == 189)) |-> (MRxD >= 0) && (MRxD <= 56));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MAX_LENGTH >= 21517) && (RX_MAX_LENGTH <= 42176) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 57) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 38) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 43) ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 25) && (RX_IFG_SET <= 43) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 59) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 25) && (RX_IFG_SET <= 43) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 36) ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MAX_LENGTH >= 21517) && (RX_MAX_LENGTH <= 42176) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 57) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 38) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 62) ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 43) ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 36) ##2 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 47) ##1 !CRC_err ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 59) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50493) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 43) ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 75) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 80) ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 195) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 195) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 31) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 22) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 195) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 31) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 41) ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 43) ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50488) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 75) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 195) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 39) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 22) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 167) ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50493) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 167) ##1 1) |-> (RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (!Fifo_full ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 39) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50488) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (broadcast_drop ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 254) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 RxErr ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 153) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 55) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (CRC_err ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Fifo_data_err) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) && Fifo_full ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 MRxErr ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 RxErr ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 7)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 153) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 180)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 55) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (MRxD == 84)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29254)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 153) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 153) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 MRxErr ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 7)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD == 84)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD == 84)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) && Fifo_full ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (MRxD == 84)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD == 180)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29254)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (CRC_err ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MAX_LENGTH >= 21517) && (RX_MAX_LENGTH <= 42774) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (!broadcast_drop && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 75) && (RxD_dl1 <= 156) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52590) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52590) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 75) && (Fifo_data <= 156) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!broadcast_drop && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_MAX_LENGTH >= 21517) && (RX_MAX_LENGTH <= 42774) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_IFG_SET >= 13) && (RX_IFG_SET <= 26) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RX_IFG_SET >= 13) && (RX_IFG_SET <= 26) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Crs_dv ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 MCrs_dv ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Crs_dv ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 MCrs_dv ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 17) && (RX_MIN_LENGTH <= 28) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 17) && (RX_MIN_LENGTH <= 28) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 49)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 7276) ##1 (RX_MIN_LENGTH == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 1) && (MRxD <= 121) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 7276) ##1 (RX_MIN_LENGTH == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 131)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211) ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 3)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 1) && (RxD <= 121) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211) ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 1) && (RxD <= 121) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211) ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34682) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 131)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34682) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 CRC_err) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 Fifo_full) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (!broadcast_drop ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 Fifo_full) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 131)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 3)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 1) && (MRxD <= 121) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 49)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211) ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 43)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 CRC_err) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 43)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 131)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91) ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191) ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 131) ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191) ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##3 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##3 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2) ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191) ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91) ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 21237) && (RX_MAX_LENGTH <= 42176) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2) ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 31374) && (RX_MAX_LENGTH <= 42423) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 131) ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20) ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20634) && (RX_MAX_LENGTH <= 41815) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 131) ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 49800) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191) ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 46) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 131) ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 21237) && (RX_MAX_LENGTH <= 42176) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 31374) && (RX_MAX_LENGTH <= 42423) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20) ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 49800) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20634) && (RX_MAX_LENGTH <= 41815) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 46) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 129) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 129) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 129) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 129) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 73) && (RxD_dl1 <= 111) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 21) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (broadcast_drop ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state >= 9) && (Next_state <= 13) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 21) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Reset ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 73) && (Fifo_data <= 111) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 9) && (Next_state <= 13) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Rx_pkt_err_type_rmon == 0)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) && Fifo_full) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Fifo_data >= 0) && (Fifo_data <= 27) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!MCrs_dv ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33410) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 27) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!MCrs_dv ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) && Crs_dv) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) && RxErr) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##1 broadcast_drop) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 27) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (Rx_pkt_err_type_rmon == 0)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 18)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!Too_short ##1 broadcast_drop) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 9)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) && MCrs_dv) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) && Crs_dv) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33410) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) && MCrs_dv) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (Fifo_full ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20743) && (RX_MAX_LENGTH <= 41910) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Crs_dv ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 18)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20743) && (RX_MAX_LENGTH <= 41910) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) && RxErr) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 0) && (Fifo_data <= 55) ##1 (RX_MIN_LENGTH == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((Current_state == 0) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) && Fifo_full) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 18)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 34) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 0) && (RxD_dl1 <= 55) ##1 (RX_MIN_LENGTH == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 0) && (RxD_dl1 <= 55) ##1 (RX_MIN_LENGTH == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Crs_dv ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_full ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !Too_short ##1 (RX_MIN_LENGTH == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 9)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 0) && (Fifo_data <= 55) ##1 (RX_MIN_LENGTH == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !Too_short ##1 (RX_MIN_LENGTH == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Fifo_data >= 0) && (Fifo_data <= 27) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 18)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) && MRxErr) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) && MRxErr) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 35) && (Fifo_data <= 70) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Fifo_data >= 0) && (Fifo_data <= 29) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 (RX_MIN_LENGTH == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 0) && (Fifo_data <= 47) ##1 (RX_MIN_LENGTH == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20258) ##1 (RX_MIN_LENGTH == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 0) && (RxD_dl1 <= 47) ##1 (RX_MIN_LENGTH == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20258) ##1 (RX_MIN_LENGTH == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 29) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Fifo_data >= 0) && (Fifo_data <= 29) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Crs_dv && !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short && (Next_state == 0)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short && (Next_state == 0)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 74) && (MRxD <= 156) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !MCrs_dv && !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !CRC_err && !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 71) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!MRxErr && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short && (IFG_counter == 0)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 0) && (RxD_dl1 <= 47) ##1 (RX_MIN_LENGTH == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (!MRxErr && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!RxErr && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && !broadcast_drop ##1 (RX_MIN_LENGTH == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 29) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Reset) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) && (RxD >= 0) && (RxD <= 55) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Fifo_full && !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && !broadcast_drop ##1 (RX_MIN_LENGTH == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short && (IFG_counter == 0)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 55) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short && (Current_state == 0)) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 0) && (Fifo_data <= 47) ##1 (RX_MIN_LENGTH == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short && (Current_state == 0)) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 44) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 35) && (RxD_dl1 <= 70) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Fifo_full && !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 44) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!RxErr && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) && (RxD >= 0) && (RxD <= 55) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !MCrs_dv && !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !CRC_err && !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 74) && (RxD <= 156) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 55) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Crs_dv && !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 (RX_MIN_LENGTH == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 5) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 0) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 0) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Reset) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54004) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 0) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 126) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Next_state == 0) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Current_state == 0) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 0) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54004) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 158) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 0) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 0) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (IFG_counter >= 0) && (IFG_counter <= 22) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Reset) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) (!Too_short && (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 126) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 126) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 0) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 0) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 8) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 0) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (IFG_counter >= 0) && (IFG_counter <= 22) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Current_state == 0) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 126) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 5) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 158) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 40) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 126) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 138) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 40) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15) && MCrs_dv ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 40) && (MRxD <= 196) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 114) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15) ##1 MAC_rx_add_chk_err) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 46) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 170) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 114) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 57) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 114) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15) && Crs_dv ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Current_state == 0) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15) && Crs_dv ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 !broadcast_drop && (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 39293) && (RX_MAX_LENGTH <= 52711) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 170) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 61814) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 4) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 40) && (MRxD <= 216) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 138) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 126) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 138) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 9) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 12) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 114) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 138) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 39293) && (RX_MAX_LENGTH <= 52711) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##3 !broadcast_drop && (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 8) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 22) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 12) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 40) && (RxD <= 196) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 40) && (MRxD <= 196) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 96) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Next_state == 0) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 46) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 46) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 46) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 96) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 40) && (RxD <= 216) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15) ##1 MAC_rx_add_chk_err) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 61814) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 22) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 57) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 114) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 40) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 12) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 8) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 114) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 12) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 40) && (RxD <= 196) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 46) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Current_state == 0) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 46) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 170) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 46) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 46) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Current_state == 0) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Current_state == 0) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 35) && (RxD_dl1 <= 70) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 40) && (RxD <= 216) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 40) && (MRxD <= 216) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 40) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Fifo_data >= 35) && (Fifo_data <= 70) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 9) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Next_state == 0) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 170) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15) && MCrs_dv ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Current_state == 0) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 58) ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 104) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 104) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Current_state == 0) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 104) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 0) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 129) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 99) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 51) && (RxD_dl1 <= 99) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 58) ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41910) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 0) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 104) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 129) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 12)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 121) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 138)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 CRC_err ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 89)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (IFG_counter >= 0) && (IFG_counter <= 10) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 14)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 170)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 170)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 138)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 12)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (Crs_dv ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 114) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 57) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 26)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RxD_dl1 >= 66) && (RxD_dl1 <= 131) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Next_state == 0) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 48)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 64) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 66) && (RxD_dl1 <= 131) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (IFG_counter >= 0) && (IFG_counter <= 7) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Next_state == 0) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (IFG_counter >= 0) && (IFG_counter <= 10) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 114) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 121) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 129) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 89)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (IFG_counter >= 0) && (IFG_counter <= 7) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 12)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && CRC_err ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 114) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 32)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 14)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 38) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 138)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 CRC_err ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 170)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41192) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 57) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 81)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 12)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 121) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 !Fifo_full ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 !Fifo_full ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (MCrs_dv ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short && CRC_err ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Fifo_data >= 66) && (Fifo_data <= 131) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 121) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && MAC_rx_add_chk_err ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 26)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 18) && (RxD_dl1 <= 81) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 170)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 18) && (Fifo_data <= 81) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 18) && (Fifo_data <= 81) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 138)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 32)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 114) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Fifo_data >= 66) && (Fifo_data <= 131) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 129) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 81)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 38) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 18) && (RxD_dl1 <= 81) ##1 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 48)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && MAC_rx_add_chk_err ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 33) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Fifo_data == 104) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 52) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 18009) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 18) && (RxD <= 81) ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 114) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 40) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 46) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 18) && (MRxD <= 81) ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 33) ##1 !broadcast_drop ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 86) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && MRxErr ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RxD_dl1 == 104) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 RxErr ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && RxErr ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (!Too_short ##1 MRxErr ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 127) ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && !broadcast_drop ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 184) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 MRxErr ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!CRC_err ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 84) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 52) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!CRC_err ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 84) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 102) && (MRxD <= 118) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 121) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 28) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 26) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 33) ##1 !broadcast_drop ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 40) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 26) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 114) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 121) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 26) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 48) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 127) ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 7) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 18009) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 84) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RxD_dl1 == 104) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 102) && (MRxD <= 118) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 118) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 18) && (MRxD <= 81) ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 121) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 46) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 18) && (RxD <= 81) ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && MRxErr ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 26) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 48) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 184) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 84) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 7) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 184) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 40) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 RxErr ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 46) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 29) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && !broadcast_drop ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 116) ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 121) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Fifo_data == 104) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 116) ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 39) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 184) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 52) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 118) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && RxErr ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 46) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 33) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 52) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 40) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 39) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 28) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 130) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 180) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 MCrs_dv ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 57) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 18009) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 46) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 46) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 !MAC_rx_add_chk_err ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 Crs_dv ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 2) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 67) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 18009) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (MRxD == 118) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 130) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 180) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 118) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 !MAC_rx_add_chk_err ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 52) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 118) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (MRxD == 84) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 8) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && Fifo_full ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 !CRC_err ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 184) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RxD == 118) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 118) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 67) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 21) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 180) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short ##1 !CRC_err ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 118) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 130) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (MRxD == 118) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 116) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 MCrs_dv ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 67) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && Fifo_full ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 184) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 8) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 7) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 184) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 52) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RxD == 118) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 Crs_dv ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RxD == 84) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 58) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 52) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 58) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 7) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 67) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (MRxD == 84) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29254) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 116) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 21) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 130) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 180) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 44881) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 52) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29254) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 184) ##3 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 44881) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RxD == 84) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 2) ##3 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 180) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD >= 0) && (RxD <= 89) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 104) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##1 !broadcast_drop ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (broadcast_drop ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 104) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (broadcast_drop ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (MRxD >= 0) && (MRxD <= 89) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Crs_dv ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (MRxD >= 0) && (MRxD <= 89) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (MCrs_dv ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 104) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 33) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RxD == 180) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 104) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 33) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180) ##4 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD >= 0) && (RxD <= 89) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32) ##4 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##1 !broadcast_drop ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Fifo_data >= 75) && (Fifo_data <= 156) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 40) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!broadcast_drop ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 75) && (RxD_dl1 <= 156) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 22) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!broadcast_drop ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 54) && (RxD_dl1 <= 102) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 54) && (Fifo_data <= 102) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD == 180) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 73) && (RxD_dl1 <= 111) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 130) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD == 180) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 63) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 73) && (Fifo_data <= 111) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD == 180) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 130) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD == 180) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Fifo_data >= 0) && (Fifo_data <= 50) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 11) && (RX_IFG_SET <= 23) ##3 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 28) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 50) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Fifo_data >= 0) && (Fifo_data <= 54) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 54) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Fifo_data >= 0) && (Fifo_data <= 54) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 50) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 50) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 11) && (RX_IFG_SET <= 23) ##3 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 15) && (RX_IFG_SET <= 28) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 54) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 14) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!broadcast_drop ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Fifo_data >= 0) && (Fifo_data <= 50) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 54) && (MRxD <= 104) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 54) && (RxD <= 104) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 58) && (RX_MIN_LENGTH <= 93) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 93) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 93) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 54) && (Fifo_data <= 102) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 58) && (RX_MIN_LENGTH <= 93) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 36194) && (RX_MAX_LENGTH <= 51565) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 54) && (RxD_dl1 <= 102) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Current_state == 0) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 56) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Fifo_data >= 0) && (Fifo_data <= 56) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 33) ##1 !broadcast_drop ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 56) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 33) ##1 !broadcast_drop ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RxD_dl1 >= 51) && (RxD_dl1 <= 99) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 19) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (Fifo_data >= 0) && (Fifo_data <= 56) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 99) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 29) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 130) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 3)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 252)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 43)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 75) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 CRC_err) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 49)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 252)) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38783) && (RX_MAX_LENGTH <= 51802) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211) ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211) ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38597) && (RX_MAX_LENGTH <= 51925) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 75) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 2) && (RxD <= 121) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 Fifo_full) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##2 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 130) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_IFG_SET >= 16) && (RX_IFG_SET <= 36) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((MRxD >= 2) && (MRxD <= 121) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full ##1 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 74) && (RxD <= 156) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err ##1 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop ##1 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv ##1 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91) ##1 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 46) ##1 !broadcast_drop ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 46) ##1 !broadcast_drop ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv ##1 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20) ##1 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 93) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 74) && (MRxD <= 156) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 50) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191) ##1 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 158) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191) ##1 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34682) && (RX_MAX_LENGTH <= 51060) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 93) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2) ##1 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 158) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 59) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 59) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 180) && (MRxD <= 187) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 30) && (RX_MIN_LENGTH <= 61) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 180) && (RxD <= 187) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 180) && (RxD <= 187) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 180) && (MRxD <= 187) ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 2) && (MRxD <= 121) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52790) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD >= 2) && (RxD <= 121) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52671) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 86) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 15) && (RX_IFG_SET <= 28) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 86) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 61) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 30) && (RX_MIN_LENGTH <= 61) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 60) && (RxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##3 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (IFG_counter == 4)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20) ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD == 187)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 !MRxErr) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 55) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 !RxErr) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 177) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##3 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 60) && (MRxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191) ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##3 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##3 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 177) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2) ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 55) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 34) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 16) && (RX_IFG_SET <= 36) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_IFG_SET == 51)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 131) ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (MRxD == 187)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD_dl1 == 252)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (Fifo_data == 252)) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##3 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##3 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 !broadcast_drop) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191) ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 131) ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##3 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##3 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##4 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 !MAC_rx_add_chk_err) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91) ##2 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 61) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##3 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 57) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 49) ##1 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 252) ##1 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 57) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 131) ##1 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 3) ##1 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 43) ##1 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 CRC_err ##1 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 Fifo_full ##1 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 69) && (RX_MIN_LENGTH <= 96) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 252) ##1 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 131) ##1 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_IFG_SET >= 22) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) ##1 (Next_state == 13) ##3 1) |-> (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MRxErr) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 252) ##1 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full ##1 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD == 180)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 131)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 131) ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 131) ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_IFG_SET == 31)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RxD_dl1 == 211) ##1 (Next_state == 13) ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (IFG_counter == 5)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD_dl1 == 187)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((Fifo_data == 211) ##1 (Next_state == 13) ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 131)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 4) ##1 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 187) ##1 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98) ##1 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 187) ##1 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51) ##1 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191)) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (Fifo_data == 187)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 252) ##1 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MAC_rx_add_chk_err) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 RxErr) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (MRxD == 180)) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err ##1 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 broadcast_drop) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##3 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 46) ##1 !broadcast_drop ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (MRxD >= 57) && (MRxD <= 121));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 54) && (MRxD <= 104) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 125) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 69) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3) ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 46) ##1 !broadcast_drop ##2 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD >= 57) && (RxD <= 121));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252) ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 131) ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211) ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 131) ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211) ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##1 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252) ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 71) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 125) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 54) && (RxD <= 104) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##2 1) |-> (RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 94));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 193) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 193) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 40) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 93) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20411) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 192) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 193) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20411) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 13692) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 13692) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 193) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 192) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 26) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 26) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 20) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 20) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 19730) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 19730) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (!Fifo_full ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 189) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 23) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 23) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 189) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 101) && (RxD <= 149) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((MRxD >= 195) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 195) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17181) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 28) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17181) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 57) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 101) && (MRxD <= 149) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((MRxD >= 119) && (MRxD <= 163) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD >= 119) && (RxD <= 163) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 151) && (MRxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33621) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33621) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 151) && (MRxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252)) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 94) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 151) && (RxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 151) && (RxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Fifo_data_err) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Fifo_data_end) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 4)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 127) && (MRxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 127) && (MRxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51)) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Reset ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 4)) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 127) && (RxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 127) && (RxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##2 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##2 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3) ##1 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##1 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##1 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##1 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##1 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 97) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##1 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##1 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##1 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##1 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##1 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##1 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##1 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 50) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##1 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##1 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3) ##1 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 50) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##1 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 162) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 162) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 176) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD >= 0) && (RxD <= 124) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 176) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (MRxD >= 0) && (MRxD <= 124) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (MRxD >= 0) && (MRxD <= 124) ##1 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 (RxD >= 0) && (RxD <= 124) ##1 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 82) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && MCrs_dv ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && Crs_dv ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && MCrs_dv ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && Crs_dv ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 203) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 97) && (Fifo_data <= 176) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 97) && (RxD_dl1 <= 176) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 97) && (Fifo_data <= 176) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 97) && (RxD_dl1 <= 176) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52790) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 203) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52671) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 127) && (RxD_dl1 <= 192) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 127) && (Fifo_data <= 192) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 58) && (RxD_dl1 <= 111) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 58) && (RxD_dl1 <= 111) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 127) && (Fifo_data <= 192) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 111) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 127) && (RxD_dl1 <= 192) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 111) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 191) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 191) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (Crs_dv ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20936) && (RX_MAX_LENGTH <= 42049) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (MCrs_dv ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 119) && (Fifo_data <= 164) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 119) && (RxD_dl1 <= 164) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 119) && (RxD_dl1 <= 164) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 119) && (Fifo_data <= 164) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 82) && (Fifo_data <= 148) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 82) && (RxD_dl1 <= 148) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52556) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 82) && (RxD_dl1 <= 148) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 82) && (Fifo_data <= 148) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 57) && (RxD_dl1 <= 120) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52168) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 57) && (Fifo_data <= 120) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 57) && (Fifo_data <= 120) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 57) && (RxD_dl1 <= 120) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 92) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 92) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 !CRC_err) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && !broadcast_drop ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 MRxErr ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 RxErr ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Crs_dv && !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 Crs_dv ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 Crs_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 !CRC_err ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 !MAC_rx_add_chk_err ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 MCrs_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 !broadcast_drop ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 Crs_dv ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && (IFG_counter == 0) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && RxErr ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 RxErr ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 MRxErr ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !MCrs_dv && !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 (Next_state == 0)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 !MAC_rx_add_chk_err) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && (IFG_counter == 0) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !MCrs_dv && !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 MCrs_dv ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 RxErr ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 (Current_state == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 !Fifo_full ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 Crs_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 !Fifo_full ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 (Next_state == 0) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 (Current_state == 0) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 (Current_state == 0) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 MCrs_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 !broadcast_drop ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 (IFG_counter == 0) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 (Next_state == 0)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 (Next_state == 0) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Crs_dv && !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && RxErr ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 !MAC_rx_add_chk_err) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 MRxErr ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 (IFG_counter == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && (Current_state == 0) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 !MAC_rx_add_chk_err ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 (Current_state == 0)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 RxErr ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 (IFG_counter == 0)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 !Fifo_full ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 (Next_state == 0) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && !broadcast_drop ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 (IFG_counter == 0)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 (Current_state == 0) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 (IFG_counter == 0) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && (Next_state == 0) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 !CRC_err) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 (Next_state == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 (Current_state == 0)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 (IFG_counter == 0) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && (Next_state == 0) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && (Current_state == 0) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 MCrs_dv ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 CRC_err ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 !CRC_err ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 CRC_err ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && MRxErr ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 !Fifo_full ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 MRxErr ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && MRxErr ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38783) && (RX_MAX_LENGTH <= 51802) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 22) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38597) && (RX_MAX_LENGTH <= 51925) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20936) && (RX_MAX_LENGTH <= 42049) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 22) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 82) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) (!broadcast_drop ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && RxErr ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && RxErr ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && MRxErr ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 46) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 42) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 46) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && MRxErr ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 42) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 46376) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 46376) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 66) && (Fifo_data <= 131) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 13692) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 66) && (RxD_dl1 <= 131) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Reset) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 66) && (RxD_dl1 <= 131) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 13692) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 35) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 66) && (Fifo_data <= 131) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Current_state == 0) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Current_state == 0) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17181) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Next_state == 0) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17181) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 54) && (RxD_dl1 <= 104) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Next_state == 0) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 54) && (Fifo_data <= 104) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MRxErr) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (MRxD == 180)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 187) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (Fifo_data == 187)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 252) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 187) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD_dl1 == 187)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_MIN_LENGTH == 84)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 broadcast_drop) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD == 180)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41910) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MAC_rx_add_chk_err) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_IFG_SET == 31)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 RxErr) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 4) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 69) && (RX_MIN_LENGTH <= 96) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (IFG_counter == 5)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Reset) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 252) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 37)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 96)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 114) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 139)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 48)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 114) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 139)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 180) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 52) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 37)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Reset ##4 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 139)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 52) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 26)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 116) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 138)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 184)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 8) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 40) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 102)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 54)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 22)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 31)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 184)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 8) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 52) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 48) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41192) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 46)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 26)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 96)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 138)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (Reset) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 26)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 40)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 52) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 138)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 26)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 22)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 31)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 102)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 40) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 40)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (Reset ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 57) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 116) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 40)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 52) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34538) && (RX_MAX_LENGTH <= 50879) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 180) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Reset) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 180) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 52) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 102)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 89)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 40) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 139)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 48) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 89)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 46)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 138)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 37)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 102)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 54)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 40)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 52) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 40) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 184)) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 37)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 52) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 184)) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 48)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 180) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42025) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Reset) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 184) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 118) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 184) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 130) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 118) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 0) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 118) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 47) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 125) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 118) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 !RxErr ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 47) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 47) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD == 130) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 222) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 58) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 !broadcast_drop ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 118) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 20258) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 222) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 1) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 33) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 104) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 MRxErr ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 52) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD == 180) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 37) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 11) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 8) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 47) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 40) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 125) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 118) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 130) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 52) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!Too_short && (MRxD == 130) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 Crs_dv ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 33) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 36225) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 21) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 118) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 2) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD == 222) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 !MCrs_dv ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 36225) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 48) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 37) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 118) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD == 130) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD == 222) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 130) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 46) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 22) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 114) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD == 130) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 RxErr ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 107) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 52) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !Too_short && (RxD >= 102) && (RxD <= 130) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 40) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 180) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20411) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 RxErr ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 36225) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 222) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 19730) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!Too_short && (MRxD == 222) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 107) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 Fifo_full ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 0) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##4 !CRC_err) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 54) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 222) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##4 !CRC_err) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 104) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20411) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 1) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!CRC_err && !Too_short && (RxD >= 102) && (RxD <= 130) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 107) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 == 211) ##1 (Next_state == 13) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 125) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((Fifo_data == 211) ##1 (Next_state == 13) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 MRxErr ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 21) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 48) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 37) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 130) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 125) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 40) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 116) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 107) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 37) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 1) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 52) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 11) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 Crs_dv ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 222) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 180) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 107) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 MCrs_dv ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 21) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 !broadcast_drop ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 0) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 37) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (MRxD == 130) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 130) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 184) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 184) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 118) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) && Fifo_full ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 40) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 36225) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 52) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!CRC_err && !Too_short && (RxD >= 102) && (RxD <= 130) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 107) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 11) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 1) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 !MRxErr ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 40) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 107) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 107) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !Too_short && (RxD >= 102) && (RxD <= 130) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 107) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 Fifo_full ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 37) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 107) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 !MCrs_dv ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 114) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 37) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 118) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 104) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 40) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 37) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 19730) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 104) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 130) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (MRxD == 130) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##4 !Crs_dv) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 46) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 57) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 MCrs_dv ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 37) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 57) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 107) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 !Crs_dv ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 !MRxErr ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 8) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD == 180) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 52) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 222) ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short ##2 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 33) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 52) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 107) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 40) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 222) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 52) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##4 !Crs_dv) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 222) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) && Fifo_full ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 37) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (MRxD == 222) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 MAC_rx_add_chk_err ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 21) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (MRxD == 130) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 118) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 107) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (Reset) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 52) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 47) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 107) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 11) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 37) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33621) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 47) ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 107) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33621) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 37) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 46) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 107) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 116) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 MAC_rx_add_chk_err ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 57) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 !Crs_dv ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 52) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 20258) ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 46) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 !Fifo_full ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 180) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 130) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 !RxErr ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 2) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 22) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 47) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 40) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 57) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 130) ##2 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 !Fifo_full ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##4 !MCrs_dv) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 180) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 118) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 58) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 54) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 47) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##4 !MCrs_dv) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD == 130) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 33) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##3 CRC_err ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 184) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 118) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 132) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 52) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD == 180) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 104) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 104) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RxD >= 2) && (RxD <= 121) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 2) && (MRxD <= 121) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 104) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (MRxD == 222) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 19237) && (RX_MAX_LENGTH <= 40623) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 20258) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 125) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD == 222) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 2) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 184) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 104) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 26) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 184) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 184) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 125) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (MRxD == 222) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 26) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 125) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 118) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##3 !MAC_rx_add_chk_err ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 26) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 20258) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 2) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 26) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 36194) && (RX_MAX_LENGTH <= 51565) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##3 !MAC_rx_add_chk_err ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 58) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 125) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD == 222) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD == 180) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 132) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 58) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!broadcast_drop ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 118) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 19237) && (RX_MAX_LENGTH <= 40623) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##3 CRC_err ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 52) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##3 !Fifo_full ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 184) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 184) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 76));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##3 !Fifo_full ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 118) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 184) ##1 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 184) ##1 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD >= 127) && (RxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 127) && (MRxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 127) && (RxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20936) && (RX_MAX_LENGTH <= 42049) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20936) && (RX_MAX_LENGTH <= 42049) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((MRxD >= 127) && (MRxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 93) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 93) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 94) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 203) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 203) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34682) && (RX_MAX_LENGTH <= 51060) ##4 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 192) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 64) && (RxD_dl1 <= 130) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 97) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 64) && (Fifo_data <= 130) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 64) && (RxD_dl1 <= 130) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 192) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41910) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (MCrs_dv ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 64) && (Fifo_data <= 130) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 97) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Crs_dv ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 43) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD >= 195) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((MRxD >= 58) && (MRxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD_dl1 >= 176) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 176) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 195) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 58) && (RxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 158) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34538) && (RX_MAX_LENGTH <= 50879) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 83) && (RxD_dl1 <= 164) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 38) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 163) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 83) && (Fifo_data <= 164) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 80) && (Fifo_data <= 163) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 83) && (RxD_dl1 <= 164) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 191) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 158) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 83) && (Fifo_data <= 164) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 191) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 74) && (MRxD <= 156) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 74) && (RxD <= 156) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 4)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 252)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Fifo_data_end) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 187)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 187)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 252)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 19) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((MRxD >= 151) && (MRxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Fifo_data_err) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 151) && (MRxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 50) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38597) && (RX_MAX_LENGTH <= 51925) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38597) && (RX_MAX_LENGTH <= 51925) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 151) && (RxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 93) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 19) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD >= 151) && (RxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 93) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252) ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 158) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 158) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 131) ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3) ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252) ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD_dl1 >= 75) && (RxD_dl1 <= 156) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 36194) && (RX_MAX_LENGTH <= 51565) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43)) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 131) ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 131) ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 50) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##4 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 75) && (Fifo_data <= 156) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##4 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##2 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 132) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##1 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49)) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 132) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 131) ##1 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 50) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 45) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 130) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 130) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2)) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91)) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211) ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211) ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD_dl1 >= 51) && (RxD_dl1 <= 99) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 99) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211) ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211) ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##1 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 35) && (RxD_dl1 <= 70) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 40) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 54) && (Fifo_data <= 104) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 54) && (RxD_dl1 <= 104) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 35) && (Fifo_data <= 70) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 44) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 59) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34682) && (RX_MAX_LENGTH <= 51060) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 69) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 59) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 69) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (broadcast_drop ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 43) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 62) && (RxD <= 124) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 62) && (RxD <= 124) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((MRxD >= 62) && (MRxD <= 124) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38597) && (RX_MAX_LENGTH <= 51925) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 62) && (MRxD <= 124) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 19) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 14) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 14) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 55) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 55) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38783) && (RX_MAX_LENGTH <= 51802) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 71) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 57) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Current_state == 0) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 71) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Reset) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 57) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 193) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 66) && (RxD_dl1 <= 131) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 129) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 66) && (Fifo_data <= 131) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 193) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 193) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 129) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 75) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 193) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 75) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 104) && (MRxD <= 151) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 104) && (RxD <= 151) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52556) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 104) && (RxD <= 151) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 73) && (RxD_dl1 <= 111) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 104) && (MRxD <= 151) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 73) && (Fifo_data <= 111) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 54) && (Fifo_data <= 102) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52168) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 54) && (RxD_dl1 <= 102) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Fifo_full ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 177) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 29) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 177) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 177) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 177) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 28) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52671) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52790) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38597) && (RX_MAX_LENGTH <= 51925) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 252) ##1 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 252) ##1 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MRxErr) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 92) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 92) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RxD >= 54) && (RxD <= 104) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((MRxD >= 54) && (MRxD <= 104) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 131) ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD == 180)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD_dl1 == 187)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (MRxD == 180)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (IFG_counter == 5)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51) ##1 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err ##1 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 131) ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_MIN_LENGTH == 84)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full ##1 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41910) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 broadcast_drop) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MAC_rx_add_chk_err) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 RxErr) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 187) ##1 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98) ##1 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42025) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 4) ##1 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (Fifo_data == 187)) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 187) ##1 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((Fifo_data == 211) ##1 (Next_state == 13) ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252) ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 163) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 == 211) ##1 (Next_state == 13) ##3 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 131) ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 20) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252) ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((Fifo_data >= 80) && (Fifo_data <= 163) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 158) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 158) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 131) ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 20) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3) ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##2 1) |-> (RX_IFG_SET >= 19) && (RX_IFG_SET <= 39));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (MCrs_dv ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) (Crs_dv ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_IFG_SET >= 15) && (RX_IFG_SET <= 28) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 23) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 23) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 97) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_IFG_SET >= 22) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 193) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41910) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 193) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 26) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 26) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 27));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41192) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42049));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD >= 209) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 209) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 24) && (RX_IFG_SET <= 34) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 255) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 50) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD >= 58) && (RxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 58) && (MRxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 40) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 193) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 193) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 125) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 125) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD >= 60) && (RxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!broadcast_drop ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 60) && (MRxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 94) && (MRxD <= 176) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 94) && (MRxD <= 176) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 94) && (RxD <= 176) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 76));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 94) && (RxD <= 176) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 76));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((Fifo_data >= 177) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 177) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 16) && (RX_IFG_SET <= 36) ##4 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 162) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 162) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD >= 122) && (RxD <= 188));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (MRxD >= 122) && (MRxD <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 19237) && (RX_MAX_LENGTH <= 40623) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 19) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 14) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon) |-> (RxD_dl1 >= 189) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon) |-> (Fifo_data >= 189) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 131)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20936) && (RX_MAX_LENGTH <= 42049) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 131)) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 93) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211) ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211) ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##1 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 119) && (MRxD <= 163) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##2 1) |-> (RxD >= 77) && (RxD <= 159));
assert property(@(posedge Clk) ((RxD >= 119) && (RxD <= 163) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##2 1) |-> (MRxD >= 77) && (MRxD <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 203) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 203) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 203) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 203) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (RxD_dl1 >= 59) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short) |-> (Fifo_data >= 59) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 101) && (MRxD <= 149) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 101) && (RxD <= 149) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 191) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 191) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 191) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 191) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 73) && (RxD_dl1 <= 155) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 73) && (Fifo_data <= 155) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 54) && (Fifo_data <= 104) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 54) && (RxD_dl1 <= 104) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 54) && (RxD_dl1 <= 104) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 54) && (Fifo_data <= 104) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 186) && (RxD <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 186) && (MRxD <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 186) && (RxD <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 186) && (MRxD <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 94) && (Fifo_data <= 176) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 176) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 14) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD_dl1 >= 176) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 176) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 19730) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 94) && (RxD_dl1 <= 176) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 176) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 103) && (RxD_dl1 <= 151) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 103) && (Fifo_data <= 151) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20411) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 127) && (MRxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 127) && (RxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 131)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 131)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 131) ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 20) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 131) ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252)) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17181) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 13692) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##1 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33621) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38597) && (RX_MAX_LENGTH <= 51925) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 132) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 132) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 132) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 132) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 66) && (Fifo_data <= 131) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 23) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 66) && (RxD_dl1 <= 131) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 26) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 163) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 80) && (Fifo_data <= 163) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 82) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 80) && (RxD_dl1 <= 163) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 82) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 80) && (Fifo_data <= 163) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 1) && (MRxD <= 121) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 1) && (RxD <= 121) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 4)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 187)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 187)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!broadcast_drop ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 187)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!broadcast_drop ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 1) && (RxD <= 121) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 4)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 1) && (MRxD <= 121) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 187)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 131) ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 131) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 131) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 131) ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 131) ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 131) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 131) ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_err) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 131) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 123) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 151) && (RxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Reset ##2 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Reset ##3 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 123) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 151) && (MRxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 43) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 43) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##2 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##2 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##2 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 Fifo_full) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 49)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 252)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##2 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34538) && (RX_MAX_LENGTH <= 50879) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 CRC_err) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##2 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 44) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 131)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34538) && (RX_MAX_LENGTH <= 50879) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##2 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##2 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##2 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 45) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 3)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 45) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 43)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 131)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##2 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 252)) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 44) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 38) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2) ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Crs_dv ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191) ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 43) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 38) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (MCrs_dv ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (MCrs_dv ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191) ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 43) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20) ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 131) ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Crs_dv ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91) ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 131) ##1 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 57) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 35) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 35) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 57) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52168) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42025) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42025) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52168) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41910) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52556) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52556) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 50) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 41910) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 50) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 92) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 92) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 92) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 92) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 40) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 40) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 35) && (RX_IFG_SET <= 49) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 40) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 94) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 94) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20936) && (RX_MAX_LENGTH <= 42049) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20936) && (RX_MAX_LENGTH <= 42049) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 72) ##1 (RX_MIN_LENGTH == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 72) ##1 (RX_MIN_LENGTH == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 72) ##1 (RX_MIN_LENGTH == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 58));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 72) ##1 (RX_MIN_LENGTH == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 58));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 69) && (RX_MIN_LENGTH <= 96) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 69) && (RX_MIN_LENGTH <= 96) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 28) && (RX_MIN_LENGTH <= 60));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 69) && (RX_MIN_LENGTH <= 96) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 71) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 188));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 188));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 69) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 77) && (RxD_dl1 <= 159));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (Fifo_data >= 77) && (Fifo_data <= 159));
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 255) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 255) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 94) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 58) && (RX_MIN_LENGTH <= 93) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 38) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 82) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 32953) && (RX_MAX_LENGTH <= 61814) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 32953) && (RX_MAX_LENGTH <= 61814) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 122) && (MRxD <= 255) && (RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) && (RxD >= 122) && (RxD <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) && (RxD >= 122) && (RxD <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) ((MRxD >= 122) && (MRxD <= 255) && (RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##3 Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 83));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 32953) && (RX_MAX_LENGTH <= 61814) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 32953) && (RX_MAX_LENGTH <= 61814) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 50) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 62) && (MRxD <= 124) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 62) && (MRxD <= 124) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 62) && (RxD <= 124) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 62) && (RxD <= 124) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 19237) && (RX_MAX_LENGTH <= 40623) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 177) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD_dl1 >= 177) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data == 175) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 28013) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 28013) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 28013) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD_dl1 == 175) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 28013) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RxD_dl1 >= 193) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 193) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##3 1) |-> (RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD == 191) ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RxD == 191) ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 61814) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 61814) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 18));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 37) && (Fifo_data <= 40)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 26)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 37) && (RxD_dl1 <= 40)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 37) && (RxD_dl1 <= 40)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 26)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 37) && (Fifo_data <= 40)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 46) && (RX_IFG_SET <= 48)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 138) && (MRxD <= 139)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 46) && (RX_IFG_SET <= 48)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 138) && (RxD <= 139)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 1522) && (RX_MAX_LENGTH <= 12768)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 138) && (RxD <= 139)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 138) && (MRxD <= 139)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 1522) && (RX_MAX_LENGTH <= 12768)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 61814) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 61814) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 58) && (MRxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 58) && (RxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 58) && (RxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 58) && (MRxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 84) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 58) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 58) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 6) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 8) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 8) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 125) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 107) && (RxD <= 118) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 107) && (RxD <= 118) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 37) && (MRxD <= 40) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 107) && (MRxD <= 118) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 37) && (RxD <= 40) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 37) && (MRxD <= 40) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 37) && (RxD <= 40) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 125) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 107) && (MRxD <= 118) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 125) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 125) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 46376) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Fifo_data >= 127) && (Fifo_data <= 192) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 127) && (RxD_dl1 <= 192) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 46376) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 127) && (RxD_dl1 <= 192) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 127) && (Fifo_data <= 192) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD == 222) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 107) && (MRxD <= 118) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 37) && (MRxD <= 40) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 107) && (Fifo_data <= 118) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 107) && (RxD_dl1 <= 118) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 107) && (MRxD <= 118) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 125) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD == 222) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 107) && (RxD_dl1 <= 118) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 107) && (RxD <= 118) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 37) && (MRxD <= 40) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 37) && (Fifo_data <= 40) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 125) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD == 222) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 107) && (Fifo_data <= 118) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 37) && (Fifo_data <= 40) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD == 222) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD == 222) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 107) && (Fifo_data <= 118) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 8) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 11568) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 107) && (RxD_dl1 <= 118) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 11568) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 37) && (RxD <= 40) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 125) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 125) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 37) && (RxD <= 40) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 37) && (RxD_dl1 <= 40) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 11568) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD == 222) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 107) && (RxD <= 118) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 107) && (Fifo_data <= 118) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 8) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 107) && (RxD_dl1 <= 118) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 11568) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD == 222) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 37) && (RxD_dl1 <= 40) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD == 222) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16650) && (RX_MAX_LENGTH <= 18009) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16650) && (RX_MAX_LENGTH <= 18009) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20936) && (RX_MAX_LENGTH <= 42049) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Fifo_data == 211) ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 == 211) ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 26) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 26) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !MCrs_dv && !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && Crs_dv ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 !CRC_err) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 71) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && MCrs_dv ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 162) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 (Current_state == 0)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && RxErr ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && (Current_state == 0) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 162) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Crs_dv && !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 (IFG_counter == 0)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 !CRC_err) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && (Current_state == 0) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Current_state == 0) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && MCrs_dv ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 (IFG_counter == 0)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 !MAC_rx_add_chk_err) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Crs_dv && !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 (Current_state == 0)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && MRxErr ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 !MAC_rx_add_chk_err) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && (IFG_counter == 0) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && (Next_state == 0) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && !broadcast_drop ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && RxErr ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 119) && (Fifo_data <= 164) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 (Next_state == 0)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && Crs_dv ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && !broadcast_drop ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && MRxErr ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 (Next_state == 0)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 119) && (RxD_dl1 <= 164) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 119) && (RxD_dl1 <= 164) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && (IFG_counter == 0) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !MCrs_dv && !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Current_state == 0) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short && (Next_state == 0) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 119) && (Fifo_data <= 164) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Next_state == 0) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 (Current_state == 0) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 MRxErr ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 22) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 CRC_err ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 (Current_state == 0) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 MRxErr ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 !Fifo_full ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 RxErr ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 RxErr ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 !MAC_rx_add_chk_err ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 60) && (MRxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 CRC_err ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 MCrs_dv ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 Crs_dv ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 MCrs_dv ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 !Fifo_full ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 (IFG_counter == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 97) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 (IFG_counter == 0) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 !broadcast_drop ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 !CRC_err ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 125) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 125) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Next_state == 0) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 !Fifo_full ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 !MAC_rx_add_chk_err ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 (Next_state == 0) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 Crs_dv ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 MRxErr ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 Crs_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 (IFG_counter == 0) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 22) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 93) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 (Current_state == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 !CRC_err ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 (Next_state == 0) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 97) && (RxD_dl1 <= 176) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 Crs_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 RxErr ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 MCrs_dv ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 MCrs_dv ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 60) && (RxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 !broadcast_drop ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 97) && (Fifo_data <= 176) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 !Fifo_full ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 (IFG_counter == 0) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 (Next_state == 0) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 RxErr ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state >= 0) && (Current_state <= 1) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 97) && (Fifo_data <= 176) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 MRxErr ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##2 (Current_state == 0) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 (Next_state == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD_dl1 >= 97) && (RxD_dl1 <= 176) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 47) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 121) && (Fifo_data <= 254) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 121) && (RxD_dl1 <= 254) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 121) && (RxD_dl1 <= 254) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 121) && (Fifo_data <= 254) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && MRxErr ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 45) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && MRxErr ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 46) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && RxErr ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD >= 159) && (RxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Reset) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && RxErr ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 46) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 159) && (MRxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##2 !MCrs_dv ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 !MCrs_dv ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 130) && (Fifo_data <= 251) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 130) && (Fifo_data <= 251) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 130) && (RxD_dl1 <= 251) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 !Crs_dv ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 121) && (RxD <= 254) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 121) && (MRxD <= 254) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 !Crs_dv ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 130) && (RxD_dl1 <= 251) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 121) && (MRxD <= 254) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 121) && (RxD <= 254) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 19237) && (RX_MAX_LENGTH <= 40623) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 103) && (Fifo_data <= 154) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 98) && (Fifo_data <= 150) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 98) && (Fifo_data <= 150) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> Fifo_full);
assert property(@(posedge Clk) ((RxD_dl1 >= 98) && (RxD_dl1 <= 150) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 98) && (RxD_dl1 <= 150) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 103) && (RxD_dl1 <= 154) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 103) && (RxD_dl1 <= 154) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 103) && (Fifo_data <= 154) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 94) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 69) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 76) && (Fifo_data <= 159) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD_dl1 >= 76) && (RxD_dl1 <= 159) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##1 Fifo_full ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 58) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 45) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 58) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 Fifo_full ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 45) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 22)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 184)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 40)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 54)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 26)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 26)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20936) && (RX_MAX_LENGTH <= 42049) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 40)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 40)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 22)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 184)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 40)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 37)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 37)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 37)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 26)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 54)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 42) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 184)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 23) && (RX_IFG_SET <= 42) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 184)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 37)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 26)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 48)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD >= 119) && (MRxD <= 163) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 96)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 48)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 102)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 96)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 119) && (RxD <= 163) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 102)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 138)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 31)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 138)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 46)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 138)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 139)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 102)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 138)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 46)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 89)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 31)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 139)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 139)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38597) && (RX_MAX_LENGTH <= 51925) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 139)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 102)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 89)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 !Crs_dv ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 121) && (RxD_dl1 <= 254) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 121) && (RxD_dl1 <= 254) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 !MCrs_dv ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 !MCrs_dv ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 14)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 Crs_dv) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 MCrs_dv) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 Crs_dv) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 MCrs_dv) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 !Crs_dv ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 121) && (Fifo_data <= 254) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 121) && (Fifo_data <= 254) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 14)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 211) ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Fifo_data == 211) ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 58) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 58) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 121) && (RxD <= 254) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 45) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 Fifo_full ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 121) && (MRxD <= 254) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 121) && (MRxD <= 254) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 121) && (RxD <= 254) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 Fifo_full ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 45) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!CRC_err && !Too_short && (RxD >= 102) && (RxD <= 130) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Reset) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Fifo_data_end) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##4 !MCrs_dv) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 3)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 104) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 Crs_dv ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Reset ##4 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Reset) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 !broadcast_drop ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##4 !CRC_err) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 47) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 MAC_rx_add_chk_err ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##4 !Crs_dv) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 49)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Reset) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 104) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (MRxD == 130) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 CRC_err) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 252)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 MCrs_dv ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 MCrs_dv ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 MAC_rx_add_chk_err ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 !MRxErr ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 !RxErr ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 104) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !Too_short && (RxD >= 102) && (RxD <= 130) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 Fifo_full ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) && Fifo_full ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!CRC_err && !Too_short && (RxD >= 102) && (RxD <= 130) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 104) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 Crs_dv ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 36225) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !Too_short && (RxD >= 102) && (RxD <= 130) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD == 180) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##4 !Crs_dv) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 !MRxErr ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 252)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 47) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 Fifo_full) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD == 130) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##4 !CRC_err) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 47) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD == 130) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Reset ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short && (MRxD == 130) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 Fifo_full ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 33) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 36225) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 47) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) && Fifo_full ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD == 180) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Reset) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Fifo_data_err) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 !RxErr ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##2 !broadcast_drop ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##4 !MCrs_dv) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 33) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 52) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 107) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 33) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 52) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 180) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((MRxD >= 101) && (MRxD <= 149) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 125) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 180) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 20258) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 125) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##3 !Fifo_full ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 52) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 8) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 118) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 37) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##3 !MAC_rx_add_chk_err ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 107) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 180) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 40) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 52) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 107) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 33) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 52) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 36225) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 40) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 RxErr ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 107) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 52) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 !Fifo_full ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 52) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 47) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 104) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (MRxD == 130) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 1) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 20258) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 104) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 8) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 0) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 116) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 40) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 104) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 130) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 1) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 125) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 125) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 20258) ##4 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 46) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 116) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 107) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 107) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 57) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (MRxD == 130) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 52) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 180) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 130) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 37) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 116) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 107) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 1) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 130) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 57) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 52) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 52) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 125) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 0) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 130) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 21) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 114) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 180) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 !MCrs_dv ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 52) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 0) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD == 180) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 107) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 !MCrs_dv ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 118) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 52) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##3 !Fifo_full ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##3 !MAC_rx_add_chk_err ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 118) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 11) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 !Fifo_full ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 40) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 114) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 MRxErr ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 52) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 116) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 180) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 125) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 11) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 107) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD == 130) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 RxErr ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 52) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 0) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##3 CRC_err ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 130) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 125) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 52) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 36225) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 47) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 21) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##3 CRC_err ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 57) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 118) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 104) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 21) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 47) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 47) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 118) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 107) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 !Crs_dv ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 MRxErr ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 21) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 180) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 125) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 48) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 37) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 107) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (Reset) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 57) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 130) ##1 !Crs_dv ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short && (RxD == 130) ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 8) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 180) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 130) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 1) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 118) ##3 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 130) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 37) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RxD == 180) ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 8) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 20258) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 118) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 107) ##3 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 48) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RxD >= 101) && (RxD <= 149) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 118) ##2 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 130) ##2 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 52) ##4 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 46) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 40) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 52) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 184) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 118) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 37) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 58) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 52) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 107) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 184) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 107) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 52) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 2) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 11) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 184) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 118) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 37) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 118) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 37) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 46) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 114) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 37) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 52) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 37) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 184) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 2) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 58) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 107) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 40) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 54) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 118) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 58) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 40) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 58) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 118) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 22) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 37) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 118) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 11) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 48) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 107) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 184) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 40) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 37) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 40) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 22) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 46) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 54) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 118) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 48) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 40) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 37) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 184) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 2) ##1 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 114) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 118) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 2) ##1 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 184) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 40) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 184) ##2 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 40) ##2 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 26) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (broadcast_drop ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 184) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 184) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 184) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 26) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 26) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 26) ##1 1) |-> (RxD_dl1 >= 0) && (RxD_dl1 <= 122));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 184) ##1 1) |-> (Fifo_data >= 0) && (Fifo_data <= 122));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 158) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 104) && (MRxD <= 151) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 158) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 158) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 104) && (MRxD <= 151) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 104) && (RxD <= 151) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 104) && (RxD <= 151) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 158) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 254) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 254) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 254) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 254) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 94) && (RxD_dl1 <= 176) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 94) && (Fifo_data <= 176) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 50) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9)) |-> broadcast_drop);
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 38) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 121) && (RxD_dl1 <= 194) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 121) && (RxD_dl1 <= 194) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 55602) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 121) && (Fifo_data <= 194) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 121) && (Fifo_data <= 194) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 55602) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 38) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 101) && (Fifo_data <= 151) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 101) && (RxD_dl1 <= 151) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Next_state == 9)) |-> Fifo_full);
assert property(@(posedge Clk) ((Current_state == 1)) |-> Fifo_full);
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Next_state == 8)) |-> Fifo_full);
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Current_state == 8)) |-> Fifo_full);
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 59) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 broadcast_drop ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 !MAC_rx_add_chk_err ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 121) && (MRxD <= 194) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 121) && (RxD <= 194) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 broadcast_drop ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 121) && (MRxD <= 194) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 121) && (RxD <= 194) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 59) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 41) && (RX_IFG_SET <= 52) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 !MAC_rx_add_chk_err ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 41) && (RX_IFG_SET <= 52) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) ##1 (Next_state == 13) ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 CRC_err) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 252)) |-> Fifo_full);
assert property(@(posedge Clk) ((Fifo_data >= 103) && (Fifo_data <= 151) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (Reset ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (Reset ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 131)) |-> Fifo_full);
assert property(@(posedge Clk) ((RxD_dl1 >= 73) && (RxD_dl1 <= 155) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 43)) |-> Fifo_full);
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 49)) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) (Reset ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Fifo_data >= 73) && (Fifo_data <= 155) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211) ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 3)) |-> Fifo_full);
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 252)) |-> Fifo_full);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 131)) |-> Fifo_full);
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RxD_dl1 >= 103) && (RxD_dl1 <= 151) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211) ##2 1) |-> Fifo_full);
assert property(@(posedge Clk) (!Too_short ##2 !MAC_rx_add_chk_err ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 25107) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 29355) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 38) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 25107) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 59) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 29355) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 38) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 59) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 !MAC_rx_add_chk_err ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2) ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Fifo_data >= 64) && (Fifo_data <= 130) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 131) ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 64) && (RxD_dl1 <= 130) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 64) && (RxD_dl1 <= 130) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91) ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191) ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 131) ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191) ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Fifo_data >= 64) && (Fifo_data <= 130) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20) ##1 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 26) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 84) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 254) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 broadcast_drop ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 0) && (Fifo_data <= 84) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 3) && (RxD_dl1 <= 81) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 19112) && (RX_MAX_LENGTH <= 31325)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 3) && (Fifo_data <= 81) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 121) && (Fifo_data <= 194) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 121) && (RxD_dl1 <= 194) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 126) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 3) && (Fifo_data <= 81) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((IFG_counter == 4) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 broadcast_drop ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 121) && (Fifo_data <= 194) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH >= 66) && (RX_MIN_LENGTH <= 81)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 67) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 126) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 121) && (RxD_dl1 <= 194) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 254) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 84) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 254) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data == 67) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 44) && (RX_IFG_SET <= 58) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data == 67) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 67) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 44) && (RX_IFG_SET <= 58) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 254) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 19112) && (RX_MAX_LENGTH <= 31325)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH >= 66) && (RX_MIN_LENGTH <= 81)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 3) && (RxD_dl1 <= 81) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 0) && (Fifo_data <= 84) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 131) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 131) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 19) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 14) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 25107) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 25107) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 121) && (RxD <= 194) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 41) && (RX_IFG_SET <= 52)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 102) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 121) && (RxD <= 194) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 29355)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 41) && (RX_IFG_SET <= 52)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 121) && (MRxD <= 194) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 102) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 121) && (MRxD <= 194) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 102) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 102) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 29355)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) ##1 (Next_state == 13) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 153) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 66) && (RxD_dl1 <= 131) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 25) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 153) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43)) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Fifo_data >= 66) && (Fifo_data <= 131) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##1 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 84) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 79) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 84) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter == 9) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 84) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 0) && (Fifo_data <= 84) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 84) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 84) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 79) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((IFG_counter == 9) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 0) && (Fifo_data <= 84) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 84) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 79) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 79) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20634) && (RX_MAX_LENGTH <= 41815) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 23) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 13692) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52590) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20743) && (RX_MAX_LENGTH <= 41910) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) ##1 (Next_state == 13) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 84) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 67) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 102) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 102) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data == 67) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 84) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 102) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 84) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 67) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data == 67) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 84) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 102) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!broadcast_drop ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!broadcast_drop ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34682) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 20) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 93) && (RxD <= 174) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 93) && (MRxD <= 174) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Fifo_data >= 3) && (Fifo_data <= 66) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 3) && (RxD_dl1 <= 66) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 3) && (RxD_dl1 <= 66) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 3) && (Fifo_data <= 66) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 51568) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 51568) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 26) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 194) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 194) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 194) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 194) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 26) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8)) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 4) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD == 180)) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 252) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (Fifo_data == 187)) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MRxErr) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 RxErr) |-> broadcast_drop);
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 187) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Current_state == 9)) |-> broadcast_drop);
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Next_state == 9)) |-> broadcast_drop);
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Next_state == 1)) |-> broadcast_drop);
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD_dl1 == 187)) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MAC_rx_add_chk_err) |-> broadcast_drop);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##3 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (IFG_counter == 5)) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_MIN_LENGTH == 84)) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_IFG_SET == 31)) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Fifo_data_err) |-> broadcast_drop);
assert property(@(posedge Clk) (Fifo_data_end) |-> broadcast_drop);
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 187) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 252) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (MRxD == 180)) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 46) && (RX_IFG_SET <= 52) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 194) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Next_state == 13) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 194) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Next_state == 13) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Current_state == 13) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 194) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 45) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 194) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Current_state == 13) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 46) && (RX_IFG_SET <= 52) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 45) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3) ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RxD >= 127) && (RxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Reset ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> CRC_err);
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 == 211) ##1 (Next_state == 13) ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Fifo_data_err) |-> CRC_err);
assert property(@(posedge Clk) (Reset ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252) ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Reset ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> CRC_err);
assert property(@(posedge Clk) (Fifo_data_end) |-> CRC_err);
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Reset ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Current_state == 9)) |-> CRC_err);
assert property(@(posedge Clk) ((Fifo_data == 211) ##1 (Next_state == 13) ##3 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((MRxD >= 127) && (MRxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252) ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> CRC_err);
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##4 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33621) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##2 1) |-> broadcast_drop);
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> broadcast_drop);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 87) && (RX_MIN_LENGTH <= 106) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 26) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 Fifo_full ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 Fifo_full ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 112) && (RxD <= 115) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 26) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 44) && (RX_IFG_SET <= 52) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Current_state == 13) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 112) && (MRxD <= 115) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Current_state == 13) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Next_state == 13) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Current_state == 13) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 44881) && (RX_MAX_LENGTH <= 60309) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 112) && (RxD <= 115) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 87) && (RX_MIN_LENGTH <= 106) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Next_state == 13) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Next_state == 13) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 44) && (RX_IFG_SET <= 52) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Next_state == 13) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 44881) && (RX_MAX_LENGTH <= 60309) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Current_state == 13) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 112) && (MRxD <= 115) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> CRC_err);
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91)) |-> CRC_err);
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> CRC_err);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191)) |-> CRC_err);
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2)) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon) |-> CRC_err);
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 126) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 126) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 86) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 126) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 131)) |-> CRC_err);
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Reset ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 126) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 131)) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> CRC_err);
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191)) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Reset ##2 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20)) |-> CRC_err);
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (CRC_err ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (CRC_err ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 129) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 86) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 129) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 129) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (RxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 86) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (MRxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 129) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 37) && (RX_IFG_SET <= 46) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD == 187) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 194) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 130) && (RxD_dl1 <= 164) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Current_state == 13) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Next_state == 13) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 84) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 112) && (Fifo_data <= 115) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 112) && (RxD_dl1 <= 115) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 84) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 87) && (RX_MIN_LENGTH <= 106) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Next_state == 13) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 2) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 126) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Current_state == 13) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 112) && (Fifo_data <= 115) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 37) && (RX_IFG_SET <= 46) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 55602) && (RX_MAX_LENGTH <= 61814) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 84) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 112) && (RxD_dl1 <= 115) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD == 187) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 31356) && (RX_MAX_LENGTH <= 42025) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 194) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && Crs_dv ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 51568) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 31356) && (RX_MAX_LENGTH <= 42025) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && MCrs_dv ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 194) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 194) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 2) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 126) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Current_state == 13) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 44) && (RX_IFG_SET <= 52) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 130) && (Fifo_data <= 164) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 51568) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 96) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 130) && (RxD_dl1 <= 164) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Next_state == 13) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && MCrs_dv ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 87) && (RX_MIN_LENGTH <= 106) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD == 187) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD == 187) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && Crs_dv ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Current_state == 13) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 55602) && (RX_MAX_LENGTH <= 61814) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 84) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Next_state == 13) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 44) && (RX_IFG_SET <= 52) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 130) && (Fifo_data <= 164) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 55602) && (RX_MAX_LENGTH <= 61814) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 55602) && (RX_MAX_LENGTH <= 61814) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 96) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 177) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET >= 43) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 159) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 58) && (RX_MIN_LENGTH <= 93) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state >= 9) && (Next_state <= 13) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 159) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 58) && (RX_MIN_LENGTH <= 93) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 177) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 58) && (RX_MIN_LENGTH <= 93) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 31) && (RX_IFG_SET <= 63) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 194) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!RxErr ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 18) && (RxD <= 27)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 13) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 112) && (RxD <= 115) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 13) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && MCrs_dv ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (Next_state == 13)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!MRxErr ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 194) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 112) && (RxD <= 115) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Next_state == 13) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Current_state == 13) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 40)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Next_state == 13) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 18) && (MRxD <= 27)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && Crs_dv ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!MRxErr ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 40)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 3)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 31325) && (RX_MAX_LENGTH <= 41205)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Current_state == 13) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 13) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && MCrs_dv ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 3)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 31356) && (RX_MAX_LENGTH <= 42025) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 112) && (MRxD <= 115) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (IFG_counter >= 8) && (IFG_counter <= 30)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 49) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 31325) && (RX_MAX_LENGTH <= 41205)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 28) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (Next_state == 13)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Current_state == 13) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 194) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 18) && (MRxD <= 27)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 112) && (MRxD <= 115) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 193) && (MRxD <= 235)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 CRC_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && Crs_dv ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 193) && (MRxD <= 235)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Next_state == 13) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 193) && (RxD <= 235)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (Current_state == 13)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 CRC_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!RxErr ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 193) && (RxD <= 235)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 18) && (RxD <= 27)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (IFG_counter >= 8) && (IFG_counter <= 30)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 194) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 13) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 31356) && (RX_MAX_LENGTH <= 42025) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 28) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (Current_state == 13)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Current_state == 13) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Next_state == 13) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 65) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 65) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 65) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 65) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 39) && (Fifo_data <= 72) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 39) && (RxD_dl1 <= 72) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 39) && (Fifo_data <= 72) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 39) && (RxD_dl1 <= 72) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (CRC_err ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 59) && (RX_MIN_LENGTH <= 93) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##1 Rx_apply_rmon ##3 1) |-> Fifo_full);
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 84) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 84) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 112) && (Fifo_data <= 115)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 84) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 44881) && (RX_MAX_LENGTH <= 60309) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 112) && (RxD_dl1 <= 115)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Current_state == 13)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 126)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 45)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 28) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 72) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 84) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 28) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 72) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 46) && (RX_IFG_SET <= 52)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 2) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 126)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 84) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 84) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 44881) && (RX_MAX_LENGTH <= 60309) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 Fifo_full) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 45)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 130) && (Fifo_data <= 164) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 Fifo_full) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 112) && (RxD_dl1 <= 115)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 130) && (RxD_dl1 <= 164) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 130) && (Fifo_data <= 164) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 72) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 84) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Current_state == 13)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 72) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Next_state == 13)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 46) && (RX_IFG_SET <= 52)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 112) && (Fifo_data <= 115)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 130) && (RxD_dl1 <= 164) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 1) && (RX_MIN_LENGTH <= 2) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 84) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Next_state == 13)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 184) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50493) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 184) && (RxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17181) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 184) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 129) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50493) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 97) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 184) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 129) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD == 0) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD == 0) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD == 0) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 84) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 72) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD == 0) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 84) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD == 0) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 72) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD == 0) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 72) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD == 0) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD == 0) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 72) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 84) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 84) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 193) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 126) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 94) && (MRxD <= 176) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54004) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 94) && (MRxD <= 176) && (RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 64) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50488) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Crs_dv ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 94) && (RxD <= 176) ##1 !Too_short ##3 1) |-> (MRxD >= 0) && (MRxD <= 122));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (broadcast_drop ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) && (RxD >= 94) && (RxD <= 176) ##1 !Too_short ##3 1) |-> (RxD >= 0) && (RxD <= 122));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!MCrs_dv ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50488) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 54004) && (RX_MAX_LENGTH <= 65466) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 126) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 193) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 252) ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD_dl1 == 187)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 60) && (RxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((MRxD >= 60) && (MRxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (Fifo_data == 187)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Current_state == 1)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_IFG_SET == 31)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((MRxD >= 187) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (MRxD == 180)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (!Fifo_data_end ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 RxErr) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD == 180)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD >= 187) && (RxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((MRxD >= 187) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (IFG_counter == 5)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD_dl1 == 211) ##1 (Next_state == 13) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Next_state == 1)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Current_state == 8)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_MIN_LENGTH == 84)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 187) ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51) ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MRxErr) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state == 8)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (!Fifo_data_err ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98) ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Fifo_data == 211) ##1 (Next_state == 13) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD >= 205) && (RxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 4) ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 broadcast_drop) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 187) ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD >= 187) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 205) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Next_state == 9)) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 252) ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 52) && (RxD_dl1 <= 102) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 196) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252) ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 131)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Reset ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD >= 151) && (RxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (!Rx_apply_rmon ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 131)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 2)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 102) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252) ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 204) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3) ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 204) && (RxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Fifo_data >= 52) && (Fifo_data <= 102) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Reset ##1 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Reset ##4 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 175) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##3 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 52) && (RxD_dl1 <= 102) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 151) && (MRxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 196) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##2 1) |-> MAC_rx_add_chk_err);
assert property(@(posedge Clk) ((Fifo_data >= 175) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##3 !MRxErr ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (IFG_counter >= 6) && (IFG_counter <= 11) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 54802) && (RX_MAX_LENGTH <= 55762) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 184) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 184) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (IFG_counter >= 6) && (IFG_counter <= 11) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 !RxErr ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 184) && (RxD_dl1 <= 194) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 50679) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 184) && (Fifo_data <= 194) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 50) && (RX_IFG_SET <= 52) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 25) && (RX_IFG_SET <= 26) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 50) && (RX_IFG_SET <= 52) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 184) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 50679) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 54802) && (RX_MAX_LENGTH <= 55762) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 184) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 184) && (Fifo_data <= 194) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 !MRxErr ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 !RxErr ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 184) && (RxD_dl1 <= 194) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 25) && (RX_IFG_SET <= 26) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD == 211) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Reset ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 211) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 175) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((IFG_counter == 0) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 1) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (Fifo_data >= 160) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 160) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD == 211) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 175) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 211) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 175) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 125) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 125) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 175) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 86) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Reset) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 112) && (MRxD <= 114) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 32953) && (RX_MAX_LENGTH <= 38005) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 43) && (RxD <= 46) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 43) && (MRxD <= 46) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 33) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 47) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 43) && (MRxD <= 46) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 32953) && (RX_MAX_LENGTH <= 38005) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 47) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (IFG_counter >= 7) && (IFG_counter <= 12) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 49) && (RX_IFG_SET <= 52) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (IFG_counter >= 5) && (IFG_counter <= 10) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 37) && (RX_MIN_LENGTH <= 45) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 112) && (RxD <= 114) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 184) && (MRxD <= 194) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 60) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 184) && (MRxD <= 194) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 57) && (RX_MIN_LENGTH <= 59) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 112) && (RxD <= 114) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 49) && (RX_IFG_SET <= 52) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 112) && (MRxD <= 114) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 57) && (RX_MIN_LENGTH <= 59) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 52) && (RX_IFG_SET <= 58) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 24240) && (RX_MAX_LENGTH <= 29355) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 184) && (RxD <= 194) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 52) && (RX_IFG_SET <= 58) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 24240) && (RX_MAX_LENGTH <= 29355) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 184) && (RxD <= 194) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 37) && (RX_MIN_LENGTH <= 45) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (IFG_counter >= 7) && (IFG_counter <= 12) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 33) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 60) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 43) && (RxD <= 46) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (IFG_counter >= 5) && (IFG_counter <= 10) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20411) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20411) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD >= 208) && (RxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 208) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 184) && (Fifo_data <= 194) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 87) && (RX_MIN_LENGTH <= 114) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (IFG_counter >= 6) && (IFG_counter <= 11) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 106) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 60309) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 112) && (RxD_dl1 <= 114) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 13604) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 112) && (RxD_dl1 <= 184) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 12768) && (RX_MAX_LENGTH <= 24240) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 18) && (Fifo_data <= 36) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 12768) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 43) && (Fifo_data <= 46) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 37) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 47) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 112) && (Fifo_data <= 184) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 37) && (RX_MIN_LENGTH <= 45) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 106) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (IFG_counter >= 6) && (IFG_counter <= 11) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 112) && (RxD_dl1 <= 114) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 87) && (RX_MIN_LENGTH <= 114) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 18) && (Fifo_data <= 36) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 72) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 114) && (MRxD <= 115) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 55602) && (RX_MAX_LENGTH <= 56220) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 112) && (Fifo_data <= 184) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 37) && (RX_IFG_SET <= 41) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 114) && (RxD_dl1 <= 115) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 18) && (RxD_dl1 <= 36) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 12768) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 47) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 45) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 114) && (Fifo_data <= 115) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 114) && (Fifo_data <= 115) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 45) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 114) && (RxD_dl1 <= 115) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 114) && (RxD <= 115) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 45) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 210) && (Fifo_data <= 251) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 184) && (Fifo_data <= 194) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 112) && (Fifo_data <= 114) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 80) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 96) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 184) && (RxD_dl1 <= 194) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 114) && (RxD <= 115) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 184) && (RxD_dl1 <= 194) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 43) && (RxD_dl1 <= 46) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 37) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 50679) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 45) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 106) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 40751) && (RX_MAX_LENGTH <= 50488) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 55602) && (RX_MAX_LENGTH <= 56220) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 80) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 25) && (RX_IFG_SET <= 26) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 13604) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 37) && (RX_MIN_LENGTH <= 45) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 72) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 18) && (RxD_dl1 <= 36) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 112) && (RxD_dl1 <= 184) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 9) && (RX_IFG_SET <= 20) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 24116) && (RX_MAX_LENGTH <= 25107) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 72) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 72) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 18) && (Fifo_data <= 36) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 43) && (RxD_dl1 <= 46) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 50679) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 210) && (RxD_dl1 <= 251) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 37) && (RX_IFG_SET <= 41) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 32953) && (RX_MAX_LENGTH <= 38005) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 96) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 112) && (Fifo_data <= 114) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 60309) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 32953) && (RX_MAX_LENGTH <= 38005) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 25) && (RX_IFG_SET <= 26) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 210) && (RxD_dl1 <= 251) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 40751) && (RX_MAX_LENGTH <= 50488) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 9) && (RX_IFG_SET <= 20) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 43) && (Fifo_data <= 46) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 210) && (Fifo_data <= 251) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 57) && (RX_MIN_LENGTH <= 59) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 106) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 57) && (RX_MIN_LENGTH <= 59) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 114) && (MRxD <= 115) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 18) && (RxD_dl1 <= 36) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 18) && (Fifo_data <= 36) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 18) && (RxD_dl1 <= 36) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 24116) && (RX_MAX_LENGTH <= 25107) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 12768) && (RX_MAX_LENGTH <= 24240) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 82) && (Fifo_data <= 148) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 166) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 71) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 166) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 166) && (RxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 198) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 63) && (RxD <= 126) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 82) && (RxD_dl1 <= 148) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD >= 166) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 63) && (MRxD <= 126) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 82) && (Fifo_data <= 148) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 82) && (RxD_dl1 <= 148) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 198) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 114) && (RxD <= 115) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 245) && (RxD_dl1 <= 251) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 18) && (MRxD <= 36) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (IFG_counter >= 5) && (IFG_counter <= 10) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 24116) && (RX_MAX_LENGTH <= 25107) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 112) && (MRxD <= 184) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 145) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 210) && (Fifo_data <= 251) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data == 145) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 43) && (RxD <= 46) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 40751) && (RX_MAX_LENGTH <= 42025) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 84) && (MRxD <= 118) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 46) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 112) && (MRxD <= 184) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 110) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 184) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && MAC_rx_add_chk_err ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 112) && (RxD <= 184) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 130) && (RxD_dl1 <= 145) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 31356) && (RX_MAX_LENGTH <= 50488) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 210) && (RxD_dl1 <= 251) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && MAC_rx_add_chk_err ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 9) && (RX_IFG_SET <= 20) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 18) && (RxD <= 36) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 52) && (RX_IFG_SET <= 58) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 40751) && (RX_MAX_LENGTH <= 42025) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 46) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 245) && (Fifo_data <= 251) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 43) && (MRxD <= 46) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 45) && (RX_IFG_SET <= 46) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 24116) && (RX_MAX_LENGTH <= 25107) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 39) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 114) && (MRxD <= 115) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 49) && (RX_IFG_SET <= 52) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 55602) && (RX_MAX_LENGTH <= 56220) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 18) && (MRxD <= 36) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 130) && (RxD_dl1 <= 145) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 39) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 210) && (Fifo_data <= 251) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 245) && (RxD_dl1 <= 251) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 31356) && (RX_MAX_LENGTH <= 50488) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 130) && (Fifo_data <= 145) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data == 145) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 245) && (Fifo_data <= 251) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 52) && (RX_IFG_SET <= 58) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 110) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 164) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 210) && (RxD_dl1 <= 251) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 145) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 184) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 112) && (RxD <= 184) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 45) && (RX_IFG_SET <= 46) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 184) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 245) && (RxD_dl1 <= 251) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 245) && (Fifo_data <= 251) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 43) && (MRxD <= 46) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 84) && (RxD <= 118) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 18) && (RxD <= 36) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 84) && (RxD <= 118) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 145) && (Fifo_data <= 164) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 40751) && (RX_MAX_LENGTH <= 42025) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 145) && (Fifo_data <= 164) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 40751) && (RX_MAX_LENGTH <= 42025) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (IFG_counter >= 5) && (IFG_counter <= 10) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 44) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 145) && (RxD_dl1 <= 164) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 245) && (Fifo_data <= 251) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 43) && (RxD <= 46) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 49) && (RX_IFG_SET <= 52) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 184) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 55602) && (RX_MAX_LENGTH <= 56220) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 44) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 110) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 84) && (MRxD <= 118) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 110) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 114) && (RxD <= 115) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 44) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 9) && (RX_IFG_SET <= 20) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 44) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 130) && (Fifo_data <= 145) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 114) && (MRxD <= 115) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 245) && (RxD_dl1 <= 251) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 108) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!MCrs_dv && (RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 117) && (Fifo_data <= 162) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 117) && (RxD_dl1 <= 162) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 127) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 108) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!MCrs_dv && (RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 58) && (RxD_dl1 <= 108) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Crs_dv && (RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 100) && (Fifo_data <= 151) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 100) && (RxD_dl1 <= 151) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Crs_dv && (RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 55) && (RX_IFG_SET <= 57) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 58) && (RxD_dl1 <= 108) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 55) && (RX_IFG_SET <= 57) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 60309) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16650) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 40) && (RxD_dl1 <= 184) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 184) && (RxD <= 194) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 72) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data == 145) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 114) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 40) && (MRxD <= 184) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 145) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 72) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 13604) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 12) && (RxD <= 189) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 12) && (MRxD <= 189) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 13) && (RX_IFG_SET <= 14)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data == 145) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 72) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 45) && (RX_IFG_SET <= 46) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 18) && (RxD <= 19)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 184) && (RxD <= 194) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 7) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16650) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 13604) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 72) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && Fifo_full) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 7276) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 40) && (Fifo_data <= 184) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 12) && (MRxD <= 189) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 40) && (Fifo_data <= 216) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 40) && (RxD_dl1 <= 184) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 40) && (RxD <= 216) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 40) && (Fifo_data <= 184) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 12) && (RxD <= 200) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 61814) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 40) && (RxD <= 184) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 39) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 40) && (MRxD <= 216) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 193) && (RxD <= 207)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 40) && (Fifo_data <= 216) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 45) && (RX_IFG_SET <= 46) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 12) && (RxD <= 200) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 35)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 18) && (RxD <= 36) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 12) && (MRxD <= 200) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (IFG_counter >= 4) && (IFG_counter <= 9) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 18) && (RxD <= 19)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 40) && (RxD <= 184) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 1) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 7) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 184) && (MRxD <= 194) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (IFG_counter >= 4) && (IFG_counter <= 9) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 72) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 22) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 39) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 40) && (MRxD <= 216) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (IFG_counter >= 8) && (IFG_counter <= 13)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 40) && (RxD_dl1 <= 216) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (IFG_counter >= 4) && (IFG_counter <= 9) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 61814) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 40) && (RxD <= 216) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 18) && (MRxD <= 19)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (IFG_counter >= 4) && (IFG_counter <= 9) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 18) && (MRxD <= 36) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 193) && (MRxD <= 207)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && (RX_MIN_LENGTH >= 73) && (RX_MIN_LENGTH <= 95)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 16650) && (RX_MAX_LENGTH <= 18009) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && (RX_MIN_LENGTH >= 73) && (RX_MIN_LENGTH <= 95)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 47) && (RX_MIN_LENGTH <= 114) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && Fifo_full) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 72) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 13) && (RX_IFG_SET <= 14)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 16650) && (RX_MAX_LENGTH <= 18009) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 60309) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 16650) && (RX_MAX_LENGTH <= 18009) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 72) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 184) && (MRxD <= 194) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 18) && (RxD <= 36) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 193) && (MRxD <= 207)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 7276) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 18) && (MRxD <= 19)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 40) && (MRxD <= 184) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 7276) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 22) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 12) && (MRxD <= 200) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 7276) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 40) && (RxD_dl1 <= 216) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 16650) && (RX_MAX_LENGTH <= 18009) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 18) && (MRxD <= 36) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 35)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (IFG_counter >= 8) && (IFG_counter <= 13)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 72) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 193) && (RxD <= 207)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 145) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 12) && (RxD <= 189) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 101) && (RxD <= 149) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 73) && (RxD_dl1 <= 155) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 190) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 73) && (Fifo_data <= 155) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 101) && (MRxD <= 149) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 190) ##2 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33621) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 37)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 114) && (RxD_dl1 <= 115)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 84) && (MRxD <= 118) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 43) && (RxD_dl1 <= 46)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 7) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 55) && (Fifo_data <= 67) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 55) && (Fifo_data <= 67) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 130) && (RxD_dl1 <= 145) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 54802) && (RX_MAX_LENGTH <= 55762)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 50) && (RX_IFG_SET <= 52)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 18009) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 !MRxErr) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 7) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 12768)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 !RxErr) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 72) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 55) && (Fifo_data <= 67) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 72) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 22) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 37) && (RX_IFG_SET <= 41)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 43) && (RxD_dl1 <= 46)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 72) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 55) && (Fifo_data <= 67) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 84) && (RxD <= 118) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 130) && (RxD_dl1 <= 145) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 114) && (Fifo_data <= 115)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 54802) && (RX_MAX_LENGTH <= 55762)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 46) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 22) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 18009) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 130) && (Fifo_data <= 145) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 50488) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (IFG_counter >= 7) && (IFG_counter <= 12)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 96)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 33)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 11568) && (RX_MAX_LENGTH <= 50488) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 46) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 43) && (Fifo_data <= 46)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 114) && (Fifo_data <= 115)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 33)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 130) && (Fifo_data <= 145) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 84) && (MRxD <= 118) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 84) && (RxD <= 118) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 !MRxErr) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 55) && (RxD_dl1 <= 67) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 !RxErr) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 50) && (RX_IFG_SET <= 52)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 28) && (RX_IFG_SET <= 37)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 114) && (RxD_dl1 <= 115)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 55) && (RxD_dl1 <= 67) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 55) && (RxD_dl1 <= 67) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 37) && (RX_IFG_SET <= 41)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 55) && (RxD_dl1 <= 67) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 58) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 24240) && (RX_MAX_LENGTH <= 29355)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 12768)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 72) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 58) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 24240) && (RX_MAX_LENGTH <= 29355)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 96)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 43) && (Fifo_data <= 46)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (IFG_counter >= 7) && (IFG_counter <= 12)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20743) && (RX_MAX_LENGTH <= 41910) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 !MCrs_dv ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##2 !CRC_err ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 CRC_err ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET >= 25) && (RX_IFG_SET <= 43) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 208) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 13692) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 !Crs_dv ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 MAC_rx_add_chk_err) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 208) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20634) && (RX_MAX_LENGTH <= 41815) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 !Crs_dv ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 !MRxErr ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 !RxErr ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20743) && (RX_MAX_LENGTH <= 41910) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 MAC_rx_add_chk_err ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##2 Fifo_full ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 MAC_rx_add_chk_err ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 51) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 !RxErr ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 !MRxErr ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 25) && (RX_IFG_SET <= 43) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20634) && (RX_MAX_LENGTH <= 41815) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##2 Fifo_full ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 198) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 !MCrs_dv ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##2 !MRxErr ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 44) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 CRC_err) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 MAC_rx_add_chk_err) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##2 !CRC_err ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##2 !RxErr ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##2 !MRxErr ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 198) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##2 !RxErr ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 CRC_err) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 51) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 46) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 198) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 CRC_err ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 198) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 44) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 204) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 46) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 204) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !RxErr && !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_full ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short && broadcast_drop ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !MRxErr && !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !RxErr && !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Fifo_full ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short && broadcast_drop ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !MRxErr && !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> RxErr);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> MRxErr);
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 51) && (RX_IFG_SET <= 57) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 204) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 129) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 204) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 208) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state == 1)) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 1)) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323)) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323)) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 204) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 204) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> Crs_dv);
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 83) && (RxD_dl1 <= 164) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 204) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 83) && (Fifo_data <= 164) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 1)) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 83) && (RxD_dl1 <= 164) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 204) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_IFG_SET >= 49) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 51) && (RX_IFG_SET <= 57) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state == 8)) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 129) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Next_state == 8)) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 208) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Next_state == 1)) |-> Crs_dv);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 208) && (Fifo_data <= 255) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 208) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 83) && (Fifo_data <= 164) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 51) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 51) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 51) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 51) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD == 191) ##1 (Next_state == 13) ##3 1) |-> RxErr);
assert property(@(posedge Clk) ((MRxD == 191) ##1 (Next_state == 13) ##3 1) |-> MRxErr);
assert property(@(posedge Clk) ((RxD == 191) ##1 (Next_state == 13) ##3 1) |-> RxErr);
assert property(@(posedge Clk) ((RxD == 191) ##1 (Next_state == 13) ##3 1) |-> MRxErr);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 194) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 170) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 45) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 196) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 206) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 26) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 23) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 50) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 52) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 26) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 26) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 25) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 194) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 184) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 216) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Reset ##1 1) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 216) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 254) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 52) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 190) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 216) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 172) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 172) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 69) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 6) && (RX_IFG_SET <= 28) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 46) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 6) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 33) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 194) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> MCrs_dv);
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 254) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 33) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 196) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 216) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 26) && (RX_IFG_SET <= 28) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 254) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 184) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 23) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 59) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!CRC_err ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 196) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 254) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 216) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 43) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> Crs_dv);
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 170) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 25) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 170) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 196) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 196) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 8) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 216) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 87) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 114) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 50) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 184) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 45) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 114) && (RxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 26) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 46) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 196) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Reset ##1 1) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 28) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 23) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 170) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 157) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 46) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 26) && (RX_IFG_SET <= 28) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 172) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 216) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 23) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> Crs_dv);
assert property(@(posedge Clk) ((IFG_counter >= 12) && (IFG_counter <= 33) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 157) && (RxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 184) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 196) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 172) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 190) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 114) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 157) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((IFG_counter >= 12) && (IFG_counter <= 33) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 216) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 114) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 206) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_IFG_SET >= 43) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 196) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 87) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 28) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 6) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 8) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> Crs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 6) && (RX_IFG_SET <= 28) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 157) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 46) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 59) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 194) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 51) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 45) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 57) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 60) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 46) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 41) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 170) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 115) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 43) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 153) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 57) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 196) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 25) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 115) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 18) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 81) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 59) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 31) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 80) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 96) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 115) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 254) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 170) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 114) && (Fifo_data <= 216) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 46) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 126) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Rx_pkt_err_type_rmon == 0) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 254) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 81) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 !MAC_rx_add_chk_err ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Rx_pkt_err_type_rmon == 0) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 38) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 254) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 21) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 !Fifo_full ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 CRC_err ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (IFG_counter == 28) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 114) && (RxD_dl1 <= 216) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 18) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 115) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 180) && (RxD_dl1 <= 187) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 46) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 81) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 60) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state >= 9) && (Next_state <= 13) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 118) && (Fifo_data <= 184) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 118) && (RxD_dl1 <= 184) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 57) && (RxD_dl1 <= 120) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 44881) && (RX_MAX_LENGTH <= 50488) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 20) && (RX_IFG_SET <= 21) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 118) && (Fifo_data <= 180) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 170) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 194) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 118) && (RxD_dl1 <= 180) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 170) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 118) && (Fifo_data <= 172) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 118) && (Fifo_data <= 180) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 59) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 28) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 184) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 194) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 184) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 118) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 194) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 194) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 196) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 52) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 170) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 115) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 170) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 144) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 36) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 180) && (Fifo_data <= 187) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 101) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 43) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 72) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 18) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 57) && (Fifo_data <= 120) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 57) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 36) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 119) && (RxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 101) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 10) && (IFG_counter <= 26) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 254) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 51) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 37) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 216) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 208) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((MRxD >= 119) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 118) && (Fifo_data <= 184) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 43) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 36) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 172) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 46) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state >= 9) && (Next_state <= 13) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 119) && (RxD <= 254) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 62) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 118) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 118) && (RxD_dl1 <= 172) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 223) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 72) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 194) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 114) && (RxD_dl1 <= 216) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 118) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 23) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 254) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 43) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 43) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 153) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 CRC_err ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 !MAC_rx_add_chk_err ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 223) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 43) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 18) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 172) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 45) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 254) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 96) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 43) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 208) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##3 (IFG_counter == 29) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 40) && (RxD <= 112) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 144) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 180) && (Fifo_data <= 187) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 118) && (RxD_dl1 <= 184) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 118) && (Fifo_data <= 172) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 !Fifo_full ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 180) && (RxD_dl1 <= 187) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 194) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 106) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 36) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 57) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 80) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 119) && (MRxD <= 254) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 127) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 170) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 57) && (Fifo_data <= 120) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 18) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 31) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 20) && (RX_IFG_SET <= 21) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 115) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 153) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 21) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 114) && (Fifo_data <= 216) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 216) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 101) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 48) && (RX_IFG_SET <= 51) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 126) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 37) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 40) && (MRxD <= 112) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 10) && (IFG_counter <= 26) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 254) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 81) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 46) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 43) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 40) && (RxD <= 112) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 62) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 45) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 41) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 37) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) && (RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 184) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 216) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 45) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 25) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 45) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 46) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 20) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 49) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 58) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 72) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 223) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 184) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 49) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 37) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 170) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 196) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 44881) && (RX_MAX_LENGTH <= 50488) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 216) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 127) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 118) && (RxD_dl1 <= 180) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 194) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 118) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 144) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 28) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 58) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 18) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 115) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) && (RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 57) && (RxD_dl1 <= 120) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 194) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 172) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 48) && (RX_IFG_SET <= 51) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 172) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 153) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 118) && (RxD_dl1 <= 172) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 115) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 18) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 18) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 196) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 40) && (MRxD <= 112) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 2) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Rx_pkt_err_type_rmon == 0) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (IFG_counter == 29) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 101) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 144) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 2) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 106) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 223) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 23) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (IFG_counter == 28) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 20) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 254) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 52) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 38) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 72) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 45) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 81) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (IFG_counter == 27) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 broadcast_drop ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 38) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 44) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 62) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 36) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 81) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 51) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 36) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 44) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 51) && (RX_IFG_SET <= 62) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 81) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 184) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 33) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 9) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 93) && (RxD <= 174) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 81) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 102) && (MRxD <= 118) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 36) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 115) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 57590) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 254) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 115) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 8) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 51) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 39) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 187) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 36) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 184) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 46) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 9) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 43) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 110) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 8) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 36) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 20) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 36) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 81) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 116) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (IFG_counter == 28) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (IFG_counter == 27) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 81) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 172) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 39) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 93) && (MRxD <= 174) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 38) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 42025) && (RX_MAX_LENGTH <= 50488) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 20) && (RX_IFG_SET <= 32) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 223) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 101) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 118) && (RxD <= 172) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 46) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 MCrs_dv ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 18) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 18) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 187) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 114) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 69) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 114) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 52) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 187) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 106) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 45) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 118) && (RxD_dl1 <= 144) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 46) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 44) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 43) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 118) && (Fifo_data <= 144) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 43) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 52) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (IFG_counter == 28) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 57) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 198) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 110) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 198) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 106) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 172) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 118) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 118) && (Fifo_data <= 144) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 81) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 144) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 223) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 18) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 57590) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 32) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 69) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 18) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 84) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 43) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 26) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 144) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 115) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 69) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 MCrs_dv ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 84) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 118) && (RxD_dl1 <= 144) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 42025) && (RX_MAX_LENGTH <= 50488) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (IFG_counter == 27) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 172) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 144) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 45) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 87) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 101) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 184) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 32) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 172) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 20) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 26) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 102) && (MRxD <= 118) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 62) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 172) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 69) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 254) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 84) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 !CRC_err ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17181) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 254) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 187) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (IFG_counter == 27) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Rx_pkt_err_type_rmon == 0) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 81) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 254) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 101) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 81) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 33) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 118) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 223) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short && (MRxD >= 102) && (MRxD <= 144) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 81) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 144) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 45) && (RX_IFG_SET <= 51) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 187) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Crs_dv ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 187) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 223) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 84) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 57) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 45) && (RX_IFG_SET <= 51) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 184) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 144) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 101) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 87) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 118) && (MRxD <= 172) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 102) && (MRxD <= 144) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 118) && (RxD <= 172) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 broadcast_drop ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 37) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 !CRC_err ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 !broadcast_drop ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 !MAC_rx_add_chk_err ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 93) && (MRxD <= 174) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 46) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Rx_pkt_err_type_rmon == 0) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 81) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 187) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 26) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 36) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 115) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 Crs_dv ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 144) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!MCrs_dv ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##3 Crs_dv ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 36) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 172) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 51) && (RX_IFG_SET <= 62) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 172) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 20) && (RX_IFG_SET <= 32) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 187) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 44) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 37) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 93) && (RxD <= 174) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 81) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 26) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 172) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 !broadcast_drop ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 118) && (MRxD <= 172) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 116) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 !MAC_rx_add_chk_err ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 184) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (Rx_pkt_err_type_rmon == 0) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 18) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 131)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 127) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 7276) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 18) && (RxD <= 81) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RxD == 144) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 28) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 18) && (Fifo_data <= 81) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 40) && (Fifo_data <= 112) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 118) && (MRxD <= 144) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 110) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 118) && (RxD <= 144) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 118) && (RxD <= 180) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 broadcast_drop ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 84) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 28) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 118) && (MRxD <= 144) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RxD == 144) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 251) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 144) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RxD >= 130) && (RxD <= 144) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 36) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 180) && (MRxD <= 187) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 118) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 16650) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 28) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 118) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 114) && (MRxD <= 216) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 45) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60309) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 119) && (RxD <= 163) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 245) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 10) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 72) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 2) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 7276) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 49) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 184) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 194) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 40) && (RxD_dl1 <= 112) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (MRxD == 144) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 10) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 18) && (Fifo_data <= 81) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 80) && (MRxD <= 162) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (IFG_counter == 26) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 245) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 28) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 69) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RxD >= 118) && (RxD <= 144) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 131)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16650) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (MRxD == 187) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 245) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 111) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 2) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 130) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 114) && (RxD <= 216) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 118) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 80) && (RxD <= 162) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 18) && (RxD <= 81) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 72) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 164) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 187) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 223) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 18) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 164) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 245) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 18) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 40) && (Fifo_data <= 112) ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 45) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 69) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 251) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60309) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 broadcast_drop ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (IFG_counter == 26) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 39) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 72) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 130) && (RxD <= 144) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 118) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 251) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short && (RxD >= 180) && (RxD <= 187) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 114) && (MRxD <= 216) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 194) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 36) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && Fifo_full ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 45) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 251) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 130) && (MRxD <= 144) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 144) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 69) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 245) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 45) && (RX_IFG_SET <= 62) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 184) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 187) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 103) && (Fifo_data <= 151) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 164) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 194) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 180) && (RxD <= 187) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 84) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 127) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 84) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short && (MRxD == 144) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 118) && (MRxD <= 180) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 130) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 69) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 164) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 251) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 130) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 245) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20)) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 110) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 84) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 18) && (RxD_dl1 <= 81) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 130) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 36) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 187) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 251) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 21) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 10) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 118) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 7) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 58) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 69) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 187) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 118) && (MRxD <= 184) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 9) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 72) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 251) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short && (MRxD >= 180) && (MRxD <= 187) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 194) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 245) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 57590) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 223) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 187) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 127) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 118) && (MRxD <= 184) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 69) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 164) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Rx_pkt_err_type_rmon == 0) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 69) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 32) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 21) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 46) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 103) && (RxD_dl1 <= 151) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 187) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 184) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 223) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 36) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 18) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && Fifo_full ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 114) && (RxD <= 216) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 40) && (RxD_dl1 <= 112) ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 18) && (MRxD <= 81) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 44881) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 33) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 46) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 7) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 18) && (RxD_dl1 <= 81) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 118) && (RxD <= 184) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 16650) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 10) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 223) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 20) && (RX_IFG_SET <= 39) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16650) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 118) && (MRxD <= 180) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 18) && (MRxD <= 81) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 251) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 164) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 49) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 130) && (MRxD <= 144) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 144) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 50) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 223) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state >= 9) && (Next_state <= 13) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 58) && (RxD_dl1 <= 111) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short && (RxD == 118) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (IFG_counter == 26) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 33) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 223) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 84) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((MRxD >= 119) && (MRxD <= 163) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 43) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 7276) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (IFG_counter == 26) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 39) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 39) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 32) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 56817) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 69) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 9) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 58) && (RxD_dl1 <= 111) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 164) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 7276) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 20) && (RX_IFG_SET <= 39) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 223) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 44881) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 56817) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 164) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16650) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 57590) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 245) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 223) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 118) && (RxD <= 184) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 45) && (RX_IFG_SET <= 62) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 39) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 58) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16650) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 118) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 58) && (Fifo_data <= 111) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 118) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 118) && (RxD <= 180) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 144) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 187) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 56817) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 56817) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 45) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 127) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Too_short && (MRxD == 84) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 118) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (MRxD == 69) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60309) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 35)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 130) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 0) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29254) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 72) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && broadcast_drop) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 7) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 46) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 18)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 27)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 84) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 118) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 69) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 46) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && broadcast_drop) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 72) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (IFG_counter == 30)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && MRxErr) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 37) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && !broadcast_drop ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && RxErr) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 107)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && !broadcast_drop ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 !CRC_err ##1 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 22) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 72) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Rx_pkt_err_type_rmon == 0) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && MRxErr) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 72) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 45) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 14)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 18009) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 130) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 55) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 0) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 3) && (Fifo_data <= 120) && (RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 7) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 0) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 0) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 18009) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 44881) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 18009) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60309) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 0) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 22) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 35)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && CRC_err ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 7) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 21) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 0) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 45) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 33) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 55) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 60) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 55) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 0) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 19)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 69) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 62) ##2 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 27)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 40)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 107)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Rx_pkt_err_type_rmon == 0) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 118) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 84) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 207)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 40)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 84) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 118) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 55) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 46) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) && (RxD_dl1 >= 3) && (RxD_dl1 <= 120) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 22) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 13)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 0) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 0) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 27)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 130) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 55) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 102) && (MRxD <= 118) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Reset ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 33) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Reset ##2 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 0) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 21) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 13)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 207)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 7) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34682) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##4 (Rx_pkt_err_type_rmon == 0)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 18)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 18)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 235)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 118) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Reset ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 19)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 0) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 44881) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 3) && (Fifo_data <= 120) && (RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && CRC_err ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (Rx_pkt_err_type_rmon == 0) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 118) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29254) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 19)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 55) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 84) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (Rx_pkt_err_type_rmon == 0)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 0) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 22) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 69) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 0) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 0) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 55) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) && (RxD_dl1 >= 3) && (RxD_dl1 <= 120) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 0) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 102) && (MRxD <= 118) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 19)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (Rx_pkt_err_type_rmon == 0) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 32)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 14)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 84) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 0)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 18)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 0) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 37) ##4 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!Too_short ##3 !CRC_err ##1 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 32)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 0)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 27)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 18009) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 84) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 7) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 72) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 72) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 207)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD == 72) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD == 84) ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 18009) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 235)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 62) ##2 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err && RxErr) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 73)) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 235)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 107)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 73)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29254) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 46) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 18009) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 235)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 207)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 55) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 107)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 39) ##4 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Too_short && (MRxD == 72) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##4 (IFG_counter == 30)) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29254) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((IFG_counter >= 21) && (IFG_counter <= 60) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 7) ##4 1) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 130) ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 80)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 216)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 196)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 216)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 8) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 57)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 115)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 94) && (Fifo_data <= 176) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 170)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 46)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 170)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 94) && (RxD_dl1 <= 176) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 126)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 180) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 196)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 41)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 28)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 43)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 170)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 6)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (IFG_counter == 29)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Rx_pkt_err_type_rmon == 0)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 46)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 196)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 216)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 41)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 52)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 46)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 115)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 37)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 115)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 46)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 50)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 46)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 0) && (Fifo_data <= 180) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 6)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 50)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 0) && (Fifo_data <= 180) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 126)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 8) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 45)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 180) ##3 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 43)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 206) && (MRxD <= 255) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 96)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Fifo_data >= 66) && (Fifo_data <= 131) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 33)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 170)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 31)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 43)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 196)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 31)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 115)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 33)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 66) && (RxD_dl1 <= 131) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 43)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 57)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 206) && (RxD <= 255) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 180) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 45)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 80)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 180) ##3 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 46)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 28)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 180) ##4 !MAC_rx_add_chk_err) |-> (RxD_dl1 >= 123) && (RxD_dl1 <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 23)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 180) ##4 !MAC_rx_add_chk_err) |-> (Fifo_data >= 123) && (Fifo_data <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 23)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (IFG_counter == 29)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 60)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 216)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 60)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 96)) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 52)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 37)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (!Too_short ##3 (Rx_pkt_err_type_rmon == 0)) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 76) && (Fifo_data <= 159) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 159) && (MRxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 175) && (RxD_dl1 <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((Fifo_data >= 175) && (Fifo_data <= 255) ##3 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RxD >= 159) && (RxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 76) && (RxD_dl1 <= 159) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##2 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 252) ##1 1) |-> RxErr);
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 4) ##1 1) |-> RxErr);
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 187) ##1 1) |-> MRxErr);
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 49) ##2 1) |-> RxErr);
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252) ##2 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 broadcast_drop) |-> RxErr);
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (IFG_counter == 4) ##1 1) |-> MRxErr);
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> MRxErr);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3) ##2 1) |-> RxErr);
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51) ##1 1) |-> MRxErr);
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##2 1) |-> RxErr);
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98) ##1 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 51) ##1 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_MIN_LENGTH == 84)) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD == 180)) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (IFG_counter == 5)) |-> MRxErr);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) ((Next_state == 9)) |-> MRxErr);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (Fifo_data == 187)) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_IFG_SET == 31)) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 broadcast_drop) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_MIN_LENGTH == 84)) |-> MRxErr);
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> MRxErr);
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##2 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full ##1 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err ##1 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252) ##2 1) |-> MRxErr);
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 252) ##1 1) |-> MRxErr);
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> RxErr);
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (MRxD == 180)) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (Fifo_data == 252) ##1 1) |-> RxErr);
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD == 180)) |-> MRxErr);
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> RxErr);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##4 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (IFG_counter == 5)) |-> RxErr);
assert property(@(posedge Clk) ((Next_state == 8)) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##2 1) |-> RxErr);
assert property(@(posedge Clk) ((Current_state == 8)) |-> MRxErr);
assert property(@(posedge Clk) ((Current_state == 1)) |-> RxErr);
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> RxErr);
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> MRxErr);
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 187) ##1 1) |-> MRxErr);
assert property(@(posedge Clk) ((Next_state == 1)) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !CRC_err ##1 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##2 1) |-> RxErr);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##2 1) |-> MRxErr);
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MAC_rx_add_chk_err) |-> RxErr);
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv ##2 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD_dl1 == 187)) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv ##2 1) |-> MRxErr);
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> MRxErr);
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (MRxD == 180)) |-> MRxErr);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##4 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##2 1) |-> MRxErr);
assert property(@(posedge Clk) ((Next_state == 8)) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err ##2 1) |-> MRxErr);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3) ##2 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_IFG_SET == 31)) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 MAC_rx_add_chk_err) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 98) ##1 1) |-> MRxErr);
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) ((Next_state == 1)) |-> MRxErr);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (MRxD == 187) ##1 1) |-> RxErr);
assert property(@(posedge Clk) ((Current_state == 8)) |-> RxErr);
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) ((Current_state == 1)) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop ##2 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252) ##2 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252) ##2 1) |-> RxErr);
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD_dl1 == 252) ##1 1) |-> MRxErr);
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full ##2 1) |-> MRxErr);
assert property(@(posedge Clk) ((Next_state == 9)) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (Fifo_data == 187)) |-> RxErr);
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> RxErr);
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43) ##2 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD_dl1 == 187)) |-> RxErr);
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 !Fifo_full ##1 1) |-> RxErr);
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##4 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RxD == 187) ##1 1) |-> RxErr);
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##4 1) |-> MRxErr);
assert property(@(posedge Clk) ((RxD_dl1 >= 101) && (RxD_dl1 <= 151) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##3 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##3 1) |-> MRxErr);
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 153) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##3 1) |-> MRxErr);
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> RxErr);
assert property(@(posedge Clk) ((RxD_dl1 == 211) ##1 (Next_state == 13) ##3 1) |-> MRxErr);
assert property(@(posedge Clk) (Reset ##1 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##3 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##3 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##3 1) |-> MRxErr);
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##3 1) |-> MRxErr);
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##3 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##3 1) |-> MRxErr);
assert property(@(posedge Clk) (Reset ##2 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##3 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##3 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##3 1) |-> RxErr);
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##3 1) |-> RxErr);
assert property(@(posedge Clk) ((Fifo_data >= 101) && (Fifo_data <= 151) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data == 211) ##1 (Next_state == 13) ##3 1) |-> RxErr);
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##3 1) |-> RxErr);
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 153) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Reset ##1 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##3 1) |-> RxErr);
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##3 1) |-> MRxErr);
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##3 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##3 1) |-> MRxErr);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52590) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Reset ##2 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##3 1) |-> RxErr);
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> RxErr);
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##3 1) |-> RxErr);
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data == 211) ##1 (Next_state == 13) ##3 1) |-> MRxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##3 1) |-> RxErr);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> MRxErr);
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> RxErr);
assert property(@(posedge Clk) ((RxD_dl1 == 211) ##1 (Next_state == 13) ##3 1) |-> RxErr);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##3 1) |-> MRxErr);
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (Fifo_data_err) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Fifo_data_end) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20634) && (RX_MAX_LENGTH <= 41815) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 93) && (RxD <= 174) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 93) && (MRxD <= 174) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 48) && (RX_IFG_SET <= 55) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((Next_state == 13) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 48) && (RX_IFG_SET <= 55) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Current_state >= 9) && (Current_state <= 13) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (MAC_rx_add_chk_err && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Reset ##3 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (MRxD == 252)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD == 191) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Crs_dv && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Crs_dv) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 20) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 43)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 131)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !Rx_apply_rmon_tmp_pl1 ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET == 12) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 131)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (MRxErr && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Fifo_full) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 broadcast_drop ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52590) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (MCrs_dv && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 CRC_err ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD == 191) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !MRxErr ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((IFG_counter == 1) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 3) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MCrs_dv) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (RxErr && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (IFG_counter == 2) ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 20) ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD == 252)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 == 211) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!broadcast_drop && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 91) ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 131) ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (Fifo_data == 191) ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52590) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD_dl1 == 191) ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data == 211) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (IFG_counter == 3)) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Reset ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29323) ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 131) ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !RxErr ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 17) && Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !MAC_rx_add_chk_err) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Current_state == 13) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !broadcast_drop) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Fifo_data_end ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Fifo_data_err ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20743) && (RX_MAX_LENGTH <= 41910) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 127) && (RxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 127) && (MRxD <= 192) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##1 !Too_short ##3 1) |-> (RxD >= 123) && (RxD <= 255));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##1 !Too_short ##3 1) |-> (MRxD >= 123) && (MRxD <= 255));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 19730) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 131) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33621) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 131) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 23) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20411) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17181) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 26) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 124) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 124) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (broadcast_drop ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (broadcast_drop ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 13692) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (CRC_err ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34682) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34682) && (RX_MAX_LENGTH <= 50879) ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((MRxD >= 196) && (MRxD <= 255) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 196) && (RxD <= 255) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((MRxD >= 175) && (MRxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) ((RxD >= 175) && (RxD <= 255) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!Fifo_full ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 207) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 164) && (MRxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 151) && (RxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 151) && (MRxD <= 203) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD >= 164) && (RxD <= 208) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!MRxErr ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) (!RxErr ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 204) ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 40) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 70) ##3 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 39) && (RX_MIN_LENGTH <= 60) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 Rx_apply_rmon ##1 1) |-> (MRxD >= 160) && (MRxD <= 255));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 Rx_apply_rmon ##1 1) |-> (RxD >= 160) && (RxD <= 255));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 13692) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 36) && (RX_IFG_SET <= 49) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 63) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 63) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 63) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 63)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 23) && (IFG_counter <= 63) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17181) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38597) && (RX_MAX_LENGTH <= 51925) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 38999) && (RX_MAX_LENGTH <= 52361) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##1 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 25) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 42) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 19730) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20411) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34401) && (RX_MAX_LENGTH <= 50879) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RxD_dl1 >= 210) && (RxD_dl1 <= 251) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 210) && (Fifo_data <= 251) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 40) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 8) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 0) && (RX_IFG_SET <= 29));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 7) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33621) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466));
assert property(@(posedge Clk) (!CRC_err ##1 Rx_apply_rmon ##1 1) |-> CRC_err);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 Rx_apply_rmon ##2 1) |-> (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Crs_dv ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!Crs_dv ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) (!MCrs_dv ##3 Rx_apply_rmon) |-> Crs_dv);
assert property(@(posedge Clk) (!MCrs_dv ##3 Rx_apply_rmon) |-> MCrs_dv);
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 21)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 20258) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 20) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 13)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 18) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 19) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 94)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##1 Rx_apply_rmon ##2 1) |-> (RX_IFG_SET >= 30) && (RX_IFG_SET <= 63));
assert property(@(posedge Clk) ((RX_IFG_SET == 52) ##4 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 94)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 17) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 Rx_apply_rmon ##1 1) |-> (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127));
assert property(@(posedge Clk) ((Fifo_data == 231)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 == 231)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MIN_LENGTH == 23) ##1 1) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((MRxD == 250)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD == 250)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 7) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 5) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 6)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 16) && (RX_IFG_SET <= 36) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 44) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!MRxErr ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!CRC_err ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!RxErr ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 4)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((RxD == 145) ##4 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((MRxD == 145) ##4 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 16) && (RX_IFG_SET <= 36) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 75) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 65) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 80) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((MRxD >= 60) && (MRxD <= 123) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 75) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!RxErr ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 27) && (RX_MIN_LENGTH <= 59) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!MRxErr ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 22) && (RX_IFG_SET <= 35) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 65) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 75) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 22) && (RX_IFG_SET <= 35) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 75) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD >= 60) && (RxD <= 123) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 65) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 65) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 39753)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 27) && (RxD_dl1 == 142)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 33) && (RxD_dl1 <= 67) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 60) && (MRxD <= 123) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (Current_state == 0));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (Reset) |-> (Next_state == 0));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 166) && (Fifo_data <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 40) && (RxD_dl1 <= 83) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 33) && (Fifo_data <= 67) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13625) && (RX_MAX_LENGTH <= 15204) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 184) && (Fifo_data <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 40) && (Fifo_data <= 83) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 33) && (RxD_dl1 <= 67) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Current_state == 0));
assert property(@(posedge Clk) (Reset) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 166) && (RxD_dl1 <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RxD >= 60) && (RxD <= 123) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Next_state == 0));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 184) && (RxD_dl1 <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 27) && (MRxD == 88)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 84) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 61) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 40) && (RxD_dl1 <= 83) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data == 142) && (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 27) && (RX_IFG_SET == 31)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 33) && (Fifo_data <= 67) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 27) && (RxD == 88)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 40) && (Fifo_data <= 83) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 44) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!MCrs_dv && (IFG_counter == 9) ##4 1) |-> (Current_state == 0));
assert property(@(posedge Clk) (!Crs_dv ##1 (RX_IFG_SET >= 27) && (RX_IFG_SET <= 63) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (Reset) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 (RX_MAX_LENGTH >= 31356) && (RX_MAX_LENGTH <= 51530) ##3 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 !MCrs_dv ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) && (RxD_dl1 == 192) ##4 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 MAC_rx_add_chk_err ##3 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) && (RX_IFG_SET >= 52) && (RX_IFG_SET <= 59) ##4 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 51) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 (MRxD >= 101) && (MRxD <= 194) ##3 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 7307) ##4 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 51) && (RxD_dl1 <= 102) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 !CRC_err ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 (RX_MIN_LENGTH == 44) ##3 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 (RX_MIN_LENGTH == 3) ##2 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 205) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (Fifo_data >= 0) && (Fifo_data <= 122) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 (RxD >= 101) && (RxD <= 194) ##3 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) (!Crs_dv ##3 (RxD >= 125) && (RxD <= 190) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv ##2 broadcast_drop ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 7) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_MAX_LENGTH >= 45164) && (RX_MAX_LENGTH <= 55582) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 (RX_MIN_LENGTH >= 3) && (RX_MIN_LENGTH <= 47) ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 (MRxD >= 78) && (MRxD <= 216) ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((Fifo_data == 142) && (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 (RX_IFG_SET == 10) ##1 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) && MAC_rx_add_chk_err ##4 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 (RxD >= 78) && (RxD <= 154) ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 158) && (Fifo_data <= 206) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 (MRxD >= 200) && (MRxD <= 231) ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 189) && (Fifo_data <= 255) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 Crs_dv ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 (RX_IFG_SET == 4) ##2 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 (RxD >= 200) && (RxD <= 231) ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!broadcast_drop && (IFG_counter == 9) ##4 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (Fifo_data >= 7) && (Fifo_data <= 118) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 39753)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 !Crs_dv ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 205) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##2 !CRC_err ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##4 Fifo_full && broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 162) && (RxD_dl1 <= 209) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 29) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RxD_dl1 >= 7) && (RxD_dl1 <= 118) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 69) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 (RX_IFG_SET >= 6) && (RX_IFG_SET <= 18) ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 (RxD >= 101) && (RxD <= 130) ##3 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 80) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 !broadcast_drop ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) (!CRC_err && (IFG_counter == 9) ##4 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 16) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (MRxD >= 125) && (MRxD <= 190) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!CRC_err ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 MCrs_dv ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 (MRxD >= 78) && (MRxD <= 154) ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 27) && (MRxD == 88)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##2 Fifo_full ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (Reset) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 !broadcast_drop ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 (RX_MAX_LENGTH >= 8518) && (RX_MAX_LENGTH <= 51530) ##3 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 51) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 (RxD_dl1 >= 101) && (RxD_dl1 <= 194) ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 MRxErr ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 158) && (RxD_dl1 <= 206) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 13) && (RX_MIN_LENGTH == 56)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!CRC_err ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 6) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 19) && (RX_IFG_SET <= 29) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 (RX_IFG_SET >= 7) && (RX_IFG_SET <= 52) ##3 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 (MRxD >= 101) && (MRxD <= 130) ##3 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 13) && (Next_state == 0)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##1 broadcast_drop ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 (RX_IFG_SET >= 6) && (RX_IFG_SET <= 10) ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 RxErr ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 52335)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 23) && (RX_MIN_LENGTH <= 53) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 (RxD >= 78) && (RxD <= 216) ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 27) && (RxD == 88)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) && (RX_MAX_LENGTH >= 7307) && (RX_MAX_LENGTH <= 18009) ##4 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 27) && (RxD_dl1 == 142)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 (Fifo_data >= 101) && (Fifo_data <= 130) ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 189) && (RxD_dl1 <= 255) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 (Fifo_data >= 78) && (Fifo_data <= 216) ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 (Fifo_data >= 101) && (Fifo_data <= 194) ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data == 192) && (IFG_counter == 9) ##4 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 102) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##4 (RX_IFG_SET == 16)) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 (RxD_dl1 >= 101) && (RxD_dl1 <= 130) ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 62) && (RX_MIN_LENGTH <= 84) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 (RxD_dl1 >= 78) && (RxD_dl1 <= 216) ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 160) && (Fifo_data <= 255) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 162) && (Fifo_data <= 209) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) && (RX_IFG_SET == 52) ##4 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 (RxD_dl1 >= 128) && (RxD_dl1 <= 145) ##3 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 27) && (RX_IFG_SET == 31)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13625) && (RX_MAX_LENGTH <= 15204) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 !MAC_rx_add_chk_err ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (IFG_counter == 9) ##4 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 13) && (RX_IFG_SET == 16)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##2 (RX_IFG_SET >= 4) && (RX_IFG_SET <= 24) ##2 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 (RX_IFG_SET == 7) ##3 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##4 (RX_MIN_LENGTH == 56)) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) && (RxD >= 128) && (RxD <= 145) ##4 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) && (RX_MIN_LENGTH == 70) ##4 1) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 (Fifo_data >= 128) && (Fifo_data <= 145) ##3 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) ##3 (RX_MIN_LENGTH == 23) ##1 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((IFG_counter == 9) && (MRxD >= 128) && (MRxD <= 145) ##4 broadcast_drop) |-> (Current_state == 0));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 160) && (RxD_dl1 <= 255) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter == 9) ##4 (Next_state == 0)) |-> (Current_state == 0));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET == 16) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD >= 133) && (RxD <= 197) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 23) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 24) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 59) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MAX_LENGTH >= 16604) && (RX_MAX_LENGTH <= 61873) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD >= 104) && (RxD <= 153) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD >= 132) && (RxD <= 196) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!MCrs_dv ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 44) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 65) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 85) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MIN_LENGTH >= 10) && (RX_MIN_LENGTH <= 47) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (Fifo_data >= 0) && (Fifo_data <= 122) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 104) && (RxD_dl1 <= 153) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 24) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RxD_dl1 >= 7) && (RxD_dl1 <= 118) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 64882) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##1 (RX_IFG_SET >= 27) && (RX_IFG_SET <= 63) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##4 !Crs_dv && (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MAX_LENGTH >= 34195) && (RX_MAX_LENGTH <= 65466) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (MRxD >= 171) && (MRxD <= 255) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 16) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_MAX_LENGTH >= 51530) && (RX_MAX_LENGTH <= 55582) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 133) && (MRxD <= 197) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 140) && (Fifo_data <= 201) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_MAX_LENGTH >= 45164) && (RX_MAX_LENGTH <= 64882) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) && (RX_MIN_LENGTH >= 69) && (RX_MIN_LENGTH <= 98) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) && (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 83) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 104) && (Fifo_data <= 153) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##4 !RxErr && (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!broadcast_drop ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 46) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) && (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##4 (IFG_counter == 13) && Fifo_full) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 132) && (MRxD <= 196) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 59) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##2 !CRC_err ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##1 broadcast_drop ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((MRxD >= 104) && (MRxD <= 153) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 69) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (MRxD >= 125) && (MRxD <= 190) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (RxD >= 125) && (RxD <= 190) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_MAX_LENGTH >= 46503) && (RX_MAX_LENGTH <= 64882) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 6) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (RX_MIN_LENGTH >= 3) && (RX_MIN_LENGTH <= 115) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MAX_LENGTH >= 45164) && (RX_MAX_LENGTH <= 61873) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) && (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 95) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 130) && (RxD_dl1 <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 44) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 140) && (RxD_dl1 <= 201) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 28) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##4 !MAC_rx_add_chk_err && (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##4 !MRxErr && (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MIN_LENGTH >= 10) && (RX_MIN_LENGTH <= 103) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_MIN_LENGTH >= 10) && (RX_MIN_LENGTH <= 120) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (RxD >= 49) && (RxD <= 241) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (Fifo_data >= 7) && (Fifo_data <= 118) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##4 (IFG_counter == 13) && RxErr) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_IFG_SET >= 3) && (RX_IFG_SET <= 17) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 RxErr ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (MRxD >= 181) && (MRxD <= 231) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RxD >= 181) && (RxD <= 231) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_MAX_LENGTH >= 23627) && (RX_MAX_LENGTH <= 64882) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) && (RX_MIN_LENGTH >= 49) && (RX_MIN_LENGTH <= 92) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) && (RX_MIN_LENGTH >= 50) && (RX_MIN_LENGTH <= 92) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##2 broadcast_drop ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 41) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##4 !MCrs_dv && (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MIN_LENGTH >= 10) && (RX_MIN_LENGTH <= 23) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (RxD >= 123) && (RxD <= 255) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_IFG_SET >= 3) && (RX_IFG_SET <= 10) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_IFG_SET >= 6) && (RX_IFG_SET <= 10) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MAX_LENGTH >= 40406) && (RX_MAX_LENGTH <= 65466) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##4 (IFG_counter == 13) && CRC_err) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 130) && (Fifo_data <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (MRxD >= 49) && (MRxD <= 241) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) && (RX_MIN_LENGTH >= 50) && (RX_MIN_LENGTH <= 79) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17448) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 MRxErr ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MIN_LENGTH >= 18) && (RX_MIN_LENGTH <= 35) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_MAX_LENGTH >= 45164) && (RX_MAX_LENGTH <= 61873) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##4 (IFG_counter == 13) && MRxErr) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) && (RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 81) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RxD >= 171) && (RxD <= 255) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_MIN_LENGTH >= 6) && (RX_MIN_LENGTH <= 120) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) && (RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 98) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!MCrs_dv ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && !broadcast_drop ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv ##4 (IFG_counter == 27) && MAC_rx_add_chk_err) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv ##1 (RX_MAX_LENGTH >= 2028) && (RX_MAX_LENGTH <= 22636) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 25) ##2 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 19963) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 32198) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 23) && (RX_MIN_LENGTH <= 53) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 (RX_MAX_LENGTH >= 36705) && (RX_MAX_LENGTH <= 61873) ##1 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (Fifo_data >= 58) && (Fifo_data <= 122) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv ##1 (RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 33621) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RxD_dl1 >= 58) && (RxD_dl1 <= 122) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##1 (RX_MAX_LENGTH >= 2028) && (RX_MAX_LENGTH <= 28859) ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RX_MAX_LENGTH >= 2028) && (RX_MAX_LENGTH <= 15204) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_MAX_LENGTH >= 2028) && (RX_MAX_LENGTH <= 23171) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_MAX_LENGTH >= 2028) && (RX_MAX_LENGTH <= 28859) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_MIN_LENGTH >= 3) && (RX_MIN_LENGTH <= 61) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 77) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv ##3 (MRxD >= 123) && (MRxD <= 255) ##1 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 7) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17186) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!MCrs_dv ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 8820) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (MRxD >= 124) && (MRxD <= 254) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RxD >= 124) && (RxD <= 254) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 5833) && (RX_MAX_LENGTH <= 11323) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 46) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (RX_MAX_LENGTH >= 7588) && (RX_MAX_LENGTH <= 25823) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Fifo_full && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 44) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RX_MAX_LENGTH >= 2028) && (RX_MAX_LENGTH <= 23171) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 19) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 32198) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RxD >= 130) && (RxD <= 231) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (MRxD >= 49) && (MRxD <= 241) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RX_MIN_LENGTH >= 3) && (RX_MIN_LENGTH <= 61) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 6258) && (RX_MAX_LENGTH <= 9649) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (MRxD >= 130) && (MRxD <= 249) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 25) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (RxD_dl1 >= 130) && (RxD_dl1 <= 231) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##2 Fifo_full ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RxD >= 130) && (RxD <= 249) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (Fifo_data >= 130) && (Fifo_data <= 249) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (RxD >= 123) && (RxD <= 255) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (RxD_dl1 >= 124) && (RxD_dl1 <= 254) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!broadcast_drop ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_MAX_LENGTH >= 50488) && (RX_MAX_LENGTH <= 64882) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 4900) && (RX_MAX_LENGTH <= 8820) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 3812) && (RX_MAX_LENGTH <= 7588) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 6074) && (RX_MAX_LENGTH <= 11385) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (Fifo_data >= 124) && (Fifo_data <= 254) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 6368) && (RX_MAX_LENGTH <= 8820) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RX_MAX_LENGTH >= 2028) && (RX_MAX_LENGTH <= 28859) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv ##4 !MRxErr && (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && !broadcast_drop ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##1 (RX_MAX_LENGTH >= 378) && (RX_MAX_LENGTH <= 33621) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 63) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (RX_MAX_LENGTH >= 223) && (RX_MAX_LENGTH <= 31849) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RxD_dl1 >= 58) && (RxD_dl1 <= 122) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (Fifo_data >= 58) && (Fifo_data <= 122) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 7) && (RX_IFG_SET <= 11) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 22) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17448) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 85) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 !Fifo_full ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 8518) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RX_MAX_LENGTH >= 2028) && (RX_MAX_LENGTH <= 15204) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (RxD >= 49) && (RxD <= 241) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##1 (RX_MAX_LENGTH >= 2028) && (RX_MAX_LENGTH <= 22636) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##4 (IFG_counter == 27) && MAC_rx_add_chk_err) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##4 !RxErr && (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 65) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 6802) && (RX_MAX_LENGTH <= 9900) ##4 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) (!Crs_dv && (RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 77) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##3 (MRxD >= 123) && (MRxD <= 255) ##1 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (Fifo_data >= 130) && (Fifo_data <= 231) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##1 (RX_MAX_LENGTH >= 2028) && (RX_MAX_LENGTH <= 28859) ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (RxD_dl1 >= 130) && (RxD_dl1 <= 249) ##2 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##4 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 (MRxD >= 130) && (MRxD <= 231) ##3 (IFG_counter == 13)) |-> (Current_state >= 0) && (Current_state <= 1));
assert property(@(posedge Clk) (!Crs_dv && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 19963) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 7) && (RX_IFG_SET <= 11) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 17) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##1 !CRC_err ##3 (IFG_counter == 27)) |-> (Next_state == 0));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 22) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##4 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) (!Crs_dv ##1 !CRC_err ##3 (IFG_counter == 27)) |-> (Next_state >= 0) && (Next_state <= 1));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 6) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 6)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 4) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 3) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 4)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 13)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_IFG_SET == 16) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 60) && (IFG_counter <= 63) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 61) && (IFG_counter <= 63) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 61) && (IFG_counter <= 63) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 4)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 4) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 5) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 6) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 4) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 7) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 6)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 3) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 3) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 3)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 4) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 5) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH == 58) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 2) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 2)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 3)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 3) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 2) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 4)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 17) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 62) && (IFG_counter <= 63) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 62) && (IFG_counter <= 63) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((RxD == 211) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((MRxD == 211) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 10) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 7)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 7) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 13)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 7) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 60) && (IFG_counter <= 63) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 63) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 62) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 63) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 62) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 61) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 63) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter == 60) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 !broadcast_drop) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 !RxErr) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 !MAC_rx_add_chk_err) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (MRxD == 187)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 !MRxErr) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RxD == 187)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_IFG_SET == 51)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 (RX_MIN_LENGTH == 98)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (MRxD == 191) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Reset ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RxD_dl1 == 191) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (!Rx_apply_rmon_tmp_pl1 && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Fifo_data_err) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 Crs_dv ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MAC_rx_add_chk_err ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Reset ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16562) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_IFG_SET == 12) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (!MRxErr && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Reset ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 !Fifo_full ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_IFG_SET == 20) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (Fifo_data == 191) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Fifo_data == 175) && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 CRC_err ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Reset ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon && broadcast_drop ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (!RxErr && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 MRxErr ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((RX_IFG_SET == 5) && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (!Crs_dv && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !CRC_err ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_MIN_LENGTH == 43) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (!MCrs_dv && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 MCrs_dv ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 Fifo_full ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Reset) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RX_MIN_LENGTH == 17) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Fifo_data_end) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 (RxD == 191) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 !broadcast_drop ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 broadcast_drop ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 RxErr ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((RxD_dl1 == 175) && Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 (RX_IFG_SET == 49) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 (RX_MIN_LENGTH == 91) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 4));
assert property(@(posedge Clk) ((IFG_counter >= 61) && (IFG_counter <= 63) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data == 231) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 == 231) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 6) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 4)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 3) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 6) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 4) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 6)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 3) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 2) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 5) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 3)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 3) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 3) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 2) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 5)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 2)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 4)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 2) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((Rx_pkt_err_type_rmon == 0) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 62) && (IFG_counter <= 63) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 62) && (IFG_counter <= 63) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 11) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 11) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((MRxD == 250) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD == 250) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 60) && (IFG_counter <= 63) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (!MRxErr ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 72) && (MRxD <= 154) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 72) && (RxD <= 154) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 158) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (!RxErr ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 158) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 7) && (RxD <= 145) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 37825) && (RX_MAX_LENGTH <= 61873) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 7) && (MRxD <= 145) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 104) && (RxD <= 153) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 104) && (MRxD <= 153) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 61) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 62) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 62) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 63) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 63) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 63) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 119) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52205) && (RX_MAX_LENGTH <= 65462) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 111) && (Fifo_data <= 154) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 111) && (RxD_dl1 <= 154) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET >= 3) && (RX_IFG_SET <= 25) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Crs_dv ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 104) && (RxD_dl1 <= 153) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 119) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 104) && (Fifo_data <= 153) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 46079) && (RX_MAX_LENGTH <= 61873) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (MCrs_dv ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 12) && (IFG_counter <= 19) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 100) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 101) && (Fifo_data <= 151) ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 214) && (RxD <= 232) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 100) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 145) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Reset) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Reset ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Reset ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Reset ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Fifo_data_err) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Fifo_data_end) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 16) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 226) && (MRxD <= 238) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 214) && (MRxD <= 232) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Reset ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 219) && (RxD <= 234) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 226) && (RxD <= 238) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (!CRC_err ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 101) && (RxD_dl1 <= 150) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 219) && (MRxD <= 234) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 101) && (Fifo_data <= 154) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 145) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 121) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 92) && (RxD_dl1 <= 174) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 101) && (RxD_dl1 <= 151) ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 101) && (RxD_dl1 <= 154) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 92) && (Fifo_data <= 174) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 101) && (Fifo_data <= 150) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 61) && (IFG_counter <= 63) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 == 231) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data == 231) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) && (RX_MAX_LENGTH >= 34129) && (RX_MAX_LENGTH <= 65462) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 51) && (RxD_dl1 <= 102) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 54) && (RxD_dl1 <= 112) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 190) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 122) && (RxD_dl1 <= 190) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET >= 3) && (RX_IFG_SET <= 7) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET >= 3) && (RX_IFG_SET <= 10) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET == 7) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET >= 6) && (RX_IFG_SET <= 7) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 (RX_IFG_SET == 29)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 145) && (RxD_dl1 <= 168) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) && (RX_MAX_LENGTH >= 39523) && (RX_MAX_LENGTH <= 65462) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 (Next_state == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 (Current_state == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 13) && (Next_state == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) && MRxErr ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 !broadcast_drop) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 MAC_rx_add_chk_err) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 !MAC_rx_add_chk_err && (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 48) && (RxD_dl1 <= 97) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) && CRC_err ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) && RxErr ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 102) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 190) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 48) && (Fifo_data <= 97) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 54) && (Fifo_data <= 112) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 (RxD == 59)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 122) && (Fifo_data <= 190) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD >= 225) && (RxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) (!CRC_err && (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 16) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 225) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 !MRxErr) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 !Fifo_full) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 145) && (RxD_dl1 <= 231) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 !RxErr) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 (RX_MIN_LENGTH == 10)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 13) && (RX_MIN_LENGTH == 56) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 (MRxD == 59)) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 145) && (Fifo_data <= 231) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 145) && (Fifo_data <= 168) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 52335) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter == 3)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 2)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 5) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 6) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 5)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 3) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 2) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 7) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 3) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 6) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 7)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 5) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 6)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 2) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 4)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 4) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 2) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17186) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 61) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 65) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 61) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 24) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 44) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 27) && (RX_MIN_LENGTH <= 59) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 76) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 6));
assert property(@(posedge Clk) ((IFG_counter >= 62) && (IFG_counter <= 63) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (!MRxErr ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (!RxErr ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 8) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 10) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 21)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 12) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 11) && (IFG_counter <= 17) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD == 250) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD == 250) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 7) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 5) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 8) && (IFG_counter <= 10)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 4) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 4)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 7)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 11) && (IFG_counter <= 13)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 5) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 11) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 14)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 12) && (IFG_counter <= 18) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 13) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 0) && (IFG_counter <= 21) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 63) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 63) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 62) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 123) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (!CRC_err ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 145) && (Fifo_data <= 231) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 145) && (RxD_dl1 <= 231) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 123) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 7) && (RxD <= 145) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 16) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (MCrs_dv ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Reset ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 3) && (RX_IFG_SET <= 10) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 3) && (RX_IFG_SET <= 7) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Fifo_data_end) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 76) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 7) && (MRxD <= 145) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Reset) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 65) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 6) && (RX_IFG_SET <= 7) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Reset ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Fifo_data_err) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Crs_dv ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 61) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 12) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Reset ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 16) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (Reset ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 40) && (RX_MIN_LENGTH <= 60) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 32) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 13) && (IFG_counter <= 19) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 13) && (Next_state == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 76) && (RxD <= 158) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 219) && (RxD <= 234) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 !MRxErr) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 226) && (MRxD <= 238) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 52205) && (RX_MAX_LENGTH <= 65462) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 219) && (MRxD <= 234) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 (MRxD == 59)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 13) && (RX_MIN_LENGTH == 56) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 51) && (RxD_dl1 <= 102) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 104) && (Fifo_data <= 153) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET == 7) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 (RX_IFG_SET == 29)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 119) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 76) && (MRxD <= 158) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 54) && (RxD_dl1 <= 112) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 48) && (RxD_dl1 <= 97) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 (Next_state == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 214) && (MRxD <= 232) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 52335) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 (RX_MIN_LENGTH == 10)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 121) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 101) && (Fifo_data <= 151) ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 111) && (Fifo_data <= 154) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 72) && (MRxD <= 154) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 51) && (Fifo_data <= 102) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 72) && (RxD <= 154) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (!CRC_err && (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 48) && (Fifo_data <= 97) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 119) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 104) && (MRxD <= 153) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 226) && (RxD <= 238) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 214) && (RxD <= 232) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 101) && (RxD_dl1 <= 151) ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 104) && (RxD <= 153) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 54) && (Fifo_data <= 112) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 !RxErr) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 111) && (RxD_dl1 <= 154) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 (RxD == 59)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((IFG_counter == 13) ##1 (Current_state == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 1) && (Fifo_data <= 100) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 1) && (RxD_dl1 <= 100) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 104) && (RxD_dl1 <= 153) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 101) && (RxD_dl1 <= 154) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 61) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) && CRC_err ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 27) && (RX_MIN_LENGTH <= 59) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 MAC_rx_add_chk_err) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 !MAC_rx_add_chk_err && (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 92) && (RxD_dl1 <= 174) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 145) && (Fifo_data <= 168) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 225) && (RxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##1 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) && MRxErr ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) && (RX_MAX_LENGTH >= 39523) && (RX_MAX_LENGTH <= 65462) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 101) && (Fifo_data <= 150) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 3) && (RX_IFG_SET <= 25) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 145) && (RxD_dl1 <= 168) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 145) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 225) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) && RxErr ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 !Fifo_full) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17186) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 145) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) && (RX_MAX_LENGTH >= 34129) && (RX_MAX_LENGTH <= 65462) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 24) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 !broadcast_drop) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 101) && (RxD_dl1 <= 150) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 92) && (Fifo_data <= 174) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 101) && (Fifo_data <= 154) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 21)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 20) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 21) && (RX_MIN_LENGTH <= 44) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##2 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 51060) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Next_state == 0) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42176) && (RX_MAX_LENGTH <= 65466) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 122) && (RxD_dl1 <= 190) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 122) && (Fifo_data <= 190) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 37825) && (RX_MAX_LENGTH <= 61873) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 190) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 190) ##3 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 46079) && (RX_MAX_LENGTH <= 61873) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##2 (MRxD >= 197) && (MRxD <= 255) ##1 (IFG_counter == 13) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 8));
assert property(@(posedge Clk) (!Too_short ##1 (Next_state == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (Next_state == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 0) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 13)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 11) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 13) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 4) && (IFG_counter <= 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 6) && (IFG_counter <= 10) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 0) && (Fifo_data <= 145) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Crs_dv && !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 0) && (RxD_dl1 <= 145) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!MCrs_dv && !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 10) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 8) && (IFG_counter <= 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 0) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state >= 0) && (Next_state <= 1) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Crs_dv ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 0) && (Fifo_data <= 144)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 57)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 144)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 144) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!MCrs_dv ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 144) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 10248) && (RX_MAX_LENGTH <= 31356)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63)) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 39) && (IFG_counter <= 63) ##3 1) |-> Too_short);
assert property(@(posedge Clk) (!RxErr ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 33587) && (RX_MAX_LENGTH <= 65466) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!MRxErr ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && !broadcast_drop ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (RxErr ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (MRxErr ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Fifo_full && !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 RxErr) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 MRxErr) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 !Fifo_full) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 46) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 32)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!RxErr ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!MRxErr ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 60) && (IFG_counter <= 63) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD == 84) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data == 104) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD == 84) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (CRC_err ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 == 104) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Fifo_full ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 126) && (MRxD <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!CRC_err && !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 MCrs_dv) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 Crs_dv) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 126) && (RxD <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 21)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 34076) && (RX_MAX_LENGTH <= 50392) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!CRC_err ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && MRxErr ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD == 144) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 33) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && RxErr ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data == 125) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 27) && (RX_IFG_SET <= 45) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 == 125) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 164) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD == 144) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 164) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 25) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 61) && (IFG_counter <= 63) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Fifo_full ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 189) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 189) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 0) && (Fifo_data <= 84)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 84)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 24116) && (RX_MAX_LENGTH <= 31356)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 254)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 2)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 36225) && (RX_MAX_LENGTH <= 60309) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Crs_dv ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!broadcast_drop ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!broadcast_drop ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (MCrs_dv ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 254)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (broadcast_drop ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 10) && (IFG_counter <= 13) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 6) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 6) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((MRxD >= 132) && (MRxD <= 196) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 132) && (RxD <= 196) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 132) && (MRxD <= 197) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 132) && (RxD <= 197) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 0) && (Fifo_data <= 67) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD == 69) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD == 69) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 159) && (MRxD <= 208) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 84) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 125) && (Fifo_data <= 164) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 20258) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 84) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 == 130) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data == 130) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 2) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 125) && (RxD_dl1 <= 164) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 159) && (RxD <= 208) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD == 130) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 == 251) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 2) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD == 130) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 8) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 0) && (RxD_dl1 <= 67) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data == 251) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Crs_dv ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Fifo_full ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (MCrs_dv ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 189) && (MRxD <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 189) && (RxD <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 17) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 155) && (RxD <= 205) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 155) && (MRxD <= 205) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 49) && (RX_IFG_SET <= 58)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 102) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 194)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 90) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 102) && (MRxD <= 144) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 144) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 22) && (RX_MIN_LENGTH <= 50) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 18) && (MRxD <= 52)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 12) && (RX_IFG_SET <= 26) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 !MAC_rx_add_chk_err) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 194)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 84)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 53657) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 37) && (RX_MIN_LENGTH <= 57)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 107) && (RxD <= 121)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 84)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 110) && (RX_MIN_LENGTH <= 127)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 118) && (RxD_dl1 <= 144)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 !CRC_err) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 10248) && (RX_MAX_LENGTH <= 13604)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 118) && (Fifo_data <= 144)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 18) && (RxD <= 52)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 42025) && (RX_MAX_LENGTH <= 50488)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 102) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 107) && (MRxD <= 121)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 24116) && (RX_MAX_LENGTH <= 25414)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 90) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 19) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 11) && (IFG_counter <= 14) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 20) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 18) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 17) && (IFG_counter <= 21)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 62) && (IFG_counter <= 63) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 131) && (RxD_dl1 <= 195) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 131) && (Fifo_data <= 195) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 84) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 47) && (RxD_dl1 <= 67) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 47) && (Fifo_data <= 67) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data == 55) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 125) && (RxD_dl1 <= 145) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 33) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 29254) && (RX_MAX_LENGTH <= 44881) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 64) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 == 55) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data == 47) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD >= 118) && (RxD <= 144) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 64) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 125) && (Fifo_data <= 145) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 == 47) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 118) && (MRxD <= 144) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 84) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 160) && (RxD <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 10) && (RX_IFG_SET <= 24) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 173) && (Fifo_data <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 160) && (MRxD <= 255) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 173) && (RxD_dl1 <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 196) && (Fifo_data <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 196) && (RxD_dl1 <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 44) && (RX_MIN_LENGTH <= 84) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 80) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 53) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 52) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 53) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 52) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 20) && (RX_IFG_SET <= 21)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 8) && (RX_IFG_SET <= 17) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 10) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 184)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 118) && (RxD_dl1 <= 130)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 52) && (RX_IFG_SET <= 58)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 72)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 25107) && (RX_MAX_LENGTH <= 25414)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 110) && (RX_MIN_LENGTH <= 116)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 118) && (RxD <= 121)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 36) && (MRxD <= 52)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 39)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 222) && (Fifo_data <= 223)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 7) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 118) && (Fifo_data <= 130)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 44881) && (RX_MAX_LENGTH <= 50488)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 10248) && (RX_MAX_LENGTH <= 11568)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 9) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 184)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 72)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (CRC_err ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 118) && (MRxD <= 121)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 7) && (RX_IFG_SET <= 15) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 36) && (RxD <= 52)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 222) && (RxD_dl1 <= 223)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 60309) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 37) && (RX_MIN_LENGTH <= 45)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 131) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 14) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 131) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 22) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 12) && (IFG_counter <= 15) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 188) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 62) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 41) && (RX_MIN_LENGTH <= 62) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 188) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD == 222) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 55) && (Fifo_data <= 67) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD == 222) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD >= 222) && (RxD <= 223) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 46) && (RX_IFG_SET <= 52) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data == 145) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 105) && (MRxD <= 154) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD >= 118) && (RxD <= 130) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 22) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 72) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 118) && (MRxD <= 130) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 125) && (RxD_dl1 <= 130) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 125) && (Fifo_data <= 130) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 105) && (RxD <= 154) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 55) && (RxD_dl1 <= 67) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 == 145) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 7) && (RX_IFG_SET <= 10) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 222) && (MRxD <= 223) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 72) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 163) && (RxD <= 210) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 163) && (MRxD <= 210) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 17) && (RX_IFG_SET <= 38) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter == 63) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 64) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 91) && (Fifo_data <= 172) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 131) && (MRxD <= 195) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 91) && (RxD_dl1 <= 172) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 64) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 83) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 131) && (RxD <= 195) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 18) && (RX_IFG_SET <= 29) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 180)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 broadcast_drop) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 223)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 118)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 194)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 72)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 116)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 254)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 184)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 172)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 194)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 16) && (RX_IFG_SET <= 25) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 155) && (Fifo_data <= 204) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 118)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 107)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 118)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 223)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 107)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 36)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 72)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 6) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 254)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 57)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 49)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 47) && (RX_IFG_SET <= 63) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 184)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 36)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33489) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 180)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 172)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 118)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 155) && (RxD_dl1 <= 204) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 127)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 37) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 37) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 37) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 37)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 27) && (IFG_counter <= 37) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 26) && (RX_IFG_SET <= 35) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Reset ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD == 72) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 31) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 64) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 52) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 10) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 52) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 75) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Reset ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD == 118) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 105) && (RxD_dl1 <= 154) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Fifo_data_end) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 47) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Reset ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 7) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 21) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD == 223) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Reset ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 11323) && (RX_MAX_LENGTH <= 21728) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD == 72) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 47) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 46) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 17912) && (RX_MAX_LENGTH <= 25456) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 75) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 105) && (Fifo_data <= 154) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 64) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 39) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 164) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 52) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 33) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 11) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 67) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 20) && (RX_MIN_LENGTH <= 40) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 31) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 67) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD == 180) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 164) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Reset) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Fifo_data_err) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 55) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RxD == 223) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 28) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (MRxD == 118) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 22) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 55) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_IFG_SET >= 25) && (RX_IFG_SET <= 43) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 59) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 76) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 59) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 76) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 17) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 4) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 2) && (IFG_counter <= 4)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 3) && (IFG_counter <= 5) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 80) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 83) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RxD_dl1 >= 105) && (RxD_dl1 <= 154) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((Fifo_data >= 105) && (Fifo_data <= 154) ##3 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##1 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 57590) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_IFG_SET >= 27) && (RX_IFG_SET <= 42) ##2 !Too_short ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 13));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 12768) && (RX_MAX_LENGTH <= 64357) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 16)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Next_state == 0) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (Next_state == 0) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 18) && (RxD <= 139)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (Next_state == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 !CRC_err) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Next_state == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 MAC_rx_add_chk_err) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Next_state == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 18) && (MRxD <= 139)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 0) && (Fifo_data <= 145) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Crs_dv && !Too_short ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 0) && (RxD_dl1 <= 145) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!MCrs_dv && !Too_short ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 138) && (RxD <= 200) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 broadcast_drop ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 !RxErr) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 MRxErr ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 !Crs_dv ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 !broadcast_drop ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 144) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 138) && (MRxD <= 200) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 10248) && (RX_MAX_LENGTH <= 31356) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 !CRC_err ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 2) && (RX_MIN_LENGTH <= 59) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 0) && (Fifo_data <= 144) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 >= 138) && (RxD_dl1 <= 200)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data >= 138) && (Fifo_data <= 200)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 144) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 57) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 144) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 !MRxErr) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 RxErr ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 !MCrs_dv ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && !broadcast_drop ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 !MCrs_dv) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 CRC_err ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 !broadcast_drop) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Fifo_full && !Too_short ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 !Crs_dv) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 !Fifo_full ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 Crs_dv ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 !Fifo_full ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 51568) && (RX_MAX_LENGTH <= 64357) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 41) && (RX_IFG_SET <= 57) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 31) && (RX_IFG_SET <= 48)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 32) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 MCrs_dv ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 RxErr ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 MRxErr ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 60) && (IFG_counter <= 63) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Fifo_data == 104) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD_dl1 == 104) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!MAC_rx_add_chk_err && !Too_short ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((MRxD == 84) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD == 84) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 167) && (RxD <= 200) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 51568) && (RX_MAX_LENGTH <= 55762) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 1522) && (RX_MAX_LENGTH <= 25187)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 167) && (MRxD <= 200) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 59) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data >= 167) && (Fifo_data <= 200)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 !Fifo_full) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 21) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!CRC_err && !Too_short ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 Crs_dv ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 MCrs_dv ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 >= 167) && (RxD_dl1 <= 200)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 !MAC_rx_add_chk_err ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 26) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Fifo_data == 125) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((MRxD == 144) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 164) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && RxErr ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && MRxErr ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD_dl1 == 125) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 33) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 164) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD == 144) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 61) && (IFG_counter <= 63) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 12768) && (RX_MAX_LENGTH <= 35156) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 18) && (RxD <= 63)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 170) && (RxD <= 216) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 24116) && (RX_MAX_LENGTH <= 31356) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 102) && (RxD <= 139)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 254) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 84) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 0) && (Fifo_data <= 84) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 !MAC_rx_add_chk_err ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 254) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 170) && (RxD_dl1 <= 216) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 37) && (RxD <= 46) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 102) && (MRxD <= 139)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 37) && (MRxD <= 46) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 37) && (Fifo_data <= 46) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 36225) && (RX_MAX_LENGTH <= 60309) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 170) && (MRxD <= 216) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 50) && (RX_IFG_SET <= 57) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 254) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 6) && (RX_IFG_SET <= 28) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH >= 89) && (RX_MIN_LENGTH <= 114)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 19112) && (RX_MAX_LENGTH <= 31325)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 18) && (MRxD <= 63)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 55602) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 47) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 254) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 37) && (RxD_dl1 <= 46) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 2) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 170) && (Fifo_data <= 216) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD == 130) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 0) && (Fifo_data <= 67) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD_dl1 == 130) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 125) && (RxD_dl1 <= 164) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((MRxD == 130) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Fifo_data == 130) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((MRxD == 69) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 125) && (Fifo_data <= 164) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 84) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 20258) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD_dl1 == 251) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter == 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 84) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD == 69) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 0) && (RxD_dl1 <= 67) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Fifo_data == 251) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 118) && (RxD_dl1 <= 144) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 >= 189) && (RxD_dl1 <= 200)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 107) && (Fifo_data <= 121) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 189) && (RxD <= 200) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 18) && (Fifo_data <= 52) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 Fifo_full ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 107) && (RxD <= 121) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 50) && (RX_IFG_SET <= 54) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 102) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 40) && (RX_IFG_SET <= 48)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 51568) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 47) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data >= 2) && (Fifo_data <= 46)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH >= 13) && (RX_MIN_LENGTH <= 26)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 194) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 18) && (MRxD <= 27)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 !MAC_rx_add_chk_err ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 18) && (RxD_dl1 <= 52) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 194) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 107) && (MRxD <= 121) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 26) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 194) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 28) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 102) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 38) && (RX_IFG_SET <= 48) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 84) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH >= 89) && (RX_MIN_LENGTH <= 96)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 31) && (RX_IFG_SET <= 35)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 10248) && (RX_MAX_LENGTH <= 13604) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 18) && (RxD <= 52) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 24116) && (RX_MAX_LENGTH <= 25414) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 96) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 2) && (RxD <= 46) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 18) && (MRxD <= 52) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 42025) && (RX_MAX_LENGTH <= 50488) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 110) && (RX_MIN_LENGTH <= 127) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 18) && (RxD <= 27)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 2) && (MRxD <= 46) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 107) && (RxD_dl1 <= 121) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 28013) && (RX_MAX_LENGTH <= 38005) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 28013) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 144) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 37) && (RX_MIN_LENGTH <= 57) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 >= 2) && (RxD_dl1 <= 46)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 49) && (RX_IFG_SET <= 58) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 !CRC_err ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 102) && (MRxD <= 144) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 84) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 118) && (Fifo_data <= 144) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 24085) && (RX_MAX_LENGTH <= 31325)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 189) && (MRxD <= 200) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 194) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data >= 189) && (Fifo_data <= 200)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 24240) && (RX_MAX_LENGTH <= 35156) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 51568) && (RX_MAX_LENGTH <= 52711) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 126) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 62) && (IFG_counter <= 63) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 33) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 125) && (RxD_dl1 <= 145) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 125) && (Fifo_data <= 145) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 47) && (Fifo_data <= 67) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 84) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 118) && (MRxD <= 144) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 47) && (RxD_dl1 <= 67) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD >= 118) && (RxD <= 144) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 29254) && (RX_MAX_LENGTH <= 44881) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Fifo_data == 47) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Fifo_data == 55) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD_dl1 == 55) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 84) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD_dl1 == 47) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 31) && (RX_IFG_SET <= 32)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 1522) && (RX_MAX_LENGTH <= 12768)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 10) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 35) && (RX_IFG_SET <= 40)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 36) && (Fifo_data <= 52) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 18) && (MRxD <= 19)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 138) && (MRxD <= 139)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 184) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 58) && (RX_IFG_SET <= 62) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data >= 2) && (Fifo_data <= 12)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 32953) && (RX_MAX_LENGTH <= 38005) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 39) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 25) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 11) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 52) && (RX_IFG_SET <= 54) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 41) && (RX_IFG_SET <= 46) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 26) && (RX_IFG_SET <= 28) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 46) && (RX_IFG_SET <= 48)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 222) && (RxD_dl1 <= 223) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 24085) && (RX_MAX_LENGTH <= 25187)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 47) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 2) && (RX_MIN_LENGTH <= 26) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 54802) && (RX_MAX_LENGTH <= 55762) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 110) && (RX_MIN_LENGTH <= 116) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 60309) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 10248) && (RX_MAX_LENGTH <= 11568) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 96) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 138) && (RxD <= 139)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 37) && (RX_MIN_LENGTH <= 45) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 72) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 112) && (RxD <= 114) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 45) && (RX_IFG_SET <= 48) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 184) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 36) && (RxD <= 52) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 50679) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 18) && (RxD <= 19)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 170) && (MRxD <= 184) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 45) && (RX_MIN_LENGTH <= 60) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 196) && (RxD <= 216) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data >= 138) && (Fifo_data <= 146)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 57) && (RX_MIN_LENGTH <= 59) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 24240) && (RX_MAX_LENGTH <= 29355) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 102) && (RxD <= 107)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 138) && (MRxD <= 146) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 36) && (RxD_dl1 <= 52) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 207) && (MRxD <= 235)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 118) && (RxD_dl1 <= 121) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 184) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 20) && (RX_IFG_SET <= 21) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 102) && (MRxD <= 107)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 46) && (RX_IFG_SET <= 50) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 !RxErr ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 118) && (Fifo_data <= 130) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 >= 2) && (RxD_dl1 <= 12)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 112) && (MRxD <= 114) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 118) && (MRxD <= 121) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 196) && (RxD_dl1 <= 216) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 170) && (RxD_dl1 <= 184) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 112) && (RxD_dl1 <= 114) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 196) && (MRxD <= 216) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 >= 138) && (RxD_dl1 <= 146)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 36) && (MRxD <= 52) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 52) && (RX_IFG_SET <= 58) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 96)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 !MRxErr ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 207) && (RxD <= 235)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH >= 75) && (RX_MIN_LENGTH <= 81)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 2) && (RxD <= 12) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 222) && (Fifo_data <= 223) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 13)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 118) && (RxD <= 121) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 196) && (Fifo_data <= 216) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 112) && (Fifo_data <= 114) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 118) && (RxD_dl1 <= 130) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 2) && (MRxD <= 12) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 184) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 13) && (RX_IFG_SET <= 14)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 170) && (RxD <= 184) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 118) && (Fifo_data <= 121) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 170) && (Fifo_data <= 184) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 138) && (RxD <= 146) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 72) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 44881) && (RX_MAX_LENGTH <= 50488) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 55) && (RxD_dl1 <= 67) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 125) && (RxD_dl1 <= 130) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD >= 118) && (RxD <= 130) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 72) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD == 222) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 118) && (MRxD <= 130) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((MRxD == 222) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 72) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RxD_dl1 == 145) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 7) && (RX_IFG_SET <= 10) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 125) && (Fifo_data <= 130) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 46) && (RX_IFG_SET <= 52) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Fifo_data == 145) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD >= 222) && (RxD <= 223) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 22) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 55) && (Fifo_data <= 67) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 222) && (MRxD <= 223) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter == 63) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 2)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 46)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 13)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 96) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 194) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 26) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 107)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 26)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 2) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 23) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 46) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 184) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 66)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 184) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 194) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 72) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 72) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 254) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 196) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 59) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 223) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 45) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 127) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 46) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 139)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 207)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 180) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 126) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 46)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 19)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 2) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 235)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 118) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 118) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 62) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 107) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 !Too_short ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 118) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 broadcast_drop ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 96)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 184) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 184) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 235)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 194) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 80) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 180) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 223) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 118) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 107) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 46) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 118) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 19)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 11) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 23) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 41) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 107) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 54) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 57) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 57) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 2)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 207)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 40)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 32)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 101) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 139)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 45) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 6) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 118) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 26) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 196) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 116) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 48) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 57) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 107)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 52) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 75)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 52) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 0) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 194) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 87) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 49) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 31)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 2) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 107) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 25) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 254) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 14)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 196) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 0)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 254) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 50) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 38) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 28) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 33) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 22) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 48)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 254) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 196) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH == 95)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Reset) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 46) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 10) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 33) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 164) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD == 180) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD == 223) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Fifo_data_end) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 28) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 32) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 21) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD == 223) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 9)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Reset ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 67) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 56817) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Fifo_data_err) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Reset ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Reset ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Reset ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 67) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD == 180) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 7) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 52) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 164) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 1)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Next_state == 8)) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 22) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD == 72) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (MRxD == 118) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD == 72) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD == 118) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) (!Too_short && (RxD == 0) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (IFG_counter >= 0) && (IFG_counter <= 21));
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63)) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 45) && (IFG_counter <= 63) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 26) && (IFG_counter <= 44) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET == 21) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_IFG_SET == 22) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_IFG_SET == 32) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_IFG_SET == 52) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 16650) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 !broadcast_drop ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 36) && (MRxD <= 254) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 47) && (Fifo_data <= 251) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 3) && (RX_IFG_SET <= 48)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 7276) && (RX_MAX_LENGTH <= 60309) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Reset && !Too_short ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 223) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 56220) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 223) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 36) && (RxD_dl1 <= 254) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 52) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 47) && (RxD_dl1 <= 251) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 36) && (Fifo_data <= 254) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 223) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 223) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 36) && (RxD <= 254) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 MRxErr ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 RxErr ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 60309) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 60309) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48)) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 34) && (IFG_counter <= 48) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 49) && (IFG_counter <= 63)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH >= 66) && (RX_MIN_LENGTH <= 114)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 !Fifo_full ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 47) && (Fifo_data <= 164) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 47) && (RxD_dl1 <= 164) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 2) && (RX_MIN_LENGTH <= 59) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 102) && (RxD <= 235)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 32953) && (RX_MAX_LENGTH <= 56220) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 !broadcast_drop ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 33) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 102) && (MRxD <= 235)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 MAC_rx_add_chk_err ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 47) && (RxD_dl1 <= 145) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 47) && (Fifo_data <= 145) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 144) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 81) && (Fifo_data <= 184) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 !Fifo_full ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 31325) && (RX_MAX_LENGTH <= 53112)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 !MCrs_dv ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 MCrs_dv ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 36) && (MRxD <= 121) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 31) && (RX_IFG_SET <= 48)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 144) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 Fifo_full) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 !Crs_dv ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 36) && (RxD <= 121) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 Crs_dv ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 !Fifo_full ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 144) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 15) && (RX_MIN_LENGTH <= 33) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 !broadcast_drop) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 36) && (RxD_dl1 <= 121) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 36) && (Fifo_data <= 121) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 144) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 81) && (RxD_dl1 <= 184) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##4 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 7276) && (RX_MAX_LENGTH <= 29254) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 36225) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && CRC_err ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 59) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && MAC_rx_add_chk_err ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 Crs_dv) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 38462) && (RX_MAX_LENGTH <= 53112)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 !CRC_err ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 !MAC_rx_add_chk_err ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 !MRxErr ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 50392) && (RX_MAX_LENGTH <= 56220) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 26) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 MCrs_dv) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 !RxErr ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 58) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && RxErr ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD_dl1 == 125) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD == 144) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 7276) && (RX_MAX_LENGTH <= 20258) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Fifo_data == 125) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((MRxD == 144) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 164) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 164) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && Fifo_full ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && MRxErr ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 33) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 81) && (Fifo_data <= 121) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 37) && (Fifo_data <= 46) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 180) && (RxD_dl1 <= 223) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 37) && (MRxD <= 46) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 48) && (RX_IFG_SET <= 62) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 24116) && (RX_MAX_LENGTH <= 31356) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 Crs_dv ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 37) && (RxD <= 46) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && broadcast_drop ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 81) && (RxD_dl1 <= 121) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH >= 66) && (RX_MIN_LENGTH <= 81)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 3) && (RX_IFG_SET <= 14)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 47) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 254) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 40751) && (RX_MAX_LENGTH <= 50488) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 29355) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 38462) && (RX_MAX_LENGTH <= 46692)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 1522) && (RX_MAX_LENGTH <= 24085)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 36225) && (RX_MAX_LENGTH <= 60309) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 RxErr) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 102) && (MRxD <= 139)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 !RxErr ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 !MRxErr ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 127) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 254) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 MRxErr) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 23) && (RX_MIN_LENGTH <= 33) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 254) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 102) && (RxD <= 139)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 6) && (RX_IFG_SET <= 28) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 180) && (Fifo_data <= 223) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 CRC_err ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 MCrs_dv ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 81) && (MRxD <= 121) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 37) && (RxD_dl1 <= 46) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 !broadcast_drop ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 81) && (RxD <= 121) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 254) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MIN_LENGTH >= 89) && (RX_MIN_LENGTH <= 114)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD_dl1 == 67) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD_dl1 == 130) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 145) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((MRxD >= 222) && (MRxD <= 223) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Fifo_data == 245) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD >= 180) && (RxD <= 223) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Fifo_data == 130) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 180) && (MRxD <= 223) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 145) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD >= 222) && (RxD <= 223) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Fifo_data == 67) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 125) && (Fifo_data <= 164) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter == 9) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 125) && (RxD_dl1 <= 164) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD_dl1 == 245) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter == 4) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 28013) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD >= 102) && (RxD <= 144) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 51568) && (RX_MAX_LENGTH <= 52711) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 24240) && (RX_MAX_LENGTH <= 35156) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 193) && (RxD <= 235)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 164) && (RxD_dl1 <= 251) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 40) && (RX_IFG_SET <= 48)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 49) && (RX_IFG_SET <= 58) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 2) && (RxD <= 46) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 37) && (RX_MIN_LENGTH <= 57) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 126) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 37) && (RxD <= 43) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 194) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && MCrs_dv ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 107) && (Fifo_data <= 121) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 107) && (RxD <= 121) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 84) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 36) && (RxD_dl1 <= 81) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 20) && (RX_IFG_SET <= 32) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 37) && (RxD_dl1 <= 43) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && Crs_dv ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 184) && (MRxD <= 216) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 >= 127) && (RxD_dl1 <= 146)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 >= 2) && (RxD_dl1 <= 46)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 !MAC_rx_add_chk_err) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 118) && (RxD_dl1 <= 144) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 194) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (Next_state == 13)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 127) && (RxD <= 146) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data >= 2) && (Fifo_data <= 46)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data >= 127) && (Fifo_data <= 146)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 127) && (MRxD <= 146) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 52) && (RX_IFG_SET <= 57) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 31) && (RX_IFG_SET <= 35)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 28013) && (RX_MAX_LENGTH <= 38005) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 107) && (RxD_dl1 <= 121) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 37) && (RX_IFG_SET <= 46) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 60) && (RX_MIN_LENGTH <= 96) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 23) && (RX_IFG_SET <= 26) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 !CRC_err ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 184) && (RxD <= 216) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 194) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 37) && (Fifo_data <= 43) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 !MAC_rx_add_chk_err ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 46) && (RX_MIN_LENGTH <= 47) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 107) && (MRxD <= 121) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 22) && (RX_IFG_SET <= 28) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 36) && (Fifo_data <= 81) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 102) && (MRxD <= 144) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 184) && (RxD_dl1 <= 216) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 37) && (MRxD <= 43) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 44) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 184) && (Fifo_data <= 216) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 24116) && (RX_MAX_LENGTH <= 25414) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 36) && (RxD <= 81) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 CRC_err) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 41205) && (RX_MAX_LENGTH <= 46692)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 101) && (RX_MIN_LENGTH <= 116) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 194) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 2) && (MRxD <= 46) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 164) && (Fifo_data <= 251) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 84) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 193) && (MRxD <= 235)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 118) && (Fifo_data <= 144) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 36) && (MRxD <= 81) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 28) && (RX_IFG_SET <= 33) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 84) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD_dl1 == 47) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 45) && (RX_IFG_SET <= 52) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD_dl1 == 55) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 84) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 16650) && (RX_MAX_LENGTH <= 20258) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 125) && (Fifo_data <= 145) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Fifo_data == 47) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 47) && (Fifo_data <= 67) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Fifo_data == 55) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD_dl1 == 164) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 29254) && (RX_MAX_LENGTH <= 44881) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter == 26) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 47) && (RxD_dl1 <= 67) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 125) && (RxD_dl1 <= 145) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 118) && (MRxD <= 144) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD >= 118) && (RxD <= 144) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Fifo_data == 164) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 51) && (IFG_counter <= 63)) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50)) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 38) && (IFG_counter <= 50) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 >= 2) && (RxD_dl1 <= 12)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 47) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 10) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 57) && (RX_MIN_LENGTH <= 59) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 25) && (RX_IFG_SET <= 26) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data >= 138) && (Fifo_data <= 146)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 36) && (RxD_dl1 <= 52) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 118) && (MRxD <= 121) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 39) && (RX_IFG_SET <= 44) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 >= 196) && (RxD_dl1 <= 216) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 58) && (RX_IFG_SET <= 62) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 184) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 25107) && (RX_MAX_LENGTH <= 25414) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 15) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 118) && (Fifo_data <= 121) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 2) && (MRxD <= 12) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 2) && (RX_MIN_LENGTH <= 26) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 210) && (Fifo_data <= 251) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 10966) && (RX_MAX_LENGTH <= 11568) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 184) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH >= 37) && (RX_MIN_LENGTH <= 45) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD >= 196) && (RxD <= 216) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 180) && (Fifo_data <= 187) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 118) && (RxD_dl1 <= 121) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 69) && (Fifo_data <= 72) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 46) && (RX_IFG_SET <= 48)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 52) && (RX_IFG_SET <= 54) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 80) && (RX_MIN_LENGTH <= 96) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 36) && (Fifo_data <= 52) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 >= 167) && (RxD_dl1 <= 170)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD >= 196) && (MRxD <= 216) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 48) && (RX_IFG_SET <= 51) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 167) && (RxD <= 170) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 36) && (MRxD <= 52) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data >= 172) && (Fifo_data <= 184) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data >= 196) && (Fifo_data <= 216) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 31) && (RX_IFG_SET <= 32)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 138) && (MRxD <= 146) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD >= 167) && (MRxD <= 170) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data >= 2) && (Fifo_data <= 12)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 118) && (RxD <= 121) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 55602) && (RX_MAX_LENGTH <= 56220) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 10248) && (RX_MAX_LENGTH <= 11568) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 180) && (RxD_dl1 <= 187) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 52) && (RX_IFG_SET <= 58) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 >= 172) && (RxD_dl1 <= 184) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 52233) && (RX_MAX_LENGTH <= 52711) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 118) && (RxD_dl1 <= 130) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 31) && (RX_MIN_LENGTH <= 33) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET >= 13) && (RX_IFG_SET <= 14)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 60309) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 3)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 210) && (RxD_dl1 <= 251) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 69) && (RxD_dl1 <= 72) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH >= 23) && (RX_MIN_LENGTH <= 26) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 24240) && (RX_MAX_LENGTH <= 29355) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 31325) && (RX_MAX_LENGTH <= 38462)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 2) && (RxD <= 12) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 20) && (RX_IFG_SET <= 21) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET >= 8) && (RX_IFG_SET <= 11) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 114) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 >= 138) && (RxD_dl1 <= 146)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 102) && (MRxD <= 107)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 102) && (RxD <= 107)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data >= 167) && (Fifo_data <= 170)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD >= 193) && (MRxD <= 207)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_MAX_LENGTH >= 1522) && (RX_MAX_LENGTH <= 12768)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 44881) && (RX_MAX_LENGTH <= 50488) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 8) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD >= 193) && (RxD <= 207)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 41) && (RX_IFG_SET <= 46) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MAX_LENGTH >= 5125) && (RX_MAX_LENGTH <= 12768) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 40751) && (RX_MAX_LENGTH <= 42025) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD >= 138) && (RxD <= 146) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET >= 26) && (RX_IFG_SET <= 28) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 36) && (RxD <= 52) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MAX_LENGTH >= 32953) && (RX_MAX_LENGTH <= 38005) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 118) && (Fifo_data <= 130) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 37) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 37) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 25) && (IFG_counter <= 37) ##4 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD_dl1 == 145) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 32) && (RX_IFG_SET <= 33) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 245) && (Fifo_data <= 251) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD >= 180) && (RxD <= 187) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 69) && (MRxD <= 72) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD >= 69) && (RxD <= 72) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD >= 69) && (RxD <= 223) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((MRxD >= 69) && (MRxD <= 223) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 45) && (RX_IFG_SET <= 46) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 7276) && (RX_MAX_LENGTH <= 13531) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 125) && (RxD_dl1 <= 130) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 245) && (RxD_dl1 <= 251) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 47) && (RxD_dl1 <= 55) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (MRxD >= 180) && (MRxD <= 187) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 47) && (Fifo_data <= 55) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Fifo_data == 145) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 125) && (Fifo_data <= 130) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 18009) && (RX_MAX_LENGTH <= 20258) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 144) && (MRxD <= 180) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD >= 144) && (RxD <= 180) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 60) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 46) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 48) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 57) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 81) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 28) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 184) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 35)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 121) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 184) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 12) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD == 107)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 38) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 107) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 126) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 12)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 == 84) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 6) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 37) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data == 84) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (MRxD == 196) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 170) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 200)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 184) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (Fifo_data == 170)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 37) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 31) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 23) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 184) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 107) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 12) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 26) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 49) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 48)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 106) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 57) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (MRxD == 107)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 81) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 12)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 170)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 37) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 7) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 81) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 54) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 184) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_MIN_LENGTH == 114) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 121) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 196) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_MIN_LENGTH == 57) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 11) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 33) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RxD_dl1 == 200)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_IFG_SET >= 28) && (RX_IFG_SET <= 33) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (Fifo_data == 196) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 14)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 107) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 26) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 62) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 8) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 46)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 81) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 184) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 184) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD_dl1 == 121) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 31)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (Fifo_data == 121) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 1) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD_dl1 == 196) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (MRxD == 200) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 41) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 170) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##4 (RX_IFG_SET == 40)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RxD == 200) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 20) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_MIN_LENGTH == 80) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (RxD == 107) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 8) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RxD == 37) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 251) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##1 (MRxD == 184) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##3 (RX_IFG_SET == 37) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short ##2 (RX_IFG_SET == 25) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 251) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 28) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 13531) && (RX_MAX_LENGTH <= 20258) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD == 84) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 251) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD >= 102) && (RxD <= 144) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 33) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_IFG_SET == 28) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD >= 69) && (RxD <= 144) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((MRxD >= 102) && (MRxD <= 144) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((MRxD >= 69) && (MRxD <= 144) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16650) && (RX_MAX_LENGTH <= 20258) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (Fifo_data == 104) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 10) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 33) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 46) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 7) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 251) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 7276) && (RX_MAX_LENGTH <= 20258) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (MRxD == 84) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 == 104) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 45) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((RxD >= 118) && (RxD <= 144) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((MRxD >= 118) && (MRxD <= 144) ##4 (RxD_dl1 == 189)) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> (Rx_pkt_err_type_rmon == 3));
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 25)) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 15) && (IFG_counter <= 24) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 245) && (Fifo_data <= 251) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 245) && (RxD_dl1 <= 251) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16650) && (RX_MAX_LENGTH <= 18009) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET == 45) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET == 28) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET == 0) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET == 10) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET == 22) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET == 52) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET == 32) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET == 7) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 56817) && (RX_MAX_LENGTH <= 57590) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 63) && (RX_MIN_LENGTH <= 127) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##4 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##2 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data == 104) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 == 104) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Fifo_full ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (broadcast_drop ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 84) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!RxErr ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!MRxErr ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 30) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 29254) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Fifo_full ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 123) && (MRxD <= 255) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 123) && (RxD <= 255) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!MAC_rx_add_chk_err ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 90) && (MRxD <= 172) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 90) && (RxD <= 172) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 == 0) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data == 0) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 64) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 59) && (RxD_dl1 <= 123) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (broadcast_drop ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 64) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 38) && (RX_IFG_SET <= 63) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 30017) && (RX_MAX_LENGTH <= 42176) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter == 9) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 59) && (Fifo_data <= 123) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter == 4) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 64) && (RX_MIN_LENGTH <= 84) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 51) && (RX_MIN_LENGTH <= 80) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 95) && (RX_MIN_LENGTH <= 127) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 93) && (RX_MIN_LENGTH <= 127) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!MCrs_dv ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Crs_dv ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && CRC_err ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!MRxErr && !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (CRC_err ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Fifo_full && !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 30) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20258) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!RxErr && !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (RxErr ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 122) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 122) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 122) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 122) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (MRxErr ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 53) && (Fifo_data <= 104) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 37) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (MCrs_dv ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Crs_dv ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 53) && (RxD_dl1 <= 104) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (MCrs_dv ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Crs_dv ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && MAC_rx_add_chk_err ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 118) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (MRxD >= 144) && (MRxD <= 223) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 104) && (Fifo_data <= 164) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 22) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 118) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RxD >= 144) && (RxD <= 223) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Fifo_full ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 104) && (RxD_dl1 <= 164) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 64) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!CRC_err ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 64) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 20) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 175) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 63) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 40) && (RX_IFG_SET <= 63) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 190) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter == 26) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 194) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 39) && (RX_IFG_SET <= 63) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 194) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 175) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 190) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 96) && (RX_MIN_LENGTH <= 127) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 127) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 10248) && (RX_MAX_LENGTH <= 31356)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 125) && (RxD_dl1 <= 164) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (MRxD >= 0) && (MRxD <= 84) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 32) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RxD >= 180) && (RxD <= 223) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 79) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 79) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && broadcast_drop ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (MRxD >= 180) && (MRxD <= 223) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 125) && (Fifo_data <= 164) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RxD >= 0) && (RxD <= 84) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 52) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 152) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 52) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 17157) && (RX_MAX_LENGTH <= 34286) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 161) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 152) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 161) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##2 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 65) && (RX_MIN_LENGTH <= 95) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9) ##2 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9)) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 81) && (RX_MIN_LENGTH <= 105) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 20901) && (RX_MAX_LENGTH <= 42176) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 29) && (RX_MIN_LENGTH <= 60) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 9)) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 9) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 66) && (RxD <= 131) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 66) && (MRxD <= 131) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 89) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 45) && (RX_IFG_SET <= 52) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 0) && (RX_IFG_SET <= 10) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (Next_state == 13) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && Crs_dv ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 13) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 13) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 77) && (RxD_dl1 <= 160) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 89) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state >= 8) && (Next_state <= 13) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 13) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 13) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 44881) && (RX_MAX_LENGTH <= 60309) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 13) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 13) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state >= 8) && (Current_state <= 13) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 77) && (Fifo_data <= 160) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && MCrs_dv ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (Current_state == 13) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 41) && (RX_IFG_SET <= 50) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 198) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 198) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 106) && (RX_MIN_LENGTH <= 127) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 32) && (RX_IFG_SET <= 58)) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 7276) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 205) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 48919) && (RX_MAX_LENGTH <= 65466) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 47886) && (RX_MAX_LENGTH <= 65466) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 16913) && (RX_MAX_LENGTH <= 33736) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 12) && (RX_IFG_SET <= 26) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 45) && (RX_IFG_SET <= 46) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (Fifo_data >= 55) && (Fifo_data <= 67) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 205) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 10) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 50453) && (RX_MAX_LENGTH <= 65466) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 14) && (RX_IFG_SET <= 29) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RxD_dl1 >= 55) && (RxD_dl1 <= 67) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 21) && (RX_IFG_SET <= 22) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 43) && (RX_MIN_LENGTH <= 85) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 61) && (RX_MIN_LENGTH <= 83) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 42) && (RX_MIN_LENGTH <= 63) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 1) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Fifo_data_err) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1) |-> Too_short);
assert property(@(posedge Clk) (Fifo_data_end ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 85) && (RX_MIN_LENGTH <= 105) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 1) ##3 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 47) && (RX_IFG_SET <= 63) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 9) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 8) ##2 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 9) ##4 1) |-> Too_short);
assert property(@(posedge Clk) (Fifo_data_end ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 9) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 8) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 9) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 9)) |-> Too_short);
assert property(@(posedge Clk) (Fifo_data_err ##4 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp) |-> Too_short);
assert property(@(posedge Clk) (Fifo_data_end ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 1) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 9) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 1) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 9) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 9)) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 8) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 1)) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 8) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Fifo_data_err ##3 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 8) ##4 1) |-> Too_short);
assert property(@(posedge Clk) (Fifo_data_end ##3 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##2 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 1)) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 9) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 8) ##2 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 8)) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 1) ##3 1) |-> Too_short);
assert property(@(posedge Clk) (Fifo_data_end) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 8) ##4 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Fifo_data_err ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 1) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 26) && (RX_MIN_LENGTH <= 52) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 1) ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 8) ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 53) && (RX_MIN_LENGTH <= 80) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Rx_apply_rmon_tmp_pl1 ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 41) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Current_state == 1) ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 33) && (RX_MIN_LENGTH <= 64) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 19) && (RX_MIN_LENGTH <= 39) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 8)) |-> Too_short);
assert property(@(posedge Clk) (Fifo_data_err ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Next_state == 9) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!broadcast_drop ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (MAC_rx_add_chk_err ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 29) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 124) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 124) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 123) && (RxD_dl1 <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 123) && (Fifo_data <= 255) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 132) && (MRxD <= 196) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 105) && (Fifo_data <= 154) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 132) && (RxD <= 196) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 105) && (RxD_dl1 <= 154) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 103) && (MRxD <= 153) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 42419) && (RX_MAX_LENGTH <= 65466) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 103) && (RxD <= 153) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Reset ##4 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 64) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET >= 5) && (RX_IFG_SET <= 7) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 56817) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 7) && (IFG_counter <= 18) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 29254) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 0) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 16650) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Reset ##3 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 0) && (MRxD <= 51) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Reset ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (Reset ##2 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 47) && (RX_IFG_SET <= 63) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 13531) ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 21) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 44881) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 16) && (IFG_counter <= 26) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 18009) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 20258) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 9) && (IFG_counter <= 25) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 64) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 60309) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 19) && (IFG_counter <= 33) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 0) && (RxD <= 51) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 22) && (IFG_counter <= 63) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 14) && (IFG_counter <= 38) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short && (RX_IFG_SET == 46) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH == 7276) ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((IFG_counter >= 5) && (IFG_counter <= 15) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 144) && (Fifo_data <= 223)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 0) && (Fifo_data <= 118)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 MCrs_dv) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 !MRxErr) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 Fifo_full) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 Crs_dv) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 !RxErr) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 118)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 144) && (RxD_dl1 <= 223)) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!MRxErr ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!RxErr ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 52) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 154) && (MRxD <= 205) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 52) && (RxD <= 102) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 53) && (RxD_dl1 <= 104) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 53853) && (RX_MAX_LENGTH <= 65466) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 52) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 52) && (MRxD <= 102) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 154) && (RxD <= 205) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 53) && (Fifo_data <= 104) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 62) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 21) && (RX_IFG_SET <= 41) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 173) && (RxD <= 255) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 65) && (Fifo_data <= 130) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 58) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 105) && (Fifo_data <= 154) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 105) && (RxD_dl1 <= 154) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 15) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 164) && (Fifo_data <= 255) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 58) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 15491) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 164) && (RxD_dl1 <= 255) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 0) && (RX_IFG_SET <= 13) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 15688) && (RX_MAX_LENGTH <= 29781) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 65) && (RxD_dl1 <= 130) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 173) && (MRxD <= 255) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 44) && (RX_IFG_SET <= 58)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 254)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 180) && (Fifo_data <= 223)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 0) && (RxD_dl1 <= 84)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 24116) && (RX_MAX_LENGTH <= 31356)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 20)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (Fifo_data >= 0) && (Fifo_data <= 84)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RxD_dl1 >= 180) && (RxD_dl1 <= 223)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 254)) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 33489) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (CRC_err ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD_dl1 >= 0) && (RxD_dl1 <= 76) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_IFG_SET >= 27) && (RX_IFG_SET <= 45) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 16676) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 17040) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((MRxD >= 65) && (MRxD <= 130) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RxD >= 65) && (RxD <= 130) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((Fifo_data >= 0) && (Fifo_data <= 76) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 32) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 25) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (Next_state == 13)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 !MAC_rx_add_chk_err) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (Current_state == 13)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 1) && (RX_IFG_SET <= 9)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 172) && (RxD <= 194)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 172) && (MRxD <= 194)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET >= 49) && (RX_IFG_SET <= 58)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RX_MAX_LENGTH >= 10248) && (RX_MAX_LENGTH <= 13604)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 !CRC_err) |-> Too_short);
assert property(@(posedge Clk) ((RX_MAX_LENGTH >= 0) && (RX_MAX_LENGTH <= 20743) ##1 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (MRxD >= 184) && (MRxD <= 194)) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RxD >= 184) && (RxD <= 194)) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 42) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 28) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 broadcast_drop) |-> Too_short);
assert property(@(posedge Clk) (!Too_short ##1 (RX_IFG_SET == 32)) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 20) ##3 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 25) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 18) ##2 !Too_short ##1 1) |-> Too_short);
assert property(@(posedge Clk) ((RX_MIN_LENGTH >= 0) && (RX_MIN_LENGTH <= 21) ##3 !Too_short ##1 1) |-> Too_short);
endmodule
