$date
	Sat Jun 25 12:50:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! Q $end
$var reg 1 " B1 $end
$var reg 1 # B2 $end
$var reg 1 $ clk $end
$scope module flip $end
$var wire 1 " B1 $end
$var wire 1 # B2 $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
1#
0"
0!
$end
#10
0$
#20
1!
1$
0#
1"
#30
0$
#40
1$
1#
#50
0$
#60
1$
0#
0"
#70
0$
#80
1$
