{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1584475077945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1584475077946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 16:57:57 2020 " "Processing started: Tue Mar 17 16:57:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1584475077946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1584475077946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA_INP_4b -c ULA_INP_4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA_INP_4b -c ULA_INP_4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1584475077947 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1584475078646 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ARCHITECTURE\";  expecting \";\" ULA_INP_4b.vhd(12) " "VHDL syntax error at ULA_INP_4b.vhd(12) near text \"ARCHITECTURE\";  expecting \";\"" {  } { { "ULA_INP_4b.vhd" "" { Text "C:/Users/Rodrigo/Documents/Curso de FPGA/EX4/ULA_INP_4b.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1584475080025 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "ULA_INP_4b ULA_INP_4b.vhd(25) " "VHDL syntax error at ULA_INP_4b.vhd(25): name used in construct must match previously specified name \"ULA_INP_4b\"" {  } { { "ULA_INP_4b.vhd" "" { Text "C:/Users/Rodrigo/Documents/Curso de FPGA/EX4/ULA_INP_4b.vhd" 25 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Quartus II" 0 -1 1584475080025 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "ULA_INP_4b ULA_INP_4b.vhd(5) " "Ignored construct ULA_INP_4b at ULA_INP_4b.vhd(5) due to previous errors" {  } { { "ULA_INP_4b.vhd" "" { Text "C:/Users/Rodrigo/Documents/Curso de FPGA/EX4/ULA_INP_4b.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1584475080025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_inp_4b.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ula_inp_4b.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1584475080026 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1584475080249 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 17 16:58:00 2020 " "Processing ended: Tue Mar 17 16:58:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1584475080249 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1584475080249 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1584475080249 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1584475080249 ""}
