V3 26
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd 2015/03/01.10:16:47 P.28xd
EN SPI/FIFO 1426524125 FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/FIFO/Behavioral 1426524126 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd EN SPI/FIFO 1426524125
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd 2015/01/31.21:35:41 P.28xd
EN SPI/mod_m_counter 1426192164 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/mod_m_counter/Behavioral 1426192165 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd \
      EN SPI/mod_m_counter 1426192164
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd 2015/03/14.12:44:35 P.28xd
EN SPI/SCLK_CE_GEN 1426524121 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SCLK_CE_GEN/Behavioral 1426524122 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd \
      EN SPI/SCLK_CE_GEN 1426524121
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd 2015/03/14.12:44:35 P.28xd
EN SPI/SPI_MASTER_MODULE 1426524129 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SPI_MASTER_MODULE/Behavioral 1426524130 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd \
      EN SPI/SPI_MASTER_MODULE 1426524129 CP SCLK_CE_GEN CP SPI_MASTER_TX CP FIFO \
      CP SPI_MASTER_RX
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd 2015/02/17.17:18:35 P.28xd
EN SPI/SPI_MASTER_MODULE_TX 1424215150 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SPI_MASTER_MODULE_TX/Behavioral 1424215151 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd \
      EN SPI/SPI_MASTER_MODULE_TX 1424215150 CP SCLK_CE_GEN CP SPI_MASTER_TX \
      CP FIFO CP mod_m_counter
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd 2015/03/08.14:16:42 P.28xd
EN SPI/SPI_MASTER_RX 1426524127 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SPI_MASTER_RX/Behavioral 1426524128 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd \
      EN SPI/SPI_MASTER_RX 1426524127
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd 2015/02/08.21:32:52 P.28xd
EN SPI/SPI_MASTER_TX 1426524123 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SPI_MASTER_TX/Behavioral 1426524124 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd \
      EN SPI/SPI_MASTER_TX 1426524123
