
ele_542.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002264  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000012e  00800060  00002264  000022f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001dc  0080018e  0080018e  00002426  2**0
                  ALLOC
  3 .debug_aranges 000002a0  00000000  00000000  00002426  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000007ee  00000000  00000000  000026c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000035cc  00000000  00000000  00002eb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001a3a  00000000  00000000  00006480  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001f53  00000000  00000000  00007eba  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003d0  00000000  00000000  00009e10  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000784  00000000  00000000  0000a1e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e05  00000000  00000000  0000a964  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  0000b769  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 69 02 	jmp	0x4d2	; 0x4d2 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 b1 03 	jmp	0x762	; 0x762 <__vector_13>
      38:	0c 94 65 03 	jmp	0x6ca	; 0x6ca <__vector_14>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 30 07 	jmp	0xe60	; 0xe60 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 90 09 	jmp	0x1320	; 0x1320 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e6       	ldi	r30, 0x64	; 100
      68:	f2 e2       	ldi	r31, 0x22	; 34
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 38       	cpi	r26, 0x8E	; 142
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	13 e0       	ldi	r17, 0x03	; 3
      78:	ae e8       	ldi	r26, 0x8E	; 142
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 36       	cpi	r26, 0x6A	; 106
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 50 00 	call	0xa0	; 0xa0 <main>
      8a:	0c 94 30 11 	jmp	0x2260	; 0x2260 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <degree_to_rad>:
	}
	return 0;
}

float degree_to_rad(float angle)
{
      92:	25 e3       	ldi	r18, 0x35	; 53
      94:	3a ef       	ldi	r19, 0xFA	; 250
      96:	4e e0       	ldi	r20, 0x0E	; 14
      98:	5d e3       	ldi	r21, 0x3D	; 61
      9a:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
	return (float)(angle * ROTATION);
}
      9e:	08 95       	ret

000000a0 <main>:
#include "moteur.h"
#include "adc.h"
#include "i2c.h"

int main(void)
{
      a0:	2f 92       	push	r2
      a2:	3f 92       	push	r3
      a4:	4f 92       	push	r4
      a6:	5f 92       	push	r5
      a8:	6f 92       	push	r6
      aa:	7f 92       	push	r7
      ac:	8f 92       	push	r8
      ae:	9f 92       	push	r9
      b0:	af 92       	push	r10
      b2:	bf 92       	push	r11
      b4:	cf 92       	push	r12
      b6:	df 92       	push	r13
      b8:	ef 92       	push	r14
      ba:	ff 92       	push	r15
      bc:	0f 93       	push	r16
      be:	1f 93       	push	r17
      c0:	cf 93       	push	r28
      c2:	df 93       	push	r29
	DDRD = 0xFF;
      c4:	8f ef       	ldi	r24, 0xFF	; 255
      c6:	81 bb       	out	0x11, r24	; 17
	DDRA = 0x00;
      c8:	1a ba       	out	0x1a, r1	; 26
	PORTA = 0x00;
      ca:	1b ba       	out	0x1b, r1	; 27
	DDRB = 0xff;
      cc:	87 bb       	out	0x17, r24	; 23
	PORTB = 0xff;
      ce:	88 bb       	out	0x18, r24	; 24

	sei();
      d0:	78 94       	sei

	init_uart();
      d2:	0e 94 4b 03 	call	0x696	; 0x696 <init_uart>
	init_adc();
      d6:	0e 94 10 07 	call	0xe20	; 0xe20 <init_adc>
	init_timer1();
      da:	0e 94 4c 02 	call	0x498	; 0x498 <init_timer1>
	init_i2c();
      de:	0e 94 39 09 	call	0x1272	; 0x1272 <init_i2c>
	calibre_moteurs(&vmpg, &vmng, &vzpg, &vzng, &vmpd, &vmnd, &vzpd, &vznd);
      e2:	87 e9       	ldi	r24, 0x97	; 151
      e4:	91 e0       	ldi	r25, 0x01	; 1
      e6:	6b e9       	ldi	r22, 0x9B	; 155
      e8:	71 e0       	ldi	r23, 0x01	; 1
      ea:	4f e9       	ldi	r20, 0x9F	; 159
      ec:	51 e0       	ldi	r21, 0x01	; 1
      ee:	23 ea       	ldi	r18, 0xA3	; 163
      f0:	31 e0       	ldi	r19, 0x01	; 1
      f2:	07 ea       	ldi	r16, 0xA7	; 167
      f4:	11 e0       	ldi	r17, 0x01	; 1
      f6:	0f 2e       	mov	r0, r31
      f8:	fb ea       	ldi	r31, 0xAB	; 171
      fa:	ef 2e       	mov	r14, r31
      fc:	f1 e0       	ldi	r31, 0x01	; 1
      fe:	ff 2e       	mov	r15, r31
     100:	f0 2d       	mov	r31, r0
     102:	0f 2e       	mov	r0, r31
     104:	ff ea       	ldi	r31, 0xAF	; 175
     106:	cf 2e       	mov	r12, r31
     108:	f1 e0       	ldi	r31, 0x01	; 1
     10a:	df 2e       	mov	r13, r31
     10c:	f0 2d       	mov	r31, r0
     10e:	0f 2e       	mov	r0, r31
     110:	f3 eb       	ldi	r31, 0xB3	; 179
     112:	af 2e       	mov	r10, r31
     114:	f1 e0       	ldi	r31, 0x01	; 1
     116:	bf 2e       	mov	r11, r31
     118:	f0 2d       	mov	r31, r0
     11a:	0e 94 2c 08 	call	0x1058	; 0x1058 <calibre_moteurs>

	// enable watchdog with 1s limit
	wdt_enable(WDTO_1S);
     11e:	2e e0       	ldi	r18, 0x0E	; 14
     120:	88 e1       	ldi	r24, 0x18	; 24
     122:	90 e0       	ldi	r25, 0x00	; 0
     124:	0f b6       	in	r0, 0x3f	; 63
     126:	f8 94       	cli
     128:	a8 95       	wdr
     12a:	81 bd       	out	0x21, r24	; 33
     12c:	0f be       	out	0x3f, r0	; 63
     12e:	21 bd       	out	0x21, r18	; 33
	sprintf(debug_string, "Robot initialise et pret au combat\n\r");
     130:	ae e5       	ldi	r26, 0x5E	; 94
     132:	b2 e0       	ldi	r27, 0x02	; 2
     134:	e0 e6       	ldi	r30, 0x60	; 96
     136:	f0 e0       	ldi	r31, 0x00	; 0
     138:	85 e2       	ldi	r24, 0x25	; 37
     13a:	01 90       	ld	r0, Z+
     13c:	0d 92       	st	X+, r0
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	e1 f7       	brne	.-8      	; 0x13a <main+0x9a>
	toggle_tx();
     142:	0e 94 3a 04 	call	0x874	; 0x874 <toggle_tx>
					FLAG_STOP = 0;
					break;
				}

			case 1:
				PORTB |= _BV(6);
     146:	c8 e3       	ldi	r28, 0x38	; 56
     148:	d0 e0       	ldi	r29, 0x00	; 0
				// arret d'urgence
				if(!SW6)
     14a:	0f 2e       	mov	r0, r31
     14c:	f9 e3       	ldi	r31, 0x39	; 57
     14e:	4f 2e       	mov	r4, r31
     150:	55 24       	eor	r5, r5
     152:	f0 2d       	mov	r31, r0
			// robot en attente
			case 0:
				PORTB &= ~_BV(6);
				PORTB |= _BV(7);
				FLAG_STOP = 1;
				PORTD |= (1 << DIR_D2) | (1 << DIR_D1) | (1 << DIR_G2) | (1 << DIR_G1);
     154:	0f 2e       	mov	r0, r31
     156:	f2 e3       	ldi	r31, 0x32	; 50
     158:	2f 2e       	mov	r2, r31
     15a:	33 24       	eor	r3, r3
     15c:	f0 2d       	mov	r31, r0
	sprintf(debug_string, "Robot initialise et pret au combat\n\r");
	toggle_tx();

	while(1)
	{
		switch(etat_robot)
     15e:	80 91 96 01 	lds	r24, 0x0196
     162:	88 23       	and	r24, r24
     164:	19 f0       	breq	.+6      	; 0x16c <main+0xcc>
     166:	81 30       	cpi	r24, 0x01	; 1
     168:	e1 f7       	brne	.-8      	; 0x162 <main+0xc2>
     16a:	22 c0       	rjmp	.+68     	; 0x1b0 <main+0x110>
		{
			// robot en attente
			case 0:
				PORTB &= ~_BV(6);
     16c:	88 81       	ld	r24, Y
     16e:	8f 7b       	andi	r24, 0xBF	; 191
     170:	88 83       	st	Y, r24
				PORTB |= _BV(7);
     172:	88 81       	ld	r24, Y
     174:	80 68       	ori	r24, 0x80	; 128
     176:	88 83       	st	Y, r24
				FLAG_STOP = 1;
     178:	81 e0       	ldi	r24, 0x01	; 1
     17a:	80 93 5e 03 	sts	0x035E, r24
				PORTD |= (1 << DIR_D2) | (1 << DIR_D1) | (1 << DIR_G2) | (1 << DIR_G1);
     17e:	f1 01       	movw	r30, r2
     180:	80 81       	ld	r24, Z
     182:	8c 6c       	ori	r24, 0xCC	; 204
     184:	80 83       	st	Z, r24
				OCR1A = 0;
     186:	ea e4       	ldi	r30, 0x4A	; 74
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	11 82       	std	Z+1, r1	; 0x01
     18c:	10 82       	st	Z, r1
				OCR1B = 0;
     18e:	e8 e4       	ldi	r30, 0x48	; 72
     190:	f0 e0       	ldi	r31, 0x00	; 0
     192:	11 82       	std	Z+1, r1	; 0x01
     194:	10 82       	st	Z, r1

				// mise en marche
				if(!SW7)
     196:	f2 01       	movw	r30, r4
     198:	80 81       	ld	r24, Z
     19a:	88 23       	and	r24, r24
     19c:	4c f0       	brlt	.+18     	; 0x1b0 <main+0x110>
				{
					etat_robot = 1;
     19e:	f1 e0       	ldi	r31, 0x01	; 1
     1a0:	f0 93 96 01 	sts	0x0196, r31
					PORTB &= ~_BV(7);
     1a4:	88 81       	ld	r24, Y
     1a6:	8f 77       	andi	r24, 0x7F	; 127
     1a8:	88 83       	st	Y, r24
					FLAG_STOP = 0;
     1aa:	10 92 5e 03 	sts	0x035E, r1
     1ae:	d7 cf       	rjmp	.-82     	; 0x15e <main+0xbe>
					break;
				}

			case 1:
				PORTB |= _BV(6);
     1b0:	88 81       	ld	r24, Y
     1b2:	80 64       	ori	r24, 0x40	; 64
     1b4:	88 83       	st	Y, r24
				// arret d'urgence
				if(!SW6)
     1b6:	f2 01       	movw	r30, r4
     1b8:	80 81       	ld	r24, Z
     1ba:	86 fd       	sbrc	r24, 6
     1bc:	03 c0       	rjmp	.+6      	; 0x1c4 <main+0x124>
				{
					etat_robot = 0;
     1be:	10 92 96 01 	sts	0x0196, r1
     1c2:	cd cf       	rjmp	.-102    	; 0x15e <main+0xbe>
				// fonctionnement normal
				else
				{
					
					// toutes les 5ms
					if(FLAG_TIMER1 == 1)
     1c4:	80 91 53 02 	lds	r24, 0x0253
     1c8:	81 30       	cpi	r24, 0x01	; 1
     1ca:	49 f6       	brne	.-110    	; 0x15e <main+0xbe>
					{

						// faire la moyenne des echantillons
						average_adc_samples(&vitesse_gauche, &vitesse_droite);
     1cc:	8e e8       	ldi	r24, 0x8E	; 142
     1ce:	91 e0       	ldi	r25, 0x01	; 1
     1d0:	62 e9       	ldi	r22, 0x92	; 146
     1d2:	71 e0       	ldi	r23, 0x01	; 1
     1d4:	0e 94 ab 07 	call	0xf56	; 0xf56 <average_adc_samples>
						reset_adc_variables();
     1d8:	0e 94 1d 08 	call	0x103a	; 0x103a <reset_adc_variables>

						// correction moteur
						if(vitesse_gauche > 0.0)
     1dc:	a0 90 8e 01 	lds	r10, 0x018E
     1e0:	b0 90 8f 01 	lds	r11, 0x018F
     1e4:	c0 90 90 01 	lds	r12, 0x0190
     1e8:	d0 90 91 01 	lds	r13, 0x0191
     1ec:	c6 01       	movw	r24, r12
     1ee:	b5 01       	movw	r22, r10
     1f0:	20 e0       	ldi	r18, 0x00	; 0
     1f2:	30 e0       	ldi	r19, 0x00	; 0
     1f4:	40 e0       	ldi	r20, 0x00	; 0
     1f6:	50 e0       	ldi	r21, 0x00	; 0
     1f8:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <__gtsf2>
     1fc:	18 16       	cp	r1, r24
     1fe:	54 f5       	brge	.+84     	; 0x254 <main+0x1b4>
							vitesse_gauche = (float)((vitesse_gauche - vzpg) / (vmpg - vzpg));
     200:	e0 90 9f 01 	lds	r14, 0x019F
     204:	f0 90 a0 01 	lds	r15, 0x01A0
     208:	00 91 a1 01 	lds	r16, 0x01A1
     20c:	10 91 a2 01 	lds	r17, 0x01A2
     210:	c6 01       	movw	r24, r12
     212:	b5 01       	movw	r22, r10
     214:	a8 01       	movw	r20, r16
     216:	97 01       	movw	r18, r14
     218:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     21c:	5b 01       	movw	r10, r22
     21e:	6c 01       	movw	r12, r24
     220:	60 91 97 01 	lds	r22, 0x0197
     224:	70 91 98 01 	lds	r23, 0x0198
     228:	80 91 99 01 	lds	r24, 0x0199
     22c:	90 91 9a 01 	lds	r25, 0x019A
     230:	a8 01       	movw	r20, r16
     232:	97 01       	movw	r18, r14
     234:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     238:	9b 01       	movw	r18, r22
     23a:	ac 01       	movw	r20, r24
     23c:	c6 01       	movw	r24, r12
     23e:	b5 01       	movw	r22, r10
     240:	0e 94 6d 0c 	call	0x18da	; 0x18da <__divsf3>
     244:	60 93 8e 01 	sts	0x018E, r22
     248:	70 93 8f 01 	sts	0x018F, r23
     24c:	80 93 90 01 	sts	0x0190, r24
     250:	90 93 91 01 	sts	0x0191, r25

						if(vitesse_gauche < 0.0)
     254:	a0 90 8e 01 	lds	r10, 0x018E
     258:	b0 90 8f 01 	lds	r11, 0x018F
     25c:	c0 90 90 01 	lds	r12, 0x0190
     260:	d0 90 91 01 	lds	r13, 0x0191
     264:	c6 01       	movw	r24, r12
     266:	b5 01       	movw	r22, r10
     268:	20 e0       	ldi	r18, 0x00	; 0
     26a:	30 e0       	ldi	r19, 0x00	; 0
     26c:	40 e0       	ldi	r20, 0x00	; 0
     26e:	50 e0       	ldi	r21, 0x00	; 0
     270:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <__ltsf2>
     274:	88 23       	and	r24, r24
     276:	64 f5       	brge	.+88     	; 0x2d0 <main+0x230>
							vitesse_gauche = (float)(-((-vitesse_gauche - vzng) / (vmng - vzng)));
     278:	e0 90 a3 01 	lds	r14, 0x01A3
     27c:	f0 90 a4 01 	lds	r15, 0x01A4
     280:	00 91 a5 01 	lds	r16, 0x01A5
     284:	10 91 a6 01 	lds	r17, 0x01A6
     288:	c6 01       	movw	r24, r12
     28a:	b5 01       	movw	r22, r10
     28c:	90 58       	subi	r25, 0x80	; 128
     28e:	a8 01       	movw	r20, r16
     290:	97 01       	movw	r18, r14
     292:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     296:	5b 01       	movw	r10, r22
     298:	6c 01       	movw	r12, r24
     29a:	60 91 9b 01 	lds	r22, 0x019B
     29e:	70 91 9c 01 	lds	r23, 0x019C
     2a2:	80 91 9d 01 	lds	r24, 0x019D
     2a6:	90 91 9e 01 	lds	r25, 0x019E
     2aa:	a8 01       	movw	r20, r16
     2ac:	97 01       	movw	r18, r14
     2ae:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     2b2:	9b 01       	movw	r18, r22
     2b4:	ac 01       	movw	r20, r24
     2b6:	c6 01       	movw	r24, r12
     2b8:	b5 01       	movw	r22, r10
     2ba:	0e 94 6d 0c 	call	0x18da	; 0x18da <__divsf3>
     2be:	90 58       	subi	r25, 0x80	; 128
     2c0:	60 93 8e 01 	sts	0x018E, r22
     2c4:	70 93 8f 01 	sts	0x018F, r23
     2c8:	80 93 90 01 	sts	0x0190, r24
     2cc:	90 93 91 01 	sts	0x0191, r25

						if(vitesse_droite > 0.0)
     2d0:	a0 90 92 01 	lds	r10, 0x0192
     2d4:	b0 90 93 01 	lds	r11, 0x0193
     2d8:	c0 90 94 01 	lds	r12, 0x0194
     2dc:	d0 90 95 01 	lds	r13, 0x0195
     2e0:	c6 01       	movw	r24, r12
     2e2:	b5 01       	movw	r22, r10
     2e4:	20 e0       	ldi	r18, 0x00	; 0
     2e6:	30 e0       	ldi	r19, 0x00	; 0
     2e8:	40 e0       	ldi	r20, 0x00	; 0
     2ea:	50 e0       	ldi	r21, 0x00	; 0
     2ec:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <__gtsf2>
     2f0:	18 16       	cp	r1, r24
     2f2:	54 f5       	brge	.+84     	; 0x348 <main+0x2a8>
							vitesse_droite = (float)((vitesse_droite - vzpd) / (vmpd - vzpd));
     2f4:	e0 90 af 01 	lds	r14, 0x01AF
     2f8:	f0 90 b0 01 	lds	r15, 0x01B0
     2fc:	00 91 b1 01 	lds	r16, 0x01B1
     300:	10 91 b2 01 	lds	r17, 0x01B2
     304:	c6 01       	movw	r24, r12
     306:	b5 01       	movw	r22, r10
     308:	a8 01       	movw	r20, r16
     30a:	97 01       	movw	r18, r14
     30c:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     310:	5b 01       	movw	r10, r22
     312:	6c 01       	movw	r12, r24
     314:	60 91 a7 01 	lds	r22, 0x01A7
     318:	70 91 a8 01 	lds	r23, 0x01A8
     31c:	80 91 a9 01 	lds	r24, 0x01A9
     320:	90 91 aa 01 	lds	r25, 0x01AA
     324:	a8 01       	movw	r20, r16
     326:	97 01       	movw	r18, r14
     328:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     32c:	9b 01       	movw	r18, r22
     32e:	ac 01       	movw	r20, r24
     330:	c6 01       	movw	r24, r12
     332:	b5 01       	movw	r22, r10
     334:	0e 94 6d 0c 	call	0x18da	; 0x18da <__divsf3>
     338:	60 93 92 01 	sts	0x0192, r22
     33c:	70 93 93 01 	sts	0x0193, r23
     340:	80 93 94 01 	sts	0x0194, r24
     344:	90 93 95 01 	sts	0x0195, r25

						if(vitesse_droite < 0.0)
     348:	a0 90 92 01 	lds	r10, 0x0192
     34c:	b0 90 93 01 	lds	r11, 0x0193
     350:	c0 90 94 01 	lds	r12, 0x0194
     354:	d0 90 95 01 	lds	r13, 0x0195
     358:	c6 01       	movw	r24, r12
     35a:	b5 01       	movw	r22, r10
     35c:	20 e0       	ldi	r18, 0x00	; 0
     35e:	30 e0       	ldi	r19, 0x00	; 0
     360:	40 e0       	ldi	r20, 0x00	; 0
     362:	50 e0       	ldi	r21, 0x00	; 0
     364:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <__ltsf2>
     368:	88 23       	and	r24, r24
     36a:	64 f5       	brge	.+88     	; 0x3c4 <main+0x324>
							vitesse_droite = (float)(-((-vitesse_droite - vznd) / (vmnd - vznd)));
     36c:	e0 90 b3 01 	lds	r14, 0x01B3
     370:	f0 90 b4 01 	lds	r15, 0x01B4
     374:	00 91 b5 01 	lds	r16, 0x01B5
     378:	10 91 b6 01 	lds	r17, 0x01B6
     37c:	c6 01       	movw	r24, r12
     37e:	b5 01       	movw	r22, r10
     380:	90 58       	subi	r25, 0x80	; 128
     382:	a8 01       	movw	r20, r16
     384:	97 01       	movw	r18, r14
     386:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     38a:	5b 01       	movw	r10, r22
     38c:	6c 01       	movw	r12, r24
     38e:	60 91 ab 01 	lds	r22, 0x01AB
     392:	70 91 ac 01 	lds	r23, 0x01AC
     396:	80 91 ad 01 	lds	r24, 0x01AD
     39a:	90 91 ae 01 	lds	r25, 0x01AE
     39e:	a8 01       	movw	r20, r16
     3a0:	97 01       	movw	r18, r14
     3a2:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     3a6:	9b 01       	movw	r18, r22
     3a8:	ac 01       	movw	r20, r24
     3aa:	c6 01       	movw	r24, r12
     3ac:	b5 01       	movw	r22, r10
     3ae:	0e 94 6d 0c 	call	0x18da	; 0x18da <__divsf3>
     3b2:	90 58       	subi	r25, 0x80	; 128
     3b4:	60 93 92 01 	sts	0x0192, r22
     3b8:	70 93 93 01 	sts	0x0193, r23
     3bc:	80 93 94 01 	sts	0x0194, r24
     3c0:	90 93 95 01 	sts	0x0195, r25

						// conversion des commandes de teleguidage
						vitesse_d = (float)((param_vitesse - 100.0) / 100.0);
     3c4:	60 91 64 03 	lds	r22, 0x0364
     3c8:	70 91 65 03 	lds	r23, 0x0365
     3cc:	80 91 66 03 	lds	r24, 0x0366
     3d0:	90 91 67 03 	lds	r25, 0x0367
     3d4:	20 e0       	ldi	r18, 0x00	; 0
     3d6:	30 e0       	ldi	r19, 0x00	; 0
     3d8:	48 ec       	ldi	r20, 0xC8	; 200
     3da:	52 e4       	ldi	r21, 0x42	; 66
     3dc:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     3e0:	20 e0       	ldi	r18, 0x00	; 0
     3e2:	30 e0       	ldi	r19, 0x00	; 0
     3e4:	48 ec       	ldi	r20, 0xC8	; 200
     3e6:	52 e4       	ldi	r21, 0x42	; 66
     3e8:	0e 94 6d 0c 	call	0x18da	; 0x18da <__divsf3>
     3ec:	3b 01       	movw	r6, r22
     3ee:	4c 01       	movw	r8, r24
     3f0:	60 93 4e 02 	sts	0x024E, r22
     3f4:	70 93 4f 02 	sts	0x024F, r23
     3f8:	80 93 50 02 	sts	0x0250, r24
     3fc:	90 93 51 02 	sts	0x0251, r25
						angle_d = degree_to_rad(param_angle);
     400:	60 91 5f 03 	lds	r22, 0x035F
     404:	70 91 60 03 	lds	r23, 0x0360
     408:	80 91 61 03 	lds	r24, 0x0361
     40c:	90 91 62 03 	lds	r25, 0x0362
     410:	0e 94 49 00 	call	0x92	; 0x92 <degree_to_rad>
     414:	9b 01       	movw	r18, r22
     416:	ac 01       	movw	r20, r24
     418:	60 93 44 02 	sts	0x0244, r22
     41c:	70 93 45 02 	sts	0x0245, r23
     420:	80 93 46 02 	sts	0x0246, r24
     424:	90 93 47 02 	sts	0x0247, r25

						// calculer les duty cycles
						CalculPWM(vitesse_d, angle_d, vitesse_gauche, vitesse_droite, &duty_cycle_gauche, &duty_cycle_droite);
     428:	00 d0       	rcall	.+0      	; 0x42a <main+0x38a>
     42a:	e0 90 8e 01 	lds	r14, 0x018E
     42e:	f0 90 8f 01 	lds	r15, 0x018F
     432:	00 91 90 01 	lds	r16, 0x0190
     436:	10 91 91 01 	lds	r17, 0x0191
     43a:	a0 90 92 01 	lds	r10, 0x0192
     43e:	b0 90 93 01 	lds	r11, 0x0193
     442:	c0 90 94 01 	lds	r12, 0x0194
     446:	d0 90 95 01 	lds	r13, 0x0195
     44a:	8a e5       	ldi	r24, 0x5A	; 90
     44c:	92 e0       	ldi	r25, 0x02	; 2
     44e:	ed b7       	in	r30, 0x3d	; 61
     450:	fe b7       	in	r31, 0x3e	; 62
     452:	92 83       	std	Z+2, r25	; 0x02
     454:	81 83       	std	Z+1, r24	; 0x01
     456:	c4 01       	movw	r24, r8
     458:	b3 01       	movw	r22, r6
     45a:	0f 2e       	mov	r0, r31
     45c:	f4 e5       	ldi	r31, 0x54	; 84
     45e:	8f 2e       	mov	r8, r31
     460:	f2 e0       	ldi	r31, 0x02	; 2
     462:	9f 2e       	mov	r9, r31
     464:	f0 2d       	mov	r31, r0
     466:	0e 94 43 04 	call	0x886	; 0x886 <CalculPWM>

						// envoyer commandes au robot
						update_moteur(duty_cycle_gauche, duty_cycle_droite);
     46a:	0f 90       	pop	r0
     46c:	0f 90       	pop	r0
     46e:	60 91 54 02 	lds	r22, 0x0254
     472:	70 91 55 02 	lds	r23, 0x0255
     476:	80 91 56 02 	lds	r24, 0x0256
     47a:	90 91 57 02 	lds	r25, 0x0257
     47e:	20 91 5a 02 	lds	r18, 0x025A
     482:	30 91 5b 02 	lds	r19, 0x025B
     486:	40 91 5c 02 	lds	r20, 0x025C
     48a:	50 91 5d 02 	lds	r21, 0x025D
     48e:	0e 94 94 02 	call	0x528	; 0x528 <update_moteur>

						FLAG_TIMER1 = 0;
     492:	10 92 53 02 	sts	0x0253, r1
     496:	63 ce       	rjmp	.-826    	; 0x15e <main+0xbe>

00000498 <init_timer1>:
float duty_cycle_gauche;
float duty_cycle_droite;

void init_timer1(void)
{
	DDRD = 0xFF;
     498:	8f ef       	ldi	r24, 0xFF	; 255
     49a:	81 bb       	out	0x11, r24	; 17
	// mode fast pwm avec TOP definit dans ICR1
	TCCR1A = (1 << COM1A1) | (0 << COM1A0) | (1 << COM1B1) | (0 << COM1B0) | (0 << FOC1A) | (0 << FOC1B) | (1 << WGM11) | (0 << WGM10);
     49c:	82 ea       	ldi	r24, 0xA2	; 162
     49e:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = (0 << ICNC1) | (0 << ICES1) | (0 << 5) | (1 << WGM13) | (1 << WGM12) | ( 0 << CS12) | (1 << CS11) | (0 << CS10);
     4a0:	8a e1       	ldi	r24, 0x1A	; 26
     4a2:	8e bd       	out	0x2e, r24	; 46

	// set valeur de top in ICR1 (9999)
	ICR1 = TOP;
     4a4:	8f e0       	ldi	r24, 0x0F	; 15
     4a6:	97 e2       	ldi	r25, 0x27	; 39
     4a8:	97 bd       	out	0x27, r25	; 39
     4aa:	86 bd       	out	0x26, r24	; 38

	// activation de TIMER1_OVF_vect lorsquon atteint la valeur TOP
	TIMSK = (0 << OCIE2) | (0 << TOIE2) | (0 << TICIE1) | (0 << OCIE1A) | (0 << OCIE1B) | (1 << TOIE1) | (0 << OCIE0) | (0 << TOIE0);
     4ac:	84 e0       	ldi	r24, 0x04	; 4
     4ae:	89 bf       	out	0x39, r24	; 57

	// initialisation
	FLAG_TIMER1 = 0;
     4b0:	10 92 53 02 	sts	0x0253, r1
	TCNT1 = 0x00;
     4b4:	1d bc       	out	0x2d, r1	; 45
     4b6:	1c bc       	out	0x2c, r1	; 44
	OCR1A = 0;
     4b8:	1b bc       	out	0x2b, r1	; 43
     4ba:	1a bc       	out	0x2a, r1	; 42
	OCR1B = 0;
     4bc:	19 bc       	out	0x29, r1	; 41
     4be:	18 bc       	out	0x28, r1	; 40
	moteur = 0;
     4c0:	10 92 da 01 	sts	0x01DA, r1
     4c4:	10 92 d9 01 	sts	0x01D9, r1
	calibration_counter = 0;
     4c8:	10 92 59 02 	sts	0x0259, r1
     4cc:	10 92 58 02 	sts	0x0258, r1
}
     4d0:	08 95       	ret

000004d2 <__vector_9>:
/*
 * Routine d'interruption pour TIMER1 OVF
 * Le vecteur est active a toutes les 5ms
 */
ISR(TIMER1_OVF_vect)
{
     4d2:	1f 92       	push	r1
     4d4:	0f 92       	push	r0
     4d6:	0f b6       	in	r0, 0x3f	; 63
     4d8:	0f 92       	push	r0
     4da:	11 24       	eor	r1, r1
     4dc:	8f 93       	push	r24
     4de:	9f 93       	push	r25
    // 5ms timer
	FLAG_TIMER1 = 1;
     4e0:	81 e0       	ldi	r24, 0x01	; 1
     4e2:	80 93 53 02 	sts	0x0253, r24

	// mode calibration
	if (FLAG_CAL_READY == 0)
     4e6:	80 91 68 03 	lds	r24, 0x0368
     4ea:	88 23       	and	r24, r24
     4ec:	b1 f4       	brne	.+44     	; 0x51a <__vector_9+0x48>
	{
		calibration_counter++;
     4ee:	80 91 58 02 	lds	r24, 0x0258
     4f2:	90 91 59 02 	lds	r25, 0x0259
     4f6:	01 96       	adiw	r24, 0x01	; 1
     4f8:	90 93 59 02 	sts	0x0259, r25
     4fc:	80 93 58 02 	sts	0x0258, r24

		// on donne 50ms au moteur pour atteindre le regime permanent
		if(calibration_counter == 10)
     500:	80 91 58 02 	lds	r24, 0x0258
     504:	90 91 59 02 	lds	r25, 0x0259
     508:	0a 97       	sbiw	r24, 0x0a	; 10
     50a:	39 f4       	brne	.+14     	; 0x51a <__vector_9+0x48>
		{
			FLAG_CAL_READY = 1;
     50c:	81 e0       	ldi	r24, 0x01	; 1
     50e:	80 93 68 03 	sts	0x0368, r24
			calibration_counter = 0;
     512:	10 92 59 02 	sts	0x0259, r1
     516:	10 92 58 02 	sts	0x0258, r1
		}
	}
}
     51a:	9f 91       	pop	r25
     51c:	8f 91       	pop	r24
     51e:	0f 90       	pop	r0
     520:	0f be       	out	0x3f, r0	; 63
     522:	0f 90       	pop	r0
     524:	1f 90       	pop	r1
     526:	18 95       	reti

00000528 <update_moteur>:

void update_moteur(float duty_cycle_gauche, float duty_cycle_droite)
{
     528:	af 92       	push	r10
     52a:	bf 92       	push	r11
     52c:	cf 92       	push	r12
     52e:	df 92       	push	r13
     530:	ef 92       	push	r14
     532:	ff 92       	push	r15
     534:	0f 93       	push	r16
     536:	1f 93       	push	r17
     538:	7b 01       	movw	r14, r22
     53a:	8c 01       	movw	r16, r24
     53c:	59 01       	movw	r10, r18
     53e:	6a 01       	movw	r12, r20
	// arret obligatoire
	if(FLAG_STOP == 1)
     540:	80 91 5e 03 	lds	r24, 0x035E
     544:	81 30       	cpi	r24, 0x01	; 1
     546:	61 f4       	brne	.+24     	; 0x560 <update_moteur+0x38>
	{
		PORTD |= (1 << DIR_D2) | (1 << DIR_D1) | (1 << DIR_G2) | (1 << DIR_G1);
     548:	e2 e3       	ldi	r30, 0x32	; 50
     54a:	f0 e0       	ldi	r31, 0x00	; 0
     54c:	80 81       	ld	r24, Z
     54e:	8c 6c       	ori	r24, 0xCC	; 204
     550:	80 83       	st	Z, r24
		OCR1A = 0;
     552:	1b bc       	out	0x2b, r1	; 43
     554:	1a bc       	out	0x2a, r1	; 42
		OCR1B = 0;
     556:	19 bc       	out	0x29, r1	; 41
     558:	18 bc       	out	0x28, r1	; 40
		FLAG_STOP = 0;
     55a:	10 92 5e 03 	sts	0x035E, r1
     55e:	92 c0       	rjmp	.+292    	; 0x684 <update_moteur+0x15c>

	else
	{
		/******************** moteur gauche *************************/
		// avance
		if(duty_cycle_gauche > 0)
     560:	c8 01       	movw	r24, r16
     562:	b7 01       	movw	r22, r14
     564:	20 e0       	ldi	r18, 0x00	; 0
     566:	30 e0       	ldi	r19, 0x00	; 0
     568:	40 e0       	ldi	r20, 0x00	; 0
     56a:	50 e0       	ldi	r21, 0x00	; 0
     56c:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <__gtsf2>
     570:	18 16       	cp	r1, r24
     572:	bc f4       	brge	.+46     	; 0x5a2 <update_moteur+0x7a>
		{
			PORTD |= (1 << DIR_G1);
     574:	e2 e3       	ldi	r30, 0x32	; 50
     576:	f0 e0       	ldi	r31, 0x00	; 0
     578:	80 81       	ld	r24, Z
     57a:	84 60       	ori	r24, 0x04	; 4
     57c:	80 83       	st	Z, r24
			PORTD &= ~(1 << DIR_G2);
     57e:	80 81       	ld	r24, Z
     580:	87 7f       	andi	r24, 0xF7	; 247
     582:	80 83       	st	Z, r24
			OCR1B = (u16)((float) ICR1 * duty_cycle_gauche);
     584:	66 b5       	in	r22, 0x26	; 38
     586:	77 b5       	in	r23, 0x27	; 39
     588:	80 e0       	ldi	r24, 0x00	; 0
     58a:	90 e0       	ldi	r25, 0x00	; 0
     58c:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__floatunsisf>
     590:	a8 01       	movw	r20, r16
     592:	97 01       	movw	r18, r14
     594:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     598:	0e 94 9d 09 	call	0x133a	; 0x133a <__fixunssfsi>
     59c:	79 bd       	out	0x29, r23	; 41
     59e:	68 bd       	out	0x28, r22	; 40
     5a0:	28 c0       	rjmp	.+80     	; 0x5f2 <update_moteur+0xca>
		}

		// recule
		else if(duty_cycle_gauche < 0)
     5a2:	c8 01       	movw	r24, r16
     5a4:	b7 01       	movw	r22, r14
     5a6:	20 e0       	ldi	r18, 0x00	; 0
     5a8:	30 e0       	ldi	r19, 0x00	; 0
     5aa:	40 e0       	ldi	r20, 0x00	; 0
     5ac:	50 e0       	ldi	r21, 0x00	; 0
     5ae:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <__ltsf2>
     5b2:	88 23       	and	r24, r24
     5b4:	c4 f4       	brge	.+48     	; 0x5e6 <update_moteur+0xbe>
		{
			PORTD |= (1 << DIR_G2);
     5b6:	e2 e3       	ldi	r30, 0x32	; 50
     5b8:	f0 e0       	ldi	r31, 0x00	; 0
     5ba:	80 81       	ld	r24, Z
     5bc:	88 60       	ori	r24, 0x08	; 8
     5be:	80 83       	st	Z, r24
			PORTD &= ~(1 << DIR_G1);
     5c0:	80 81       	ld	r24, Z
     5c2:	8b 7f       	andi	r24, 0xFB	; 251
     5c4:	80 83       	st	Z, r24
			OCR1B = (u16)((float) ICR1 * (-1.0) *(duty_cycle_gauche));
     5c6:	66 b5       	in	r22, 0x26	; 38
     5c8:	77 b5       	in	r23, 0x27	; 39
     5ca:	80 e0       	ldi	r24, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__floatunsisf>
     5d2:	90 58       	subi	r25, 0x80	; 128
     5d4:	a8 01       	movw	r20, r16
     5d6:	97 01       	movw	r18, r14
     5d8:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     5dc:	0e 94 9d 09 	call	0x133a	; 0x133a <__fixunssfsi>
     5e0:	79 bd       	out	0x29, r23	; 41
     5e2:	68 bd       	out	0x28, r22	; 40
     5e4:	06 c0       	rjmp	.+12     	; 0x5f2 <update_moteur+0xca>
		}

		// neutre
		else
		{
			PORTD &= ~(1 << DIR_G2) | ~(1 << DIR_G1);
     5e6:	e2 e3       	ldi	r30, 0x32	; 50
     5e8:	f0 e0       	ldi	r31, 0x00	; 0
     5ea:	80 81       	ld	r24, Z
     5ec:	80 83       	st	Z, r24
			OCR1B = 0;
     5ee:	19 bc       	out	0x29, r1	; 41
     5f0:	18 bc       	out	0x28, r1	; 40
		}

		/******************** moteur droite *************************/
		// avance
		if(duty_cycle_droite > 0.01)
     5f2:	c6 01       	movw	r24, r12
     5f4:	b5 01       	movw	r22, r10
     5f6:	2a e0       	ldi	r18, 0x0A	; 10
     5f8:	37 ed       	ldi	r19, 0xD7	; 215
     5fa:	43 e2       	ldi	r20, 0x23	; 35
     5fc:	5c e3       	ldi	r21, 0x3C	; 60
     5fe:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <__gtsf2>
     602:	18 16       	cp	r1, r24
     604:	bc f4       	brge	.+46     	; 0x634 <update_moteur+0x10c>
		{
			PORTD |= (1 << DIR_D1);
     606:	e2 e3       	ldi	r30, 0x32	; 50
     608:	f0 e0       	ldi	r31, 0x00	; 0
     60a:	80 81       	ld	r24, Z
     60c:	80 64       	ori	r24, 0x40	; 64
     60e:	80 83       	st	Z, r24
			PORTD &= ~(1 << DIR_D2);
     610:	80 81       	ld	r24, Z
     612:	8f 77       	andi	r24, 0x7F	; 127
     614:	80 83       	st	Z, r24
			OCR1A = (u16)((float) ICR1 * duty_cycle_droite);
     616:	66 b5       	in	r22, 0x26	; 38
     618:	77 b5       	in	r23, 0x27	; 39
     61a:	80 e0       	ldi	r24, 0x00	; 0
     61c:	90 e0       	ldi	r25, 0x00	; 0
     61e:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__floatunsisf>
     622:	a6 01       	movw	r20, r12
     624:	95 01       	movw	r18, r10
     626:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     62a:	0e 94 9d 09 	call	0x133a	; 0x133a <__fixunssfsi>
     62e:	7b bd       	out	0x2b, r23	; 43
     630:	6a bd       	out	0x2a, r22	; 42
     632:	28 c0       	rjmp	.+80     	; 0x684 <update_moteur+0x15c>
		}

		//recule
		else if(duty_cycle_droite < 0.01)
     634:	c6 01       	movw	r24, r12
     636:	b5 01       	movw	r22, r10
     638:	2a e0       	ldi	r18, 0x0A	; 10
     63a:	37 ed       	ldi	r19, 0xD7	; 215
     63c:	43 e2       	ldi	r20, 0x23	; 35
     63e:	5c e3       	ldi	r21, 0x3C	; 60
     640:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <__ltsf2>
     644:	88 23       	and	r24, r24
     646:	c4 f4       	brge	.+48     	; 0x678 <update_moteur+0x150>
		{
			PORTD |= (1 << DIR_D2);
     648:	e2 e3       	ldi	r30, 0x32	; 50
     64a:	f0 e0       	ldi	r31, 0x00	; 0
     64c:	80 81       	ld	r24, Z
     64e:	80 68       	ori	r24, 0x80	; 128
     650:	80 83       	st	Z, r24
			PORTD &= ~(1 << DIR_D1);
     652:	80 81       	ld	r24, Z
     654:	8f 7b       	andi	r24, 0xBF	; 191
     656:	80 83       	st	Z, r24
			OCR1A = (u16)((float) ICR1 * (-1.0) * (duty_cycle_droite));
     658:	66 b5       	in	r22, 0x26	; 38
     65a:	77 b5       	in	r23, 0x27	; 39
     65c:	80 e0       	ldi	r24, 0x00	; 0
     65e:	90 e0       	ldi	r25, 0x00	; 0
     660:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__floatunsisf>
     664:	90 58       	subi	r25, 0x80	; 128
     666:	a6 01       	movw	r20, r12
     668:	95 01       	movw	r18, r10
     66a:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     66e:	0e 94 9d 09 	call	0x133a	; 0x133a <__fixunssfsi>
     672:	7b bd       	out	0x2b, r23	; 43
     674:	6a bd       	out	0x2a, r22	; 42
     676:	06 c0       	rjmp	.+12     	; 0x684 <update_moteur+0x15c>
		}

		// neutre
		else
		{
			PORTD &= ~(1 << DIR_D2) | ~(1 << DIR_D1);
     678:	e2 e3       	ldi	r30, 0x32	; 50
     67a:	f0 e0       	ldi	r31, 0x00	; 0
     67c:	80 81       	ld	r24, Z
     67e:	80 83       	st	Z, r24
			OCR1A = 0;
     680:	1b bc       	out	0x2b, r1	; 43
     682:	1a bc       	out	0x2a, r1	; 42
		}
	}
}
     684:	1f 91       	pop	r17
     686:	0f 91       	pop	r16
     688:	ff 90       	pop	r15
     68a:	ef 90       	pop	r14
     68c:	df 90       	pop	r13
     68e:	cf 90       	pop	r12
     690:	bf 90       	pop	r11
     692:	af 90       	pop	r10
     694:	08 95       	ret

00000696 <init_uart>:
volatile u08 FLAG_STOP;

void init_uart(void)
{
	// selection du baudrate
	UBRRH = 0x00;
     696:	e0 e4       	ldi	r30, 0x40	; 64
     698:	f0 e0       	ldi	r31, 0x00	; 0
     69a:	10 82       	st	Z, r1
	UBRRL = UART_BAUD_SELECT;
     69c:	87 e6       	ldi	r24, 0x67	; 103
     69e:	89 b9       	out	0x09, r24	; 9

	// activation des interruptions sur RX complete et activation du receveur et transmetteur uart
	UCSRB = (1 << RXCIE) | (0 << TXCIE) | (0 << UDRIE) | (1 << RXEN) | (1 << TXEN) | (0 << UCSZ2) | (0 << RXB8) | (0 << TXB8);
     6a0:	88 e9       	ldi	r24, 0x98	; 152
     6a2:	8a b9       	out	0x0a, r24	; 10

	// mode asynchrone avec 8 bits data, 1 stop bit et pas de parite
	UCSRC = (1 << URSEL) | (0 << UMSEL) | (0 << UPM1) | (0 << UPM0) | (0 << USBS) | (1 << UCSZ1) | (1 << UCSZ0) | (0 << UCPOL);
     6a4:	86 e8       	ldi	r24, 0x86	; 134
     6a6:	80 83       	st	Z, r24

	// initialisations
	uart_counter = TX_BUFFER_SIZE;
     6a8:	80 e0       	ldi	r24, 0x00	; 0
     6aa:	91 e0       	ldi	r25, 0x01	; 1
     6ac:	90 93 4c 02 	sts	0x024C, r25
     6b0:	80 93 4b 02 	sts	0x024B, r24
	FLAG_DEBUG = 0;
     6b4:	10 92 63 03 	sts	0x0363, r1
	FLAG_STOP = 0;
     6b8:	10 92 5e 03 	sts	0x035E, r1
	rx_state = 1;
     6bc:	81 e0       	ldi	r24, 0x01	; 1
     6be:	90 e0       	ldi	r25, 0x00	; 0
     6c0:	90 93 1e 02 	sts	0x021E, r25
     6c4:	80 93 1d 02 	sts	0x021D, r24
}
     6c8:	08 95       	ret

000006ca <__vector_14>:
/*
 * Routine d'interruption pour UART TX
 * Le vecteur est active a chaque fois que le bit UDRIE dans UCSRB est a 1
 */
ISR(USART_UDRE_vect)
{
     6ca:	1f 92       	push	r1
     6cc:	0f 92       	push	r0
     6ce:	0f b6       	in	r0, 0x3f	; 63
     6d0:	0f 92       	push	r0
     6d2:	11 24       	eor	r1, r1
     6d4:	2f 93       	push	r18
     6d6:	8f 93       	push	r24
     6d8:	9f 93       	push	r25
     6da:	ef 93       	push	r30
     6dc:	ff 93       	push	r31
	// debut de trame
	if(uart_counter == TX_BUFFER_SIZE)
     6de:	80 91 4b 02 	lds	r24, 0x024B
     6e2:	90 91 4c 02 	lds	r25, 0x024C
     6e6:	80 50       	subi	r24, 0x00	; 0
     6e8:	91 40       	sbci	r25, 0x01	; 1
     6ea:	39 f4       	brne	.+14     	; 0x6fa <__vector_14+0x30>
	{
		UDR = 0xFE;
     6ec:	8e ef       	ldi	r24, 0xFE	; 254
     6ee:	8c b9       	out	0x0c, r24	; 12
		uart_counter = 0;
     6f0:	10 92 4c 02 	sts	0x024C, r1
     6f4:	10 92 4b 02 	sts	0x024B, r1
     6f8:	2a c0       	rjmp	.+84     	; 0x74e <__vector_14+0x84>
	}

	// pas debut de trame -> on incremente le pointeur jusqua la fin de trame
	else
	{
		if(debug_string[uart_counter] != '\0')
     6fa:	e0 91 4b 02 	lds	r30, 0x024B
     6fe:	f0 91 4c 02 	lds	r31, 0x024C
     702:	e2 5a       	subi	r30, 0xA2	; 162
     704:	fd 4f       	sbci	r31, 0xFD	; 253
     706:	80 81       	ld	r24, Z
     708:	88 23       	and	r24, r24
     70a:	91 f0       	breq	.+36     	; 0x730 <__vector_14+0x66>
		{
			UDR = debug_string[uart_counter];
     70c:	e0 91 4b 02 	lds	r30, 0x024B
     710:	f0 91 4c 02 	lds	r31, 0x024C
     714:	e2 5a       	subi	r30, 0xA2	; 162
     716:	fd 4f       	sbci	r31, 0xFD	; 253
     718:	80 81       	ld	r24, Z
     71a:	8c b9       	out	0x0c, r24	; 12
			uart_counter++;
     71c:	80 91 4b 02 	lds	r24, 0x024B
     720:	90 91 4c 02 	lds	r25, 0x024C
     724:	01 96       	adiw	r24, 0x01	; 1
     726:	90 93 4c 02 	sts	0x024C, r25
     72a:	80 93 4b 02 	sts	0x024B, r24
     72e:	0f c0       	rjmp	.+30     	; 0x74e <__vector_14+0x84>
		}

		// fin de trame -> on desactive le vecteur UDRE jusqua la prochaine trame debug
		else
		{
			UDR = 0xFF;
     730:	8f ef       	ldi	r24, 0xFF	; 255
     732:	8c b9       	out	0x0c, r24	; 12
			UCSRB &= ~(1 << UDRIE);
     734:	ea e2       	ldi	r30, 0x2A	; 42
     736:	f0 e0       	ldi	r31, 0x00	; 0
     738:	80 81       	ld	r24, Z
     73a:	8f 7d       	andi	r24, 0xDF	; 223
     73c:	80 83       	st	Z, r24
			uart_counter = TX_BUFFER_SIZE;
     73e:	80 e0       	ldi	r24, 0x00	; 0
     740:	91 e0       	ldi	r25, 0x01	; 1
     742:	90 93 4c 02 	sts	0x024C, r25
     746:	80 93 4b 02 	sts	0x024B, r24
			FLAG_DEBUG = 0;
     74a:	10 92 63 03 	sts	0x0363, r1
		}
	}

}
     74e:	ff 91       	pop	r31
     750:	ef 91       	pop	r30
     752:	9f 91       	pop	r25
     754:	8f 91       	pop	r24
     756:	2f 91       	pop	r18
     758:	0f 90       	pop	r0
     75a:	0f be       	out	0x3f, r0	; 63
     75c:	0f 90       	pop	r0
     75e:	1f 90       	pop	r1
     760:	18 95       	reti

00000762 <__vector_13>:
/*
 * Routine d'interruption pour UART RX
 * Le vecteur est active lorsquon recoit une donnee dans UDR
 */
ISR(USART_RXC_vect)
{
     762:	1f 92       	push	r1
     764:	0f 92       	push	r0
     766:	0f b6       	in	r0, 0x3f	; 63
     768:	0f 92       	push	r0
     76a:	11 24       	eor	r1, r1
     76c:	2f 93       	push	r18
     76e:	3f 93       	push	r19
     770:	4f 93       	push	r20
     772:	5f 93       	push	r21
     774:	6f 93       	push	r22
     776:	7f 93       	push	r23
     778:	8f 93       	push	r24
     77a:	9f 93       	push	r25
     77c:	af 93       	push	r26
     77e:	bf 93       	push	r27
     780:	ef 93       	push	r30
     782:	ff 93       	push	r31
     784:	df 93       	push	r29
     786:	cf 93       	push	r28
     788:	0f 92       	push	r0
     78a:	cd b7       	in	r28, 0x3d	; 61
     78c:	de b7       	in	r29, 0x3e	; 62
	volatile u08 uart_data = UDR;
     78e:	8c b1       	in	r24, 0x0c	; 12
     790:	89 83       	std	Y+1, r24	; 0x01
	
	// reset watchdog
	wdt_reset();
     792:	a8 95       	wdr

	// renvoie l'echo si on n'est pas mode DEBUG
	if (FLAG_DEBUG == 0)
     794:	80 91 63 03 	lds	r24, 0x0363
     798:	88 23       	and	r24, r24
     79a:	11 f4       	brne	.+4      	; 0x7a0 <__vector_13+0x3e>
	{
		UDR = uart_data;
     79c:	89 81       	ldd	r24, Y+1	; 0x01
     79e:	8c b9       	out	0x0c, r24	; 12
	}

	// reception des commandes
	switch (rx_state)
     7a0:	80 91 1d 02 	lds	r24, 0x021D
     7a4:	90 91 1e 02 	lds	r25, 0x021E
     7a8:	82 30       	cpi	r24, 0x02	; 2
     7aa:	91 05       	cpc	r25, r1
     7ac:	01 f1       	breq	.+64     	; 0x7ee <__vector_13+0x8c>
     7ae:	83 30       	cpi	r24, 0x03	; 3
     7b0:	91 05       	cpc	r25, r1
     7b2:	91 f1       	breq	.+100    	; 0x818 <__vector_13+0xb6>
     7b4:	01 97       	sbiw	r24, 0x01	; 1
     7b6:	09 f0       	breq	.+2      	; 0x7ba <__vector_13+0x58>
     7b8:	49 c0       	rjmp	.+146    	; 0x84c <__vector_13+0xea>
	{
		case 1:
			// mode normal
			if(uart_data == 0xF1)
     7ba:	89 81       	ldd	r24, Y+1	; 0x01
     7bc:	81 3f       	cpi	r24, 0xF1	; 241
     7be:	39 f4       	brne	.+14     	; 0x7ce <__vector_13+0x6c>
			{
				rx_state = 2;
     7c0:	82 e0       	ldi	r24, 0x02	; 2
     7c2:	90 e0       	ldi	r25, 0x00	; 0
     7c4:	90 93 1e 02 	sts	0x021E, r25
     7c8:	80 93 1d 02 	sts	0x021D, r24
     7cc:	3f c0       	rjmp	.+126    	; 0x84c <__vector_13+0xea>
			}

			// sinon arret obligatoire
			else
			{
				param_vitesse = 100;
     7ce:	80 e0       	ldi	r24, 0x00	; 0
     7d0:	90 e0       	ldi	r25, 0x00	; 0
     7d2:	a8 ec       	ldi	r26, 0xC8	; 200
     7d4:	b2 e4       	ldi	r27, 0x42	; 66
     7d6:	80 93 64 03 	sts	0x0364, r24
     7da:	90 93 65 03 	sts	0x0365, r25
     7de:	a0 93 66 03 	sts	0x0366, r26
     7e2:	b0 93 67 03 	sts	0x0367, r27
				FLAG_STOP = 1;
     7e6:	81 e0       	ldi	r24, 0x01	; 1
     7e8:	80 93 5e 03 	sts	0x035E, r24
     7ec:	2f c0       	rjmp	.+94     	; 0x84c <__vector_13+0xea>
				break;
			}

		case 2:
			// lecture commande vitesse
			param_vitesse = (float)uart_data;
     7ee:	69 81       	ldd	r22, Y+1	; 0x01
     7f0:	70 e0       	ldi	r23, 0x00	; 0
     7f2:	80 e0       	ldi	r24, 0x00	; 0
     7f4:	90 e0       	ldi	r25, 0x00	; 0
     7f6:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__floatunsisf>
     7fa:	60 93 64 03 	sts	0x0364, r22
     7fe:	70 93 65 03 	sts	0x0365, r23
     802:	80 93 66 03 	sts	0x0366, r24
     806:	90 93 67 03 	sts	0x0367, r25
			rx_state = 3;
     80a:	83 e0       	ldi	r24, 0x03	; 3
     80c:	90 e0       	ldi	r25, 0x00	; 0
     80e:	90 93 1e 02 	sts	0x021E, r25
     812:	80 93 1d 02 	sts	0x021D, r24
     816:	1a c0       	rjmp	.+52     	; 0x84c <__vector_13+0xea>
			break;

		case 3:
			// lecture commande d'angle
			param_angle = (float)uart_data;
     818:	69 81       	ldd	r22, Y+1	; 0x01
     81a:	70 e0       	ldi	r23, 0x00	; 0
     81c:	80 e0       	ldi	r24, 0x00	; 0
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__floatunsisf>
     824:	60 93 5f 03 	sts	0x035F, r22
     828:	70 93 60 03 	sts	0x0360, r23
     82c:	80 93 61 03 	sts	0x0361, r24
     830:	90 93 62 03 	sts	0x0362, r25
			rx_state = 1;
     834:	81 e0       	ldi	r24, 0x01	; 1
     836:	90 e0       	ldi	r25, 0x00	; 0
     838:	90 93 1e 02 	sts	0x021E, r25
     83c:	80 93 1d 02 	sts	0x021D, r24

			// on clignote LED1 pour commande recue
			PORTB ^= _BV(1);
     840:	e8 e3       	ldi	r30, 0x38	; 56
     842:	f0 e0       	ldi	r31, 0x00	; 0
     844:	80 81       	ld	r24, Z
     846:	92 e0       	ldi	r25, 0x02	; 2
     848:	89 27       	eor	r24, r25
     84a:	80 83       	st	Z, r24
			break;
	}
}
     84c:	0f 90       	pop	r0
     84e:	cf 91       	pop	r28
     850:	df 91       	pop	r29
     852:	ff 91       	pop	r31
     854:	ef 91       	pop	r30
     856:	bf 91       	pop	r27
     858:	af 91       	pop	r26
     85a:	9f 91       	pop	r25
     85c:	8f 91       	pop	r24
     85e:	7f 91       	pop	r23
     860:	6f 91       	pop	r22
     862:	5f 91       	pop	r21
     864:	4f 91       	pop	r20
     866:	3f 91       	pop	r19
     868:	2f 91       	pop	r18
     86a:	0f 90       	pop	r0
     86c:	0f be       	out	0x3f, r0	; 63
     86e:	0f 90       	pop	r0
     870:	1f 90       	pop	r1
     872:	18 95       	reti

00000874 <toggle_tx>:

void toggle_tx(void)
{
	FLAG_DEBUG = 1;
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	80 93 63 03 	sts	0x0363, r24
	UCSRB |= (1 << UDRIE);
     87a:	ea e2       	ldi	r30, 0x2A	; 42
     87c:	f0 e0       	ldi	r31, 0x00	; 0
     87e:	80 81       	ld	r24, Z
     880:	80 62       	ori	r24, 0x20	; 32
     882:	80 83       	st	Z, r24
}
     884:	08 95       	ret

00000886 <CalculPWM>:
#include "moteur.h"


void CalculPWM(float Vitesse_D, float Angle_D, float Vg, float Vd, float *Duty_G, float *Duty_D)
{
     886:	2f 92       	push	r2
     888:	3f 92       	push	r3
     88a:	4f 92       	push	r4
     88c:	5f 92       	push	r5
     88e:	6f 92       	push	r6
     890:	7f 92       	push	r7
     892:	8f 92       	push	r8
     894:	9f 92       	push	r9
     896:	af 92       	push	r10
     898:	bf 92       	push	r11
     89a:	cf 92       	push	r12
     89c:	df 92       	push	r13
     89e:	ef 92       	push	r14
     8a0:	ff 92       	push	r15
     8a2:	0f 93       	push	r16
     8a4:	1f 93       	push	r17
     8a6:	df 93       	push	r29
     8a8:	cf 93       	push	r28
     8aa:	cd b7       	in	r28, 0x3d	; 61
     8ac:	de b7       	in	r29, 0x3e	; 62
     8ae:	60 97       	sbiw	r28, 0x10	; 16
     8b0:	0f b6       	in	r0, 0x3f	; 63
     8b2:	f8 94       	cli
     8b4:	de bf       	out	0x3e, r29	; 62
     8b6:	0f be       	out	0x3f, r0	; 63
     8b8:	cd bf       	out	0x3d, r28	; 61
     8ba:	6f 83       	std	Y+7, r22	; 0x07
     8bc:	78 87       	std	Y+8, r23	; 0x08
     8be:	89 87       	std	Y+9, r24	; 0x09
     8c0:	9a 87       	std	Y+10, r25	; 0x0a
     8c2:	2b 87       	std	Y+11, r18	; 0x0b
     8c4:	3c 87       	std	Y+12, r19	; 0x0c
     8c6:	4d 87       	std	Y+13, r20	; 0x0d
     8c8:	5e 87       	std	Y+14, r21	; 0x0e
     8ca:	27 01       	movw	r4, r14
     8cc:	38 01       	movw	r6, r16
     8ce:	98 8a       	std	Y+16, r9	; 0x10
     8d0:	8f 86       	std	Y+15, r8	; 0x0f
	static float Ua     = 0.0;
	static int 	 Signe_Ua = 0;
	static int 	 Signe_Ut = 0;


	Vg = (Vg > 1.0) ? 1.0 : ((Vg < -1.0) ? -1.0 : Vg);  /* Regarde les limites (-1.0 à 1.0) */
     8d2:	c8 01       	movw	r24, r16
     8d4:	b7 01       	movw	r22, r14
     8d6:	20 e0       	ldi	r18, 0x00	; 0
     8d8:	30 e0       	ldi	r19, 0x00	; 0
     8da:	40 e8       	ldi	r20, 0x80	; 128
     8dc:	5f e3       	ldi	r21, 0x3F	; 63
     8de:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <__gtsf2>
     8e2:	18 16       	cp	r1, r24
     8e4:	5c f4       	brge	.+22     	; 0x8fc <CalculPWM+0x76>
     8e6:	0f 2e       	mov	r0, r31
     8e8:	f0 e0       	ldi	r31, 0x00	; 0
     8ea:	4f 2e       	mov	r4, r31
     8ec:	f0 e0       	ldi	r31, 0x00	; 0
     8ee:	5f 2e       	mov	r5, r31
     8f0:	f0 e8       	ldi	r31, 0x80	; 128
     8f2:	6f 2e       	mov	r6, r31
     8f4:	ff e3       	ldi	r31, 0x3F	; 63
     8f6:	7f 2e       	mov	r7, r31
     8f8:	f0 2d       	mov	r31, r0
     8fa:	14 c0       	rjmp	.+40     	; 0x924 <CalculPWM+0x9e>
     8fc:	c8 01       	movw	r24, r16
     8fe:	b7 01       	movw	r22, r14
     900:	20 e0       	ldi	r18, 0x00	; 0
     902:	30 e0       	ldi	r19, 0x00	; 0
     904:	40 e8       	ldi	r20, 0x80	; 128
     906:	5f eb       	ldi	r21, 0xBF	; 191
     908:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <__ltsf2>
     90c:	88 23       	and	r24, r24
     90e:	54 f4       	brge	.+20     	; 0x924 <CalculPWM+0x9e>
     910:	0f 2e       	mov	r0, r31
     912:	f0 e0       	ldi	r31, 0x00	; 0
     914:	4f 2e       	mov	r4, r31
     916:	f0 e0       	ldi	r31, 0x00	; 0
     918:	5f 2e       	mov	r5, r31
     91a:	f0 e8       	ldi	r31, 0x80	; 128
     91c:	6f 2e       	mov	r6, r31
     91e:	ff eb       	ldi	r31, 0xBF	; 191
     920:	7f 2e       	mov	r7, r31
     922:	f0 2d       	mov	r31, r0
	Vd = (Vd > 1.0) ? 1.0 : ((Vd < -1.0) ? -1.0 : Vd);  /* Regarde les limites (-1.0 à 1.0) */
     924:	c6 01       	movw	r24, r12
     926:	b5 01       	movw	r22, r10
     928:	20 e0       	ldi	r18, 0x00	; 0
     92a:	30 e0       	ldi	r19, 0x00	; 0
     92c:	40 e8       	ldi	r20, 0x80	; 128
     92e:	5f e3       	ldi	r21, 0x3F	; 63
     930:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <__gtsf2>
     934:	18 16       	cp	r1, r24
     936:	5c f4       	brge	.+22     	; 0x94e <CalculPWM+0xc8>
     938:	0f 2e       	mov	r0, r31
     93a:	f0 e0       	ldi	r31, 0x00	; 0
     93c:	af 2e       	mov	r10, r31
     93e:	f0 e0       	ldi	r31, 0x00	; 0
     940:	bf 2e       	mov	r11, r31
     942:	f0 e8       	ldi	r31, 0x80	; 128
     944:	cf 2e       	mov	r12, r31
     946:	ff e3       	ldi	r31, 0x3F	; 63
     948:	df 2e       	mov	r13, r31
     94a:	f0 2d       	mov	r31, r0
     94c:	14 c0       	rjmp	.+40     	; 0x976 <CalculPWM+0xf0>
     94e:	c6 01       	movw	r24, r12
     950:	b5 01       	movw	r22, r10
     952:	20 e0       	ldi	r18, 0x00	; 0
     954:	30 e0       	ldi	r19, 0x00	; 0
     956:	40 e8       	ldi	r20, 0x80	; 128
     958:	5f eb       	ldi	r21, 0xBF	; 191
     95a:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <__ltsf2>
     95e:	88 23       	and	r24, r24
     960:	54 f4       	brge	.+20     	; 0x976 <CalculPWM+0xf0>
     962:	0f 2e       	mov	r0, r31
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	af 2e       	mov	r10, r31
     968:	f0 e0       	ldi	r31, 0x00	; 0
     96a:	bf 2e       	mov	r11, r31
     96c:	f0 e8       	ldi	r31, 0x80	; 128
     96e:	cf 2e       	mov	r12, r31
     970:	ff eb       	ldi	r31, 0xBF	; 191
     972:	df 2e       	mov	r13, r31
     974:	f0 2d       	mov	r31, r0
		
	Old_W = W;
     976:	e0 90 cb 01 	lds	r14, 0x01CB
     97a:	f0 90 cc 01 	lds	r15, 0x01CC
     97e:	00 91 cd 01 	lds	r16, 0x01CD
     982:	10 91 ce 01 	lds	r17, 0x01CE
     986:	e0 92 c7 01 	sts	0x01C7, r14
     98a:	f0 92 c8 01 	sts	0x01C8, r15
     98e:	00 93 c9 01 	sts	0x01C9, r16
     992:	10 93 ca 01 	sts	0x01CA, r17
	W     = 0.5*(Vmax/RAYON)*(Vd-Vg);
     996:	c6 01       	movw	r24, r12
     998:	b5 01       	movw	r22, r10
     99a:	a3 01       	movw	r20, r6
     99c:	92 01       	movw	r18, r4
     99e:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     9a2:	2a e1       	ldi	r18, 0x1A	; 26
     9a4:	32 e6       	ldi	r19, 0x62	; 98
     9a6:	46 e8       	ldi	r20, 0x86	; 134
     9a8:	50 e4       	ldi	r21, 0x40	; 64
     9aa:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     9ae:	6b 83       	std	Y+3, r22	; 0x03
     9b0:	7c 83       	std	Y+4, r23	; 0x04
     9b2:	8d 83       	std	Y+5, r24	; 0x05
     9b4:	9e 83       	std	Y+6, r25	; 0x06
     9b6:	60 93 cb 01 	sts	0x01CB, r22
     9ba:	70 93 cc 01 	sts	0x01CC, r23
     9be:	80 93 cd 01 	sts	0x01CD, r24
     9c2:	90 93 ce 01 	sts	0x01CE, r25
	Vt    = 0.5*(Vd+Vg);
     9c6:	c3 01       	movw	r24, r6
     9c8:	b2 01       	movw	r22, r4
     9ca:	a6 01       	movw	r20, r12
     9cc:	95 01       	movw	r18, r10
     9ce:	0e 94 46 0b 	call	0x168c	; 0x168c <__addsf3>
     9d2:	20 e0       	ldi	r18, 0x00	; 0
     9d4:	30 e0       	ldi	r19, 0x00	; 0
     9d6:	40 e0       	ldi	r20, 0x00	; 0
     9d8:	5f e3       	ldi	r21, 0x3F	; 63
     9da:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     9de:	3b 01       	movw	r6, r22
     9e0:	4c 01       	movw	r8, r24
     9e2:	60 93 c3 01 	sts	0x01C3, r22
     9e6:	70 93 c4 01 	sts	0x01C4, r23
     9ea:	80 93 c5 01 	sts	0x01C5, r24
     9ee:	90 93 c6 01 	sts	0x01C6, r25

	Angle = Angle + (0.5)*TS*(W+Old_W);
     9f2:	c8 01       	movw	r24, r16
     9f4:	b7 01       	movw	r22, r14
     9f6:	2b 81       	ldd	r18, Y+3	; 0x03
     9f8:	3c 81       	ldd	r19, Y+4	; 0x04
     9fa:	4d 81       	ldd	r20, Y+5	; 0x05
     9fc:	5e 81       	ldd	r21, Y+6	; 0x06
     9fe:	0e 94 46 0b 	call	0x168c	; 0x168c <__addsf3>
     a02:	2a e0       	ldi	r18, 0x0A	; 10
     a04:	37 ed       	ldi	r19, 0xD7	; 215
     a06:	43 e2       	ldi	r20, 0x23	; 35
     a08:	5b e3       	ldi	r21, 0x3B	; 59
     a0a:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     a0e:	20 91 d3 01 	lds	r18, 0x01D3
     a12:	30 91 d4 01 	lds	r19, 0x01D4
     a16:	40 91 d5 01 	lds	r20, 0x01D5
     a1a:	50 91 d6 01 	lds	r21, 0x01D6
     a1e:	0e 94 46 0b 	call	0x168c	; 0x168c <__addsf3>
     a22:	7b 01       	movw	r14, r22
     a24:	8c 01       	movw	r16, r24
	Angle = (Angle > 2.0*Pi) ? Angle - 2*Pi : ((Angle < 0.0) ? Angle + 2*Pi : Angle); /* Angle entre 0 et 2 pi */
     a26:	2b ed       	ldi	r18, 0xDB	; 219
     a28:	3f e0       	ldi	r19, 0x0F	; 15
     a2a:	49 ec       	ldi	r20, 0xC9	; 201
     a2c:	50 e4       	ldi	r21, 0x40	; 64
     a2e:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <__gtsf2>
     a32:	18 16       	cp	r1, r24
     a34:	5c f4       	brge	.+22     	; 0xa4c <CalculPWM+0x1c6>
     a36:	c8 01       	movw	r24, r16
     a38:	b7 01       	movw	r22, r14
     a3a:	2b ed       	ldi	r18, 0xDB	; 219
     a3c:	3f e0       	ldi	r19, 0x0F	; 15
     a3e:	49 ec       	ldi	r20, 0xC9	; 201
     a40:	50 e4       	ldi	r21, 0x40	; 64
     a42:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     a46:	7b 01       	movw	r14, r22
     a48:	8c 01       	movw	r16, r24
     a4a:	14 c0       	rjmp	.+40     	; 0xa74 <CalculPWM+0x1ee>
     a4c:	c8 01       	movw	r24, r16
     a4e:	b7 01       	movw	r22, r14
     a50:	20 e0       	ldi	r18, 0x00	; 0
     a52:	30 e0       	ldi	r19, 0x00	; 0
     a54:	40 e0       	ldi	r20, 0x00	; 0
     a56:	50 e0       	ldi	r21, 0x00	; 0
     a58:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <__ltsf2>
     a5c:	88 23       	and	r24, r24
     a5e:	54 f4       	brge	.+20     	; 0xa74 <CalculPWM+0x1ee>
     a60:	c8 01       	movw	r24, r16
     a62:	b7 01       	movw	r22, r14
     a64:	2b ed       	ldi	r18, 0xDB	; 219
     a66:	3f e0       	ldi	r19, 0x0F	; 15
     a68:	49 ec       	ldi	r20, 0xC9	; 201
     a6a:	50 e4       	ldi	r21, 0x40	; 64
     a6c:	0e 94 46 0b 	call	0x168c	; 0x168c <__addsf3>
     a70:	7b 01       	movw	r14, r22
     a72:	8c 01       	movw	r16, r24
     a74:	e0 92 d3 01 	sts	0x01D3, r14
     a78:	f0 92 d4 01 	sts	0x01D4, r15
     a7c:	00 93 d5 01 	sts	0x01D5, r16
     a80:	10 93 d6 01 	sts	0x01D6, r17
	ErreurAngle = ((Angle_D >= Pi + Angle) ? Angle_D - 2*Pi : ((Angle_D <= -Pi + Angle) ? Angle_D + 2*Pi : Angle_D))-Angle;
     a84:	c8 01       	movw	r24, r16
     a86:	b7 01       	movw	r22, r14
     a88:	2b ed       	ldi	r18, 0xDB	; 219
     a8a:	3f e0       	ldi	r19, 0x0F	; 15
     a8c:	49 e4       	ldi	r20, 0x49	; 73
     a8e:	50 e4       	ldi	r21, 0x40	; 64
     a90:	0e 94 46 0b 	call	0x168c	; 0x168c <__addsf3>
     a94:	2b 85       	ldd	r18, Y+11	; 0x0b
     a96:	3c 85       	ldd	r19, Y+12	; 0x0c
     a98:	4d 85       	ldd	r20, Y+13	; 0x0d
     a9a:	5e 85       	ldd	r21, Y+14	; 0x0e
     a9c:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <__lesf2>
     aa0:	18 16       	cp	r1, r24
     aa2:	7c f0       	brlt	.+30     	; 0xac2 <CalculPWM+0x23c>
     aa4:	6b 85       	ldd	r22, Y+11	; 0x0b
     aa6:	7c 85       	ldd	r23, Y+12	; 0x0c
     aa8:	8d 85       	ldd	r24, Y+13	; 0x0d
     aaa:	9e 85       	ldd	r25, Y+14	; 0x0e
     aac:	2b ed       	ldi	r18, 0xDB	; 219
     aae:	3f e0       	ldi	r19, 0x0F	; 15
     ab0:	49 ec       	ldi	r20, 0xC9	; 201
     ab2:	50 e4       	ldi	r21, 0x40	; 64
     ab4:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     ab8:	6b 87       	std	Y+11, r22	; 0x0b
     aba:	7c 87       	std	Y+12, r23	; 0x0c
     abc:	8d 87       	std	Y+13, r24	; 0x0d
     abe:	9e 87       	std	Y+14, r25	; 0x0e
     ac0:	20 c0       	rjmp	.+64     	; 0xb02 <CalculPWM+0x27c>
     ac2:	c8 01       	movw	r24, r16
     ac4:	b7 01       	movw	r22, r14
     ac6:	2b ed       	ldi	r18, 0xDB	; 219
     ac8:	3f e0       	ldi	r19, 0x0F	; 15
     aca:	49 e4       	ldi	r20, 0x49	; 73
     acc:	50 e4       	ldi	r21, 0x40	; 64
     ace:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     ad2:	9b 01       	movw	r18, r22
     ad4:	ac 01       	movw	r20, r24
     ad6:	6b 85       	ldd	r22, Y+11	; 0x0b
     ad8:	7c 85       	ldd	r23, Y+12	; 0x0c
     ada:	8d 85       	ldd	r24, Y+13	; 0x0d
     adc:	9e 85       	ldd	r25, Y+14	; 0x0e
     ade:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <__lesf2>
     ae2:	18 16       	cp	r1, r24
     ae4:	74 f0       	brlt	.+28     	; 0xb02 <CalculPWM+0x27c>
     ae6:	6b 85       	ldd	r22, Y+11	; 0x0b
     ae8:	7c 85       	ldd	r23, Y+12	; 0x0c
     aea:	8d 85       	ldd	r24, Y+13	; 0x0d
     aec:	9e 85       	ldd	r25, Y+14	; 0x0e
     aee:	2b ed       	ldi	r18, 0xDB	; 219
     af0:	3f e0       	ldi	r19, 0x0F	; 15
     af2:	49 ec       	ldi	r20, 0xC9	; 201
     af4:	50 e4       	ldi	r21, 0x40	; 64
     af6:	0e 94 46 0b 	call	0x168c	; 0x168c <__addsf3>
     afa:	6b 87       	std	Y+11, r22	; 0x0b
     afc:	7c 87       	std	Y+12, r23	; 0x0c
     afe:	8d 87       	std	Y+13, r24	; 0x0d
     b00:	9e 87       	std	Y+14, r25	; 0x0e
     b02:	6b 85       	ldd	r22, Y+11	; 0x0b
     b04:	7c 85       	ldd	r23, Y+12	; 0x0c
     b06:	8d 85       	ldd	r24, Y+13	; 0x0d
     b08:	9e 85       	ldd	r25, Y+14	; 0x0e
     b0a:	a8 01       	movw	r20, r16
     b0c:	97 01       	movw	r18, r14
     b0e:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     b12:	5b 01       	movw	r10, r22
     b14:	6c 01       	movw	r12, r24
     b16:	60 93 cf 01 	sts	0x01CF, r22
     b1a:	70 93 d0 01 	sts	0x01D0, r23
     b1e:	80 93 d1 01 	sts	0x01D1, r24
     b22:	90 93 d2 01 	sts	0x01D2, r25

	Ut = -H11*Vt + H12*Vitesse_D;
     b26:	c4 01       	movw	r24, r8
     b28:	b3 01       	movw	r22, r6
     b2a:	28 ee       	ldi	r18, 0xE8	; 232
     b2c:	31 eb       	ldi	r19, 0xB1	; 177
     b2e:	49 e7       	ldi	r20, 0x79	; 121
     b30:	50 ec       	ldi	r21, 0xC0	; 192
     b32:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     b36:	7b 01       	movw	r14, r22
     b38:	8c 01       	movw	r16, r24
     b3a:	6f 81       	ldd	r22, Y+7	; 0x07
     b3c:	78 85       	ldd	r23, Y+8	; 0x08
     b3e:	89 85       	ldd	r24, Y+9	; 0x09
     b40:	9a 85       	ldd	r25, Y+10	; 0x0a
     b42:	24 ef       	ldi	r18, 0xF4	; 244
     b44:	38 ed       	ldi	r19, 0xD8	; 216
     b46:	4c e9       	ldi	r20, 0x9C	; 156
     b48:	50 e4       	ldi	r21, 0x40	; 64
     b4a:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     b4e:	9b 01       	movw	r18, r22
     b50:	ac 01       	movw	r20, r24
     b52:	c8 01       	movw	r24, r16
     b54:	b7 01       	movw	r22, r14
     b56:	0e 94 46 0b 	call	0x168c	; 0x168c <__addsf3>
     b5a:	3b 01       	movw	r6, r22
     b5c:	4c 01       	movw	r8, r24
	Ua = H21*ErreurAngle - H22*W;
     b5e:	c6 01       	movw	r24, r12
     b60:	b5 01       	movw	r22, r10
     b62:	21 e2       	ldi	r18, 0x21	; 33
     b64:	37 ea       	ldi	r19, 0xA7	; 167
     b66:	44 e9       	ldi	r20, 0x94	; 148
     b68:	5f e3       	ldi	r21, 0x3F	; 63
     b6a:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     b6e:	7b 01       	movw	r14, r22
     b70:	8c 01       	movw	r16, r24
     b72:	6b 81       	ldd	r22, Y+3	; 0x03
     b74:	7c 81       	ldd	r23, Y+4	; 0x04
     b76:	8d 81       	ldd	r24, Y+5	; 0x05
     b78:	9e 81       	ldd	r25, Y+6	; 0x06
     b7a:	28 e1       	ldi	r18, 0x18	; 24
     b7c:	37 ea       	ldi	r19, 0xA7	; 167
     b7e:	44 e1       	ldi	r20, 0x14	; 20
     b80:	5f eb       	ldi	r21, 0xBF	; 191
     b82:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     b86:	9b 01       	movw	r18, r22
     b88:	ac 01       	movw	r20, r24
     b8a:	c8 01       	movw	r24, r16
     b8c:	b7 01       	movw	r22, r14
     b8e:	0e 94 46 0b 	call	0x168c	; 0x168c <__addsf3>
     b92:	5b 01       	movw	r10, r22
     b94:	6c 01       	movw	r12, r24
			
	Signe_Ua = (Ua >= 0.0)   ? 1 : -1;
     b96:	20 e0       	ldi	r18, 0x00	; 0
     b98:	30 e0       	ldi	r19, 0x00	; 0
     b9a:	40 e0       	ldi	r20, 0x00	; 0
     b9c:	50 e0       	ldi	r21, 0x00	; 0
     b9e:	0e 94 49 0d 	call	0x1a92	; 0x1a92 <__gesf2>
     ba2:	88 23       	and	r24, r24
     ba4:	1c f4       	brge	.+6      	; 0xbac <CalculPWM+0x326>
     ba6:	0f ef       	ldi	r16, 0xFF	; 255
     ba8:	1f ef       	ldi	r17, 0xFF	; 255
     baa:	02 c0       	rjmp	.+4      	; 0xbb0 <CalculPWM+0x32a>
     bac:	01 e0       	ldi	r16, 0x01	; 1
     bae:	10 e0       	ldi	r17, 0x00	; 0
     bb0:	10 93 ba 01 	sts	0x01BA, r17
     bb4:	00 93 b9 01 	sts	0x01B9, r16
	Signe_Ut = (Ut >= 0.0) ? 1 : -1;
     bb8:	c4 01       	movw	r24, r8
     bba:	b3 01       	movw	r22, r6
     bbc:	20 e0       	ldi	r18, 0x00	; 0
     bbe:	30 e0       	ldi	r19, 0x00	; 0
     bc0:	40 e0       	ldi	r20, 0x00	; 0
     bc2:	50 e0       	ldi	r21, 0x00	; 0
     bc4:	0e 94 49 0d 	call	0x1a92	; 0x1a92 <__gesf2>
     bc8:	88 23       	and	r24, r24
     bca:	2c f4       	brge	.+10     	; 0xbd6 <CalculPWM+0x350>
     bcc:	2f ef       	ldi	r18, 0xFF	; 255
     bce:	3f ef       	ldi	r19, 0xFF	; 255
     bd0:	3a 83       	std	Y+2, r19	; 0x02
     bd2:	29 83       	std	Y+1, r18	; 0x01
     bd4:	04 c0       	rjmp	.+8      	; 0xbde <CalculPWM+0x358>
     bd6:	81 e0       	ldi	r24, 0x01	; 1
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	9a 83       	std	Y+2, r25	; 0x02
     bdc:	89 83       	std	Y+1, r24	; 0x01
     bde:	a9 81       	ldd	r26, Y+1	; 0x01
     be0:	ba 81       	ldd	r27, Y+2	; 0x02
     be2:	b0 93 b8 01 	sts	0x01B8, r27
     be6:	a0 93 b7 01 	sts	0x01B7, r26
	
	Ua = (Signe_Ua*Ua > 1.0) ? Signe_Ua*1.0 : ((Signe_Ua*Ua <= 0.05) ? 0.0 : Ua);
     bea:	b8 01       	movw	r22, r16
     bec:	88 27       	eor	r24, r24
     bee:	77 fd       	sbrc	r23, 7
     bf0:	80 95       	com	r24
     bf2:	98 2f       	mov	r25, r24
     bf4:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <__floatsisf>
     bf8:	1b 01       	movw	r2, r22
     bfa:	2c 01       	movw	r4, r24
     bfc:	c6 01       	movw	r24, r12
     bfe:	b5 01       	movw	r22, r10
     c00:	a2 01       	movw	r20, r4
     c02:	91 01       	movw	r18, r2
     c04:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     c08:	7b 01       	movw	r14, r22
     c0a:	8c 01       	movw	r16, r24
     c0c:	20 e0       	ldi	r18, 0x00	; 0
     c0e:	30 e0       	ldi	r19, 0x00	; 0
     c10:	40 e8       	ldi	r20, 0x80	; 128
     c12:	5f e3       	ldi	r21, 0x3F	; 63
     c14:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <__gtsf2>
     c18:	18 16       	cp	r1, r24
     c1a:	1c f4       	brge	.+6      	; 0xc22 <CalculPWM+0x39c>
     c1c:	62 01       	movw	r12, r4
     c1e:	51 01       	movw	r10, r2
     c20:	14 c0       	rjmp	.+40     	; 0xc4a <CalculPWM+0x3c4>
     c22:	c8 01       	movw	r24, r16
     c24:	b7 01       	movw	r22, r14
     c26:	2d ec       	ldi	r18, 0xCD	; 205
     c28:	3c ec       	ldi	r19, 0xCC	; 204
     c2a:	4c e4       	ldi	r20, 0x4C	; 76
     c2c:	5d e3       	ldi	r21, 0x3D	; 61
     c2e:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <__lesf2>
     c32:	18 16       	cp	r1, r24
     c34:	54 f0       	brlt	.+20     	; 0xc4a <CalculPWM+0x3c4>
     c36:	0f 2e       	mov	r0, r31
     c38:	f0 e0       	ldi	r31, 0x00	; 0
     c3a:	af 2e       	mov	r10, r31
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	bf 2e       	mov	r11, r31
     c40:	f0 e0       	ldi	r31, 0x00	; 0
     c42:	cf 2e       	mov	r12, r31
     c44:	f0 e0       	ldi	r31, 0x00	; 0
     c46:	df 2e       	mov	r13, r31
     c48:	f0 2d       	mov	r31, r0
     c4a:	a0 92 bb 01 	sts	0x01BB, r10
     c4e:	b0 92 bc 01 	sts	0x01BC, r11
     c52:	c0 92 bd 01 	sts	0x01BD, r12
     c56:	d0 92 be 01 	sts	0x01BE, r13
	Ut = (Signe_Ut*Ut > 1.0) ? Signe_Ut*1.0 : Ut;
     c5a:	e9 81       	ldd	r30, Y+1	; 0x01
     c5c:	fa 81       	ldd	r31, Y+2	; 0x02
     c5e:	bf 01       	movw	r22, r30
     c60:	88 27       	eor	r24, r24
     c62:	77 fd       	sbrc	r23, 7
     c64:	80 95       	com	r24
     c66:	98 2f       	mov	r25, r24
     c68:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <__floatsisf>
     c6c:	7b 01       	movw	r14, r22
     c6e:	8c 01       	movw	r16, r24
     c70:	c4 01       	movw	r24, r8
     c72:	b3 01       	movw	r22, r6
     c74:	a8 01       	movw	r20, r16
     c76:	97 01       	movw	r18, r14
     c78:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     c7c:	20 e0       	ldi	r18, 0x00	; 0
     c7e:	30 e0       	ldi	r19, 0x00	; 0
     c80:	40 e8       	ldi	r20, 0x80	; 128
     c82:	5f e3       	ldi	r21, 0x3F	; 63
     c84:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <__gtsf2>
     c88:	18 16       	cp	r1, r24
     c8a:	14 f4       	brge	.+4      	; 0xc90 <CalculPWM+0x40a>
     c8c:	37 01       	movw	r6, r14
     c8e:	48 01       	movw	r8, r16
	Ut = ((Signe_Ut*Ut) > (1.0 - Signe_Ua*Ua)) ? Signe_Ut*(1.0 - Signe_Ua*Ua) : Ut;
     c90:	c6 01       	movw	r24, r12
     c92:	b5 01       	movw	r22, r10
     c94:	a2 01       	movw	r20, r4
     c96:	91 01       	movw	r18, r2
     c98:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     c9c:	9b 01       	movw	r18, r22
     c9e:	ac 01       	movw	r20, r24
     ca0:	60 e0       	ldi	r22, 0x00	; 0
     ca2:	70 e0       	ldi	r23, 0x00	; 0
     ca4:	80 e8       	ldi	r24, 0x80	; 128
     ca6:	9f e3       	ldi	r25, 0x3F	; 63
     ca8:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     cac:	1b 01       	movw	r2, r22
     cae:	2c 01       	movw	r4, r24
     cb0:	c4 01       	movw	r24, r8
     cb2:	b3 01       	movw	r22, r6
     cb4:	a8 01       	movw	r20, r16
     cb6:	97 01       	movw	r18, r14
     cb8:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     cbc:	a2 01       	movw	r20, r4
     cbe:	91 01       	movw	r18, r2
     cc0:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <__gtsf2>
     cc4:	18 16       	cp	r1, r24
     cc6:	44 f4       	brge	.+16     	; 0xcd8 <CalculPWM+0x452>
     cc8:	c8 01       	movw	r24, r16
     cca:	b7 01       	movw	r22, r14
     ccc:	a2 01       	movw	r20, r4
     cce:	91 01       	movw	r18, r2
     cd0:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__mulsf3>
     cd4:	3b 01       	movw	r6, r22
     cd6:	4c 01       	movw	r8, r24
     cd8:	60 92 bf 01 	sts	0x01BF, r6
     cdc:	70 92 c0 01 	sts	0x01C0, r7
     ce0:	80 92 c1 01 	sts	0x01C1, r8
     ce4:	90 92 c2 01 	sts	0x01C2, r9


	*Duty_D = (Ut+Ua);
     ce8:	c6 01       	movw	r24, r12
     cea:	b5 01       	movw	r22, r10
     cec:	a4 01       	movw	r20, r8
     cee:	93 01       	movw	r18, r6
     cf0:	0e 94 46 0b 	call	0x168c	; 0x168c <__addsf3>
     cf4:	ad a1       	ldd	r26, Y+37	; 0x25
     cf6:	be a1       	ldd	r27, Y+38	; 0x26
     cf8:	6d 93       	st	X+, r22
     cfa:	7d 93       	st	X+, r23
     cfc:	8d 93       	st	X+, r24
     cfe:	9c 93       	st	X, r25
     d00:	13 97       	sbiw	r26, 0x03	; 3
	*Duty_G = (Ut-Ua);
     d02:	c4 01       	movw	r24, r8
     d04:	b3 01       	movw	r22, r6
     d06:	a6 01       	movw	r20, r12
     d08:	95 01       	movw	r18, r10
     d0a:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
     d0e:	ef 85       	ldd	r30, Y+15	; 0x0f
     d10:	f8 89       	ldd	r31, Y+16	; 0x10
     d12:	60 83       	st	Z, r22
     d14:	71 83       	std	Z+1, r23	; 0x01
     d16:	82 83       	std	Z+2, r24	; 0x02
     d18:	93 83       	std	Z+3, r25	; 0x03

	*Duty_D = (*Duty_D > 0.99) ? 0.99 : ((*Duty_D < -0.99) ? -0.99 : *Duty_D);
     d1a:	ad a1       	ldd	r26, Y+37	; 0x25
     d1c:	be a1       	ldd	r27, Y+38	; 0x26
     d1e:	ed 90       	ld	r14, X+
     d20:	fd 90       	ld	r15, X+
     d22:	0d 91       	ld	r16, X+
     d24:	1c 91       	ld	r17, X
     d26:	c8 01       	movw	r24, r16
     d28:	b7 01       	movw	r22, r14
     d2a:	24 ea       	ldi	r18, 0xA4	; 164
     d2c:	30 e7       	ldi	r19, 0x70	; 112
     d2e:	4d e7       	ldi	r20, 0x7D	; 125
     d30:	5f e3       	ldi	r21, 0x3F	; 63
     d32:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <__gtsf2>
     d36:	18 16       	cp	r1, r24
     d38:	5c f4       	brge	.+22     	; 0xd50 <CalculPWM+0x4ca>
     d3a:	0f 2e       	mov	r0, r31
     d3c:	f4 ea       	ldi	r31, 0xA4	; 164
     d3e:	ef 2e       	mov	r14, r31
     d40:	f0 e7       	ldi	r31, 0x70	; 112
     d42:	ff 2e       	mov	r15, r31
     d44:	fd e7       	ldi	r31, 0x7D	; 125
     d46:	0f 2f       	mov	r16, r31
     d48:	ff e3       	ldi	r31, 0x3F	; 63
     d4a:	1f 2f       	mov	r17, r31
     d4c:	f0 2d       	mov	r31, r0
     d4e:	14 c0       	rjmp	.+40     	; 0xd78 <CalculPWM+0x4f2>
     d50:	c8 01       	movw	r24, r16
     d52:	b7 01       	movw	r22, r14
     d54:	24 ea       	ldi	r18, 0xA4	; 164
     d56:	30 e7       	ldi	r19, 0x70	; 112
     d58:	4d e7       	ldi	r20, 0x7D	; 125
     d5a:	5f eb       	ldi	r21, 0xBF	; 191
     d5c:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <__ltsf2>
     d60:	88 23       	and	r24, r24
     d62:	54 f4       	brge	.+20     	; 0xd78 <CalculPWM+0x4f2>
     d64:	0f 2e       	mov	r0, r31
     d66:	f4 ea       	ldi	r31, 0xA4	; 164
     d68:	ef 2e       	mov	r14, r31
     d6a:	f0 e7       	ldi	r31, 0x70	; 112
     d6c:	ff 2e       	mov	r15, r31
     d6e:	fd e7       	ldi	r31, 0x7D	; 125
     d70:	0f 2f       	mov	r16, r31
     d72:	ff eb       	ldi	r31, 0xBF	; 191
     d74:	1f 2f       	mov	r17, r31
     d76:	f0 2d       	mov	r31, r0
     d78:	ed a1       	ldd	r30, Y+37	; 0x25
     d7a:	fe a1       	ldd	r31, Y+38	; 0x26
     d7c:	e0 82       	st	Z, r14
     d7e:	f1 82       	std	Z+1, r15	; 0x01
     d80:	02 83       	std	Z+2, r16	; 0x02
     d82:	13 83       	std	Z+3, r17	; 0x03
	*Duty_G = (*Duty_G > 0.99) ? 0.99 : ((*Duty_G < -0.99) ? -0.99 : *Duty_G);	
     d84:	af 85       	ldd	r26, Y+15	; 0x0f
     d86:	b8 89       	ldd	r27, Y+16	; 0x10
     d88:	ed 90       	ld	r14, X+
     d8a:	fd 90       	ld	r15, X+
     d8c:	0d 91       	ld	r16, X+
     d8e:	1c 91       	ld	r17, X
     d90:	c8 01       	movw	r24, r16
     d92:	b7 01       	movw	r22, r14
     d94:	24 ea       	ldi	r18, 0xA4	; 164
     d96:	30 e7       	ldi	r19, 0x70	; 112
     d98:	4d e7       	ldi	r20, 0x7D	; 125
     d9a:	5f e3       	ldi	r21, 0x3F	; 63
     d9c:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <__gtsf2>
     da0:	18 16       	cp	r1, r24
     da2:	5c f4       	brge	.+22     	; 0xdba <CalculPWM+0x534>
     da4:	0f 2e       	mov	r0, r31
     da6:	f4 ea       	ldi	r31, 0xA4	; 164
     da8:	ef 2e       	mov	r14, r31
     daa:	f0 e7       	ldi	r31, 0x70	; 112
     dac:	ff 2e       	mov	r15, r31
     dae:	fd e7       	ldi	r31, 0x7D	; 125
     db0:	0f 2f       	mov	r16, r31
     db2:	ff e3       	ldi	r31, 0x3F	; 63
     db4:	1f 2f       	mov	r17, r31
     db6:	f0 2d       	mov	r31, r0
     db8:	14 c0       	rjmp	.+40     	; 0xde2 <CalculPWM+0x55c>
     dba:	c8 01       	movw	r24, r16
     dbc:	b7 01       	movw	r22, r14
     dbe:	24 ea       	ldi	r18, 0xA4	; 164
     dc0:	30 e7       	ldi	r19, 0x70	; 112
     dc2:	4d e7       	ldi	r20, 0x7D	; 125
     dc4:	5f eb       	ldi	r21, 0xBF	; 191
     dc6:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <__ltsf2>
     dca:	88 23       	and	r24, r24
     dcc:	54 f4       	brge	.+20     	; 0xde2 <CalculPWM+0x55c>
     dce:	0f 2e       	mov	r0, r31
     dd0:	f4 ea       	ldi	r31, 0xA4	; 164
     dd2:	ef 2e       	mov	r14, r31
     dd4:	f0 e7       	ldi	r31, 0x70	; 112
     dd6:	ff 2e       	mov	r15, r31
     dd8:	fd e7       	ldi	r31, 0x7D	; 125
     dda:	0f 2f       	mov	r16, r31
     ddc:	ff eb       	ldi	r31, 0xBF	; 191
     dde:	1f 2f       	mov	r17, r31
     de0:	f0 2d       	mov	r31, r0
     de2:	ef 85       	ldd	r30, Y+15	; 0x0f
     de4:	f8 89       	ldd	r31, Y+16	; 0x10
     de6:	e0 82       	st	Z, r14
     de8:	f1 82       	std	Z+1, r15	; 0x01
     dea:	02 83       	std	Z+2, r16	; 0x02
     dec:	13 83       	std	Z+3, r17	; 0x03
}
     dee:	60 96       	adiw	r28, 0x10	; 16
     df0:	0f b6       	in	r0, 0x3f	; 63
     df2:	f8 94       	cli
     df4:	de bf       	out	0x3e, r29	; 62
     df6:	0f be       	out	0x3f, r0	; 63
     df8:	cd bf       	out	0x3d, r28	; 61
     dfa:	cf 91       	pop	r28
     dfc:	df 91       	pop	r29
     dfe:	1f 91       	pop	r17
     e00:	0f 91       	pop	r16
     e02:	ff 90       	pop	r15
     e04:	ef 90       	pop	r14
     e06:	df 90       	pop	r13
     e08:	cf 90       	pop	r12
     e0a:	bf 90       	pop	r11
     e0c:	af 90       	pop	r10
     e0e:	9f 90       	pop	r9
     e10:	8f 90       	pop	r8
     e12:	7f 90       	pop	r7
     e14:	6f 90       	pop	r6
     e16:	5f 90       	pop	r5
     e18:	4f 90       	pop	r4
     e1a:	3f 90       	pop	r3
     e1c:	2f 90       	pop	r2
     e1e:	08 95       	ret

00000e20 <init_adc>:
volatile u08 FLAG_CAL_READY;

void init_adc(void)
{
	// mode freerun avec traitement par interruption
	ADMUX = (0 << REFS1) | (0 << REFS0) | (0 << ADLAR) | (0 << MUX4) | (0 << MUX3) | (0 << MUX2) | (0 << MUX1) | (0 << MUX0);
     e20:	a7 e2       	ldi	r26, 0x27	; 39
     e22:	b0 e0       	ldi	r27, 0x00	; 0
     e24:	1c 92       	st	X, r1
	ADCSRA = (1 << ADEN) | (0 << ADSC) | (1 << ADATE) | (0 << ADIF) | (1 << ADIE) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     e26:	e6 e2       	ldi	r30, 0x26	; 38
     e28:	f0 e0       	ldi	r31, 0x00	; 0
     e2a:	8f ea       	ldi	r24, 0xAF	; 175
     e2c:	80 83       	st	Z, r24
	SFIOR = (0 << ADTS2) | (0 << ADTS1) | (0 << ADTS0) | (0 << 4) | (0 << ACME) | (0 << PUD) | (0 << PSR2) | (0 << PSR10);
     e2e:	10 be       	out	0x30, r1	; 48
	ADCSRA |= (1 << ADSC);
     e30:	80 81       	ld	r24, Z
     e32:	80 64       	ori	r24, 0x40	; 64
     e34:	80 83       	st	Z, r24
	ADMUX = (1 << MUX0);
     e36:	81 e0       	ldi	r24, 0x01	; 1
     e38:	8c 93       	st	X, r24

	// initialisation des variabels a zero
	nb_samples_gauche = 0;
     e3a:	10 92 42 02 	sts	0x0242, r1
	nb_samples_droite = 0;
     e3e:	10 92 52 02 	sts	0x0252, r1
	somme_gauche = 0;
     e42:	10 92 49 02 	sts	0x0249, r1
     e46:	10 92 48 02 	sts	0x0248, r1
	somme_droite = 0;
     e4a:	10 92 1c 02 	sts	0x021C, r1
     e4e:	10 92 1b 02 	sts	0x021B, r1

	FLAG_CALIBRATION = 0;
     e52:	10 92 69 03 	sts	0x0369, r1
	FLAG_CAL_READY = 0;
     e56:	10 92 68 03 	sts	0x0368, r1

	// pin CAL en mode input
	DDRA = (1 << PA4);
     e5a:	80 e1       	ldi	r24, 0x10	; 16
     e5c:	8a bb       	out	0x1a, r24	; 26
}
     e5e:	08 95       	ret

00000e60 <__vector_16>:
/*
 * Routine d'interruption pour ADC
 * Le vecteur est active a chaque fois qu'une conversion est completee
 */
ISR(ADC_vect)
{
     e60:	1f 92       	push	r1
     e62:	0f 92       	push	r0
     e64:	0f b6       	in	r0, 0x3f	; 63
     e66:	0f 92       	push	r0
     e68:	11 24       	eor	r1, r1
     e6a:	2f 93       	push	r18
     e6c:	3f 93       	push	r19
     e6e:	8f 93       	push	r24
     e70:	9f 93       	push	r25
     e72:	ef 93       	push	r30
     e74:	ff 93       	push	r31
	adc_sample = ADC;
     e76:	84 b1       	in	r24, 0x04	; 4
     e78:	95 b1       	in	r25, 0x05	; 5
     e7a:	90 93 20 02 	sts	0x0220, r25
     e7e:	80 93 1f 02 	sts	0x021F, r24

	// 0 -> canal gauche 1 -> canal droite
	switch(ADMUX)
     e82:	87 b1       	in	r24, 0x07	; 7
     e84:	88 23       	and	r24, r24
     e86:	69 f1       	breq	.+90     	; 0xee2 <__vector_16+0x82>
     e88:	81 30       	cpi	r24, 0x01	; 1
     e8a:	09 f0       	breq	.+2      	; 0xe8e <__vector_16+0x2e>
     e8c:	53 c0       	rjmp	.+166    	; 0xf34 <__vector_16+0xd4>
	{
		case 1:
			// vitesse negative
			if ((PINA & (1 << DIR_G)) > 0)
     e8e:	ca 9b       	sbis	0x19, 2	; 25
     e90:	14 c0       	rjmp	.+40     	; 0xeba <__vector_16+0x5a>
			{
				somme_gauche -= adc_sample;
     e92:	80 91 48 02 	lds	r24, 0x0248
     e96:	90 91 49 02 	lds	r25, 0x0249
     e9a:	20 91 1f 02 	lds	r18, 0x021F
     e9e:	30 91 20 02 	lds	r19, 0x0220
     ea2:	82 1b       	sub	r24, r18
     ea4:	93 0b       	sbc	r25, r19
     ea6:	90 93 49 02 	sts	0x0249, r25
     eaa:	80 93 48 02 	sts	0x0248, r24
				nb_samples_gauche++;
     eae:	80 91 42 02 	lds	r24, 0x0242
     eb2:	8f 5f       	subi	r24, 0xFF	; 255
     eb4:	80 93 42 02 	sts	0x0242, r24
     eb8:	3d c0       	rjmp	.+122    	; 0xf34 <__vector_16+0xd4>
			}

			// vitesse positive
			else
			{
				somme_gauche += adc_sample;
     eba:	80 91 48 02 	lds	r24, 0x0248
     ebe:	90 91 49 02 	lds	r25, 0x0249
     ec2:	20 91 1f 02 	lds	r18, 0x021F
     ec6:	30 91 20 02 	lds	r19, 0x0220
     eca:	82 0f       	add	r24, r18
     ecc:	93 1f       	adc	r25, r19
     ece:	90 93 49 02 	sts	0x0249, r25
     ed2:	80 93 48 02 	sts	0x0248, r24
				nb_samples_gauche++;
     ed6:	80 91 42 02 	lds	r24, 0x0242
     eda:	8f 5f       	subi	r24, 0xFF	; 255
     edc:	80 93 42 02 	sts	0x0242, r24
     ee0:	29 c0       	rjmp	.+82     	; 0xf34 <__vector_16+0xd4>
			}
			break;

		case 0:
			// vitesse negative
			if ((PINA & (1 << DIR_D)) > 0)
     ee2:	cb 9b       	sbis	0x19, 3	; 25
     ee4:	14 c0       	rjmp	.+40     	; 0xf0e <__vector_16+0xae>
			{
				somme_droite -= adc_sample;
     ee6:	80 91 1b 02 	lds	r24, 0x021B
     eea:	90 91 1c 02 	lds	r25, 0x021C
     eee:	20 91 1f 02 	lds	r18, 0x021F
     ef2:	30 91 20 02 	lds	r19, 0x0220
     ef6:	82 1b       	sub	r24, r18
     ef8:	93 0b       	sbc	r25, r19
     efa:	90 93 1c 02 	sts	0x021C, r25
     efe:	80 93 1b 02 	sts	0x021B, r24
				nb_samples_droite++;
     f02:	80 91 52 02 	lds	r24, 0x0252
     f06:	8f 5f       	subi	r24, 0xFF	; 255
     f08:	80 93 52 02 	sts	0x0252, r24
     f0c:	13 c0       	rjmp	.+38     	; 0xf34 <__vector_16+0xd4>
			}

			// vitesse positive
			else
			{
				somme_droite += adc_sample;
     f0e:	80 91 1b 02 	lds	r24, 0x021B
     f12:	90 91 1c 02 	lds	r25, 0x021C
     f16:	20 91 1f 02 	lds	r18, 0x021F
     f1a:	30 91 20 02 	lds	r19, 0x0220
     f1e:	82 0f       	add	r24, r18
     f20:	93 1f       	adc	r25, r19
     f22:	90 93 1c 02 	sts	0x021C, r25
     f26:	80 93 1b 02 	sts	0x021B, r24
				nb_samples_droite++;
     f2a:	80 91 52 02 	lds	r24, 0x0252
     f2e:	8f 5f       	subi	r24, 0xFF	; 255
     f30:	80 93 52 02 	sts	0x0252, r24
			}
			break;
	}
	// toggle au prochain canal
	ADMUX ^= (1  << MUX0);
     f34:	e7 e2       	ldi	r30, 0x27	; 39
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	91 e0       	ldi	r25, 0x01	; 1
     f3c:	89 27       	eor	r24, r25
     f3e:	80 83       	st	Z, r24
}
     f40:	ff 91       	pop	r31
     f42:	ef 91       	pop	r30
     f44:	9f 91       	pop	r25
     f46:	8f 91       	pop	r24
     f48:	3f 91       	pop	r19
     f4a:	2f 91       	pop	r18
     f4c:	0f 90       	pop	r0
     f4e:	0f be       	out	0x3f, r0	; 63
     f50:	0f 90       	pop	r0
     f52:	1f 90       	pop	r1
     f54:	18 95       	reti

00000f56 <average_adc_samples>:

void average_adc_samples(float *avg_gauche, float *avg_droite)
{
     f56:	2f 92       	push	r2
     f58:	3f 92       	push	r3
     f5a:	4f 92       	push	r4
     f5c:	5f 92       	push	r5
     f5e:	6f 92       	push	r6
     f60:	7f 92       	push	r7
     f62:	8f 92       	push	r8
     f64:	9f 92       	push	r9
     f66:	af 92       	push	r10
     f68:	bf 92       	push	r11
     f6a:	cf 92       	push	r12
     f6c:	df 92       	push	r13
     f6e:	ef 92       	push	r14
     f70:	ff 92       	push	r15
     f72:	0f 93       	push	r16
     f74:	1f 93       	push	r17
     f76:	df 93       	push	r29
     f78:	cf 93       	push	r28
     f7a:	00 d0       	rcall	.+0      	; 0xf7c <average_adc_samples+0x26>
     f7c:	cd b7       	in	r28, 0x3d	; 61
     f7e:	de b7       	in	r29, 0x3e	; 62
     f80:	6c 01       	movw	r12, r24
     f82:	7a 83       	std	Y+2, r23	; 0x02
     f84:	69 83       	std	Y+1, r22	; 0x01
	// variables temporaires
	float tmp_somme_gauche, tmp_somme_droite;
	u16 tmp_nb_samples_gauche, tmp_nb_samples_droite;

	// desactivation des interruptions
	cli();
     f86:	f8 94       	cli

	tmp_somme_gauche = somme_gauche;
     f88:	60 91 48 02 	lds	r22, 0x0248
     f8c:	70 91 49 02 	lds	r23, 0x0249
	tmp_somme_droite = somme_droite;
     f90:	60 90 1b 02 	lds	r6, 0x021B
     f94:	70 90 1c 02 	lds	r7, 0x021C
	tmp_nb_samples_gauche = nb_samples_gauche;
     f98:	e0 90 42 02 	lds	r14, 0x0242
	tmp_nb_samples_droite = nb_samples_droite;
     f9c:	a0 90 52 02 	lds	r10, 0x0252

	// reactivation des interruptions
	sei();
     fa0:	78 94       	sei

	*avg_gauche = ((float)tmp_somme_gauche) / ((float)tmp_nb_samples_gauche);
     fa2:	88 27       	eor	r24, r24
     fa4:	77 fd       	sbrc	r23, 7
     fa6:	80 95       	com	r24
     fa8:	98 2f       	mov	r25, r24
     faa:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <__floatsisf>
     fae:	1b 01       	movw	r2, r22
     fb0:	2c 01       	movw	r4, r24
     fb2:	ff 24       	eor	r15, r15
     fb4:	00 e0       	ldi	r16, 0x00	; 0
     fb6:	10 e0       	ldi	r17, 0x00	; 0
     fb8:	c8 01       	movw	r24, r16
     fba:	b7 01       	movw	r22, r14
     fbc:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__floatunsisf>
     fc0:	9b 01       	movw	r18, r22
     fc2:	ac 01       	movw	r20, r24
     fc4:	c2 01       	movw	r24, r4
     fc6:	b1 01       	movw	r22, r2
     fc8:	0e 94 6d 0c 	call	0x18da	; 0x18da <__divsf3>
     fcc:	f6 01       	movw	r30, r12
     fce:	60 83       	st	Z, r22
     fd0:	71 83       	std	Z+1, r23	; 0x01
     fd2:	82 83       	std	Z+2, r24	; 0x02
     fd4:	93 83       	std	Z+3, r25	; 0x03
	*avg_droite = ((float)tmp_somme_droite) / ((float)tmp_nb_samples_droite);
     fd6:	88 24       	eor	r8, r8
     fd8:	77 fc       	sbrc	r7, 7
     fda:	80 94       	com	r8
     fdc:	98 2c       	mov	r9, r8
     fde:	c4 01       	movw	r24, r8
     fe0:	b3 01       	movw	r22, r6
     fe2:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <__floatsisf>
     fe6:	7b 01       	movw	r14, r22
     fe8:	8c 01       	movw	r16, r24
     fea:	bb 24       	eor	r11, r11
     fec:	cc 24       	eor	r12, r12
     fee:	dd 24       	eor	r13, r13
     ff0:	c6 01       	movw	r24, r12
     ff2:	b5 01       	movw	r22, r10
     ff4:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__floatunsisf>
     ff8:	9b 01       	movw	r18, r22
     ffa:	ac 01       	movw	r20, r24
     ffc:	c8 01       	movw	r24, r16
     ffe:	b7 01       	movw	r22, r14
    1000:	0e 94 6d 0c 	call	0x18da	; 0x18da <__divsf3>
    1004:	e9 81       	ldd	r30, Y+1	; 0x01
    1006:	fa 81       	ldd	r31, Y+2	; 0x02
    1008:	60 83       	st	Z, r22
    100a:	71 83       	std	Z+1, r23	; 0x01
    100c:	82 83       	std	Z+2, r24	; 0x02
    100e:	93 83       	std	Z+3, r25	; 0x03
}
    1010:	0f 90       	pop	r0
    1012:	0f 90       	pop	r0
    1014:	cf 91       	pop	r28
    1016:	df 91       	pop	r29
    1018:	1f 91       	pop	r17
    101a:	0f 91       	pop	r16
    101c:	ff 90       	pop	r15
    101e:	ef 90       	pop	r14
    1020:	df 90       	pop	r13
    1022:	cf 90       	pop	r12
    1024:	bf 90       	pop	r11
    1026:	af 90       	pop	r10
    1028:	9f 90       	pop	r9
    102a:	8f 90       	pop	r8
    102c:	7f 90       	pop	r7
    102e:	6f 90       	pop	r6
    1030:	5f 90       	pop	r5
    1032:	4f 90       	pop	r4
    1034:	3f 90       	pop	r3
    1036:	2f 90       	pop	r2
    1038:	08 95       	ret

0000103a <reset_adc_variables>:
	*vznd = vzero_neg_droite;
}

void reset_adc_variables(void)
{
	cli();
    103a:	f8 94       	cli
	somme_gauche = 0;
    103c:	10 92 49 02 	sts	0x0249, r1
    1040:	10 92 48 02 	sts	0x0248, r1
	somme_droite = 0;
    1044:	10 92 1c 02 	sts	0x021C, r1
    1048:	10 92 1b 02 	sts	0x021B, r1
	nb_samples_gauche = 0;
    104c:	10 92 42 02 	sts	0x0242, r1
	nb_samples_droite = 0;
    1050:	10 92 52 02 	sts	0x0252, r1
	sei();
    1054:	78 94       	sei
}
    1056:	08 95       	ret

00001058 <calibre_moteurs>:
}



void calibre_moteurs(float *vmpg, float *vmng, float *vzpg, float *vzng, float *vmpd, float *vmnd, float *vzpd, float *vznd)
{
    1058:	2f 92       	push	r2
    105a:	3f 92       	push	r3
    105c:	4f 92       	push	r4
    105e:	5f 92       	push	r5
    1060:	6f 92       	push	r6
    1062:	7f 92       	push	r7
    1064:	8f 92       	push	r8
    1066:	9f 92       	push	r9
    1068:	af 92       	push	r10
    106a:	bf 92       	push	r11
    106c:	cf 92       	push	r12
    106e:	df 92       	push	r13
    1070:	ef 92       	push	r14
    1072:	ff 92       	push	r15
    1074:	0f 93       	push	r16
    1076:	1f 93       	push	r17
    1078:	df 93       	push	r29
    107a:	cf 93       	push	r28
    107c:	cd b7       	in	r28, 0x3d	; 61
    107e:	de b7       	in	r29, 0x3e	; 62
    1080:	a0 97       	sbiw	r28, 0x20	; 32
    1082:	0f b6       	in	r0, 0x3f	; 63
    1084:	f8 94       	cli
    1086:	de bf       	out	0x3e, r29	; 62
    1088:	0f be       	out	0x3f, r0	; 63
    108a:	cd bf       	out	0x3d, r28	; 61
    108c:	4c 01       	movw	r8, r24
    108e:	3b 01       	movw	r6, r22
    1090:	2a 01       	movw	r4, r20
    1092:	19 01       	movw	r2, r18
	float vmax_neg_droite;
	float vzero_pos_droite;
	float vzero_neg_droite;

	// duty cycle a zero
	OCR1A = 0;
    1094:	1b bc       	out	0x2b, r1	; 43
    1096:	1a bc       	out	0x2a, r1	; 42
	OCR1B = 0;
    1098:	19 bc       	out	0x29, r1	; 41
    109a:	18 bc       	out	0x28, r1	; 40

	/********************* CALIBRATION Vmax+ ********************************/
	PORTD |= (1 << DIR_G1)| (0 << DIR_G2) | (1 << DIR_D1)| (0 << DIR_D2);
    109c:	e2 e3       	ldi	r30, 0x32	; 50
    109e:	f0 e0       	ldi	r31, 0x00	; 0
    10a0:	80 81       	ld	r24, Z
    10a2:	84 64       	ori	r24, 0x44	; 68
    10a4:	80 83       	st	Z, r24
	PORTA |= (1 << CAL); 
    10a6:	eb e3       	ldi	r30, 0x3B	; 59
    10a8:	f0 e0       	ldi	r31, 0x00	; 0
    10aa:	80 81       	ld	r24, Z
    10ac:	80 61       	ori	r24, 0x10	; 16
    10ae:	80 83       	st	Z, r24

	while(FLAG_CAL_READY != 1)
    10b0:	80 91 68 03 	lds	r24, 0x0368
    10b4:	81 30       	cpi	r24, 0x01	; 1
    10b6:	e1 f7       	brne	.-8      	; 0x10b0 <calibre_moteurs+0x58>
	{
		; // attente 50ms
	}

	FLAG_CAL_READY = 0;
    10b8:	10 92 68 03 	sts	0x0368, r1
	reset_adc_variables();
    10bc:	0e 94 1d 08 	call	0x103a	; 0x103a <reset_adc_variables>

	while(nb_samples_gauche < CAL_SAMPLES && nb_samples_droite < CAL_SAMPLES)
    10c0:	80 91 42 02 	lds	r24, 0x0242
    10c4:	89 31       	cpi	r24, 0x19	; 25
    10c6:	20 f4       	brcc	.+8      	; 0x10d0 <calibre_moteurs+0x78>
    10c8:	80 91 52 02 	lds	r24, 0x0252
    10cc:	89 31       	cpi	r24, 0x19	; 25
    10ce:	c0 f3       	brcs	.-16     	; 0x10c0 <calibre_moteurs+0x68>
	{
		; // accumulation d'echantillons
	}

	// calcule la moyenne des echantillons
	average_adc_samples(&vmax_pos_gauche, &vmax_pos_droite);
    10d0:	ce 01       	movw	r24, r28
    10d2:	01 96       	adiw	r24, 0x01	; 1
    10d4:	be 01       	movw	r22, r28
    10d6:	6f 5e       	subi	r22, 0xEF	; 239
    10d8:	7f 4f       	sbci	r23, 0xFF	; 255
    10da:	0e 94 ab 07 	call	0xf56	; 0xf56 <average_adc_samples>


	/********************* CALIBRATION Vzero+ ********************************/
	PORTD |= (1 << DIR_G1)  | (1 << DIR_D1);
    10de:	e2 e3       	ldi	r30, 0x32	; 50
    10e0:	f0 e0       	ldi	r31, 0x00	; 0
    10e2:	80 81       	ld	r24, Z
    10e4:	84 64       	ori	r24, 0x44	; 68
    10e6:	80 83       	st	Z, r24
	PORTD &= ~(1 << DIR_G2) | ~(1 << DIR_D2) | ~(1 << PWM_G) | ~(1 << PWM_D);
    10e8:	80 81       	ld	r24, Z
    10ea:	80 83       	st	Z, r24
	PORTA &= ~(1 << CAL);
    10ec:	eb e3       	ldi	r30, 0x3B	; 59
    10ee:	f0 e0       	ldi	r31, 0x00	; 0
    10f0:	80 81       	ld	r24, Z
    10f2:	8f 7e       	andi	r24, 0xEF	; 239
    10f4:	80 83       	st	Z, r24


	while(FLAG_CAL_READY != 1)
    10f6:	80 91 68 03 	lds	r24, 0x0368
    10fa:	81 30       	cpi	r24, 0x01	; 1
    10fc:	e1 f7       	brne	.-8      	; 0x10f6 <calibre_moteurs+0x9e>
	{
		; // attente 50ms
	}

	FLAG_CAL_READY = 0;
    10fe:	10 92 68 03 	sts	0x0368, r1
	reset_adc_variables();
    1102:	0e 94 1d 08 	call	0x103a	; 0x103a <reset_adc_variables>

	while(nb_samples_gauche < CAL_SAMPLES && nb_samples_droite < CAL_SAMPLES)
    1106:	80 91 42 02 	lds	r24, 0x0242
    110a:	89 31       	cpi	r24, 0x19	; 25
    110c:	20 f4       	brcc	.+8      	; 0x1116 <calibre_moteurs+0xbe>
    110e:	80 91 52 02 	lds	r24, 0x0252
    1112:	89 31       	cpi	r24, 0x19	; 25
    1114:	c0 f3       	brcs	.-16     	; 0x1106 <calibre_moteurs+0xae>
	{
		; // accumulation d'echantillons
	}

	// calcule la moyenne des echantillons
	average_adc_samples(&vzero_pos_gauche, &vzero_pos_droite);
    1116:	ce 01       	movw	r24, r28
    1118:	09 96       	adiw	r24, 0x09	; 9
    111a:	be 01       	movw	r22, r28
    111c:	67 5e       	subi	r22, 0xE7	; 231
    111e:	7f 4f       	sbci	r23, 0xFF	; 255
    1120:	0e 94 ab 07 	call	0xf56	; 0xf56 <average_adc_samples>


	/********************* CALIBRATION Vmax- ********************************/
	PORTD |= (1 << DIR_G2) | (1 << DIR_D2);
    1124:	e2 e3       	ldi	r30, 0x32	; 50
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	88 68       	ori	r24, 0x88	; 136
    112c:	80 83       	st	Z, r24
	PORTD &= ~(1 << DIR_G1) | ~(1 << DIR_D1) | ~(1 << PWM_G) | ~(1 << PWM_D);
    112e:	80 81       	ld	r24, Z
    1130:	80 83       	st	Z, r24
	PORTA |= (1 << CAL);
    1132:	eb e3       	ldi	r30, 0x3B	; 59
    1134:	f0 e0       	ldi	r31, 0x00	; 0
    1136:	80 81       	ld	r24, Z
    1138:	80 61       	ori	r24, 0x10	; 16
    113a:	80 83       	st	Z, r24

	while(FLAG_CAL_READY != 1)
    113c:	80 91 68 03 	lds	r24, 0x0368
    1140:	81 30       	cpi	r24, 0x01	; 1
    1142:	e1 f7       	brne	.-8      	; 0x113c <calibre_moteurs+0xe4>
	{
		;	// attente 50ms
	}

	FLAG_CAL_READY = 0;
    1144:	10 92 68 03 	sts	0x0368, r1
	reset_adc_variables();
    1148:	0e 94 1d 08 	call	0x103a	; 0x103a <reset_adc_variables>

	while(nb_samples_gauche < CAL_SAMPLES && nb_samples_droite < CAL_SAMPLES)
    114c:	80 91 42 02 	lds	r24, 0x0242
    1150:	89 31       	cpi	r24, 0x19	; 25
    1152:	20 f4       	brcc	.+8      	; 0x115c <calibre_moteurs+0x104>
    1154:	80 91 52 02 	lds	r24, 0x0252
    1158:	89 31       	cpi	r24, 0x19	; 25
    115a:	c0 f3       	brcs	.-16     	; 0x114c <calibre_moteurs+0xf4>
	{
		; // accumulation d'echantillons
	}

	// calcule la moyenne des echantillons
	average_adc_samples(&vmax_neg_gauche, &vmax_neg_droite);
    115c:	ce 01       	movw	r24, r28
    115e:	05 96       	adiw	r24, 0x05	; 5
    1160:	be 01       	movw	r22, r28
    1162:	6b 5e       	subi	r22, 0xEB	; 235
    1164:	7f 4f       	sbci	r23, 0xFF	; 255
    1166:	0e 94 ab 07 	call	0xf56	; 0xf56 <average_adc_samples>


	/********************* CALIBRATION Vzero- ********************************/
	PORTD |= (1 << DIR_G2) |  (1 << DIR_D2);
    116a:	e2 e3       	ldi	r30, 0x32	; 50
    116c:	f0 e0       	ldi	r31, 0x00	; 0
    116e:	80 81       	ld	r24, Z
    1170:	88 68       	ori	r24, 0x88	; 136
    1172:	80 83       	st	Z, r24
	PORTD &= ~(1 << DIR_G1) | ~(1 << DIR_D1) | ~(1 << PWM_G) | ~(1 << PWM_D);
    1174:	80 81       	ld	r24, Z
    1176:	80 83       	st	Z, r24
	PORTA &= ~(1 << CAL);
    1178:	eb e3       	ldi	r30, 0x3B	; 59
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	8f 7e       	andi	r24, 0xEF	; 239
    1180:	80 83       	st	Z, r24

	while(FLAG_CAL_READY != 1)
    1182:	80 91 68 03 	lds	r24, 0x0368
    1186:	81 30       	cpi	r24, 0x01	; 1
    1188:	e1 f7       	brne	.-8      	; 0x1182 <calibre_moteurs+0x12a>
	{
		; // attente 50ms
	}

	FLAG_CAL_READY = 0;
    118a:	10 92 68 03 	sts	0x0368, r1
	reset_adc_variables();
    118e:	0e 94 1d 08 	call	0x103a	; 0x103a <reset_adc_variables>

	while(nb_samples_gauche < CAL_SAMPLES && nb_samples_droite < CAL_SAMPLES)
    1192:	80 91 42 02 	lds	r24, 0x0242
    1196:	89 31       	cpi	r24, 0x19	; 25
    1198:	20 f4       	brcc	.+8      	; 0x11a2 <calibre_moteurs+0x14a>
    119a:	80 91 52 02 	lds	r24, 0x0252
    119e:	89 31       	cpi	r24, 0x19	; 25
    11a0:	c0 f3       	brcs	.-16     	; 0x1192 <calibre_moteurs+0x13a>
	{
		; // accumulation d'echantillons
	}

	// calcule la moyenne des echantillons
	average_adc_samples(&vzero_neg_gauche, &vzero_neg_droite);
    11a2:	ce 01       	movw	r24, r28
    11a4:	0d 96       	adiw	r24, 0x0d	; 13
    11a6:	be 01       	movw	r22, r28
    11a8:	63 5e       	subi	r22, 0xE3	; 227
    11aa:	7f 4f       	sbci	r23, 0xFF	; 255
    11ac:	0e 94 ab 07 	call	0xf56	; 0xf56 <average_adc_samples>

	// assignation des valeurs mesurees
	*vmpg = vmax_pos_gauche;
    11b0:	89 81       	ldd	r24, Y+1	; 0x01
    11b2:	9a 81       	ldd	r25, Y+2	; 0x02
    11b4:	ab 81       	ldd	r26, Y+3	; 0x03
    11b6:	bc 81       	ldd	r27, Y+4	; 0x04
    11b8:	f4 01       	movw	r30, r8
    11ba:	80 83       	st	Z, r24
    11bc:	91 83       	std	Z+1, r25	; 0x01
    11be:	a2 83       	std	Z+2, r26	; 0x02
    11c0:	b3 83       	std	Z+3, r27	; 0x03
	*vmng = vmax_neg_gauche;
    11c2:	8d 81       	ldd	r24, Y+5	; 0x05
    11c4:	9e 81       	ldd	r25, Y+6	; 0x06
    11c6:	af 81       	ldd	r26, Y+7	; 0x07
    11c8:	b8 85       	ldd	r27, Y+8	; 0x08
    11ca:	f3 01       	movw	r30, r6
    11cc:	80 83       	st	Z, r24
    11ce:	91 83       	std	Z+1, r25	; 0x01
    11d0:	a2 83       	std	Z+2, r26	; 0x02
    11d2:	b3 83       	std	Z+3, r27	; 0x03
	*vzpg = vzero_pos_gauche;
    11d4:	89 85       	ldd	r24, Y+9	; 0x09
    11d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    11d8:	ab 85       	ldd	r26, Y+11	; 0x0b
    11da:	bc 85       	ldd	r27, Y+12	; 0x0c
    11dc:	f2 01       	movw	r30, r4
    11de:	80 83       	st	Z, r24
    11e0:	91 83       	std	Z+1, r25	; 0x01
    11e2:	a2 83       	std	Z+2, r26	; 0x02
    11e4:	b3 83       	std	Z+3, r27	; 0x03
	*vzng = vzero_neg_gauche;
    11e6:	8d 85       	ldd	r24, Y+13	; 0x0d
    11e8:	9e 85       	ldd	r25, Y+14	; 0x0e
    11ea:	af 85       	ldd	r26, Y+15	; 0x0f
    11ec:	b8 89       	ldd	r27, Y+16	; 0x10
    11ee:	f1 01       	movw	r30, r2
    11f0:	80 83       	st	Z, r24
    11f2:	91 83       	std	Z+1, r25	; 0x01
    11f4:	a2 83       	std	Z+2, r26	; 0x02
    11f6:	b3 83       	std	Z+3, r27	; 0x03
	*vmpd = vmax_pos_droite;
    11f8:	89 89       	ldd	r24, Y+17	; 0x11
    11fa:	9a 89       	ldd	r25, Y+18	; 0x12
    11fc:	ab 89       	ldd	r26, Y+19	; 0x13
    11fe:	bc 89       	ldd	r27, Y+20	; 0x14
    1200:	f8 01       	movw	r30, r16
    1202:	80 83       	st	Z, r24
    1204:	91 83       	std	Z+1, r25	; 0x01
    1206:	a2 83       	std	Z+2, r26	; 0x02
    1208:	b3 83       	std	Z+3, r27	; 0x03
	*vmnd = vmax_neg_droite;
    120a:	8d 89       	ldd	r24, Y+21	; 0x15
    120c:	9e 89       	ldd	r25, Y+22	; 0x16
    120e:	af 89       	ldd	r26, Y+23	; 0x17
    1210:	b8 8d       	ldd	r27, Y+24	; 0x18
    1212:	f7 01       	movw	r30, r14
    1214:	80 83       	st	Z, r24
    1216:	91 83       	std	Z+1, r25	; 0x01
    1218:	a2 83       	std	Z+2, r26	; 0x02
    121a:	b3 83       	std	Z+3, r27	; 0x03
	*vzpd = vzero_pos_droite;
    121c:	89 8d       	ldd	r24, Y+25	; 0x19
    121e:	9a 8d       	ldd	r25, Y+26	; 0x1a
    1220:	ab 8d       	ldd	r26, Y+27	; 0x1b
    1222:	bc 8d       	ldd	r27, Y+28	; 0x1c
    1224:	f6 01       	movw	r30, r12
    1226:	80 83       	st	Z, r24
    1228:	91 83       	std	Z+1, r25	; 0x01
    122a:	a2 83       	std	Z+2, r26	; 0x02
    122c:	b3 83       	std	Z+3, r27	; 0x03
	*vznd = vzero_neg_droite;
    122e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1230:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1232:	af 8d       	ldd	r26, Y+31	; 0x1f
    1234:	b8 a1       	ldd	r27, Y+32	; 0x20
    1236:	f5 01       	movw	r30, r10
    1238:	80 83       	st	Z, r24
    123a:	91 83       	std	Z+1, r25	; 0x01
    123c:	a2 83       	std	Z+2, r26	; 0x02
    123e:	b3 83       	std	Z+3, r27	; 0x03
}
    1240:	a0 96       	adiw	r28, 0x20	; 32
    1242:	0f b6       	in	r0, 0x3f	; 63
    1244:	f8 94       	cli
    1246:	de bf       	out	0x3e, r29	; 62
    1248:	0f be       	out	0x3f, r0	; 63
    124a:	cd bf       	out	0x3d, r28	; 61
    124c:	cf 91       	pop	r28
    124e:	df 91       	pop	r29
    1250:	1f 91       	pop	r17
    1252:	0f 91       	pop	r16
    1254:	ff 90       	pop	r15
    1256:	ef 90       	pop	r14
    1258:	df 90       	pop	r13
    125a:	cf 90       	pop	r12
    125c:	bf 90       	pop	r11
    125e:	af 90       	pop	r10
    1260:	9f 90       	pop	r9
    1262:	8f 90       	pop	r8
    1264:	7f 90       	pop	r7
    1266:	6f 90       	pop	r6
    1268:	5f 90       	pop	r5
    126a:	4f 90       	pop	r4
    126c:	3f 90       	pop	r3
    126e:	2f 90       	pop	r2
    1270:	08 95       	ret

00001272 <init_i2c>:
 * traitement par interruption 10 kHz sans addresse slave prescaler = 1
 */
void init_i2c(void)
{
	// 198
	TWBR = 0xC6;
    1272:	86 ec       	ldi	r24, 0xC6	; 198
    1274:	80 b9       	out	0x00, r24	; 0
	TWSR = ~((1 << TWPS1) | (1 << TWPS0));
    1276:	8c ef       	ldi	r24, 0xFC	; 252
    1278:	81 b9       	out	0x01, r24	; 1
	TWDR = 0xFF;
    127a:	8f ef       	ldi	r24, 0xFF	; 255
    127c:	83 b9       	out	0x03, r24	; 3
	TWCR = (0 << TWINT) | (0 << TWEA) | (0 << TWSTA) | (0 << TWSTO) | (0 << TWWC) | (1 << TWEN) | (0 << TWIE);
    127e:	84 e0       	ldi	r24, 0x04	; 4
    1280:	86 bf       	out	0x36, r24	; 54
}
    1282:	08 95       	ret

00001284 <putDataOutBuf>:
/******************************************************************************
 * Insérer dans le buffer out
 *****************************************************************************/
void putDataOutBuf(u08 data){

	CircularBufferOutEnd++;
    1284:	90 91 21 02 	lds	r25, 0x0221
    1288:	9f 5f       	subi	r25, 0xFF	; 255
	i2c_counter++;
    128a:	20 91 d7 01 	lds	r18, 0x01D7
    128e:	30 91 d8 01 	lds	r19, 0x01D8
    1292:	2f 5f       	subi	r18, 0xFF	; 255
    1294:	3f 4f       	sbci	r19, 0xFF	; 255
    1296:	30 93 d8 01 	sts	0x01D8, r19
    129a:	20 93 d7 01 	sts	0x01D7, r18
	CircularBufferOutEnd %= CIRCULAR_BUFFER_SIZE;
    129e:	9f 71       	andi	r25, 0x1F	; 31
    12a0:	90 93 21 02 	sts	0x0221, r25
	CircularBufferOut[CircularBufferOutEnd] = data;
    12a4:	e2 e2       	ldi	r30, 0x22	; 34
    12a6:	f2 e0       	ldi	r31, 0x02	; 2
    12a8:	e9 0f       	add	r30, r25
    12aa:	f1 1d       	adc	r31, r1
    12ac:	80 83       	st	Z, r24

}
    12ae:	08 95       	ret

000012b0 <getDataOutBuf>:
 * Retirer du buffer out
 *****************************************************************************/
u08 getDataOutBuf(void){

	CircularBufferOutIndex++;
	CircularBufferOutIndex %= CIRCULAR_BUFFER_SIZE;
    12b0:	80 91 43 02 	lds	r24, 0x0243
    12b4:	8f 5f       	subi	r24, 0xFF	; 255
    12b6:	8f 71       	andi	r24, 0x1F	; 31
    12b8:	80 93 43 02 	sts	0x0243, r24
	i2c_counter--;
    12bc:	20 91 d7 01 	lds	r18, 0x01D7
    12c0:	30 91 d8 01 	lds	r19, 0x01D8
    12c4:	21 50       	subi	r18, 0x01	; 1
    12c6:	30 40       	sbci	r19, 0x00	; 0
    12c8:	30 93 d8 01 	sts	0x01D8, r19
    12cc:	20 93 d7 01 	sts	0x01D7, r18
    12d0:	e2 e2       	ldi	r30, 0x22	; 34
    12d2:	f2 e0       	ldi	r31, 0x02	; 2
    12d4:	e8 0f       	add	r30, r24
    12d6:	f1 1d       	adc	r31, r1
	return (u08)CircularBufferOut[CircularBufferOutIndex];

}
    12d8:	80 81       	ld	r24, Z
    12da:	08 95       	ret

000012dc <putDataInBuf>:
 * Insérer dans le buffer in
 *****************************************************************************/
void putDataInBuf(u08 * ptr){

	CircularBufferInEnd++;
	CircularBufferInEnd %= CIRCULAR_BUFFER_SIZE;
    12dc:	e0 91 4a 02 	lds	r30, 0x024A
    12e0:	ef 5f       	subi	r30, 0xFF	; 255
    12e2:	ef 71       	andi	r30, 0x1F	; 31
    12e4:	e0 93 4a 02 	sts	0x024A, r30
	CircularBufferIn[CircularBufferInEnd] = ptr;
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	ee 0f       	add	r30, r30
    12ec:	ff 1f       	adc	r31, r31
    12ee:	e5 52       	subi	r30, 0x25	; 37
    12f0:	fe 4f       	sbci	r31, 0xFE	; 254
    12f2:	91 83       	std	Z+1, r25	; 0x01
    12f4:	80 83       	st	Z, r24

}
    12f6:	08 95       	ret

000012f8 <getDataInBuf>:
 * Retirer du buffer in
 *****************************************************************************/
u08 * getDataInBuf(void){

	CircularBufferInIndex++;
	CircularBufferInIndex %= CIRCULAR_BUFFER_SIZE;
    12f8:	e0 91 4d 02 	lds	r30, 0x024D
    12fc:	ef 5f       	subi	r30, 0xFF	; 255
    12fe:	ef 71       	andi	r30, 0x1F	; 31
    1300:	e0 93 4d 02 	sts	0x024D, r30
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	ee 0f       	add	r30, r30
    1308:	ff 1f       	adc	r31, r31
    130a:	e5 52       	subi	r30, 0x25	; 37
    130c:	fe 4f       	sbci	r31, 0xFE	; 254
	return CircularBufferIn[CircularBufferInIndex];

}
    130e:	80 81       	ld	r24, Z
    1310:	91 81       	ldd	r25, Z+1	; 0x01
    1312:	08 95       	ret

00001314 <twiWrite>:
/******************************************************************************
 * Écrire sur le bus twi
 *****************************************************************************/
void twiWrite(u08 address, u08 registre, u08 data){

	cli();
    1314:	f8 94       	cli
	/*
		Insérer ici le code pour lancer une écriture dur le bus twi
	*/
	sei();
    1316:	78 94       	sei

}
    1318:	08 95       	ret

0000131a <twiRead>:
/******************************************************************************
 * lire sur le bus
 *****************************************************************************/
void twiRead(u08 address, u08 registre, u08 *ptr){

	cli();
    131a:	f8 94       	cli
	/*
		Insérer ici le code pour lancer une écriture dur le bus twi
	*/	
	sei();
    131c:	78 94       	sei
}
    131e:	08 95       	ret

00001320 <__vector_19>:


/******************************************************************************
 *
 *****************************************************************************/
ISR(TWI_vect) {
    1320:	1f 92       	push	r1
    1322:	0f 92       	push	r0
    1324:	0f b6       	in	r0, 0x3f	; 63
    1326:	0f 92       	push	r0
    1328:	11 24       	eor	r1, r1
    132a:	8f 93       	push	r24

	u08 status  = TWSR & 0xF8;
    132c:	81 b1       	in	r24, 0x01	; 1
			/*
				Cette partie de code ne devrait pas être utile :)
			*/
			break;
	}
}
    132e:	8f 91       	pop	r24
    1330:	0f 90       	pop	r0
    1332:	0f be       	out	0x3f, r0	; 63
    1334:	0f 90       	pop	r0
    1336:	1f 90       	pop	r1
    1338:	18 95       	reti

0000133a <__fixunssfsi>:
    133a:	ef 92       	push	r14
    133c:	ff 92       	push	r15
    133e:	0f 93       	push	r16
    1340:	1f 93       	push	r17
    1342:	7b 01       	movw	r14, r22
    1344:	8c 01       	movw	r16, r24
    1346:	20 e0       	ldi	r18, 0x00	; 0
    1348:	30 e0       	ldi	r19, 0x00	; 0
    134a:	40 e0       	ldi	r20, 0x00	; 0
    134c:	5f e4       	ldi	r21, 0x4F	; 79
    134e:	0e 94 49 0d 	call	0x1a92	; 0x1a92 <__gesf2>
    1352:	88 23       	and	r24, r24
    1354:	8c f0       	brlt	.+34     	; 0x1378 <__fixunssfsi+0x3e>
    1356:	c8 01       	movw	r24, r16
    1358:	b7 01       	movw	r22, r14
    135a:	20 e0       	ldi	r18, 0x00	; 0
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	40 e0       	ldi	r20, 0x00	; 0
    1360:	5f e4       	ldi	r21, 0x4F	; 79
    1362:	0e 94 15 0b 	call	0x162a	; 0x162a <__subsf3>
    1366:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <__fixsfsi>
    136a:	9b 01       	movw	r18, r22
    136c:	ac 01       	movw	r20, r24
    136e:	20 50       	subi	r18, 0x00	; 0
    1370:	30 40       	sbci	r19, 0x00	; 0
    1372:	40 40       	sbci	r20, 0x00	; 0
    1374:	50 48       	sbci	r21, 0x80	; 128
    1376:	06 c0       	rjmp	.+12     	; 0x1384 <__fixunssfsi+0x4a>
    1378:	c8 01       	movw	r24, r16
    137a:	b7 01       	movw	r22, r14
    137c:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <__fixsfsi>
    1380:	9b 01       	movw	r18, r22
    1382:	ac 01       	movw	r20, r24
    1384:	b9 01       	movw	r22, r18
    1386:	ca 01       	movw	r24, r20
    1388:	1f 91       	pop	r17
    138a:	0f 91       	pop	r16
    138c:	ff 90       	pop	r15
    138e:	ef 90       	pop	r14
    1390:	08 95       	ret

00001392 <_fpadd_parts>:
    1392:	a0 e0       	ldi	r26, 0x00	; 0
    1394:	b0 e0       	ldi	r27, 0x00	; 0
    1396:	ef ec       	ldi	r30, 0xCF	; 207
    1398:	f9 e0       	ldi	r31, 0x09	; 9
    139a:	0c 94 f9 10 	jmp	0x21f2	; 0x21f2 <__prologue_saves__>
    139e:	dc 01       	movw	r26, r24
    13a0:	2b 01       	movw	r4, r22
    13a2:	fa 01       	movw	r30, r20
    13a4:	9c 91       	ld	r25, X
    13a6:	92 30       	cpi	r25, 0x02	; 2
    13a8:	08 f4       	brcc	.+2      	; 0x13ac <_fpadd_parts+0x1a>
    13aa:	39 c1       	rjmp	.+626    	; 0x161e <_fpadd_parts+0x28c>
    13ac:	eb 01       	movw	r28, r22
    13ae:	88 81       	ld	r24, Y
    13b0:	82 30       	cpi	r24, 0x02	; 2
    13b2:	08 f4       	brcc	.+2      	; 0x13b6 <_fpadd_parts+0x24>
    13b4:	33 c1       	rjmp	.+614    	; 0x161c <_fpadd_parts+0x28a>
    13b6:	94 30       	cpi	r25, 0x04	; 4
    13b8:	69 f4       	brne	.+26     	; 0x13d4 <_fpadd_parts+0x42>
    13ba:	84 30       	cpi	r24, 0x04	; 4
    13bc:	09 f0       	breq	.+2      	; 0x13c0 <_fpadd_parts+0x2e>
    13be:	2f c1       	rjmp	.+606    	; 0x161e <_fpadd_parts+0x28c>
    13c0:	11 96       	adiw	r26, 0x01	; 1
    13c2:	9c 91       	ld	r25, X
    13c4:	11 97       	sbiw	r26, 0x01	; 1
    13c6:	89 81       	ldd	r24, Y+1	; 0x01
    13c8:	98 17       	cp	r25, r24
    13ca:	09 f4       	brne	.+2      	; 0x13ce <_fpadd_parts+0x3c>
    13cc:	28 c1       	rjmp	.+592    	; 0x161e <_fpadd_parts+0x28c>
    13ce:	a5 e8       	ldi	r26, 0x85	; 133
    13d0:	b0 e0       	ldi	r27, 0x00	; 0
    13d2:	25 c1       	rjmp	.+586    	; 0x161e <_fpadd_parts+0x28c>
    13d4:	84 30       	cpi	r24, 0x04	; 4
    13d6:	09 f4       	brne	.+2      	; 0x13da <_fpadd_parts+0x48>
    13d8:	21 c1       	rjmp	.+578    	; 0x161c <_fpadd_parts+0x28a>
    13da:	82 30       	cpi	r24, 0x02	; 2
    13dc:	a9 f4       	brne	.+42     	; 0x1408 <_fpadd_parts+0x76>
    13de:	92 30       	cpi	r25, 0x02	; 2
    13e0:	09 f0       	breq	.+2      	; 0x13e4 <_fpadd_parts+0x52>
    13e2:	1d c1       	rjmp	.+570    	; 0x161e <_fpadd_parts+0x28c>
    13e4:	9a 01       	movw	r18, r20
    13e6:	ad 01       	movw	r20, r26
    13e8:	88 e0       	ldi	r24, 0x08	; 8
    13ea:	ea 01       	movw	r28, r20
    13ec:	09 90       	ld	r0, Y+
    13ee:	ae 01       	movw	r20, r28
    13f0:	e9 01       	movw	r28, r18
    13f2:	09 92       	st	Y+, r0
    13f4:	9e 01       	movw	r18, r28
    13f6:	81 50       	subi	r24, 0x01	; 1
    13f8:	c1 f7       	brne	.-16     	; 0x13ea <_fpadd_parts+0x58>
    13fa:	e2 01       	movw	r28, r4
    13fc:	89 81       	ldd	r24, Y+1	; 0x01
    13fe:	11 96       	adiw	r26, 0x01	; 1
    1400:	9c 91       	ld	r25, X
    1402:	89 23       	and	r24, r25
    1404:	81 83       	std	Z+1, r24	; 0x01
    1406:	08 c1       	rjmp	.+528    	; 0x1618 <_fpadd_parts+0x286>
    1408:	92 30       	cpi	r25, 0x02	; 2
    140a:	09 f4       	brne	.+2      	; 0x140e <_fpadd_parts+0x7c>
    140c:	07 c1       	rjmp	.+526    	; 0x161c <_fpadd_parts+0x28a>
    140e:	12 96       	adiw	r26, 0x02	; 2
    1410:	2d 90       	ld	r2, X+
    1412:	3c 90       	ld	r3, X
    1414:	13 97       	sbiw	r26, 0x03	; 3
    1416:	eb 01       	movw	r28, r22
    1418:	8a 81       	ldd	r24, Y+2	; 0x02
    141a:	9b 81       	ldd	r25, Y+3	; 0x03
    141c:	14 96       	adiw	r26, 0x04	; 4
    141e:	ad 90       	ld	r10, X+
    1420:	bd 90       	ld	r11, X+
    1422:	cd 90       	ld	r12, X+
    1424:	dc 90       	ld	r13, X
    1426:	17 97       	sbiw	r26, 0x07	; 7
    1428:	ec 80       	ldd	r14, Y+4	; 0x04
    142a:	fd 80       	ldd	r15, Y+5	; 0x05
    142c:	0e 81       	ldd	r16, Y+6	; 0x06
    142e:	1f 81       	ldd	r17, Y+7	; 0x07
    1430:	91 01       	movw	r18, r2
    1432:	28 1b       	sub	r18, r24
    1434:	39 0b       	sbc	r19, r25
    1436:	b9 01       	movw	r22, r18
    1438:	37 ff       	sbrs	r19, 7
    143a:	04 c0       	rjmp	.+8      	; 0x1444 <_fpadd_parts+0xb2>
    143c:	66 27       	eor	r22, r22
    143e:	77 27       	eor	r23, r23
    1440:	62 1b       	sub	r22, r18
    1442:	73 0b       	sbc	r23, r19
    1444:	60 32       	cpi	r22, 0x20	; 32
    1446:	71 05       	cpc	r23, r1
    1448:	0c f0       	brlt	.+2      	; 0x144c <_fpadd_parts+0xba>
    144a:	61 c0       	rjmp	.+194    	; 0x150e <_fpadd_parts+0x17c>
    144c:	12 16       	cp	r1, r18
    144e:	13 06       	cpc	r1, r19
    1450:	6c f5       	brge	.+90     	; 0x14ac <_fpadd_parts+0x11a>
    1452:	37 01       	movw	r6, r14
    1454:	48 01       	movw	r8, r16
    1456:	06 2e       	mov	r0, r22
    1458:	04 c0       	rjmp	.+8      	; 0x1462 <_fpadd_parts+0xd0>
    145a:	96 94       	lsr	r9
    145c:	87 94       	ror	r8
    145e:	77 94       	ror	r7
    1460:	67 94       	ror	r6
    1462:	0a 94       	dec	r0
    1464:	d2 f7       	brpl	.-12     	; 0x145a <_fpadd_parts+0xc8>
    1466:	21 e0       	ldi	r18, 0x01	; 1
    1468:	30 e0       	ldi	r19, 0x00	; 0
    146a:	40 e0       	ldi	r20, 0x00	; 0
    146c:	50 e0       	ldi	r21, 0x00	; 0
    146e:	04 c0       	rjmp	.+8      	; 0x1478 <_fpadd_parts+0xe6>
    1470:	22 0f       	add	r18, r18
    1472:	33 1f       	adc	r19, r19
    1474:	44 1f       	adc	r20, r20
    1476:	55 1f       	adc	r21, r21
    1478:	6a 95       	dec	r22
    147a:	d2 f7       	brpl	.-12     	; 0x1470 <_fpadd_parts+0xde>
    147c:	21 50       	subi	r18, 0x01	; 1
    147e:	30 40       	sbci	r19, 0x00	; 0
    1480:	40 40       	sbci	r20, 0x00	; 0
    1482:	50 40       	sbci	r21, 0x00	; 0
    1484:	2e 21       	and	r18, r14
    1486:	3f 21       	and	r19, r15
    1488:	40 23       	and	r20, r16
    148a:	51 23       	and	r21, r17
    148c:	21 15       	cp	r18, r1
    148e:	31 05       	cpc	r19, r1
    1490:	41 05       	cpc	r20, r1
    1492:	51 05       	cpc	r21, r1
    1494:	21 f0       	breq	.+8      	; 0x149e <_fpadd_parts+0x10c>
    1496:	21 e0       	ldi	r18, 0x01	; 1
    1498:	30 e0       	ldi	r19, 0x00	; 0
    149a:	40 e0       	ldi	r20, 0x00	; 0
    149c:	50 e0       	ldi	r21, 0x00	; 0
    149e:	79 01       	movw	r14, r18
    14a0:	8a 01       	movw	r16, r20
    14a2:	e6 28       	or	r14, r6
    14a4:	f7 28       	or	r15, r7
    14a6:	08 29       	or	r16, r8
    14a8:	19 29       	or	r17, r9
    14aa:	3c c0       	rjmp	.+120    	; 0x1524 <_fpadd_parts+0x192>
    14ac:	23 2b       	or	r18, r19
    14ae:	d1 f1       	breq	.+116    	; 0x1524 <_fpadd_parts+0x192>
    14b0:	26 0e       	add	r2, r22
    14b2:	37 1e       	adc	r3, r23
    14b4:	35 01       	movw	r6, r10
    14b6:	46 01       	movw	r8, r12
    14b8:	06 2e       	mov	r0, r22
    14ba:	04 c0       	rjmp	.+8      	; 0x14c4 <_fpadd_parts+0x132>
    14bc:	96 94       	lsr	r9
    14be:	87 94       	ror	r8
    14c0:	77 94       	ror	r7
    14c2:	67 94       	ror	r6
    14c4:	0a 94       	dec	r0
    14c6:	d2 f7       	brpl	.-12     	; 0x14bc <_fpadd_parts+0x12a>
    14c8:	21 e0       	ldi	r18, 0x01	; 1
    14ca:	30 e0       	ldi	r19, 0x00	; 0
    14cc:	40 e0       	ldi	r20, 0x00	; 0
    14ce:	50 e0       	ldi	r21, 0x00	; 0
    14d0:	04 c0       	rjmp	.+8      	; 0x14da <_fpadd_parts+0x148>
    14d2:	22 0f       	add	r18, r18
    14d4:	33 1f       	adc	r19, r19
    14d6:	44 1f       	adc	r20, r20
    14d8:	55 1f       	adc	r21, r21
    14da:	6a 95       	dec	r22
    14dc:	d2 f7       	brpl	.-12     	; 0x14d2 <_fpadd_parts+0x140>
    14de:	21 50       	subi	r18, 0x01	; 1
    14e0:	30 40       	sbci	r19, 0x00	; 0
    14e2:	40 40       	sbci	r20, 0x00	; 0
    14e4:	50 40       	sbci	r21, 0x00	; 0
    14e6:	2a 21       	and	r18, r10
    14e8:	3b 21       	and	r19, r11
    14ea:	4c 21       	and	r20, r12
    14ec:	5d 21       	and	r21, r13
    14ee:	21 15       	cp	r18, r1
    14f0:	31 05       	cpc	r19, r1
    14f2:	41 05       	cpc	r20, r1
    14f4:	51 05       	cpc	r21, r1
    14f6:	21 f0       	breq	.+8      	; 0x1500 <_fpadd_parts+0x16e>
    14f8:	21 e0       	ldi	r18, 0x01	; 1
    14fa:	30 e0       	ldi	r19, 0x00	; 0
    14fc:	40 e0       	ldi	r20, 0x00	; 0
    14fe:	50 e0       	ldi	r21, 0x00	; 0
    1500:	59 01       	movw	r10, r18
    1502:	6a 01       	movw	r12, r20
    1504:	a6 28       	or	r10, r6
    1506:	b7 28       	or	r11, r7
    1508:	c8 28       	or	r12, r8
    150a:	d9 28       	or	r13, r9
    150c:	0b c0       	rjmp	.+22     	; 0x1524 <_fpadd_parts+0x192>
    150e:	82 15       	cp	r24, r2
    1510:	93 05       	cpc	r25, r3
    1512:	2c f0       	brlt	.+10     	; 0x151e <_fpadd_parts+0x18c>
    1514:	1c 01       	movw	r2, r24
    1516:	aa 24       	eor	r10, r10
    1518:	bb 24       	eor	r11, r11
    151a:	65 01       	movw	r12, r10
    151c:	03 c0       	rjmp	.+6      	; 0x1524 <_fpadd_parts+0x192>
    151e:	ee 24       	eor	r14, r14
    1520:	ff 24       	eor	r15, r15
    1522:	87 01       	movw	r16, r14
    1524:	11 96       	adiw	r26, 0x01	; 1
    1526:	9c 91       	ld	r25, X
    1528:	d2 01       	movw	r26, r4
    152a:	11 96       	adiw	r26, 0x01	; 1
    152c:	8c 91       	ld	r24, X
    152e:	98 17       	cp	r25, r24
    1530:	09 f4       	brne	.+2      	; 0x1534 <_fpadd_parts+0x1a2>
    1532:	45 c0       	rjmp	.+138    	; 0x15be <_fpadd_parts+0x22c>
    1534:	99 23       	and	r25, r25
    1536:	39 f0       	breq	.+14     	; 0x1546 <_fpadd_parts+0x1b4>
    1538:	a8 01       	movw	r20, r16
    153a:	97 01       	movw	r18, r14
    153c:	2a 19       	sub	r18, r10
    153e:	3b 09       	sbc	r19, r11
    1540:	4c 09       	sbc	r20, r12
    1542:	5d 09       	sbc	r21, r13
    1544:	06 c0       	rjmp	.+12     	; 0x1552 <_fpadd_parts+0x1c0>
    1546:	a6 01       	movw	r20, r12
    1548:	95 01       	movw	r18, r10
    154a:	2e 19       	sub	r18, r14
    154c:	3f 09       	sbc	r19, r15
    154e:	40 0b       	sbc	r20, r16
    1550:	51 0b       	sbc	r21, r17
    1552:	57 fd       	sbrc	r21, 7
    1554:	08 c0       	rjmp	.+16     	; 0x1566 <_fpadd_parts+0x1d4>
    1556:	11 82       	std	Z+1, r1	; 0x01
    1558:	33 82       	std	Z+3, r3	; 0x03
    155a:	22 82       	std	Z+2, r2	; 0x02
    155c:	24 83       	std	Z+4, r18	; 0x04
    155e:	35 83       	std	Z+5, r19	; 0x05
    1560:	46 83       	std	Z+6, r20	; 0x06
    1562:	57 83       	std	Z+7, r21	; 0x07
    1564:	1d c0       	rjmp	.+58     	; 0x15a0 <_fpadd_parts+0x20e>
    1566:	81 e0       	ldi	r24, 0x01	; 1
    1568:	81 83       	std	Z+1, r24	; 0x01
    156a:	33 82       	std	Z+3, r3	; 0x03
    156c:	22 82       	std	Z+2, r2	; 0x02
    156e:	88 27       	eor	r24, r24
    1570:	99 27       	eor	r25, r25
    1572:	dc 01       	movw	r26, r24
    1574:	82 1b       	sub	r24, r18
    1576:	93 0b       	sbc	r25, r19
    1578:	a4 0b       	sbc	r26, r20
    157a:	b5 0b       	sbc	r27, r21
    157c:	84 83       	std	Z+4, r24	; 0x04
    157e:	95 83       	std	Z+5, r25	; 0x05
    1580:	a6 83       	std	Z+6, r26	; 0x06
    1582:	b7 83       	std	Z+7, r27	; 0x07
    1584:	0d c0       	rjmp	.+26     	; 0x15a0 <_fpadd_parts+0x20e>
    1586:	22 0f       	add	r18, r18
    1588:	33 1f       	adc	r19, r19
    158a:	44 1f       	adc	r20, r20
    158c:	55 1f       	adc	r21, r21
    158e:	24 83       	std	Z+4, r18	; 0x04
    1590:	35 83       	std	Z+5, r19	; 0x05
    1592:	46 83       	std	Z+6, r20	; 0x06
    1594:	57 83       	std	Z+7, r21	; 0x07
    1596:	82 81       	ldd	r24, Z+2	; 0x02
    1598:	93 81       	ldd	r25, Z+3	; 0x03
    159a:	01 97       	sbiw	r24, 0x01	; 1
    159c:	93 83       	std	Z+3, r25	; 0x03
    159e:	82 83       	std	Z+2, r24	; 0x02
    15a0:	24 81       	ldd	r18, Z+4	; 0x04
    15a2:	35 81       	ldd	r19, Z+5	; 0x05
    15a4:	46 81       	ldd	r20, Z+6	; 0x06
    15a6:	57 81       	ldd	r21, Z+7	; 0x07
    15a8:	da 01       	movw	r26, r20
    15aa:	c9 01       	movw	r24, r18
    15ac:	01 97       	sbiw	r24, 0x01	; 1
    15ae:	a1 09       	sbc	r26, r1
    15b0:	b1 09       	sbc	r27, r1
    15b2:	8f 5f       	subi	r24, 0xFF	; 255
    15b4:	9f 4f       	sbci	r25, 0xFF	; 255
    15b6:	af 4f       	sbci	r26, 0xFF	; 255
    15b8:	bf 43       	sbci	r27, 0x3F	; 63
    15ba:	28 f3       	brcs	.-54     	; 0x1586 <_fpadd_parts+0x1f4>
    15bc:	0b c0       	rjmp	.+22     	; 0x15d4 <_fpadd_parts+0x242>
    15be:	91 83       	std	Z+1, r25	; 0x01
    15c0:	33 82       	std	Z+3, r3	; 0x03
    15c2:	22 82       	std	Z+2, r2	; 0x02
    15c4:	ea 0c       	add	r14, r10
    15c6:	fb 1c       	adc	r15, r11
    15c8:	0c 1d       	adc	r16, r12
    15ca:	1d 1d       	adc	r17, r13
    15cc:	e4 82       	std	Z+4, r14	; 0x04
    15ce:	f5 82       	std	Z+5, r15	; 0x05
    15d0:	06 83       	std	Z+6, r16	; 0x06
    15d2:	17 83       	std	Z+7, r17	; 0x07
    15d4:	83 e0       	ldi	r24, 0x03	; 3
    15d6:	80 83       	st	Z, r24
    15d8:	24 81       	ldd	r18, Z+4	; 0x04
    15da:	35 81       	ldd	r19, Z+5	; 0x05
    15dc:	46 81       	ldd	r20, Z+6	; 0x06
    15de:	57 81       	ldd	r21, Z+7	; 0x07
    15e0:	57 ff       	sbrs	r21, 7
    15e2:	1a c0       	rjmp	.+52     	; 0x1618 <_fpadd_parts+0x286>
    15e4:	c9 01       	movw	r24, r18
    15e6:	aa 27       	eor	r26, r26
    15e8:	97 fd       	sbrc	r25, 7
    15ea:	a0 95       	com	r26
    15ec:	ba 2f       	mov	r27, r26
    15ee:	81 70       	andi	r24, 0x01	; 1
    15f0:	90 70       	andi	r25, 0x00	; 0
    15f2:	a0 70       	andi	r26, 0x00	; 0
    15f4:	b0 70       	andi	r27, 0x00	; 0
    15f6:	56 95       	lsr	r21
    15f8:	47 95       	ror	r20
    15fa:	37 95       	ror	r19
    15fc:	27 95       	ror	r18
    15fe:	82 2b       	or	r24, r18
    1600:	93 2b       	or	r25, r19
    1602:	a4 2b       	or	r26, r20
    1604:	b5 2b       	or	r27, r21
    1606:	84 83       	std	Z+4, r24	; 0x04
    1608:	95 83       	std	Z+5, r25	; 0x05
    160a:	a6 83       	std	Z+6, r26	; 0x06
    160c:	b7 83       	std	Z+7, r27	; 0x07
    160e:	82 81       	ldd	r24, Z+2	; 0x02
    1610:	93 81       	ldd	r25, Z+3	; 0x03
    1612:	01 96       	adiw	r24, 0x01	; 1
    1614:	93 83       	std	Z+3, r25	; 0x03
    1616:	82 83       	std	Z+2, r24	; 0x02
    1618:	df 01       	movw	r26, r30
    161a:	01 c0       	rjmp	.+2      	; 0x161e <_fpadd_parts+0x28c>
    161c:	d2 01       	movw	r26, r4
    161e:	cd 01       	movw	r24, r26
    1620:	cd b7       	in	r28, 0x3d	; 61
    1622:	de b7       	in	r29, 0x3e	; 62
    1624:	e2 e1       	ldi	r30, 0x12	; 18
    1626:	0c 94 15 11 	jmp	0x222a	; 0x222a <__epilogue_restores__>

0000162a <__subsf3>:
    162a:	a0 e2       	ldi	r26, 0x20	; 32
    162c:	b0 e0       	ldi	r27, 0x00	; 0
    162e:	eb e1       	ldi	r30, 0x1B	; 27
    1630:	fb e0       	ldi	r31, 0x0B	; 11
    1632:	0c 94 05 11 	jmp	0x220a	; 0x220a <__prologue_saves__+0x18>
    1636:	69 83       	std	Y+1, r22	; 0x01
    1638:	7a 83       	std	Y+2, r23	; 0x02
    163a:	8b 83       	std	Y+3, r24	; 0x03
    163c:	9c 83       	std	Y+4, r25	; 0x04
    163e:	2d 83       	std	Y+5, r18	; 0x05
    1640:	3e 83       	std	Y+6, r19	; 0x06
    1642:	4f 83       	std	Y+7, r20	; 0x07
    1644:	58 87       	std	Y+8, r21	; 0x08
    1646:	e9 e0       	ldi	r30, 0x09	; 9
    1648:	ee 2e       	mov	r14, r30
    164a:	f1 2c       	mov	r15, r1
    164c:	ec 0e       	add	r14, r28
    164e:	fd 1e       	adc	r15, r29
    1650:	ce 01       	movw	r24, r28
    1652:	01 96       	adiw	r24, 0x01	; 1
    1654:	b7 01       	movw	r22, r14
    1656:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    165a:	8e 01       	movw	r16, r28
    165c:	0f 5e       	subi	r16, 0xEF	; 239
    165e:	1f 4f       	sbci	r17, 0xFF	; 255
    1660:	ce 01       	movw	r24, r28
    1662:	05 96       	adiw	r24, 0x05	; 5
    1664:	b8 01       	movw	r22, r16
    1666:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    166a:	8a 89       	ldd	r24, Y+18	; 0x12
    166c:	91 e0       	ldi	r25, 0x01	; 1
    166e:	89 27       	eor	r24, r25
    1670:	8a 8b       	std	Y+18, r24	; 0x12
    1672:	c7 01       	movw	r24, r14
    1674:	b8 01       	movw	r22, r16
    1676:	ae 01       	movw	r20, r28
    1678:	47 5e       	subi	r20, 0xE7	; 231
    167a:	5f 4f       	sbci	r21, 0xFF	; 255
    167c:	0e 94 c9 09 	call	0x1392	; 0x1392 <_fpadd_parts>
    1680:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <__pack_f>
    1684:	a0 96       	adiw	r28, 0x20	; 32
    1686:	e6 e0       	ldi	r30, 0x06	; 6
    1688:	0c 94 21 11 	jmp	0x2242	; 0x2242 <__epilogue_restores__+0x18>

0000168c <__addsf3>:
    168c:	a0 e2       	ldi	r26, 0x20	; 32
    168e:	b0 e0       	ldi	r27, 0x00	; 0
    1690:	ec e4       	ldi	r30, 0x4C	; 76
    1692:	fb e0       	ldi	r31, 0x0B	; 11
    1694:	0c 94 05 11 	jmp	0x220a	; 0x220a <__prologue_saves__+0x18>
    1698:	69 83       	std	Y+1, r22	; 0x01
    169a:	7a 83       	std	Y+2, r23	; 0x02
    169c:	8b 83       	std	Y+3, r24	; 0x03
    169e:	9c 83       	std	Y+4, r25	; 0x04
    16a0:	2d 83       	std	Y+5, r18	; 0x05
    16a2:	3e 83       	std	Y+6, r19	; 0x06
    16a4:	4f 83       	std	Y+7, r20	; 0x07
    16a6:	58 87       	std	Y+8, r21	; 0x08
    16a8:	f9 e0       	ldi	r31, 0x09	; 9
    16aa:	ef 2e       	mov	r14, r31
    16ac:	f1 2c       	mov	r15, r1
    16ae:	ec 0e       	add	r14, r28
    16b0:	fd 1e       	adc	r15, r29
    16b2:	ce 01       	movw	r24, r28
    16b4:	01 96       	adiw	r24, 0x01	; 1
    16b6:	b7 01       	movw	r22, r14
    16b8:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    16bc:	8e 01       	movw	r16, r28
    16be:	0f 5e       	subi	r16, 0xEF	; 239
    16c0:	1f 4f       	sbci	r17, 0xFF	; 255
    16c2:	ce 01       	movw	r24, r28
    16c4:	05 96       	adiw	r24, 0x05	; 5
    16c6:	b8 01       	movw	r22, r16
    16c8:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    16cc:	c7 01       	movw	r24, r14
    16ce:	b8 01       	movw	r22, r16
    16d0:	ae 01       	movw	r20, r28
    16d2:	47 5e       	subi	r20, 0xE7	; 231
    16d4:	5f 4f       	sbci	r21, 0xFF	; 255
    16d6:	0e 94 c9 09 	call	0x1392	; 0x1392 <_fpadd_parts>
    16da:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <__pack_f>
    16de:	a0 96       	adiw	r28, 0x20	; 32
    16e0:	e6 e0       	ldi	r30, 0x06	; 6
    16e2:	0c 94 21 11 	jmp	0x2242	; 0x2242 <__epilogue_restores__+0x18>

000016e6 <__mulsf3>:
    16e6:	a0 e2       	ldi	r26, 0x20	; 32
    16e8:	b0 e0       	ldi	r27, 0x00	; 0
    16ea:	e9 e7       	ldi	r30, 0x79	; 121
    16ec:	fb e0       	ldi	r31, 0x0B	; 11
    16ee:	0c 94 f9 10 	jmp	0x21f2	; 0x21f2 <__prologue_saves__>
    16f2:	69 83       	std	Y+1, r22	; 0x01
    16f4:	7a 83       	std	Y+2, r23	; 0x02
    16f6:	8b 83       	std	Y+3, r24	; 0x03
    16f8:	9c 83       	std	Y+4, r25	; 0x04
    16fa:	2d 83       	std	Y+5, r18	; 0x05
    16fc:	3e 83       	std	Y+6, r19	; 0x06
    16fe:	4f 83       	std	Y+7, r20	; 0x07
    1700:	58 87       	std	Y+8, r21	; 0x08
    1702:	ce 01       	movw	r24, r28
    1704:	01 96       	adiw	r24, 0x01	; 1
    1706:	be 01       	movw	r22, r28
    1708:	67 5f       	subi	r22, 0xF7	; 247
    170a:	7f 4f       	sbci	r23, 0xFF	; 255
    170c:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    1710:	ce 01       	movw	r24, r28
    1712:	05 96       	adiw	r24, 0x05	; 5
    1714:	be 01       	movw	r22, r28
    1716:	6f 5e       	subi	r22, 0xEF	; 239
    1718:	7f 4f       	sbci	r23, 0xFF	; 255
    171a:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    171e:	99 85       	ldd	r25, Y+9	; 0x09
    1720:	92 30       	cpi	r25, 0x02	; 2
    1722:	88 f0       	brcs	.+34     	; 0x1746 <__mulsf3+0x60>
    1724:	89 89       	ldd	r24, Y+17	; 0x11
    1726:	82 30       	cpi	r24, 0x02	; 2
    1728:	c8 f0       	brcs	.+50     	; 0x175c <__mulsf3+0x76>
    172a:	94 30       	cpi	r25, 0x04	; 4
    172c:	19 f4       	brne	.+6      	; 0x1734 <__mulsf3+0x4e>
    172e:	82 30       	cpi	r24, 0x02	; 2
    1730:	51 f4       	brne	.+20     	; 0x1746 <__mulsf3+0x60>
    1732:	04 c0       	rjmp	.+8      	; 0x173c <__mulsf3+0x56>
    1734:	84 30       	cpi	r24, 0x04	; 4
    1736:	29 f4       	brne	.+10     	; 0x1742 <__mulsf3+0x5c>
    1738:	92 30       	cpi	r25, 0x02	; 2
    173a:	81 f4       	brne	.+32     	; 0x175c <__mulsf3+0x76>
    173c:	85 e8       	ldi	r24, 0x85	; 133
    173e:	90 e0       	ldi	r25, 0x00	; 0
    1740:	c6 c0       	rjmp	.+396    	; 0x18ce <__mulsf3+0x1e8>
    1742:	92 30       	cpi	r25, 0x02	; 2
    1744:	49 f4       	brne	.+18     	; 0x1758 <__mulsf3+0x72>
    1746:	20 e0       	ldi	r18, 0x00	; 0
    1748:	9a 85       	ldd	r25, Y+10	; 0x0a
    174a:	8a 89       	ldd	r24, Y+18	; 0x12
    174c:	98 13       	cpse	r25, r24
    174e:	21 e0       	ldi	r18, 0x01	; 1
    1750:	2a 87       	std	Y+10, r18	; 0x0a
    1752:	ce 01       	movw	r24, r28
    1754:	09 96       	adiw	r24, 0x09	; 9
    1756:	bb c0       	rjmp	.+374    	; 0x18ce <__mulsf3+0x1e8>
    1758:	82 30       	cpi	r24, 0x02	; 2
    175a:	49 f4       	brne	.+18     	; 0x176e <__mulsf3+0x88>
    175c:	20 e0       	ldi	r18, 0x00	; 0
    175e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1760:	8a 89       	ldd	r24, Y+18	; 0x12
    1762:	98 13       	cpse	r25, r24
    1764:	21 e0       	ldi	r18, 0x01	; 1
    1766:	2a 8b       	std	Y+18, r18	; 0x12
    1768:	ce 01       	movw	r24, r28
    176a:	41 96       	adiw	r24, 0x11	; 17
    176c:	b0 c0       	rjmp	.+352    	; 0x18ce <__mulsf3+0x1e8>
    176e:	2d 84       	ldd	r2, Y+13	; 0x0d
    1770:	3e 84       	ldd	r3, Y+14	; 0x0e
    1772:	4f 84       	ldd	r4, Y+15	; 0x0f
    1774:	58 88       	ldd	r5, Y+16	; 0x10
    1776:	6d 88       	ldd	r6, Y+21	; 0x15
    1778:	7e 88       	ldd	r7, Y+22	; 0x16
    177a:	8f 88       	ldd	r8, Y+23	; 0x17
    177c:	98 8c       	ldd	r9, Y+24	; 0x18
    177e:	ee 24       	eor	r14, r14
    1780:	ff 24       	eor	r15, r15
    1782:	87 01       	movw	r16, r14
    1784:	aa 24       	eor	r10, r10
    1786:	bb 24       	eor	r11, r11
    1788:	65 01       	movw	r12, r10
    178a:	40 e0       	ldi	r20, 0x00	; 0
    178c:	50 e0       	ldi	r21, 0x00	; 0
    178e:	60 e0       	ldi	r22, 0x00	; 0
    1790:	70 e0       	ldi	r23, 0x00	; 0
    1792:	e0 e0       	ldi	r30, 0x00	; 0
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	c1 01       	movw	r24, r2
    1798:	81 70       	andi	r24, 0x01	; 1
    179a:	90 70       	andi	r25, 0x00	; 0
    179c:	89 2b       	or	r24, r25
    179e:	e9 f0       	breq	.+58     	; 0x17da <__mulsf3+0xf4>
    17a0:	e6 0c       	add	r14, r6
    17a2:	f7 1c       	adc	r15, r7
    17a4:	08 1d       	adc	r16, r8
    17a6:	19 1d       	adc	r17, r9
    17a8:	9a 01       	movw	r18, r20
    17aa:	ab 01       	movw	r20, r22
    17ac:	2a 0d       	add	r18, r10
    17ae:	3b 1d       	adc	r19, r11
    17b0:	4c 1d       	adc	r20, r12
    17b2:	5d 1d       	adc	r21, r13
    17b4:	80 e0       	ldi	r24, 0x00	; 0
    17b6:	90 e0       	ldi	r25, 0x00	; 0
    17b8:	a0 e0       	ldi	r26, 0x00	; 0
    17ba:	b0 e0       	ldi	r27, 0x00	; 0
    17bc:	e6 14       	cp	r14, r6
    17be:	f7 04       	cpc	r15, r7
    17c0:	08 05       	cpc	r16, r8
    17c2:	19 05       	cpc	r17, r9
    17c4:	20 f4       	brcc	.+8      	; 0x17ce <__mulsf3+0xe8>
    17c6:	81 e0       	ldi	r24, 0x01	; 1
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	a0 e0       	ldi	r26, 0x00	; 0
    17cc:	b0 e0       	ldi	r27, 0x00	; 0
    17ce:	ba 01       	movw	r22, r20
    17d0:	a9 01       	movw	r20, r18
    17d2:	48 0f       	add	r20, r24
    17d4:	59 1f       	adc	r21, r25
    17d6:	6a 1f       	adc	r22, r26
    17d8:	7b 1f       	adc	r23, r27
    17da:	aa 0c       	add	r10, r10
    17dc:	bb 1c       	adc	r11, r11
    17de:	cc 1c       	adc	r12, r12
    17e0:	dd 1c       	adc	r13, r13
    17e2:	97 fe       	sbrs	r9, 7
    17e4:	08 c0       	rjmp	.+16     	; 0x17f6 <__mulsf3+0x110>
    17e6:	81 e0       	ldi	r24, 0x01	; 1
    17e8:	90 e0       	ldi	r25, 0x00	; 0
    17ea:	a0 e0       	ldi	r26, 0x00	; 0
    17ec:	b0 e0       	ldi	r27, 0x00	; 0
    17ee:	a8 2a       	or	r10, r24
    17f0:	b9 2a       	or	r11, r25
    17f2:	ca 2a       	or	r12, r26
    17f4:	db 2a       	or	r13, r27
    17f6:	31 96       	adiw	r30, 0x01	; 1
    17f8:	e0 32       	cpi	r30, 0x20	; 32
    17fa:	f1 05       	cpc	r31, r1
    17fc:	49 f0       	breq	.+18     	; 0x1810 <__mulsf3+0x12a>
    17fe:	66 0c       	add	r6, r6
    1800:	77 1c       	adc	r7, r7
    1802:	88 1c       	adc	r8, r8
    1804:	99 1c       	adc	r9, r9
    1806:	56 94       	lsr	r5
    1808:	47 94       	ror	r4
    180a:	37 94       	ror	r3
    180c:	27 94       	ror	r2
    180e:	c3 cf       	rjmp	.-122    	; 0x1796 <__mulsf3+0xb0>
    1810:	fa 85       	ldd	r31, Y+10	; 0x0a
    1812:	ea 89       	ldd	r30, Y+18	; 0x12
    1814:	2b 89       	ldd	r18, Y+19	; 0x13
    1816:	3c 89       	ldd	r19, Y+20	; 0x14
    1818:	8b 85       	ldd	r24, Y+11	; 0x0b
    181a:	9c 85       	ldd	r25, Y+12	; 0x0c
    181c:	28 0f       	add	r18, r24
    181e:	39 1f       	adc	r19, r25
    1820:	2e 5f       	subi	r18, 0xFE	; 254
    1822:	3f 4f       	sbci	r19, 0xFF	; 255
    1824:	17 c0       	rjmp	.+46     	; 0x1854 <__mulsf3+0x16e>
    1826:	ca 01       	movw	r24, r20
    1828:	81 70       	andi	r24, 0x01	; 1
    182a:	90 70       	andi	r25, 0x00	; 0
    182c:	89 2b       	or	r24, r25
    182e:	61 f0       	breq	.+24     	; 0x1848 <__mulsf3+0x162>
    1830:	16 95       	lsr	r17
    1832:	07 95       	ror	r16
    1834:	f7 94       	ror	r15
    1836:	e7 94       	ror	r14
    1838:	80 e0       	ldi	r24, 0x00	; 0
    183a:	90 e0       	ldi	r25, 0x00	; 0
    183c:	a0 e0       	ldi	r26, 0x00	; 0
    183e:	b0 e8       	ldi	r27, 0x80	; 128
    1840:	e8 2a       	or	r14, r24
    1842:	f9 2a       	or	r15, r25
    1844:	0a 2b       	or	r16, r26
    1846:	1b 2b       	or	r17, r27
    1848:	76 95       	lsr	r23
    184a:	67 95       	ror	r22
    184c:	57 95       	ror	r21
    184e:	47 95       	ror	r20
    1850:	2f 5f       	subi	r18, 0xFF	; 255
    1852:	3f 4f       	sbci	r19, 0xFF	; 255
    1854:	77 fd       	sbrc	r23, 7
    1856:	e7 cf       	rjmp	.-50     	; 0x1826 <__mulsf3+0x140>
    1858:	0c c0       	rjmp	.+24     	; 0x1872 <__mulsf3+0x18c>
    185a:	44 0f       	add	r20, r20
    185c:	55 1f       	adc	r21, r21
    185e:	66 1f       	adc	r22, r22
    1860:	77 1f       	adc	r23, r23
    1862:	17 fd       	sbrc	r17, 7
    1864:	41 60       	ori	r20, 0x01	; 1
    1866:	ee 0c       	add	r14, r14
    1868:	ff 1c       	adc	r15, r15
    186a:	00 1f       	adc	r16, r16
    186c:	11 1f       	adc	r17, r17
    186e:	21 50       	subi	r18, 0x01	; 1
    1870:	30 40       	sbci	r19, 0x00	; 0
    1872:	40 30       	cpi	r20, 0x00	; 0
    1874:	90 e0       	ldi	r25, 0x00	; 0
    1876:	59 07       	cpc	r21, r25
    1878:	90 e0       	ldi	r25, 0x00	; 0
    187a:	69 07       	cpc	r22, r25
    187c:	90 e4       	ldi	r25, 0x40	; 64
    187e:	79 07       	cpc	r23, r25
    1880:	60 f3       	brcs	.-40     	; 0x185a <__mulsf3+0x174>
    1882:	2b 8f       	std	Y+27, r18	; 0x1b
    1884:	3c 8f       	std	Y+28, r19	; 0x1c
    1886:	db 01       	movw	r26, r22
    1888:	ca 01       	movw	r24, r20
    188a:	8f 77       	andi	r24, 0x7F	; 127
    188c:	90 70       	andi	r25, 0x00	; 0
    188e:	a0 70       	andi	r26, 0x00	; 0
    1890:	b0 70       	andi	r27, 0x00	; 0
    1892:	80 34       	cpi	r24, 0x40	; 64
    1894:	91 05       	cpc	r25, r1
    1896:	a1 05       	cpc	r26, r1
    1898:	b1 05       	cpc	r27, r1
    189a:	61 f4       	brne	.+24     	; 0x18b4 <__mulsf3+0x1ce>
    189c:	47 fd       	sbrc	r20, 7
    189e:	0a c0       	rjmp	.+20     	; 0x18b4 <__mulsf3+0x1ce>
    18a0:	e1 14       	cp	r14, r1
    18a2:	f1 04       	cpc	r15, r1
    18a4:	01 05       	cpc	r16, r1
    18a6:	11 05       	cpc	r17, r1
    18a8:	29 f0       	breq	.+10     	; 0x18b4 <__mulsf3+0x1ce>
    18aa:	40 5c       	subi	r20, 0xC0	; 192
    18ac:	5f 4f       	sbci	r21, 0xFF	; 255
    18ae:	6f 4f       	sbci	r22, 0xFF	; 255
    18b0:	7f 4f       	sbci	r23, 0xFF	; 255
    18b2:	40 78       	andi	r20, 0x80	; 128
    18b4:	1a 8e       	std	Y+26, r1	; 0x1a
    18b6:	fe 17       	cp	r31, r30
    18b8:	11 f0       	breq	.+4      	; 0x18be <__mulsf3+0x1d8>
    18ba:	81 e0       	ldi	r24, 0x01	; 1
    18bc:	8a 8f       	std	Y+26, r24	; 0x1a
    18be:	4d 8f       	std	Y+29, r20	; 0x1d
    18c0:	5e 8f       	std	Y+30, r21	; 0x1e
    18c2:	6f 8f       	std	Y+31, r22	; 0x1f
    18c4:	78 a3       	std	Y+32, r23	; 0x20
    18c6:	83 e0       	ldi	r24, 0x03	; 3
    18c8:	89 8f       	std	Y+25, r24	; 0x19
    18ca:	ce 01       	movw	r24, r28
    18cc:	49 96       	adiw	r24, 0x19	; 25
    18ce:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <__pack_f>
    18d2:	a0 96       	adiw	r28, 0x20	; 32
    18d4:	e2 e1       	ldi	r30, 0x12	; 18
    18d6:	0c 94 15 11 	jmp	0x222a	; 0x222a <__epilogue_restores__>

000018da <__divsf3>:
    18da:	a8 e1       	ldi	r26, 0x18	; 24
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	e3 e7       	ldi	r30, 0x73	; 115
    18e0:	fc e0       	ldi	r31, 0x0C	; 12
    18e2:	0c 94 01 11 	jmp	0x2202	; 0x2202 <__prologue_saves__+0x10>
    18e6:	69 83       	std	Y+1, r22	; 0x01
    18e8:	7a 83       	std	Y+2, r23	; 0x02
    18ea:	8b 83       	std	Y+3, r24	; 0x03
    18ec:	9c 83       	std	Y+4, r25	; 0x04
    18ee:	2d 83       	std	Y+5, r18	; 0x05
    18f0:	3e 83       	std	Y+6, r19	; 0x06
    18f2:	4f 83       	std	Y+7, r20	; 0x07
    18f4:	58 87       	std	Y+8, r21	; 0x08
    18f6:	b9 e0       	ldi	r27, 0x09	; 9
    18f8:	eb 2e       	mov	r14, r27
    18fa:	f1 2c       	mov	r15, r1
    18fc:	ec 0e       	add	r14, r28
    18fe:	fd 1e       	adc	r15, r29
    1900:	ce 01       	movw	r24, r28
    1902:	01 96       	adiw	r24, 0x01	; 1
    1904:	b7 01       	movw	r22, r14
    1906:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    190a:	8e 01       	movw	r16, r28
    190c:	0f 5e       	subi	r16, 0xEF	; 239
    190e:	1f 4f       	sbci	r17, 0xFF	; 255
    1910:	ce 01       	movw	r24, r28
    1912:	05 96       	adiw	r24, 0x05	; 5
    1914:	b8 01       	movw	r22, r16
    1916:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    191a:	29 85       	ldd	r18, Y+9	; 0x09
    191c:	22 30       	cpi	r18, 0x02	; 2
    191e:	08 f4       	brcc	.+2      	; 0x1922 <__divsf3+0x48>
    1920:	7e c0       	rjmp	.+252    	; 0x1a1e <__divsf3+0x144>
    1922:	39 89       	ldd	r19, Y+17	; 0x11
    1924:	32 30       	cpi	r19, 0x02	; 2
    1926:	10 f4       	brcc	.+4      	; 0x192c <__divsf3+0x52>
    1928:	b8 01       	movw	r22, r16
    192a:	7c c0       	rjmp	.+248    	; 0x1a24 <__divsf3+0x14a>
    192c:	8a 85       	ldd	r24, Y+10	; 0x0a
    192e:	9a 89       	ldd	r25, Y+18	; 0x12
    1930:	89 27       	eor	r24, r25
    1932:	8a 87       	std	Y+10, r24	; 0x0a
    1934:	24 30       	cpi	r18, 0x04	; 4
    1936:	11 f0       	breq	.+4      	; 0x193c <__divsf3+0x62>
    1938:	22 30       	cpi	r18, 0x02	; 2
    193a:	31 f4       	brne	.+12     	; 0x1948 <__divsf3+0x6e>
    193c:	23 17       	cp	r18, r19
    193e:	09 f0       	breq	.+2      	; 0x1942 <__divsf3+0x68>
    1940:	6e c0       	rjmp	.+220    	; 0x1a1e <__divsf3+0x144>
    1942:	65 e8       	ldi	r22, 0x85	; 133
    1944:	70 e0       	ldi	r23, 0x00	; 0
    1946:	6e c0       	rjmp	.+220    	; 0x1a24 <__divsf3+0x14a>
    1948:	34 30       	cpi	r19, 0x04	; 4
    194a:	39 f4       	brne	.+14     	; 0x195a <__divsf3+0x80>
    194c:	1d 86       	std	Y+13, r1	; 0x0d
    194e:	1e 86       	std	Y+14, r1	; 0x0e
    1950:	1f 86       	std	Y+15, r1	; 0x0f
    1952:	18 8a       	std	Y+16, r1	; 0x10
    1954:	1c 86       	std	Y+12, r1	; 0x0c
    1956:	1b 86       	std	Y+11, r1	; 0x0b
    1958:	04 c0       	rjmp	.+8      	; 0x1962 <__divsf3+0x88>
    195a:	32 30       	cpi	r19, 0x02	; 2
    195c:	21 f4       	brne	.+8      	; 0x1966 <__divsf3+0x8c>
    195e:	84 e0       	ldi	r24, 0x04	; 4
    1960:	89 87       	std	Y+9, r24	; 0x09
    1962:	b7 01       	movw	r22, r14
    1964:	5f c0       	rjmp	.+190    	; 0x1a24 <__divsf3+0x14a>
    1966:	2b 85       	ldd	r18, Y+11	; 0x0b
    1968:	3c 85       	ldd	r19, Y+12	; 0x0c
    196a:	8b 89       	ldd	r24, Y+19	; 0x13
    196c:	9c 89       	ldd	r25, Y+20	; 0x14
    196e:	28 1b       	sub	r18, r24
    1970:	39 0b       	sbc	r19, r25
    1972:	3c 87       	std	Y+12, r19	; 0x0c
    1974:	2b 87       	std	Y+11, r18	; 0x0b
    1976:	ed 84       	ldd	r14, Y+13	; 0x0d
    1978:	fe 84       	ldd	r15, Y+14	; 0x0e
    197a:	0f 85       	ldd	r16, Y+15	; 0x0f
    197c:	18 89       	ldd	r17, Y+16	; 0x10
    197e:	ad 88       	ldd	r10, Y+21	; 0x15
    1980:	be 88       	ldd	r11, Y+22	; 0x16
    1982:	cf 88       	ldd	r12, Y+23	; 0x17
    1984:	d8 8c       	ldd	r13, Y+24	; 0x18
    1986:	ea 14       	cp	r14, r10
    1988:	fb 04       	cpc	r15, r11
    198a:	0c 05       	cpc	r16, r12
    198c:	1d 05       	cpc	r17, r13
    198e:	40 f4       	brcc	.+16     	; 0x19a0 <__divsf3+0xc6>
    1990:	ee 0c       	add	r14, r14
    1992:	ff 1c       	adc	r15, r15
    1994:	00 1f       	adc	r16, r16
    1996:	11 1f       	adc	r17, r17
    1998:	21 50       	subi	r18, 0x01	; 1
    199a:	30 40       	sbci	r19, 0x00	; 0
    199c:	3c 87       	std	Y+12, r19	; 0x0c
    199e:	2b 87       	std	Y+11, r18	; 0x0b
    19a0:	20 e0       	ldi	r18, 0x00	; 0
    19a2:	30 e0       	ldi	r19, 0x00	; 0
    19a4:	40 e0       	ldi	r20, 0x00	; 0
    19a6:	50 e0       	ldi	r21, 0x00	; 0
    19a8:	80 e0       	ldi	r24, 0x00	; 0
    19aa:	90 e0       	ldi	r25, 0x00	; 0
    19ac:	a0 e0       	ldi	r26, 0x00	; 0
    19ae:	b0 e4       	ldi	r27, 0x40	; 64
    19b0:	60 e0       	ldi	r22, 0x00	; 0
    19b2:	70 e0       	ldi	r23, 0x00	; 0
    19b4:	ea 14       	cp	r14, r10
    19b6:	fb 04       	cpc	r15, r11
    19b8:	0c 05       	cpc	r16, r12
    19ba:	1d 05       	cpc	r17, r13
    19bc:	40 f0       	brcs	.+16     	; 0x19ce <__divsf3+0xf4>
    19be:	28 2b       	or	r18, r24
    19c0:	39 2b       	or	r19, r25
    19c2:	4a 2b       	or	r20, r26
    19c4:	5b 2b       	or	r21, r27
    19c6:	ea 18       	sub	r14, r10
    19c8:	fb 08       	sbc	r15, r11
    19ca:	0c 09       	sbc	r16, r12
    19cc:	1d 09       	sbc	r17, r13
    19ce:	b6 95       	lsr	r27
    19d0:	a7 95       	ror	r26
    19d2:	97 95       	ror	r25
    19d4:	87 95       	ror	r24
    19d6:	ee 0c       	add	r14, r14
    19d8:	ff 1c       	adc	r15, r15
    19da:	00 1f       	adc	r16, r16
    19dc:	11 1f       	adc	r17, r17
    19de:	6f 5f       	subi	r22, 0xFF	; 255
    19e0:	7f 4f       	sbci	r23, 0xFF	; 255
    19e2:	6f 31       	cpi	r22, 0x1F	; 31
    19e4:	71 05       	cpc	r23, r1
    19e6:	31 f7       	brne	.-52     	; 0x19b4 <__divsf3+0xda>
    19e8:	da 01       	movw	r26, r20
    19ea:	c9 01       	movw	r24, r18
    19ec:	8f 77       	andi	r24, 0x7F	; 127
    19ee:	90 70       	andi	r25, 0x00	; 0
    19f0:	a0 70       	andi	r26, 0x00	; 0
    19f2:	b0 70       	andi	r27, 0x00	; 0
    19f4:	80 34       	cpi	r24, 0x40	; 64
    19f6:	91 05       	cpc	r25, r1
    19f8:	a1 05       	cpc	r26, r1
    19fa:	b1 05       	cpc	r27, r1
    19fc:	61 f4       	brne	.+24     	; 0x1a16 <__divsf3+0x13c>
    19fe:	27 fd       	sbrc	r18, 7
    1a00:	0a c0       	rjmp	.+20     	; 0x1a16 <__divsf3+0x13c>
    1a02:	e1 14       	cp	r14, r1
    1a04:	f1 04       	cpc	r15, r1
    1a06:	01 05       	cpc	r16, r1
    1a08:	11 05       	cpc	r17, r1
    1a0a:	29 f0       	breq	.+10     	; 0x1a16 <__divsf3+0x13c>
    1a0c:	20 5c       	subi	r18, 0xC0	; 192
    1a0e:	3f 4f       	sbci	r19, 0xFF	; 255
    1a10:	4f 4f       	sbci	r20, 0xFF	; 255
    1a12:	5f 4f       	sbci	r21, 0xFF	; 255
    1a14:	20 78       	andi	r18, 0x80	; 128
    1a16:	2d 87       	std	Y+13, r18	; 0x0d
    1a18:	3e 87       	std	Y+14, r19	; 0x0e
    1a1a:	4f 87       	std	Y+15, r20	; 0x0f
    1a1c:	58 8b       	std	Y+16, r21	; 0x10
    1a1e:	be 01       	movw	r22, r28
    1a20:	67 5f       	subi	r22, 0xF7	; 247
    1a22:	7f 4f       	sbci	r23, 0xFF	; 255
    1a24:	cb 01       	movw	r24, r22
    1a26:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <__pack_f>
    1a2a:	68 96       	adiw	r28, 0x18	; 24
    1a2c:	ea e0       	ldi	r30, 0x0A	; 10
    1a2e:	0c 94 1d 11 	jmp	0x223a	; 0x223a <__epilogue_restores__+0x10>

00001a32 <__gtsf2>:
    1a32:	a8 e1       	ldi	r26, 0x18	; 24
    1a34:	b0 e0       	ldi	r27, 0x00	; 0
    1a36:	ef e1       	ldi	r30, 0x1F	; 31
    1a38:	fd e0       	ldi	r31, 0x0D	; 13
    1a3a:	0c 94 05 11 	jmp	0x220a	; 0x220a <__prologue_saves__+0x18>
    1a3e:	69 83       	std	Y+1, r22	; 0x01
    1a40:	7a 83       	std	Y+2, r23	; 0x02
    1a42:	8b 83       	std	Y+3, r24	; 0x03
    1a44:	9c 83       	std	Y+4, r25	; 0x04
    1a46:	2d 83       	std	Y+5, r18	; 0x05
    1a48:	3e 83       	std	Y+6, r19	; 0x06
    1a4a:	4f 83       	std	Y+7, r20	; 0x07
    1a4c:	58 87       	std	Y+8, r21	; 0x08
    1a4e:	89 e0       	ldi	r24, 0x09	; 9
    1a50:	e8 2e       	mov	r14, r24
    1a52:	f1 2c       	mov	r15, r1
    1a54:	ec 0e       	add	r14, r28
    1a56:	fd 1e       	adc	r15, r29
    1a58:	ce 01       	movw	r24, r28
    1a5a:	01 96       	adiw	r24, 0x01	; 1
    1a5c:	b7 01       	movw	r22, r14
    1a5e:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    1a62:	8e 01       	movw	r16, r28
    1a64:	0f 5e       	subi	r16, 0xEF	; 239
    1a66:	1f 4f       	sbci	r17, 0xFF	; 255
    1a68:	ce 01       	movw	r24, r28
    1a6a:	05 96       	adiw	r24, 0x05	; 5
    1a6c:	b8 01       	movw	r22, r16
    1a6e:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    1a72:	89 85       	ldd	r24, Y+9	; 0x09
    1a74:	82 30       	cpi	r24, 0x02	; 2
    1a76:	40 f0       	brcs	.+16     	; 0x1a88 <__gtsf2+0x56>
    1a78:	89 89       	ldd	r24, Y+17	; 0x11
    1a7a:	82 30       	cpi	r24, 0x02	; 2
    1a7c:	28 f0       	brcs	.+10     	; 0x1a88 <__gtsf2+0x56>
    1a7e:	c7 01       	movw	r24, r14
    1a80:	b8 01       	movw	r22, r16
    1a82:	0e 94 a0 10 	call	0x2140	; 0x2140 <__fpcmp_parts_f>
    1a86:	01 c0       	rjmp	.+2      	; 0x1a8a <__gtsf2+0x58>
    1a88:	8f ef       	ldi	r24, 0xFF	; 255
    1a8a:	68 96       	adiw	r28, 0x18	; 24
    1a8c:	e6 e0       	ldi	r30, 0x06	; 6
    1a8e:	0c 94 21 11 	jmp	0x2242	; 0x2242 <__epilogue_restores__+0x18>

00001a92 <__gesf2>:
    1a92:	a8 e1       	ldi	r26, 0x18	; 24
    1a94:	b0 e0       	ldi	r27, 0x00	; 0
    1a96:	ef e4       	ldi	r30, 0x4F	; 79
    1a98:	fd e0       	ldi	r31, 0x0D	; 13
    1a9a:	0c 94 05 11 	jmp	0x220a	; 0x220a <__prologue_saves__+0x18>
    1a9e:	69 83       	std	Y+1, r22	; 0x01
    1aa0:	7a 83       	std	Y+2, r23	; 0x02
    1aa2:	8b 83       	std	Y+3, r24	; 0x03
    1aa4:	9c 83       	std	Y+4, r25	; 0x04
    1aa6:	2d 83       	std	Y+5, r18	; 0x05
    1aa8:	3e 83       	std	Y+6, r19	; 0x06
    1aaa:	4f 83       	std	Y+7, r20	; 0x07
    1aac:	58 87       	std	Y+8, r21	; 0x08
    1aae:	89 e0       	ldi	r24, 0x09	; 9
    1ab0:	e8 2e       	mov	r14, r24
    1ab2:	f1 2c       	mov	r15, r1
    1ab4:	ec 0e       	add	r14, r28
    1ab6:	fd 1e       	adc	r15, r29
    1ab8:	ce 01       	movw	r24, r28
    1aba:	01 96       	adiw	r24, 0x01	; 1
    1abc:	b7 01       	movw	r22, r14
    1abe:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    1ac2:	8e 01       	movw	r16, r28
    1ac4:	0f 5e       	subi	r16, 0xEF	; 239
    1ac6:	1f 4f       	sbci	r17, 0xFF	; 255
    1ac8:	ce 01       	movw	r24, r28
    1aca:	05 96       	adiw	r24, 0x05	; 5
    1acc:	b8 01       	movw	r22, r16
    1ace:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    1ad2:	89 85       	ldd	r24, Y+9	; 0x09
    1ad4:	82 30       	cpi	r24, 0x02	; 2
    1ad6:	40 f0       	brcs	.+16     	; 0x1ae8 <__gesf2+0x56>
    1ad8:	89 89       	ldd	r24, Y+17	; 0x11
    1ada:	82 30       	cpi	r24, 0x02	; 2
    1adc:	28 f0       	brcs	.+10     	; 0x1ae8 <__gesf2+0x56>
    1ade:	c7 01       	movw	r24, r14
    1ae0:	b8 01       	movw	r22, r16
    1ae2:	0e 94 a0 10 	call	0x2140	; 0x2140 <__fpcmp_parts_f>
    1ae6:	01 c0       	rjmp	.+2      	; 0x1aea <__gesf2+0x58>
    1ae8:	8f ef       	ldi	r24, 0xFF	; 255
    1aea:	68 96       	adiw	r28, 0x18	; 24
    1aec:	e6 e0       	ldi	r30, 0x06	; 6
    1aee:	0c 94 21 11 	jmp	0x2242	; 0x2242 <__epilogue_restores__+0x18>

00001af2 <__ltsf2>:
    1af2:	a8 e1       	ldi	r26, 0x18	; 24
    1af4:	b0 e0       	ldi	r27, 0x00	; 0
    1af6:	ef e7       	ldi	r30, 0x7F	; 127
    1af8:	fd e0       	ldi	r31, 0x0D	; 13
    1afa:	0c 94 05 11 	jmp	0x220a	; 0x220a <__prologue_saves__+0x18>
    1afe:	69 83       	std	Y+1, r22	; 0x01
    1b00:	7a 83       	std	Y+2, r23	; 0x02
    1b02:	8b 83       	std	Y+3, r24	; 0x03
    1b04:	9c 83       	std	Y+4, r25	; 0x04
    1b06:	2d 83       	std	Y+5, r18	; 0x05
    1b08:	3e 83       	std	Y+6, r19	; 0x06
    1b0a:	4f 83       	std	Y+7, r20	; 0x07
    1b0c:	58 87       	std	Y+8, r21	; 0x08
    1b0e:	89 e0       	ldi	r24, 0x09	; 9
    1b10:	e8 2e       	mov	r14, r24
    1b12:	f1 2c       	mov	r15, r1
    1b14:	ec 0e       	add	r14, r28
    1b16:	fd 1e       	adc	r15, r29
    1b18:	ce 01       	movw	r24, r28
    1b1a:	01 96       	adiw	r24, 0x01	; 1
    1b1c:	b7 01       	movw	r22, r14
    1b1e:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    1b22:	8e 01       	movw	r16, r28
    1b24:	0f 5e       	subi	r16, 0xEF	; 239
    1b26:	1f 4f       	sbci	r17, 0xFF	; 255
    1b28:	ce 01       	movw	r24, r28
    1b2a:	05 96       	adiw	r24, 0x05	; 5
    1b2c:	b8 01       	movw	r22, r16
    1b2e:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    1b32:	89 85       	ldd	r24, Y+9	; 0x09
    1b34:	82 30       	cpi	r24, 0x02	; 2
    1b36:	40 f0       	brcs	.+16     	; 0x1b48 <__ltsf2+0x56>
    1b38:	89 89       	ldd	r24, Y+17	; 0x11
    1b3a:	82 30       	cpi	r24, 0x02	; 2
    1b3c:	28 f0       	brcs	.+10     	; 0x1b48 <__ltsf2+0x56>
    1b3e:	c7 01       	movw	r24, r14
    1b40:	b8 01       	movw	r22, r16
    1b42:	0e 94 a0 10 	call	0x2140	; 0x2140 <__fpcmp_parts_f>
    1b46:	01 c0       	rjmp	.+2      	; 0x1b4a <__ltsf2+0x58>
    1b48:	81 e0       	ldi	r24, 0x01	; 1
    1b4a:	68 96       	adiw	r28, 0x18	; 24
    1b4c:	e6 e0       	ldi	r30, 0x06	; 6
    1b4e:	0c 94 21 11 	jmp	0x2242	; 0x2242 <__epilogue_restores__+0x18>

00001b52 <__lesf2>:
    1b52:	a8 e1       	ldi	r26, 0x18	; 24
    1b54:	b0 e0       	ldi	r27, 0x00	; 0
    1b56:	ef ea       	ldi	r30, 0xAF	; 175
    1b58:	fd e0       	ldi	r31, 0x0D	; 13
    1b5a:	0c 94 05 11 	jmp	0x220a	; 0x220a <__prologue_saves__+0x18>
    1b5e:	69 83       	std	Y+1, r22	; 0x01
    1b60:	7a 83       	std	Y+2, r23	; 0x02
    1b62:	8b 83       	std	Y+3, r24	; 0x03
    1b64:	9c 83       	std	Y+4, r25	; 0x04
    1b66:	2d 83       	std	Y+5, r18	; 0x05
    1b68:	3e 83       	std	Y+6, r19	; 0x06
    1b6a:	4f 83       	std	Y+7, r20	; 0x07
    1b6c:	58 87       	std	Y+8, r21	; 0x08
    1b6e:	89 e0       	ldi	r24, 0x09	; 9
    1b70:	e8 2e       	mov	r14, r24
    1b72:	f1 2c       	mov	r15, r1
    1b74:	ec 0e       	add	r14, r28
    1b76:	fd 1e       	adc	r15, r29
    1b78:	ce 01       	movw	r24, r28
    1b7a:	01 96       	adiw	r24, 0x01	; 1
    1b7c:	b7 01       	movw	r22, r14
    1b7e:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    1b82:	8e 01       	movw	r16, r28
    1b84:	0f 5e       	subi	r16, 0xEF	; 239
    1b86:	1f 4f       	sbci	r17, 0xFF	; 255
    1b88:	ce 01       	movw	r24, r28
    1b8a:	05 96       	adiw	r24, 0x05	; 5
    1b8c:	b8 01       	movw	r22, r16
    1b8e:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    1b92:	89 85       	ldd	r24, Y+9	; 0x09
    1b94:	82 30       	cpi	r24, 0x02	; 2
    1b96:	40 f0       	brcs	.+16     	; 0x1ba8 <__lesf2+0x56>
    1b98:	89 89       	ldd	r24, Y+17	; 0x11
    1b9a:	82 30       	cpi	r24, 0x02	; 2
    1b9c:	28 f0       	brcs	.+10     	; 0x1ba8 <__lesf2+0x56>
    1b9e:	c7 01       	movw	r24, r14
    1ba0:	b8 01       	movw	r22, r16
    1ba2:	0e 94 a0 10 	call	0x2140	; 0x2140 <__fpcmp_parts_f>
    1ba6:	01 c0       	rjmp	.+2      	; 0x1baa <__lesf2+0x58>
    1ba8:	81 e0       	ldi	r24, 0x01	; 1
    1baa:	68 96       	adiw	r28, 0x18	; 24
    1bac:	e6 e0       	ldi	r30, 0x06	; 6
    1bae:	0c 94 21 11 	jmp	0x2242	; 0x2242 <__epilogue_restores__+0x18>

00001bb2 <__floatsisf>:
    1bb2:	a8 e0       	ldi	r26, 0x08	; 8
    1bb4:	b0 e0       	ldi	r27, 0x00	; 0
    1bb6:	ef ed       	ldi	r30, 0xDF	; 223
    1bb8:	fd e0       	ldi	r31, 0x0D	; 13
    1bba:	0c 94 02 11 	jmp	0x2204	; 0x2204 <__prologue_saves__+0x12>
    1bbe:	9b 01       	movw	r18, r22
    1bc0:	ac 01       	movw	r20, r24
    1bc2:	83 e0       	ldi	r24, 0x03	; 3
    1bc4:	89 83       	std	Y+1, r24	; 0x01
    1bc6:	da 01       	movw	r26, r20
    1bc8:	c9 01       	movw	r24, r18
    1bca:	88 27       	eor	r24, r24
    1bcc:	b7 fd       	sbrc	r27, 7
    1bce:	83 95       	inc	r24
    1bd0:	99 27       	eor	r25, r25
    1bd2:	aa 27       	eor	r26, r26
    1bd4:	bb 27       	eor	r27, r27
    1bd6:	b8 2e       	mov	r11, r24
    1bd8:	21 15       	cp	r18, r1
    1bda:	31 05       	cpc	r19, r1
    1bdc:	41 05       	cpc	r20, r1
    1bde:	51 05       	cpc	r21, r1
    1be0:	19 f4       	brne	.+6      	; 0x1be8 <__floatsisf+0x36>
    1be2:	82 e0       	ldi	r24, 0x02	; 2
    1be4:	89 83       	std	Y+1, r24	; 0x01
    1be6:	3a c0       	rjmp	.+116    	; 0x1c5c <__floatsisf+0xaa>
    1be8:	88 23       	and	r24, r24
    1bea:	a9 f0       	breq	.+42     	; 0x1c16 <__floatsisf+0x64>
    1bec:	20 30       	cpi	r18, 0x00	; 0
    1bee:	80 e0       	ldi	r24, 0x00	; 0
    1bf0:	38 07       	cpc	r19, r24
    1bf2:	80 e0       	ldi	r24, 0x00	; 0
    1bf4:	48 07       	cpc	r20, r24
    1bf6:	80 e8       	ldi	r24, 0x80	; 128
    1bf8:	58 07       	cpc	r21, r24
    1bfa:	29 f4       	brne	.+10     	; 0x1c06 <__floatsisf+0x54>
    1bfc:	60 e0       	ldi	r22, 0x00	; 0
    1bfe:	70 e0       	ldi	r23, 0x00	; 0
    1c00:	80 e0       	ldi	r24, 0x00	; 0
    1c02:	9f ec       	ldi	r25, 0xCF	; 207
    1c04:	30 c0       	rjmp	.+96     	; 0x1c66 <__floatsisf+0xb4>
    1c06:	ee 24       	eor	r14, r14
    1c08:	ff 24       	eor	r15, r15
    1c0a:	87 01       	movw	r16, r14
    1c0c:	e2 1a       	sub	r14, r18
    1c0e:	f3 0a       	sbc	r15, r19
    1c10:	04 0b       	sbc	r16, r20
    1c12:	15 0b       	sbc	r17, r21
    1c14:	02 c0       	rjmp	.+4      	; 0x1c1a <__floatsisf+0x68>
    1c16:	79 01       	movw	r14, r18
    1c18:	8a 01       	movw	r16, r20
    1c1a:	8e e1       	ldi	r24, 0x1E	; 30
    1c1c:	c8 2e       	mov	r12, r24
    1c1e:	d1 2c       	mov	r13, r1
    1c20:	dc 82       	std	Y+4, r13	; 0x04
    1c22:	cb 82       	std	Y+3, r12	; 0x03
    1c24:	ed 82       	std	Y+5, r14	; 0x05
    1c26:	fe 82       	std	Y+6, r15	; 0x06
    1c28:	0f 83       	std	Y+7, r16	; 0x07
    1c2a:	18 87       	std	Y+8, r17	; 0x08
    1c2c:	c8 01       	movw	r24, r16
    1c2e:	b7 01       	movw	r22, r14
    1c30:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__clzsi2>
    1c34:	01 97       	sbiw	r24, 0x01	; 1
    1c36:	18 16       	cp	r1, r24
    1c38:	19 06       	cpc	r1, r25
    1c3a:	84 f4       	brge	.+32     	; 0x1c5c <__floatsisf+0xaa>
    1c3c:	08 2e       	mov	r0, r24
    1c3e:	04 c0       	rjmp	.+8      	; 0x1c48 <__floatsisf+0x96>
    1c40:	ee 0c       	add	r14, r14
    1c42:	ff 1c       	adc	r15, r15
    1c44:	00 1f       	adc	r16, r16
    1c46:	11 1f       	adc	r17, r17
    1c48:	0a 94       	dec	r0
    1c4a:	d2 f7       	brpl	.-12     	; 0x1c40 <__floatsisf+0x8e>
    1c4c:	ed 82       	std	Y+5, r14	; 0x05
    1c4e:	fe 82       	std	Y+6, r15	; 0x06
    1c50:	0f 83       	std	Y+7, r16	; 0x07
    1c52:	18 87       	std	Y+8, r17	; 0x08
    1c54:	c8 1a       	sub	r12, r24
    1c56:	d9 0a       	sbc	r13, r25
    1c58:	dc 82       	std	Y+4, r13	; 0x04
    1c5a:	cb 82       	std	Y+3, r12	; 0x03
    1c5c:	ba 82       	std	Y+2, r11	; 0x02
    1c5e:	ce 01       	movw	r24, r28
    1c60:	01 96       	adiw	r24, 0x01	; 1
    1c62:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <__pack_f>
    1c66:	28 96       	adiw	r28, 0x08	; 8
    1c68:	e9 e0       	ldi	r30, 0x09	; 9
    1c6a:	0c 94 1e 11 	jmp	0x223c	; 0x223c <__epilogue_restores__+0x12>

00001c6e <__fixsfsi>:
    1c6e:	ac e0       	ldi	r26, 0x0C	; 12
    1c70:	b0 e0       	ldi	r27, 0x00	; 0
    1c72:	ed e3       	ldi	r30, 0x3D	; 61
    1c74:	fe e0       	ldi	r31, 0x0E	; 14
    1c76:	0c 94 09 11 	jmp	0x2212	; 0x2212 <__prologue_saves__+0x20>
    1c7a:	69 83       	std	Y+1, r22	; 0x01
    1c7c:	7a 83       	std	Y+2, r23	; 0x02
    1c7e:	8b 83       	std	Y+3, r24	; 0x03
    1c80:	9c 83       	std	Y+4, r25	; 0x04
    1c82:	ce 01       	movw	r24, r28
    1c84:	01 96       	adiw	r24, 0x01	; 1
    1c86:	be 01       	movw	r22, r28
    1c88:	6b 5f       	subi	r22, 0xFB	; 251
    1c8a:	7f 4f       	sbci	r23, 0xFF	; 255
    1c8c:	0e 94 28 10 	call	0x2050	; 0x2050 <__unpack_f>
    1c90:	8d 81       	ldd	r24, Y+5	; 0x05
    1c92:	82 30       	cpi	r24, 0x02	; 2
    1c94:	61 f1       	breq	.+88     	; 0x1cee <__fixsfsi+0x80>
    1c96:	82 30       	cpi	r24, 0x02	; 2
    1c98:	50 f1       	brcs	.+84     	; 0x1cee <__fixsfsi+0x80>
    1c9a:	84 30       	cpi	r24, 0x04	; 4
    1c9c:	21 f4       	brne	.+8      	; 0x1ca6 <__fixsfsi+0x38>
    1c9e:	8e 81       	ldd	r24, Y+6	; 0x06
    1ca0:	88 23       	and	r24, r24
    1ca2:	51 f1       	breq	.+84     	; 0x1cf8 <__fixsfsi+0x8a>
    1ca4:	2e c0       	rjmp	.+92     	; 0x1d02 <__fixsfsi+0x94>
    1ca6:	2f 81       	ldd	r18, Y+7	; 0x07
    1ca8:	38 85       	ldd	r19, Y+8	; 0x08
    1caa:	37 fd       	sbrc	r19, 7
    1cac:	20 c0       	rjmp	.+64     	; 0x1cee <__fixsfsi+0x80>
    1cae:	6e 81       	ldd	r22, Y+6	; 0x06
    1cb0:	2f 31       	cpi	r18, 0x1F	; 31
    1cb2:	31 05       	cpc	r19, r1
    1cb4:	1c f0       	brlt	.+6      	; 0x1cbc <__fixsfsi+0x4e>
    1cb6:	66 23       	and	r22, r22
    1cb8:	f9 f0       	breq	.+62     	; 0x1cf8 <__fixsfsi+0x8a>
    1cba:	23 c0       	rjmp	.+70     	; 0x1d02 <__fixsfsi+0x94>
    1cbc:	8e e1       	ldi	r24, 0x1E	; 30
    1cbe:	90 e0       	ldi	r25, 0x00	; 0
    1cc0:	82 1b       	sub	r24, r18
    1cc2:	93 0b       	sbc	r25, r19
    1cc4:	29 85       	ldd	r18, Y+9	; 0x09
    1cc6:	3a 85       	ldd	r19, Y+10	; 0x0a
    1cc8:	4b 85       	ldd	r20, Y+11	; 0x0b
    1cca:	5c 85       	ldd	r21, Y+12	; 0x0c
    1ccc:	04 c0       	rjmp	.+8      	; 0x1cd6 <__fixsfsi+0x68>
    1cce:	56 95       	lsr	r21
    1cd0:	47 95       	ror	r20
    1cd2:	37 95       	ror	r19
    1cd4:	27 95       	ror	r18
    1cd6:	8a 95       	dec	r24
    1cd8:	d2 f7       	brpl	.-12     	; 0x1cce <__fixsfsi+0x60>
    1cda:	66 23       	and	r22, r22
    1cdc:	b1 f0       	breq	.+44     	; 0x1d0a <__fixsfsi+0x9c>
    1cde:	50 95       	com	r21
    1ce0:	40 95       	com	r20
    1ce2:	30 95       	com	r19
    1ce4:	21 95       	neg	r18
    1ce6:	3f 4f       	sbci	r19, 0xFF	; 255
    1ce8:	4f 4f       	sbci	r20, 0xFF	; 255
    1cea:	5f 4f       	sbci	r21, 0xFF	; 255
    1cec:	0e c0       	rjmp	.+28     	; 0x1d0a <__fixsfsi+0x9c>
    1cee:	20 e0       	ldi	r18, 0x00	; 0
    1cf0:	30 e0       	ldi	r19, 0x00	; 0
    1cf2:	40 e0       	ldi	r20, 0x00	; 0
    1cf4:	50 e0       	ldi	r21, 0x00	; 0
    1cf6:	09 c0       	rjmp	.+18     	; 0x1d0a <__fixsfsi+0x9c>
    1cf8:	2f ef       	ldi	r18, 0xFF	; 255
    1cfa:	3f ef       	ldi	r19, 0xFF	; 255
    1cfc:	4f ef       	ldi	r20, 0xFF	; 255
    1cfe:	5f e7       	ldi	r21, 0x7F	; 127
    1d00:	04 c0       	rjmp	.+8      	; 0x1d0a <__fixsfsi+0x9c>
    1d02:	20 e0       	ldi	r18, 0x00	; 0
    1d04:	30 e0       	ldi	r19, 0x00	; 0
    1d06:	40 e0       	ldi	r20, 0x00	; 0
    1d08:	50 e8       	ldi	r21, 0x80	; 128
    1d0a:	b9 01       	movw	r22, r18
    1d0c:	ca 01       	movw	r24, r20
    1d0e:	2c 96       	adiw	r28, 0x0c	; 12
    1d10:	e2 e0       	ldi	r30, 0x02	; 2
    1d12:	0c 94 25 11 	jmp	0x224a	; 0x224a <__epilogue_restores__+0x20>

00001d16 <__floatunsisf>:
    1d16:	a8 e0       	ldi	r26, 0x08	; 8
    1d18:	b0 e0       	ldi	r27, 0x00	; 0
    1d1a:	e1 e9       	ldi	r30, 0x91	; 145
    1d1c:	fe e0       	ldi	r31, 0x0E	; 14
    1d1e:	0c 94 01 11 	jmp	0x2202	; 0x2202 <__prologue_saves__+0x10>
    1d22:	7b 01       	movw	r14, r22
    1d24:	8c 01       	movw	r16, r24
    1d26:	61 15       	cp	r22, r1
    1d28:	71 05       	cpc	r23, r1
    1d2a:	81 05       	cpc	r24, r1
    1d2c:	91 05       	cpc	r25, r1
    1d2e:	19 f4       	brne	.+6      	; 0x1d36 <__floatunsisf+0x20>
    1d30:	82 e0       	ldi	r24, 0x02	; 2
    1d32:	89 83       	std	Y+1, r24	; 0x01
    1d34:	60 c0       	rjmp	.+192    	; 0x1df6 <__floatunsisf+0xe0>
    1d36:	83 e0       	ldi	r24, 0x03	; 3
    1d38:	89 83       	std	Y+1, r24	; 0x01
    1d3a:	8e e1       	ldi	r24, 0x1E	; 30
    1d3c:	c8 2e       	mov	r12, r24
    1d3e:	d1 2c       	mov	r13, r1
    1d40:	dc 82       	std	Y+4, r13	; 0x04
    1d42:	cb 82       	std	Y+3, r12	; 0x03
    1d44:	ed 82       	std	Y+5, r14	; 0x05
    1d46:	fe 82       	std	Y+6, r15	; 0x06
    1d48:	0f 83       	std	Y+7, r16	; 0x07
    1d4a:	18 87       	std	Y+8, r17	; 0x08
    1d4c:	c8 01       	movw	r24, r16
    1d4e:	b7 01       	movw	r22, r14
    1d50:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <__clzsi2>
    1d54:	fc 01       	movw	r30, r24
    1d56:	31 97       	sbiw	r30, 0x01	; 1
    1d58:	f7 ff       	sbrs	r31, 7
    1d5a:	3b c0       	rjmp	.+118    	; 0x1dd2 <__floatunsisf+0xbc>
    1d5c:	22 27       	eor	r18, r18
    1d5e:	33 27       	eor	r19, r19
    1d60:	2e 1b       	sub	r18, r30
    1d62:	3f 0b       	sbc	r19, r31
    1d64:	57 01       	movw	r10, r14
    1d66:	68 01       	movw	r12, r16
    1d68:	02 2e       	mov	r0, r18
    1d6a:	04 c0       	rjmp	.+8      	; 0x1d74 <__floatunsisf+0x5e>
    1d6c:	d6 94       	lsr	r13
    1d6e:	c7 94       	ror	r12
    1d70:	b7 94       	ror	r11
    1d72:	a7 94       	ror	r10
    1d74:	0a 94       	dec	r0
    1d76:	d2 f7       	brpl	.-12     	; 0x1d6c <__floatunsisf+0x56>
    1d78:	40 e0       	ldi	r20, 0x00	; 0
    1d7a:	50 e0       	ldi	r21, 0x00	; 0
    1d7c:	60 e0       	ldi	r22, 0x00	; 0
    1d7e:	70 e0       	ldi	r23, 0x00	; 0
    1d80:	81 e0       	ldi	r24, 0x01	; 1
    1d82:	90 e0       	ldi	r25, 0x00	; 0
    1d84:	a0 e0       	ldi	r26, 0x00	; 0
    1d86:	b0 e0       	ldi	r27, 0x00	; 0
    1d88:	04 c0       	rjmp	.+8      	; 0x1d92 <__floatunsisf+0x7c>
    1d8a:	88 0f       	add	r24, r24
    1d8c:	99 1f       	adc	r25, r25
    1d8e:	aa 1f       	adc	r26, r26
    1d90:	bb 1f       	adc	r27, r27
    1d92:	2a 95       	dec	r18
    1d94:	d2 f7       	brpl	.-12     	; 0x1d8a <__floatunsisf+0x74>
    1d96:	01 97       	sbiw	r24, 0x01	; 1
    1d98:	a1 09       	sbc	r26, r1
    1d9a:	b1 09       	sbc	r27, r1
    1d9c:	8e 21       	and	r24, r14
    1d9e:	9f 21       	and	r25, r15
    1da0:	a0 23       	and	r26, r16
    1da2:	b1 23       	and	r27, r17
    1da4:	00 97       	sbiw	r24, 0x00	; 0
    1da6:	a1 05       	cpc	r26, r1
    1da8:	b1 05       	cpc	r27, r1
    1daa:	21 f0       	breq	.+8      	; 0x1db4 <__floatunsisf+0x9e>
    1dac:	41 e0       	ldi	r20, 0x01	; 1
    1dae:	50 e0       	ldi	r21, 0x00	; 0
    1db0:	60 e0       	ldi	r22, 0x00	; 0
    1db2:	70 e0       	ldi	r23, 0x00	; 0
    1db4:	4a 29       	or	r20, r10
    1db6:	5b 29       	or	r21, r11
    1db8:	6c 29       	or	r22, r12
    1dba:	7d 29       	or	r23, r13
    1dbc:	4d 83       	std	Y+5, r20	; 0x05
    1dbe:	5e 83       	std	Y+6, r21	; 0x06
    1dc0:	6f 83       	std	Y+7, r22	; 0x07
    1dc2:	78 87       	std	Y+8, r23	; 0x08
    1dc4:	8e e1       	ldi	r24, 0x1E	; 30
    1dc6:	90 e0       	ldi	r25, 0x00	; 0
    1dc8:	8e 1b       	sub	r24, r30
    1dca:	9f 0b       	sbc	r25, r31
    1dcc:	9c 83       	std	Y+4, r25	; 0x04
    1dce:	8b 83       	std	Y+3, r24	; 0x03
    1dd0:	12 c0       	rjmp	.+36     	; 0x1df6 <__floatunsisf+0xe0>
    1dd2:	30 97       	sbiw	r30, 0x00	; 0
    1dd4:	81 f0       	breq	.+32     	; 0x1df6 <__floatunsisf+0xe0>
    1dd6:	0e 2e       	mov	r0, r30
    1dd8:	04 c0       	rjmp	.+8      	; 0x1de2 <__floatunsisf+0xcc>
    1dda:	ee 0c       	add	r14, r14
    1ddc:	ff 1c       	adc	r15, r15
    1dde:	00 1f       	adc	r16, r16
    1de0:	11 1f       	adc	r17, r17
    1de2:	0a 94       	dec	r0
    1de4:	d2 f7       	brpl	.-12     	; 0x1dda <__floatunsisf+0xc4>
    1de6:	ed 82       	std	Y+5, r14	; 0x05
    1de8:	fe 82       	std	Y+6, r15	; 0x06
    1dea:	0f 83       	std	Y+7, r16	; 0x07
    1dec:	18 87       	std	Y+8, r17	; 0x08
    1dee:	ce 1a       	sub	r12, r30
    1df0:	df 0a       	sbc	r13, r31
    1df2:	dc 82       	std	Y+4, r13	; 0x04
    1df4:	cb 82       	std	Y+3, r12	; 0x03
    1df6:	1a 82       	std	Y+2, r1	; 0x02
    1df8:	ce 01       	movw	r24, r28
    1dfa:	01 96       	adiw	r24, 0x01	; 1
    1dfc:	0e 94 53 0f 	call	0x1ea6	; 0x1ea6 <__pack_f>
    1e00:	28 96       	adiw	r28, 0x08	; 8
    1e02:	ea e0       	ldi	r30, 0x0A	; 10
    1e04:	0c 94 1d 11 	jmp	0x223a	; 0x223a <__epilogue_restores__+0x10>

00001e08 <__clzsi2>:
    1e08:	ef 92       	push	r14
    1e0a:	ff 92       	push	r15
    1e0c:	0f 93       	push	r16
    1e0e:	1f 93       	push	r17
    1e10:	7b 01       	movw	r14, r22
    1e12:	8c 01       	movw	r16, r24
    1e14:	80 e0       	ldi	r24, 0x00	; 0
    1e16:	e8 16       	cp	r14, r24
    1e18:	80 e0       	ldi	r24, 0x00	; 0
    1e1a:	f8 06       	cpc	r15, r24
    1e1c:	81 e0       	ldi	r24, 0x01	; 1
    1e1e:	08 07       	cpc	r16, r24
    1e20:	80 e0       	ldi	r24, 0x00	; 0
    1e22:	18 07       	cpc	r17, r24
    1e24:	88 f4       	brcc	.+34     	; 0x1e48 <__clzsi2+0x40>
    1e26:	8f ef       	ldi	r24, 0xFF	; 255
    1e28:	e8 16       	cp	r14, r24
    1e2a:	f1 04       	cpc	r15, r1
    1e2c:	01 05       	cpc	r16, r1
    1e2e:	11 05       	cpc	r17, r1
    1e30:	31 f0       	breq	.+12     	; 0x1e3e <__clzsi2+0x36>
    1e32:	28 f0       	brcs	.+10     	; 0x1e3e <__clzsi2+0x36>
    1e34:	88 e0       	ldi	r24, 0x08	; 8
    1e36:	90 e0       	ldi	r25, 0x00	; 0
    1e38:	a0 e0       	ldi	r26, 0x00	; 0
    1e3a:	b0 e0       	ldi	r27, 0x00	; 0
    1e3c:	17 c0       	rjmp	.+46     	; 0x1e6c <__clzsi2+0x64>
    1e3e:	80 e0       	ldi	r24, 0x00	; 0
    1e40:	90 e0       	ldi	r25, 0x00	; 0
    1e42:	a0 e0       	ldi	r26, 0x00	; 0
    1e44:	b0 e0       	ldi	r27, 0x00	; 0
    1e46:	12 c0       	rjmp	.+36     	; 0x1e6c <__clzsi2+0x64>
    1e48:	80 e0       	ldi	r24, 0x00	; 0
    1e4a:	e8 16       	cp	r14, r24
    1e4c:	80 e0       	ldi	r24, 0x00	; 0
    1e4e:	f8 06       	cpc	r15, r24
    1e50:	80 e0       	ldi	r24, 0x00	; 0
    1e52:	08 07       	cpc	r16, r24
    1e54:	81 e0       	ldi	r24, 0x01	; 1
    1e56:	18 07       	cpc	r17, r24
    1e58:	28 f0       	brcs	.+10     	; 0x1e64 <__clzsi2+0x5c>
    1e5a:	88 e1       	ldi	r24, 0x18	; 24
    1e5c:	90 e0       	ldi	r25, 0x00	; 0
    1e5e:	a0 e0       	ldi	r26, 0x00	; 0
    1e60:	b0 e0       	ldi	r27, 0x00	; 0
    1e62:	04 c0       	rjmp	.+8      	; 0x1e6c <__clzsi2+0x64>
    1e64:	80 e1       	ldi	r24, 0x10	; 16
    1e66:	90 e0       	ldi	r25, 0x00	; 0
    1e68:	a0 e0       	ldi	r26, 0x00	; 0
    1e6a:	b0 e0       	ldi	r27, 0x00	; 0
    1e6c:	20 e2       	ldi	r18, 0x20	; 32
    1e6e:	30 e0       	ldi	r19, 0x00	; 0
    1e70:	40 e0       	ldi	r20, 0x00	; 0
    1e72:	50 e0       	ldi	r21, 0x00	; 0
    1e74:	28 1b       	sub	r18, r24
    1e76:	39 0b       	sbc	r19, r25
    1e78:	4a 0b       	sbc	r20, r26
    1e7a:	5b 0b       	sbc	r21, r27
    1e7c:	04 c0       	rjmp	.+8      	; 0x1e86 <__clzsi2+0x7e>
    1e7e:	16 95       	lsr	r17
    1e80:	07 95       	ror	r16
    1e82:	f7 94       	ror	r15
    1e84:	e7 94       	ror	r14
    1e86:	8a 95       	dec	r24
    1e88:	d2 f7       	brpl	.-12     	; 0x1e7e <__clzsi2+0x76>
    1e8a:	f7 01       	movw	r30, r14
    1e8c:	e3 57       	subi	r30, 0x73	; 115
    1e8e:	ff 4f       	sbci	r31, 0xFF	; 255
    1e90:	80 81       	ld	r24, Z
    1e92:	28 1b       	sub	r18, r24
    1e94:	31 09       	sbc	r19, r1
    1e96:	41 09       	sbc	r20, r1
    1e98:	51 09       	sbc	r21, r1
    1e9a:	c9 01       	movw	r24, r18
    1e9c:	1f 91       	pop	r17
    1e9e:	0f 91       	pop	r16
    1ea0:	ff 90       	pop	r15
    1ea2:	ef 90       	pop	r14
    1ea4:	08 95       	ret

00001ea6 <__pack_f>:
    1ea6:	df 92       	push	r13
    1ea8:	ef 92       	push	r14
    1eaa:	ff 92       	push	r15
    1eac:	0f 93       	push	r16
    1eae:	1f 93       	push	r17
    1eb0:	fc 01       	movw	r30, r24
    1eb2:	e4 80       	ldd	r14, Z+4	; 0x04
    1eb4:	f5 80       	ldd	r15, Z+5	; 0x05
    1eb6:	06 81       	ldd	r16, Z+6	; 0x06
    1eb8:	17 81       	ldd	r17, Z+7	; 0x07
    1eba:	d1 80       	ldd	r13, Z+1	; 0x01
    1ebc:	80 81       	ld	r24, Z
    1ebe:	82 30       	cpi	r24, 0x02	; 2
    1ec0:	48 f4       	brcc	.+18     	; 0x1ed4 <__pack_f+0x2e>
    1ec2:	80 e0       	ldi	r24, 0x00	; 0
    1ec4:	90 e0       	ldi	r25, 0x00	; 0
    1ec6:	a0 e1       	ldi	r26, 0x10	; 16
    1ec8:	b0 e0       	ldi	r27, 0x00	; 0
    1eca:	e8 2a       	or	r14, r24
    1ecc:	f9 2a       	or	r15, r25
    1ece:	0a 2b       	or	r16, r26
    1ed0:	1b 2b       	or	r17, r27
    1ed2:	a5 c0       	rjmp	.+330    	; 0x201e <__pack_f+0x178>
    1ed4:	84 30       	cpi	r24, 0x04	; 4
    1ed6:	09 f4       	brne	.+2      	; 0x1eda <__pack_f+0x34>
    1ed8:	9f c0       	rjmp	.+318    	; 0x2018 <__pack_f+0x172>
    1eda:	82 30       	cpi	r24, 0x02	; 2
    1edc:	21 f4       	brne	.+8      	; 0x1ee6 <__pack_f+0x40>
    1ede:	ee 24       	eor	r14, r14
    1ee0:	ff 24       	eor	r15, r15
    1ee2:	87 01       	movw	r16, r14
    1ee4:	05 c0       	rjmp	.+10     	; 0x1ef0 <__pack_f+0x4a>
    1ee6:	e1 14       	cp	r14, r1
    1ee8:	f1 04       	cpc	r15, r1
    1eea:	01 05       	cpc	r16, r1
    1eec:	11 05       	cpc	r17, r1
    1eee:	19 f4       	brne	.+6      	; 0x1ef6 <__pack_f+0x50>
    1ef0:	e0 e0       	ldi	r30, 0x00	; 0
    1ef2:	f0 e0       	ldi	r31, 0x00	; 0
    1ef4:	96 c0       	rjmp	.+300    	; 0x2022 <__pack_f+0x17c>
    1ef6:	62 81       	ldd	r22, Z+2	; 0x02
    1ef8:	73 81       	ldd	r23, Z+3	; 0x03
    1efa:	9f ef       	ldi	r25, 0xFF	; 255
    1efc:	62 38       	cpi	r22, 0x82	; 130
    1efe:	79 07       	cpc	r23, r25
    1f00:	0c f0       	brlt	.+2      	; 0x1f04 <__pack_f+0x5e>
    1f02:	5b c0       	rjmp	.+182    	; 0x1fba <__pack_f+0x114>
    1f04:	22 e8       	ldi	r18, 0x82	; 130
    1f06:	3f ef       	ldi	r19, 0xFF	; 255
    1f08:	26 1b       	sub	r18, r22
    1f0a:	37 0b       	sbc	r19, r23
    1f0c:	2a 31       	cpi	r18, 0x1A	; 26
    1f0e:	31 05       	cpc	r19, r1
    1f10:	2c f0       	brlt	.+10     	; 0x1f1c <__pack_f+0x76>
    1f12:	20 e0       	ldi	r18, 0x00	; 0
    1f14:	30 e0       	ldi	r19, 0x00	; 0
    1f16:	40 e0       	ldi	r20, 0x00	; 0
    1f18:	50 e0       	ldi	r21, 0x00	; 0
    1f1a:	2a c0       	rjmp	.+84     	; 0x1f70 <__pack_f+0xca>
    1f1c:	b8 01       	movw	r22, r16
    1f1e:	a7 01       	movw	r20, r14
    1f20:	02 2e       	mov	r0, r18
    1f22:	04 c0       	rjmp	.+8      	; 0x1f2c <__pack_f+0x86>
    1f24:	76 95       	lsr	r23
    1f26:	67 95       	ror	r22
    1f28:	57 95       	ror	r21
    1f2a:	47 95       	ror	r20
    1f2c:	0a 94       	dec	r0
    1f2e:	d2 f7       	brpl	.-12     	; 0x1f24 <__pack_f+0x7e>
    1f30:	81 e0       	ldi	r24, 0x01	; 1
    1f32:	90 e0       	ldi	r25, 0x00	; 0
    1f34:	a0 e0       	ldi	r26, 0x00	; 0
    1f36:	b0 e0       	ldi	r27, 0x00	; 0
    1f38:	04 c0       	rjmp	.+8      	; 0x1f42 <__pack_f+0x9c>
    1f3a:	88 0f       	add	r24, r24
    1f3c:	99 1f       	adc	r25, r25
    1f3e:	aa 1f       	adc	r26, r26
    1f40:	bb 1f       	adc	r27, r27
    1f42:	2a 95       	dec	r18
    1f44:	d2 f7       	brpl	.-12     	; 0x1f3a <__pack_f+0x94>
    1f46:	01 97       	sbiw	r24, 0x01	; 1
    1f48:	a1 09       	sbc	r26, r1
    1f4a:	b1 09       	sbc	r27, r1
    1f4c:	8e 21       	and	r24, r14
    1f4e:	9f 21       	and	r25, r15
    1f50:	a0 23       	and	r26, r16
    1f52:	b1 23       	and	r27, r17
    1f54:	00 97       	sbiw	r24, 0x00	; 0
    1f56:	a1 05       	cpc	r26, r1
    1f58:	b1 05       	cpc	r27, r1
    1f5a:	21 f0       	breq	.+8      	; 0x1f64 <__pack_f+0xbe>
    1f5c:	81 e0       	ldi	r24, 0x01	; 1
    1f5e:	90 e0       	ldi	r25, 0x00	; 0
    1f60:	a0 e0       	ldi	r26, 0x00	; 0
    1f62:	b0 e0       	ldi	r27, 0x00	; 0
    1f64:	9a 01       	movw	r18, r20
    1f66:	ab 01       	movw	r20, r22
    1f68:	28 2b       	or	r18, r24
    1f6a:	39 2b       	or	r19, r25
    1f6c:	4a 2b       	or	r20, r26
    1f6e:	5b 2b       	or	r21, r27
    1f70:	da 01       	movw	r26, r20
    1f72:	c9 01       	movw	r24, r18
    1f74:	8f 77       	andi	r24, 0x7F	; 127
    1f76:	90 70       	andi	r25, 0x00	; 0
    1f78:	a0 70       	andi	r26, 0x00	; 0
    1f7a:	b0 70       	andi	r27, 0x00	; 0
    1f7c:	80 34       	cpi	r24, 0x40	; 64
    1f7e:	91 05       	cpc	r25, r1
    1f80:	a1 05       	cpc	r26, r1
    1f82:	b1 05       	cpc	r27, r1
    1f84:	39 f4       	brne	.+14     	; 0x1f94 <__pack_f+0xee>
    1f86:	27 ff       	sbrs	r18, 7
    1f88:	09 c0       	rjmp	.+18     	; 0x1f9c <__pack_f+0xf6>
    1f8a:	20 5c       	subi	r18, 0xC0	; 192
    1f8c:	3f 4f       	sbci	r19, 0xFF	; 255
    1f8e:	4f 4f       	sbci	r20, 0xFF	; 255
    1f90:	5f 4f       	sbci	r21, 0xFF	; 255
    1f92:	04 c0       	rjmp	.+8      	; 0x1f9c <__pack_f+0xf6>
    1f94:	21 5c       	subi	r18, 0xC1	; 193
    1f96:	3f 4f       	sbci	r19, 0xFF	; 255
    1f98:	4f 4f       	sbci	r20, 0xFF	; 255
    1f9a:	5f 4f       	sbci	r21, 0xFF	; 255
    1f9c:	e0 e0       	ldi	r30, 0x00	; 0
    1f9e:	f0 e0       	ldi	r31, 0x00	; 0
    1fa0:	20 30       	cpi	r18, 0x00	; 0
    1fa2:	a0 e0       	ldi	r26, 0x00	; 0
    1fa4:	3a 07       	cpc	r19, r26
    1fa6:	a0 e0       	ldi	r26, 0x00	; 0
    1fa8:	4a 07       	cpc	r20, r26
    1faa:	a0 e4       	ldi	r26, 0x40	; 64
    1fac:	5a 07       	cpc	r21, r26
    1fae:	10 f0       	brcs	.+4      	; 0x1fb4 <__pack_f+0x10e>
    1fb0:	e1 e0       	ldi	r30, 0x01	; 1
    1fb2:	f0 e0       	ldi	r31, 0x00	; 0
    1fb4:	79 01       	movw	r14, r18
    1fb6:	8a 01       	movw	r16, r20
    1fb8:	27 c0       	rjmp	.+78     	; 0x2008 <__pack_f+0x162>
    1fba:	60 38       	cpi	r22, 0x80	; 128
    1fbc:	71 05       	cpc	r23, r1
    1fbe:	64 f5       	brge	.+88     	; 0x2018 <__pack_f+0x172>
    1fc0:	fb 01       	movw	r30, r22
    1fc2:	e1 58       	subi	r30, 0x81	; 129
    1fc4:	ff 4f       	sbci	r31, 0xFF	; 255
    1fc6:	d8 01       	movw	r26, r16
    1fc8:	c7 01       	movw	r24, r14
    1fca:	8f 77       	andi	r24, 0x7F	; 127
    1fcc:	90 70       	andi	r25, 0x00	; 0
    1fce:	a0 70       	andi	r26, 0x00	; 0
    1fd0:	b0 70       	andi	r27, 0x00	; 0
    1fd2:	80 34       	cpi	r24, 0x40	; 64
    1fd4:	91 05       	cpc	r25, r1
    1fd6:	a1 05       	cpc	r26, r1
    1fd8:	b1 05       	cpc	r27, r1
    1fda:	39 f4       	brne	.+14     	; 0x1fea <__pack_f+0x144>
    1fdc:	e7 fe       	sbrs	r14, 7
    1fde:	0d c0       	rjmp	.+26     	; 0x1ffa <__pack_f+0x154>
    1fe0:	80 e4       	ldi	r24, 0x40	; 64
    1fe2:	90 e0       	ldi	r25, 0x00	; 0
    1fe4:	a0 e0       	ldi	r26, 0x00	; 0
    1fe6:	b0 e0       	ldi	r27, 0x00	; 0
    1fe8:	04 c0       	rjmp	.+8      	; 0x1ff2 <__pack_f+0x14c>
    1fea:	8f e3       	ldi	r24, 0x3F	; 63
    1fec:	90 e0       	ldi	r25, 0x00	; 0
    1fee:	a0 e0       	ldi	r26, 0x00	; 0
    1ff0:	b0 e0       	ldi	r27, 0x00	; 0
    1ff2:	e8 0e       	add	r14, r24
    1ff4:	f9 1e       	adc	r15, r25
    1ff6:	0a 1f       	adc	r16, r26
    1ff8:	1b 1f       	adc	r17, r27
    1ffa:	17 ff       	sbrs	r17, 7
    1ffc:	05 c0       	rjmp	.+10     	; 0x2008 <__pack_f+0x162>
    1ffe:	16 95       	lsr	r17
    2000:	07 95       	ror	r16
    2002:	f7 94       	ror	r15
    2004:	e7 94       	ror	r14
    2006:	31 96       	adiw	r30, 0x01	; 1
    2008:	87 e0       	ldi	r24, 0x07	; 7
    200a:	16 95       	lsr	r17
    200c:	07 95       	ror	r16
    200e:	f7 94       	ror	r15
    2010:	e7 94       	ror	r14
    2012:	8a 95       	dec	r24
    2014:	d1 f7       	brne	.-12     	; 0x200a <__pack_f+0x164>
    2016:	05 c0       	rjmp	.+10     	; 0x2022 <__pack_f+0x17c>
    2018:	ee 24       	eor	r14, r14
    201a:	ff 24       	eor	r15, r15
    201c:	87 01       	movw	r16, r14
    201e:	ef ef       	ldi	r30, 0xFF	; 255
    2020:	f0 e0       	ldi	r31, 0x00	; 0
    2022:	6e 2f       	mov	r22, r30
    2024:	67 95       	ror	r22
    2026:	66 27       	eor	r22, r22
    2028:	67 95       	ror	r22
    202a:	90 2f       	mov	r25, r16
    202c:	9f 77       	andi	r25, 0x7F	; 127
    202e:	d7 94       	ror	r13
    2030:	dd 24       	eor	r13, r13
    2032:	d7 94       	ror	r13
    2034:	8e 2f       	mov	r24, r30
    2036:	86 95       	lsr	r24
    2038:	49 2f       	mov	r20, r25
    203a:	46 2b       	or	r20, r22
    203c:	58 2f       	mov	r21, r24
    203e:	5d 29       	or	r21, r13
    2040:	b7 01       	movw	r22, r14
    2042:	ca 01       	movw	r24, r20
    2044:	1f 91       	pop	r17
    2046:	0f 91       	pop	r16
    2048:	ff 90       	pop	r15
    204a:	ef 90       	pop	r14
    204c:	df 90       	pop	r13
    204e:	08 95       	ret

00002050 <__unpack_f>:
    2050:	fc 01       	movw	r30, r24
    2052:	db 01       	movw	r26, r22
    2054:	40 81       	ld	r20, Z
    2056:	51 81       	ldd	r21, Z+1	; 0x01
    2058:	22 81       	ldd	r18, Z+2	; 0x02
    205a:	62 2f       	mov	r22, r18
    205c:	6f 77       	andi	r22, 0x7F	; 127
    205e:	70 e0       	ldi	r23, 0x00	; 0
    2060:	22 1f       	adc	r18, r18
    2062:	22 27       	eor	r18, r18
    2064:	22 1f       	adc	r18, r18
    2066:	93 81       	ldd	r25, Z+3	; 0x03
    2068:	89 2f       	mov	r24, r25
    206a:	88 0f       	add	r24, r24
    206c:	82 2b       	or	r24, r18
    206e:	28 2f       	mov	r18, r24
    2070:	30 e0       	ldi	r19, 0x00	; 0
    2072:	99 1f       	adc	r25, r25
    2074:	99 27       	eor	r25, r25
    2076:	99 1f       	adc	r25, r25
    2078:	11 96       	adiw	r26, 0x01	; 1
    207a:	9c 93       	st	X, r25
    207c:	11 97       	sbiw	r26, 0x01	; 1
    207e:	21 15       	cp	r18, r1
    2080:	31 05       	cpc	r19, r1
    2082:	a9 f5       	brne	.+106    	; 0x20ee <__unpack_f+0x9e>
    2084:	41 15       	cp	r20, r1
    2086:	51 05       	cpc	r21, r1
    2088:	61 05       	cpc	r22, r1
    208a:	71 05       	cpc	r23, r1
    208c:	11 f4       	brne	.+4      	; 0x2092 <__unpack_f+0x42>
    208e:	82 e0       	ldi	r24, 0x02	; 2
    2090:	37 c0       	rjmp	.+110    	; 0x2100 <__unpack_f+0xb0>
    2092:	82 e8       	ldi	r24, 0x82	; 130
    2094:	9f ef       	ldi	r25, 0xFF	; 255
    2096:	13 96       	adiw	r26, 0x03	; 3
    2098:	9c 93       	st	X, r25
    209a:	8e 93       	st	-X, r24
    209c:	12 97       	sbiw	r26, 0x02	; 2
    209e:	9a 01       	movw	r18, r20
    20a0:	ab 01       	movw	r20, r22
    20a2:	67 e0       	ldi	r22, 0x07	; 7
    20a4:	22 0f       	add	r18, r18
    20a6:	33 1f       	adc	r19, r19
    20a8:	44 1f       	adc	r20, r20
    20aa:	55 1f       	adc	r21, r21
    20ac:	6a 95       	dec	r22
    20ae:	d1 f7       	brne	.-12     	; 0x20a4 <__unpack_f+0x54>
    20b0:	83 e0       	ldi	r24, 0x03	; 3
    20b2:	8c 93       	st	X, r24
    20b4:	0d c0       	rjmp	.+26     	; 0x20d0 <__unpack_f+0x80>
    20b6:	22 0f       	add	r18, r18
    20b8:	33 1f       	adc	r19, r19
    20ba:	44 1f       	adc	r20, r20
    20bc:	55 1f       	adc	r21, r21
    20be:	12 96       	adiw	r26, 0x02	; 2
    20c0:	8d 91       	ld	r24, X+
    20c2:	9c 91       	ld	r25, X
    20c4:	13 97       	sbiw	r26, 0x03	; 3
    20c6:	01 97       	sbiw	r24, 0x01	; 1
    20c8:	13 96       	adiw	r26, 0x03	; 3
    20ca:	9c 93       	st	X, r25
    20cc:	8e 93       	st	-X, r24
    20ce:	12 97       	sbiw	r26, 0x02	; 2
    20d0:	20 30       	cpi	r18, 0x00	; 0
    20d2:	80 e0       	ldi	r24, 0x00	; 0
    20d4:	38 07       	cpc	r19, r24
    20d6:	80 e0       	ldi	r24, 0x00	; 0
    20d8:	48 07       	cpc	r20, r24
    20da:	80 e4       	ldi	r24, 0x40	; 64
    20dc:	58 07       	cpc	r21, r24
    20de:	58 f3       	brcs	.-42     	; 0x20b6 <__unpack_f+0x66>
    20e0:	14 96       	adiw	r26, 0x04	; 4
    20e2:	2d 93       	st	X+, r18
    20e4:	3d 93       	st	X+, r19
    20e6:	4d 93       	st	X+, r20
    20e8:	5c 93       	st	X, r21
    20ea:	17 97       	sbiw	r26, 0x07	; 7
    20ec:	08 95       	ret
    20ee:	2f 3f       	cpi	r18, 0xFF	; 255
    20f0:	31 05       	cpc	r19, r1
    20f2:	79 f4       	brne	.+30     	; 0x2112 <__unpack_f+0xc2>
    20f4:	41 15       	cp	r20, r1
    20f6:	51 05       	cpc	r21, r1
    20f8:	61 05       	cpc	r22, r1
    20fa:	71 05       	cpc	r23, r1
    20fc:	19 f4       	brne	.+6      	; 0x2104 <__unpack_f+0xb4>
    20fe:	84 e0       	ldi	r24, 0x04	; 4
    2100:	8c 93       	st	X, r24
    2102:	08 95       	ret
    2104:	64 ff       	sbrs	r22, 4
    2106:	03 c0       	rjmp	.+6      	; 0x210e <__unpack_f+0xbe>
    2108:	81 e0       	ldi	r24, 0x01	; 1
    210a:	8c 93       	st	X, r24
    210c:	12 c0       	rjmp	.+36     	; 0x2132 <__unpack_f+0xe2>
    210e:	1c 92       	st	X, r1
    2110:	10 c0       	rjmp	.+32     	; 0x2132 <__unpack_f+0xe2>
    2112:	2f 57       	subi	r18, 0x7F	; 127
    2114:	30 40       	sbci	r19, 0x00	; 0
    2116:	13 96       	adiw	r26, 0x03	; 3
    2118:	3c 93       	st	X, r19
    211a:	2e 93       	st	-X, r18
    211c:	12 97       	sbiw	r26, 0x02	; 2
    211e:	83 e0       	ldi	r24, 0x03	; 3
    2120:	8c 93       	st	X, r24
    2122:	87 e0       	ldi	r24, 0x07	; 7
    2124:	44 0f       	add	r20, r20
    2126:	55 1f       	adc	r21, r21
    2128:	66 1f       	adc	r22, r22
    212a:	77 1f       	adc	r23, r23
    212c:	8a 95       	dec	r24
    212e:	d1 f7       	brne	.-12     	; 0x2124 <__unpack_f+0xd4>
    2130:	70 64       	ori	r23, 0x40	; 64
    2132:	14 96       	adiw	r26, 0x04	; 4
    2134:	4d 93       	st	X+, r20
    2136:	5d 93       	st	X+, r21
    2138:	6d 93       	st	X+, r22
    213a:	7c 93       	st	X, r23
    213c:	17 97       	sbiw	r26, 0x07	; 7
    213e:	08 95       	ret

00002140 <__fpcmp_parts_f>:
    2140:	1f 93       	push	r17
    2142:	dc 01       	movw	r26, r24
    2144:	fb 01       	movw	r30, r22
    2146:	9c 91       	ld	r25, X
    2148:	92 30       	cpi	r25, 0x02	; 2
    214a:	08 f4       	brcc	.+2      	; 0x214e <__fpcmp_parts_f+0xe>
    214c:	47 c0       	rjmp	.+142    	; 0x21dc <__fpcmp_parts_f+0x9c>
    214e:	80 81       	ld	r24, Z
    2150:	82 30       	cpi	r24, 0x02	; 2
    2152:	08 f4       	brcc	.+2      	; 0x2156 <__fpcmp_parts_f+0x16>
    2154:	43 c0       	rjmp	.+134    	; 0x21dc <__fpcmp_parts_f+0x9c>
    2156:	94 30       	cpi	r25, 0x04	; 4
    2158:	51 f4       	brne	.+20     	; 0x216e <__fpcmp_parts_f+0x2e>
    215a:	11 96       	adiw	r26, 0x01	; 1
    215c:	1c 91       	ld	r17, X
    215e:	84 30       	cpi	r24, 0x04	; 4
    2160:	99 f5       	brne	.+102    	; 0x21c8 <__fpcmp_parts_f+0x88>
    2162:	81 81       	ldd	r24, Z+1	; 0x01
    2164:	68 2f       	mov	r22, r24
    2166:	70 e0       	ldi	r23, 0x00	; 0
    2168:	61 1b       	sub	r22, r17
    216a:	71 09       	sbc	r23, r1
    216c:	3f c0       	rjmp	.+126    	; 0x21ec <__fpcmp_parts_f+0xac>
    216e:	84 30       	cpi	r24, 0x04	; 4
    2170:	21 f0       	breq	.+8      	; 0x217a <__fpcmp_parts_f+0x3a>
    2172:	92 30       	cpi	r25, 0x02	; 2
    2174:	31 f4       	brne	.+12     	; 0x2182 <__fpcmp_parts_f+0x42>
    2176:	82 30       	cpi	r24, 0x02	; 2
    2178:	b9 f1       	breq	.+110    	; 0x21e8 <__fpcmp_parts_f+0xa8>
    217a:	81 81       	ldd	r24, Z+1	; 0x01
    217c:	88 23       	and	r24, r24
    217e:	89 f1       	breq	.+98     	; 0x21e2 <__fpcmp_parts_f+0xa2>
    2180:	2d c0       	rjmp	.+90     	; 0x21dc <__fpcmp_parts_f+0x9c>
    2182:	11 96       	adiw	r26, 0x01	; 1
    2184:	1c 91       	ld	r17, X
    2186:	11 97       	sbiw	r26, 0x01	; 1
    2188:	82 30       	cpi	r24, 0x02	; 2
    218a:	f1 f0       	breq	.+60     	; 0x21c8 <__fpcmp_parts_f+0x88>
    218c:	81 81       	ldd	r24, Z+1	; 0x01
    218e:	18 17       	cp	r17, r24
    2190:	d9 f4       	brne	.+54     	; 0x21c8 <__fpcmp_parts_f+0x88>
    2192:	12 96       	adiw	r26, 0x02	; 2
    2194:	2d 91       	ld	r18, X+
    2196:	3c 91       	ld	r19, X
    2198:	13 97       	sbiw	r26, 0x03	; 3
    219a:	82 81       	ldd	r24, Z+2	; 0x02
    219c:	93 81       	ldd	r25, Z+3	; 0x03
    219e:	82 17       	cp	r24, r18
    21a0:	93 07       	cpc	r25, r19
    21a2:	94 f0       	brlt	.+36     	; 0x21c8 <__fpcmp_parts_f+0x88>
    21a4:	28 17       	cp	r18, r24
    21a6:	39 07       	cpc	r19, r25
    21a8:	bc f0       	brlt	.+46     	; 0x21d8 <__fpcmp_parts_f+0x98>
    21aa:	14 96       	adiw	r26, 0x04	; 4
    21ac:	8d 91       	ld	r24, X+
    21ae:	9d 91       	ld	r25, X+
    21b0:	0d 90       	ld	r0, X+
    21b2:	bc 91       	ld	r27, X
    21b4:	a0 2d       	mov	r26, r0
    21b6:	24 81       	ldd	r18, Z+4	; 0x04
    21b8:	35 81       	ldd	r19, Z+5	; 0x05
    21ba:	46 81       	ldd	r20, Z+6	; 0x06
    21bc:	57 81       	ldd	r21, Z+7	; 0x07
    21be:	28 17       	cp	r18, r24
    21c0:	39 07       	cpc	r19, r25
    21c2:	4a 07       	cpc	r20, r26
    21c4:	5b 07       	cpc	r21, r27
    21c6:	18 f4       	brcc	.+6      	; 0x21ce <__fpcmp_parts_f+0x8e>
    21c8:	11 23       	and	r17, r17
    21ca:	41 f0       	breq	.+16     	; 0x21dc <__fpcmp_parts_f+0x9c>
    21cc:	0a c0       	rjmp	.+20     	; 0x21e2 <__fpcmp_parts_f+0xa2>
    21ce:	82 17       	cp	r24, r18
    21d0:	93 07       	cpc	r25, r19
    21d2:	a4 07       	cpc	r26, r20
    21d4:	b5 07       	cpc	r27, r21
    21d6:	40 f4       	brcc	.+16     	; 0x21e8 <__fpcmp_parts_f+0xa8>
    21d8:	11 23       	and	r17, r17
    21da:	19 f0       	breq	.+6      	; 0x21e2 <__fpcmp_parts_f+0xa2>
    21dc:	61 e0       	ldi	r22, 0x01	; 1
    21de:	70 e0       	ldi	r23, 0x00	; 0
    21e0:	05 c0       	rjmp	.+10     	; 0x21ec <__fpcmp_parts_f+0xac>
    21e2:	6f ef       	ldi	r22, 0xFF	; 255
    21e4:	7f ef       	ldi	r23, 0xFF	; 255
    21e6:	02 c0       	rjmp	.+4      	; 0x21ec <__fpcmp_parts_f+0xac>
    21e8:	60 e0       	ldi	r22, 0x00	; 0
    21ea:	70 e0       	ldi	r23, 0x00	; 0
    21ec:	cb 01       	movw	r24, r22
    21ee:	1f 91       	pop	r17
    21f0:	08 95       	ret

000021f2 <__prologue_saves__>:
    21f2:	2f 92       	push	r2
    21f4:	3f 92       	push	r3
    21f6:	4f 92       	push	r4
    21f8:	5f 92       	push	r5
    21fa:	6f 92       	push	r6
    21fc:	7f 92       	push	r7
    21fe:	8f 92       	push	r8
    2200:	9f 92       	push	r9
    2202:	af 92       	push	r10
    2204:	bf 92       	push	r11
    2206:	cf 92       	push	r12
    2208:	df 92       	push	r13
    220a:	ef 92       	push	r14
    220c:	ff 92       	push	r15
    220e:	0f 93       	push	r16
    2210:	1f 93       	push	r17
    2212:	cf 93       	push	r28
    2214:	df 93       	push	r29
    2216:	cd b7       	in	r28, 0x3d	; 61
    2218:	de b7       	in	r29, 0x3e	; 62
    221a:	ca 1b       	sub	r28, r26
    221c:	db 0b       	sbc	r29, r27
    221e:	0f b6       	in	r0, 0x3f	; 63
    2220:	f8 94       	cli
    2222:	de bf       	out	0x3e, r29	; 62
    2224:	0f be       	out	0x3f, r0	; 63
    2226:	cd bf       	out	0x3d, r28	; 61
    2228:	09 94       	ijmp

0000222a <__epilogue_restores__>:
    222a:	2a 88       	ldd	r2, Y+18	; 0x12
    222c:	39 88       	ldd	r3, Y+17	; 0x11
    222e:	48 88       	ldd	r4, Y+16	; 0x10
    2230:	5f 84       	ldd	r5, Y+15	; 0x0f
    2232:	6e 84       	ldd	r6, Y+14	; 0x0e
    2234:	7d 84       	ldd	r7, Y+13	; 0x0d
    2236:	8c 84       	ldd	r8, Y+12	; 0x0c
    2238:	9b 84       	ldd	r9, Y+11	; 0x0b
    223a:	aa 84       	ldd	r10, Y+10	; 0x0a
    223c:	b9 84       	ldd	r11, Y+9	; 0x09
    223e:	c8 84       	ldd	r12, Y+8	; 0x08
    2240:	df 80       	ldd	r13, Y+7	; 0x07
    2242:	ee 80       	ldd	r14, Y+6	; 0x06
    2244:	fd 80       	ldd	r15, Y+5	; 0x05
    2246:	0c 81       	ldd	r16, Y+4	; 0x04
    2248:	1b 81       	ldd	r17, Y+3	; 0x03
    224a:	aa 81       	ldd	r26, Y+2	; 0x02
    224c:	b9 81       	ldd	r27, Y+1	; 0x01
    224e:	ce 0f       	add	r28, r30
    2250:	d1 1d       	adc	r29, r1
    2252:	0f b6       	in	r0, 0x3f	; 63
    2254:	f8 94       	cli
    2256:	de bf       	out	0x3e, r29	; 62
    2258:	0f be       	out	0x3f, r0	; 63
    225a:	cd bf       	out	0x3d, r28	; 61
    225c:	ed 01       	movw	r28, r26
    225e:	08 95       	ret

00002260 <_exit>:
    2260:	f8 94       	cli

00002262 <__stop_program>:
    2262:	ff cf       	rjmp	.-2      	; 0x2262 <__stop_program>
