
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of synchronizer between two asynchronous clock domains.

---

## âœ… Day 24 - synchronizer between two asynchronous clock domains.


 

![synchronizer between two asynchronous clock domains.](./images/sync_schematic.png)

**Description:**  
  the scematic of synchronizer between two asynchronous clock domains.



 


### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/sync_sim.png)

**Description:**  
simulation results - 
simualtion results ofsynchronizer between two asynchronous clock domains.
