<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3943" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3943{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_3943{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3943{left:601px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3943{left:70px;bottom:570px;}
#t5_3943{left:96px;bottom:574px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t6_3943{left:303px;bottom:574px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t7_3943{left:96px;bottom:557px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_3943{left:748px;bottom:564px;}
#t9_3943{left:760px;bottom:557px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#ta_3943{left:96px;bottom:540px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tb_3943{left:82px;bottom:1010px;}
#tc_3943{left:184px;bottom:1010px;letter-spacing:-0.12px;}
#td_3943{left:294px;bottom:1010px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#te_3943{left:608px;bottom:1016px;}
#tf_3943{left:623px;bottom:1010px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#tg_3943{left:294px;bottom:993px;letter-spacing:-0.12px;}
#th_3943{left:294px;bottom:972px;letter-spacing:-0.11px;}
#ti_3943{left:294px;bottom:955px;letter-spacing:-0.11px;}
#tj_3943{left:294px;bottom:938px;letter-spacing:-0.11px;}
#tk_3943{left:294px;bottom:921px;letter-spacing:-0.11px;}
#tl_3943{left:294px;bottom:904px;letter-spacing:-0.12px;}
#tm_3943{left:294px;bottom:883px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#tn_3943{left:294px;bottom:866px;letter-spacing:-0.1px;word-spacing:-0.33px;}
#to_3943{left:294px;bottom:849px;letter-spacing:-0.11px;}
#tp_3943{left:82px;bottom:820px;}
#tq_3943{left:184px;bottom:820px;letter-spacing:-0.11px;}
#tr_3943{left:184px;bottom:804px;letter-spacing:-0.11px;}
#ts_3943{left:294px;bottom:820px;letter-spacing:-0.11px;}
#tt_3943{left:294px;bottom:799px;letter-spacing:-0.11px;}
#tu_3943{left:294px;bottom:782px;letter-spacing:-0.11px;}
#tv_3943{left:294px;bottom:765px;letter-spacing:-0.12px;}
#tw_3943{left:294px;bottom:744px;letter-spacing:-0.11px;}
#tx_3943{left:294px;bottom:727px;letter-spacing:-0.12px;}
#ty_3943{left:82px;bottom:698px;letter-spacing:-0.13px;}
#tz_3943{left:184px;bottom:698px;letter-spacing:-0.13px;}
#t10_3943{left:294px;bottom:698px;letter-spacing:-0.1px;}
#t11_3943{left:73px;bottom:668px;letter-spacing:-0.14px;}
#t12_3943{left:73px;bottom:649px;letter-spacing:-0.12px;}
#t13_3943{left:87px;bottom:632px;letter-spacing:-0.11px;}
#t14_3943{left:73px;bottom:612px;letter-spacing:-0.12px;}
#t15_3943{left:70px;bottom:188px;letter-spacing:-0.16px;}
#t16_3943{left:92px;bottom:188px;letter-spacing:-0.12px;}
#t17_3943{left:92px;bottom:171px;letter-spacing:-0.1px;}
#t18_3943{left:118px;bottom:178px;}
#t19_3943{left:133px;bottom:171px;letter-spacing:-0.11px;}
#t1a_3943{left:92px;bottom:154px;letter-spacing:-0.11px;}
#t1b_3943{left:787px;bottom:161px;}
#t1c_3943{left:802px;bottom:154px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_3943{left:92px;bottom:137px;letter-spacing:-0.12px;}
#t1e_3943{left:288px;bottom:506px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1f_3943{left:374px;bottom:506px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1g_3943{left:81px;bottom:474px;letter-spacing:-0.08px;}
#t1h_3943{left:81px;bottom:459px;letter-spacing:-0.11px;}
#t1i_3943{left:183px;bottom:474px;letter-spacing:-0.16px;word-spacing:0.08px;}
#t1j_3943{left:293px;bottom:474px;letter-spacing:-0.18px;}
#t1k_3943{left:81px;bottom:430px;letter-spacing:-0.09px;}
#t1l_3943{left:183px;bottom:430px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1m_3943{left:293px;bottom:430px;letter-spacing:-0.11px;}
#t1n_3943{left:293px;bottom:413px;letter-spacing:-0.11px;}
#t1o_3943{left:81px;bottom:384px;letter-spacing:-0.14px;}
#t1p_3943{left:183px;bottom:384px;letter-spacing:-0.13px;}
#t1q_3943{left:293px;bottom:384px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1r_3943{left:81px;bottom:355px;letter-spacing:-0.15px;}
#t1s_3943{left:183px;bottom:355px;letter-spacing:-0.15px;}
#t1t_3943{left:293px;bottom:355px;letter-spacing:-0.11px;}
#t1u_3943{left:293px;bottom:338px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_3943{left:690px;bottom:345px;}
#t1w_3943{left:81px;bottom:309px;letter-spacing:-0.13px;}
#t1x_3943{left:183px;bottom:309px;letter-spacing:-0.12px;}
#t1y_3943{left:183px;bottom:293px;letter-spacing:-0.13px;}
#t1z_3943{left:293px;bottom:309px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#t20_3943{left:293px;bottom:293px;letter-spacing:-0.12px;}
#t21_3943{left:293px;bottom:276px;letter-spacing:-0.12px;}
#t22_3943{left:293px;bottom:259px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_3943{left:81px;bottom:230px;letter-spacing:-0.13px;}
#t24_3943{left:183px;bottom:230px;letter-spacing:-0.14px;}
#t25_3943{left:293px;bottom:230px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t26_3943{left:284px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t27_3943{left:369px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t28_3943{left:82px;bottom:1054px;letter-spacing:-0.09px;}
#t29_3943{left:82px;bottom:1039px;letter-spacing:-0.13px;}
#t2a_3943{left:184px;bottom:1054px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2b_3943{left:294px;bottom:1054px;letter-spacing:-0.16px;}

.s1_3943{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3943{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3943{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3943{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3943{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3943{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3943{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3943{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3943{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3943{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sb_3943{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3943" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3943Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3943" style="-webkit-user-select: none;"><object width="935" height="1210" data="3943/3943.svg" type="image/svg+xml" id="pdf3943" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3943" class="t s1_3943">Vol. 3C </span><span id="t2_3943" class="t s1_3943">25-7 </span>
<span id="t3_3943" class="t s2_3943">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3943" class="t s3_3943">• </span><span id="t5_3943" class="t s4_3943">Pending debug exceptions </span><span id="t6_3943" class="t s5_3943">(64 bits; 32 bits on processors that do not support Intel 64 architecture). IA-32 </span>
<span id="t7_3943" class="t s5_3943">processors may recognize one or more debug exceptions without immediately delivering them. </span>
<span id="t8_3943" class="t s6_3943">1 </span>
<span id="t9_3943" class="t s5_3943">This field </span>
<span id="ta_3943" class="t s5_3943">contains information about such exceptions. This field is described in Table 25-4. </span>
<span id="tb_3943" class="t s7_3943">3 </span><span id="tc_3943" class="t s7_3943">Blocking by NMI </span><span id="td_3943" class="t s7_3943">See Section 6.7.1, “Handling Multiple NMIs,” in the Intel </span>
<span id="te_3943" class="t s6_3943">® </span>
<span id="tf_3943" class="t s7_3943">64 and IA-32 Architectures Software </span>
<span id="tg_3943" class="t s7_3943">Developer’s Manual, Volume 3A and Section 32.8, “NMI Handling While in SMM.” </span>
<span id="th_3943" class="t s7_3943">Delivery of a non-maskable interrupt (NMI) or a system-management interrupt (SMI) blocks </span>
<span id="ti_3943" class="t s7_3943">subsequent NMIs until the next execution of IRET. See Section 26.3 for how this behavior of </span>
<span id="tj_3943" class="t s7_3943">IRET may change in VMX non-root operation. Setting this bit indicates that blocking of NMIs is </span>
<span id="tk_3943" class="t s7_3943">in effect. Clearing this bit does not imply that NMIs are not (temporarily) blocked for other </span>
<span id="tl_3943" class="t s7_3943">reasons. </span>
<span id="tm_3943" class="t s7_3943">If the “virtual NMIs” VM-execution control (see Section 25.6.1) is 1, this bit does not control the </span>
<span id="tn_3943" class="t s7_3943">blocking of NMIs. Instead, it refers to “virtual-NMI blocking” (the fact that guest software is not </span>
<span id="to_3943" class="t s7_3943">ready for an NMI). </span>
<span id="tp_3943" class="t s7_3943">4 </span><span id="tq_3943" class="t s7_3943">Enclave </span>
<span id="tr_3943" class="t s7_3943">interruption </span>
<span id="ts_3943" class="t s7_3943">Set to 1 if the VM exit occurred while the logical processor was in enclave mode. </span>
<span id="tt_3943" class="t s7_3943">Such VM exits includes those caused by interrupts, non-maskable interrupts, system- </span>
<span id="tu_3943" class="t s7_3943">management interrupts, INIT signals, and exceptions occurring in enclave mode as well as </span>
<span id="tv_3943" class="t s7_3943">exceptions encountered during the delivery of such events incident to enclave mode. </span>
<span id="tw_3943" class="t s7_3943">A VM exit that is incident to delivery of an event injected by VM entry leaves this bit </span>
<span id="tx_3943" class="t s7_3943">unmodified. </span>
<span id="ty_3943" class="t s7_3943">31:5 </span><span id="tz_3943" class="t s7_3943">Reserved </span><span id="t10_3943" class="t s7_3943">VM entry will fail if these bits are not 0. See Section 27.3.1.5. </span>
<span id="t11_3943" class="t s8_3943">NOTES: </span>
<span id="t12_3943" class="t s7_3943">1. Nonmaskable interrupts and system-management interrupts may also be inhibited on the instruction boundary following such an </span>
<span id="t13_3943" class="t s7_3943">execution of STI. </span>
<span id="t14_3943" class="t s7_3943">2. System-management interrupts may also be inhibited on the instruction boundary following such an execution of MOV or POP. </span>
<span id="t15_3943" class="t s7_3943">1. </span><span id="t16_3943" class="t s7_3943">For example, execution of a MOV to SS or a POP to SS may inhibit some debug exceptions for one instruction. See Section 6.8.3 of </span>
<span id="t17_3943" class="t s7_3943">Intel </span>
<span id="t18_3943" class="t s6_3943">® </span>
<span id="t19_3943" class="t s7_3943">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. In addition, certain events incident to an instruction </span>
<span id="t1a_3943" class="t s7_3943">(for example, an INIT signal) may take priority over debug traps generated by that instruction. See Table 6-2 in the Intel </span>
<span id="t1b_3943" class="t s6_3943">® </span>
<span id="t1c_3943" class="t s7_3943">64 and </span>
<span id="t1d_3943" class="t s7_3943">IA-32 Architectures Software Developer’s Manual, Volume 3A. </span>
<span id="t1e_3943" class="t s9_3943">Table 25-4. </span><span id="t1f_3943" class="t s9_3943">Format of Pending-Debug-Exceptions </span>
<span id="t1g_3943" class="t sa_3943">Bit </span>
<span id="t1h_3943" class="t sa_3943">Position(s) </span>
<span id="t1i_3943" class="t sa_3943">Bit Name </span><span id="t1j_3943" class="t sa_3943">Notes </span>
<span id="t1k_3943" class="t s7_3943">3:0 </span><span id="t1l_3943" class="t s7_3943">B3 – B0 </span><span id="t1m_3943" class="t s7_3943">When set, each of these bits indicates that the corresponding breakpoint condition was met. </span>
<span id="t1n_3943" class="t s7_3943">Any of these bits may be set even if the corresponding enabling bit in DR7 is not set. </span>
<span id="t1o_3943" class="t s7_3943">10:4 </span><span id="t1p_3943" class="t s7_3943">Reserved </span><span id="t1q_3943" class="t s7_3943">VM entry fails if these bits are not 0. See Section 27.3.1.5. </span>
<span id="t1r_3943" class="t s7_3943">11 </span><span id="t1s_3943" class="t s7_3943">BLD </span><span id="t1t_3943" class="t s7_3943">When set, this bit indicates that a bus lock was asserted while OS bus-lock detection was </span>
<span id="t1u_3943" class="t s7_3943">enabled and CPL &gt; 0 (see Section 18.3.1.6, “OS Bus-Lock Detection”). </span>
<span id="t1v_3943" class="t sb_3943">1 </span>
<span id="t1w_3943" class="t s7_3943">12 </span><span id="t1x_3943" class="t s7_3943">Enabled </span>
<span id="t1y_3943" class="t s7_3943">breakpoint </span>
<span id="t1z_3943" class="t s7_3943">When set, this bit indicates that at least one data or I/O breakpoint was met and was enabled in </span>
<span id="t20_3943" class="t s7_3943">DR7; the XBEGIN instruction was executed immediately before the VM exit and advanced </span>
<span id="t21_3943" class="t s7_3943">debugging of RTM transactional regions had been enabled; or a bus lock was asserted while </span>
<span id="t22_3943" class="t s7_3943">CPL &gt; 0 and OS bus-lock detection had been enabled. </span>
<span id="t23_3943" class="t s7_3943">13 </span><span id="t24_3943" class="t s7_3943">Reserved </span><span id="t25_3943" class="t s7_3943">VM entry fails if this bit is not 0. See Section 27.3.1.5. </span>
<span id="t26_3943" class="t s9_3943">Table 25-3. </span><span id="t27_3943" class="t s9_3943">Format of Interruptibility State (Contd.) </span>
<span id="t28_3943" class="t sa_3943">Bit </span>
<span id="t29_3943" class="t sa_3943">Position(s) </span>
<span id="t2a_3943" class="t sa_3943">Bit Name </span><span id="t2b_3943" class="t sa_3943">Notes </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
