#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov  2 16:27:28 2023
# Process ID: 11488
# Current directory: C:/Users/cole_admin/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4984
# Log file: C:/Users/cole_admin/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/cole_admin/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 798.289 ; gain = 97.875
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevelSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/MoveLEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/MoveLEDs_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/StateMachine_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/Prelab_test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Prelab_test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/TopLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelSim
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/TopLevelSim.v:21]
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/TopLevelSim.v:24]
ERROR: [VRFC 10-2865] module 'TopLevelSim' ignored due to previous errors [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/TopLevelSim.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevelSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/MoveLEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/MoveLEDs_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/StateMachine_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/Prelab_test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Prelab_test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/TopLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelSim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Edge_Detector
Compiling module xil_defaultlib.MoveLEDs_default
Compiling module xil_defaultlib.State_Machine
Compiling module xil_defaultlib.Top_Level_default
Compiling module xil_defaultlib.TopLevelSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelSim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/cole_admin/Desktop/School -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/cole_admin/Desktop/School" line 1)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  2 16:28:56 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 904.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelSim_behav -key {Behavioral:sim_1:Functional:TopLevelSim} -tclbatch {TopLevelSim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TopLevelSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 904.707 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevelSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/MoveLEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/MoveLEDs_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/StateMachine_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/Prelab_test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Prelab_test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/TopLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Edge_Detector
Compiling module xil_defaultlib.MoveLEDs_default
Compiling module xil_defaultlib.State_Machine
Compiling module xil_defaultlib.Top_Level_default
Compiling module xil_defaultlib.TopLevelSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 904.707 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevelSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/MoveLEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/MoveLEDs_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/StateMachine_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/Prelab_test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Prelab_test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/TopLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Edge_Detector
Compiling module xil_defaultlib.MoveLEDs_default
Compiling module xil_defaultlib.State_Machine
Compiling module xil_defaultlib.Top_Level_default
Compiling module xil_defaultlib.TopLevelSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 904.707 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TopLevelSim/UUT/an}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TopLevelSim/UUT/Ring_out}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TopLevelSim/UUT/FlashSc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TopLevelSim/UUT/Time}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevelSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/MoveLEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/MoveLEDs_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/StateMachine_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/Prelab_test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Prelab_test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/TopLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Edge_Detector
Compiling module xil_defaultlib.MoveLEDs_default
Compiling module xil_defaultlib.State_Machine
Compiling module xil_defaultlib.Top_Level_default
Compiling module xil_defaultlib.TopLevelSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 927.109 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance TopLevelSim.UUT.slowit.my_clk_inst.mmcm_adv_inst 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevelSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/MoveLEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/MoveLEDs_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/StateMachine_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/Prelab_test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Prelab_test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/TopLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Edge_Detector
Compiling module xil_defaultlib.MoveLEDs_default
Compiling module xil_defaultlib.State_Machine
Compiling module xil_defaultlib.Top_Level_default
Compiling module xil_defaultlib.TopLevelSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 927.109 ; gain = 0.000
run 10 us
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance TopLevelSim.UUT.slowit.my_clk_inst.mmcm_adv_inst 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TopLevelSim/UUT/target}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevelSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/TopLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelSim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Edge_Detector
Compiling module xil_defaultlib.MoveLEDs_default
Compiling module xil_defaultlib.State_Machine
Compiling module xil_defaultlib.Top_Level_default
Compiling module xil_defaultlib.TopLevelSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 927.109 ; gain = 0.000
run 10 us
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance TopLevelSim.UUT.slowit.my_clk_inst.mmcm_adv_inst 
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TopLevelSim/UUT/RandNumGen}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevelSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 927.109 ; gain = 0.000
run 10 us
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance TopLevelSim.UUT.slowit.my_clk_inst.mmcm_adv_inst 
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevelSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/MoveLEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/MoveLEDs_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MoveLEDs_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/StateMachine_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/Prelab_test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Prelab_test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.srcs/sim_1/new/TopLevelSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelSim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.Edge_Detector
Compiling module xil_defaultlib.MoveLEDs_default
Compiling module xil_defaultlib.State_Machine
Compiling module xil_defaultlib.Top_Level_default
Compiling module xil_defaultlib.TopLevelSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 927.109 ; gain = 0.000
run 10 us
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance TopLevelSim.UUT.slowit.my_clk_inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance TopLevelSim.UUT.slowit.my_clk_inst.mmcm_adv_inst 
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TopLevelSim/UUT/LDTarget}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevelSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 927.109 ; gain = 0.000
run 10 us
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance TopLevelSim.UUT.slowit.my_clk_inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance TopLevelSim.UUT.slowit.my_clk_inst.mmcm_adv_inst 
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TopLevelSim/UUT/THE_BRAIN}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevelSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevelSim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7ab685f6a3b9460eb50464a4d195f5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelSim_behav xil_defaultlib.TopLevelSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 927.109 ; gain = 0.000
run 10 us
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance TopLevelSim.UUT.slowit.my_clk_inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance TopLevelSim.UUT.slowit.my_clk_inst.mmcm_adv_inst 
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TopLevelSim/UUT/THE_BRAIN/Go}} 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov  2 16:44:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1/runme.log
[Thu Nov  2 16:44:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B312CEA
set_property PROGRAM.FILE {C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov  2 16:49:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1/runme.log
[Thu Nov  2 16:49:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov  2 16:52:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1/runme.log
[Thu Nov  2 16:52:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov  2 16:57:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1/runme.log
[Thu Nov  2 16:57:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov  2 17:02:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1/runme.log
[Thu Nov  2 17:02:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov  2 17:05:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1/runme.log
[Thu Nov  2 17:05:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov  2 17:06:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/synth_1/runme.log
[Thu Nov  2 17:06:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_4.xpr/Lab4/Lab4.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B312CEA
archive_project {C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab 4/Lab4_FINAL.xpr.zip} -temp_dir C:/Users/cole_admin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11488-CP -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/cole_admin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11488-CP' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
