HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:FFT_Accel_system
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||FFT_Accel_system.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/78||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_accel_system.rtl.||FFT_Accel_system.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/79||FFT_Accel_system.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system\FFT_Accel_system.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.mss_to_io_interpreter.architecture_mss_to_io_interpreter.||FFT_Accel_system.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/80||MSS_to_IO_Interpreter.vhd(5);liberoaction://cross_probe/hdl/file/'E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd'/linenumber/5
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/81||MSS_to_IO_Interpreter.vhd(129);liberoaction://cross_probe/hdl/file/'E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd'/linenumber/129
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/82||MSS_to_IO_Interpreter.vhd(148);liberoaction://cross_probe/hdl/file/'E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd'/linenumber/148
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/83||MSS_to_IO_Interpreter.vhd(182);liberoaction://cross_probe/hdl/file/'E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd'/linenumber/182
Implementation;Synthesis||CD630||@N: Synthesizing work.led_inverter_dimmer.architecture_led_inverter_dimmer.||FFT_Accel_system.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/86||LED_inverter_dimmer.vhd(24);liberoaction://cross_probe/hdl/file/'C:\Users\Phoenix136\Dropbox\FPGA\My_Stuff\Standalone Files\LED_inverter_dimmer.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_apb_wrapper.architecture_fft_apb_wrapper.||FFT_Accel_system.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/89||FFT_APB_Wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/26
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/90||FFT_APB_Wrapper.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/191
Implementation;Synthesis||CD638||@W:Signal psel_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/91||FFT_APB_Wrapper.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/63
Implementation;Synthesis||CD638||@W:Signal penable_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/92||FFT_APB_Wrapper.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/64
Implementation;Synthesis||CD638||@W:Signal pwrite_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/93||FFT_APB_Wrapper.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/65
Implementation;Synthesis||CD638||@W:Signal pready_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/94||FFT_APB_Wrapper.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/67
Implementation;Synthesis||CD638||@W:Signal pslverr_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/95||FFT_APB_Wrapper.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/69
Implementation;Synthesis||CD638||@W:Signal ampbm_0_assoc_adr_in_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/96||FFT_APB_Wrapper.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/149
Implementation;Synthesis||CD638||@W:Signal ampbm_0_assoc_adr_out_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/97||FFT_APB_Wrapper.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/154
Implementation;Synthesis||CD630||@N: Synthesizing work.alpha_max_plus_beta_min.architecture_alpha_max_plus_beta_min.||FFT_Accel_system.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/98||Alpha_Max_plus_Beta_Min.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/26
Implementation;Synthesis||CD630||@N: Synthesizing work.hard_mult_addsub_c1.rtl.||FFT_Accel_system.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/99||HARD_MULT_ADDSUB_C1.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.def_arch.||FFT_Accel_system.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/100||HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1_0\HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||FFT_Accel_system.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/101||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||FFT_Accel_system.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/104||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.macc.syn_black_box.||FFT_Accel_system.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/107||smartfusion2.vhd(706);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/706
Implementation;Synthesis||CD630||@N: Synthesizing work.fft.architecture_fft.||FFT_Accel_system.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/116||FFT.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT.vhd'/linenumber/26
Implementation;Synthesis||CD233||@N: Using sequential encoding for type hot_potato_states.||FFT_Accel_system.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/117||FFT.vhd(290);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT.vhd'/linenumber/290
Implementation;Synthesis||CD233||@N: Using sequential encoding for type ram_dist_states.||FFT_Accel_system.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/118||FFT.vhd(292);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT.vhd'/linenumber/292
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/119||FFT.vhd(423);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT.vhd'/linenumber/423
Implementation;Synthesis||CD630||@N: Synthesizing work.dpsram_c0.rtl.||FFT_Accel_system.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/120||DPSRAM_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\DPSRAM_C0\DPSRAM_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.dpsram_c0_dpsram_c0_0_dpsram.def_arch.||FFT_Accel_system.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/121||DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\DPSRAM_C0\DPSRAM_C0_0\DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ram1k18.syn_black_box.||FFT_Accel_system.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/122||smartfusion2.vhd(588);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/588
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_transformer.architecture_fft_transformer.||FFT_Accel_system.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/129||FFT_Transformer.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/26
Implementation;Synthesis||CD233||@N: Using sequential encoding for type stage_states.||FFT_Accel_system.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/130||FFT_Transformer.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/63
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_butterfly_hw_mathdsp.architecture_fft_butterfly_hw_mathdsp.||FFT_Accel_system.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/131||FFT_Butterfly_HW_MATHDSP.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/29
Implementation;Synthesis||CD630||@N: Synthesizing work.hard_mult_addsub_c0.rtl.||FFT_Accel_system.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/132||HARD_MULT_ADDSUB_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.def_arch.||FFT_Accel_system.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/133||HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0_0\HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.twiddle_table.architecture_twiddle_table.||FFT_Accel_system.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/140||Twiddle_table.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/26
Implementation;Synthesis||CD638||@W:Signal mem is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/141||Twiddle_table.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/198
Implementation;Synthesis||CD638||@W:Signal mem_adr_cnt is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/142||Twiddle_table.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/200
Implementation;Synthesis||CD638||@W:Signal twiddle_ready_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/143||Twiddle_table.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/202
Implementation;Synthesis||CD638||@W:Signal mem_adr is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/144||Twiddle_table.vhd(204);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/204
Implementation;Synthesis||CD638||@W:Signal mem_w_en is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/145||Twiddle_table.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/205
Implementation;Synthesis||CD638||@W:Signal mem_dat_w is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/146||Twiddle_table.vhd(206);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/206
Implementation;Synthesis||CD638||@W:Signal mem_dat_r is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/147||Twiddle_table.vhd(207);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/207
Implementation;Synthesis||CL169||@W:Pruning unused register do_calc_ctrl_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/152||FFT_Transformer.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/357
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_sample_outputer.architecture_fft_sample_outputer.||FFT_Accel_system.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/154||FFT_Sample_Outputer.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Outputer.vhd'/linenumber/26
Implementation;Synthesis||CD638||@W:Signal output_en_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/155||FFT_Sample_Outputer.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Outputer.vhd'/linenumber/66
Implementation;Synthesis||CD638||@W:Signal output_adr_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/156||FFT_Sample_Outputer.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Outputer.vhd'/linenumber/67
Implementation;Synthesis||CD638||@W:Signal output_done_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/157||FFT_Sample_Outputer.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Outputer.vhd'/linenumber/68
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_sample_loader.architecture_fft_sample_loader.||FFT_Accel_system.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/160||FFT_Sample_Loader.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/38
Implementation;Synthesis||CD233||@N: Using sequential encoding for type load_states.||FFT_Accel_system.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/161||FFT_Sample_Loader.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/77
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/162||FFT_Sample_Loader.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/244
Implementation;Synthesis||CD638||@W:Signal input_w_en_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/163||FFT_Sample_Loader.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/82
Implementation;Synthesis||CD638||@W:Signal input_w_dat_real_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/164||FFT_Sample_Loader.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/83
Implementation;Synthesis||CD638||@W:Signal input_w_dat_imag_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/165||FFT_Sample_Loader.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/84
Implementation;Synthesis||CD638||@W:Signal input_done_sync is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/166||FFT_Sample_Loader.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/85
Implementation;Synthesis||CD638||@W:Signal mem_adr_bitrev is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/167||FFT_Sample_Loader.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/112
Implementation;Synthesis||CL190||@W:Optimizing register bit ram_w_en_sig(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/170||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of ram_w_en_sig(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||FFT_Accel_system.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/171||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL252||@W:Bit 0 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/177||FFT_APB_Wrapper.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/149
Implementation;Synthesis||CL252||@W:Bit 1 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/178||FFT_APB_Wrapper.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/149
Implementation;Synthesis||CL252||@W:Bit 2 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/179||FFT_APB_Wrapper.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/149
Implementation;Synthesis||CL252||@W:Bit 3 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/180||FFT_APB_Wrapper.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/149
Implementation;Synthesis||CL252||@W:Bit 4 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/181||FFT_APB_Wrapper.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/149
Implementation;Synthesis||CL252||@W:Bit 5 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/182||FFT_APB_Wrapper.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/149
Implementation;Synthesis||CL252||@W:Bit 6 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/183||FFT_APB_Wrapper.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/149
Implementation;Synthesis||CL252||@W:Bit 7 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/184||FFT_APB_Wrapper.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/149
Implementation;Synthesis||CL252||@W:Bit 8 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/185||FFT_APB_Wrapper.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/149
Implementation;Synthesis||CL252||@W:Bit 9 of signal AMpBM_0_assoc_adr_in_sig is floating -- simulation mismatch possible.||FFT_Accel_system.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/186||FFT_APB_Wrapper.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/149
Implementation;Synthesis||CL245||@W:Bit 0 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/187||FFT_APB_Wrapper.vhd(385);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/385
Implementation;Synthesis||CL245||@W:Bit 1 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/188||FFT_APB_Wrapper.vhd(385);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/385
Implementation;Synthesis||CL245||@W:Bit 2 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/189||FFT_APB_Wrapper.vhd(385);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/385
Implementation;Synthesis||CL245||@W:Bit 3 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/190||FFT_APB_Wrapper.vhd(385);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/385
Implementation;Synthesis||CL245||@W:Bit 4 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/191||FFT_APB_Wrapper.vhd(385);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/385
Implementation;Synthesis||CL245||@W:Bit 5 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/192||FFT_APB_Wrapper.vhd(385);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/385
Implementation;Synthesis||CL245||@W:Bit 6 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/193||FFT_APB_Wrapper.vhd(385);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/385
Implementation;Synthesis||CL245||@W:Bit 7 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/194||FFT_APB_Wrapper.vhd(385);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/385
Implementation;Synthesis||CL245||@W:Bit 8 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/195||FFT_APB_Wrapper.vhd(385);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/385
Implementation;Synthesis||CL245||@W:Bit 9 of input assoc_adr_in of instance Alpha_Max_plus_Beta_Min_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FFT_Accel_system.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/196||FFT_APB_Wrapper.vhd(385);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/385
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_accel_system_sb.rtl.||FFT_Accel_system.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/199||FFT_Accel_system_sb.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FFT_Accel_system_sb.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||FFT_Accel_system.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/200||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_accel_system_sb_mss.rtl.||FFT_Accel_system.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/203||FFT_Accel_system_sb_MSS.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb_MSS\FFT_Accel_system_sb_MSS.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.mss_010.def_arch.||FFT_Accel_system.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/204||FFT_Accel_system_sb_MSS_syn.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb_MSS\FFT_Accel_system_sb_MSS_syn.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_accel_system_sb_fabosc_0_osc.def_arch.||FFT_Accel_system.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/209||FFT_Accel_system_sb_FABOSC_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||FFT_Accel_system.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/210||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||FFT_Accel_system.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/213||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz_fab.def_arch.||FFT_Accel_system.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/216||osc_comps.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||FFT_Accel_system.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/221||FFT_Accel_system_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||FFT_Accel_system.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/222||FFT_Accel_system_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||FFT_Accel_system.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/223||FFT_Accel_system_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||FFT_Accel_system.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/224||FFT_Accel_system_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.coreresetp.rtl.||FFT_Accel_system.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/225||coreresetp.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/27
Implementation;Synthesis||CD434||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/226||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis||CD434||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/227||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis||CD434||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/228||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis||CD434||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/229||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis||CD434||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/230||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/231||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/232||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/233||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/234||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/235||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/236||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/237||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/238||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/239||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/240||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/243||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/244||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/245||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/246||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/247||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/248||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/249||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/250||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/251||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/252||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/253||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/254||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/255||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/256||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/257||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/258||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/259||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/260||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/261||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/262||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/263||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/264||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/265||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/266||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/267||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/268||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/269||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/270||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/271||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/272||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/273||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_accel_system_sb_ccc_0_fccc.def_arch.||FFT_Accel_system.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/274||FFT_Accel_system_sb_CCC_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\CCC_0\FFT_Accel_system_sb_CCC_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||FFT_Accel_system.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/275||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing work.coreapb3_c0.rtl.||FFT_Accel_system.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/282||CoreAPB3_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.||FFT_Accel_system.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/283||coreapb3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FFT_Accel_system.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/284||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal infill_upr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||FFT_Accel_system.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/285||coreapb3.vhd(1438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1438
Implementation;Synthesis||CD638||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Accel_system.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/286||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.||FFT_Accel_system.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/287||coreapb3_muxptob3.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||FFT_Accel_system.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/298||coreapb3.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||FFT_Accel_system.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/299||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||FFT_Accel_system.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/300||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||FFT_Accel_system.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/301||coreapb3.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||FFT_Accel_system.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/302||coreapb3.vhd(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||FFT_Accel_system.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/303||coreapb3.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||FFT_Accel_system.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/304||coreapb3.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||FFT_Accel_system.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/305||coreapb3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||FFT_Accel_system.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/306||coreapb3.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||FFT_Accel_system.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/307||coreapb3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||FFT_Accel_system.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/308||coreapb3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||FFT_Accel_system.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/309||coreapb3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||FFT_Accel_system.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/310||coreapb3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||FFT_Accel_system.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/311||coreapb3.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||FFT_Accel_system.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/312||coreapb3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||FFT_Accel_system.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/313||coreapb3.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||FFT_Accel_system.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/314||coreapb3.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||FFT_Accel_system.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/315||coreapb3.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||FFT_Accel_system.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/316||coreapb3.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||FFT_Accel_system.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/317||coreapb3.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||FFT_Accel_system.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/318||coreapb3.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||FFT_Accel_system.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/319||coreapb3.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||FFT_Accel_system.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/320||coreapb3.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||FFT_Accel_system.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/321||coreapb3.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||FFT_Accel_system.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/322||coreapb3.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||FFT_Accel_system.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/323||coreapb3.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||FFT_Accel_system.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/324||coreapb3.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||FFT_Accel_system.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/325||coreapb3.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||FFT_Accel_system.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/326||coreapb3.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||FFT_Accel_system.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/327||coreapb3.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/137
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||FFT_Accel_system.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/328||coreapb3.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||FFT_Accel_system.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/329||coreapb3.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||FFT_Accel_system.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/330||coreapb3.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||FFT_Accel_system.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/331||coreapb3.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||FFT_Accel_system.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/332||coreapb3.vhd(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||FFT_Accel_system.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/333||coreapb3.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||FFT_Accel_system.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/334||coreapb3.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||FFT_Accel_system.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/335||coreapb3.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||FFT_Accel_system.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/336||coreapb3.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||FFT_Accel_system.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/337||coreapb3.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||FFT_Accel_system.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/338||coreapb3.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||FFT_Accel_system.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/339||coreapb3.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||FFT_Accel_system.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/340||coreapb3.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||FFT_Accel_system.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/341||coreapb3.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||FFT_Accel_system.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/342||coreapb3.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||FFT_Accel_system.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/343||coreapb3.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/156
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/348||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/349||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/350||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FFT_Accel_system.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/351||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||FFT_Accel_system.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/352||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||FFT_Accel_system.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/359||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||FFT_Accel_system.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/366||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||FFT_Accel_system.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/373||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||FFT_Accel_system.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/380||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||FFT_Accel_system.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/390||coreresetp.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/96
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||FFT_Accel_system.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/391||coreresetp.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||FFT_Accel_system.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/392||coreresetp.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||FFT_Accel_system.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/393||coreresetp.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||FFT_Accel_system.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/394||coreresetp.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||FFT_Accel_system.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/395||coreresetp.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||FFT_Accel_system.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/396||coreresetp.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/157
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||FFT_Accel_system.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/397||coreresetp.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/158
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||FFT_Accel_system.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/398||coreresetp.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/159
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||FFT_Accel_system.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/399||coreresetp.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||FFT_Accel_system.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/400||coreresetp.vhd(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/161
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||FFT_Accel_system.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/401||coreresetp.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/162
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||FFT_Accel_system.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/402||coreresetp.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/163
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||FFT_Accel_system.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/403||coreresetp.vhd(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/164
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||FFT_Accel_system.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/404||coreresetp.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/165
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||FFT_Accel_system.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/405||coreresetp.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/166
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||FFT_Accel_system.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/406||coreresetp.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/167
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||FFT_Accel_system.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/407||coreresetp.vhd(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/168
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||FFT_Accel_system.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/408||coreresetp.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/174
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||FFT_Accel_system.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/409||coreresetp.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/175
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||FFT_Accel_system.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/410||coreresetp.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/176
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||FFT_Accel_system.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/411||coreresetp.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/177
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||FFT_Accel_system.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/412||coreresetp.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/178
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||FFT_Accel_system.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/413||coreresetp.vhd(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/179
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||FFT_Accel_system.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/414||coreresetp.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/180
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||FFT_Accel_system.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/415||coreresetp.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/181
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||FFT_Accel_system.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/416||coreresetp.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/182
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||FFT_Accel_system.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/417||coreresetp.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/183
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||FFT_Accel_system.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/418||coreresetp.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/184
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||FFT_Accel_system.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/419||coreresetp.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/185
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||FFT_Accel_system.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/420||coreresetp.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/186
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||FFT_Accel_system.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/421||coreresetp.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/190
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||FFT_Accel_system.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/422||coreresetp.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/191
Implementation;Synthesis||CL159||@N: Input XTL is unused.||FFT_Accel_system.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/427||FFT_Accel_system_sb_FABOSC_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb\FABOSC_0\FFT_Accel_system_sb_FABOSC_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||CL169||@W:Pruning unused register load_state_last(1 downto 0). Make sure that there are no unused intermediate registers.||FFT_Accel_system.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/433||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register load_state.||FFT_Accel_system.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/434||FFT_Sample_Loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||CL159||@N: Input ram_dat_r is unused.||FFT_Accel_system.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/441||FFT_Sample_Loader.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/69
Implementation;Synthesis||CL246||@W:Input port bits 35 to 18 of ram_dat_r(35 downto 0) are unused. Assign logic for all port bits or change the input port size.||FFT_Accel_system.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/443||FFT_Sample_Outputer.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Outputer.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||FFT_Accel_system.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/445||Twiddle_table.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/33
Implementation;Synthesis||CL159||@N: Input RSTn is unused.||FFT_Accel_system.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/446||Twiddle_table.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/34
Implementation;Synthesis||CL135||@N: Found sequential shift adr_b_pipe with address depth of 4 words and data bit width of 10.||FFT_Accel_system.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/450||FFT_Butterfly_HW_MATHDSP.vhd(386);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/386
Implementation;Synthesis||CL135||@N: Found sequential shift adr_a_pipe with address depth of 4 words and data bit width of 10.||FFT_Accel_system.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/451||FFT_Butterfly_HW_MATHDSP.vhd(386);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/386
Implementation;Synthesis||CL135||@N: Found sequential shift do_calc_pipe with address depth of 4 words and data bit width of 1.||FFT_Accel_system.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/452||FFT_Butterfly_HW_MATHDSP.vhd(386);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/386
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of imag_b_out_sum_slice(10 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||FFT_Accel_system.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/453||FFT_Butterfly_HW_MATHDSP.vhd(339);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/339
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of real_b_out_sum_slice(10 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||FFT_Accel_system.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/454||FFT_Butterfly_HW_MATHDSP.vhd(339);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/339
Implementation;Synthesis||CL135||@N: Found sequential shift bf0_do_calc with address depth of 3 words and data bit width of 1.||FFT_Accel_system.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/456||FFT_Transformer.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/357
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register stage_state.||FFT_Accel_system.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/457||FFT_Transformer.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/294
Implementation;Synthesis||CL135||@N: Found sequential shift adr_pipe with address depth of 5 words and data bit width of 10.||FFT_Accel_system.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/473||Alpha_Max_plus_Beta_Min.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/128
Implementation;Synthesis||CL246||@W:Input port bits 7 to 5 of paddr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||FFT_Accel_system.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/475||FFT_APB_Wrapper.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/32
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of paddr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||FFT_Accel_system.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/476||FFT_APB_Wrapper.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/32
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||FFT_Accel_system.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/582||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||FFT_Accel_system.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/600||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance FFT_Accel_system_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance FFT_Accel_system_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/601||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||MO112||@W:Deleting tristate instance LIGHT_SCL_4 (in view: work.MSS_to_IO_interpreter(architecture_mss_to_io_interpreter)) on net LIGHT_SCL (in view: work.MSS_to_IO_interpreter(architecture_mss_to_io_interpreter)) because its enable is connected to 0.||FFT_Accel_system.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/604||mss_to_io_interpreter.vhd(124);liberoaction://cross_probe/hdl/file/'E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd'/linenumber/124
Implementation;Synthesis||MO112||@W:Deleting tristate instance LIGHT_SDA_3 (in view: work.MSS_to_IO_interpreter(architecture_mss_to_io_interpreter)) on net LIGHT_SDA (in view: work.MSS_to_IO_interpreter(architecture_mss_to_io_interpreter)) because its enable is connected to 0.||FFT_Accel_system.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/605||mss_to_io_interpreter.vhd(143);liberoaction://cross_probe/hdl/file/'E:\Github_Repos\SF2_MKR_KIT_IO_Constraints\MSS_to_IO_Interpreter.vhd'/linenumber/143
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/606||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/607||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/608||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/609||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/610||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/611||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/612||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/613||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/614||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/615||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/616||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/617||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/618||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/619||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance FFT_Accel_system_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||FFT_Accel_system.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/620||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/621||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/622||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/623||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/624||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/625||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/626||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/627||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/628||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/629||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/630||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/631||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/632||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance o_flow_sig (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/633||alpha_max_plus_beta_min.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/144
Implementation;Synthesis||BN362||@N: Removing sequential instance INIT_DONE_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FFT_Accel_system.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/634||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FFT_Accel_system.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/635||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FFT_Accel_system.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/636||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FFT_Accel_system.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/637||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FFT_Accel_system.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/638||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FFT_Accel_system.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/639||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/640||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/641||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/642||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/643||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/644||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/645||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/646||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/647||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/648||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/649||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/650||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/651||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/652||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/653||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/654||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/655||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/656||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/657||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/658||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/659||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/660||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/661||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/662||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/663||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/664||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/665||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/666||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/667||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/668||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/669||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/670||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/671||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/672||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/673||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/674||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/675||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/676||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/677||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/678||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/679||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/680||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||MT530||@W:Found inferred clock FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 712 sequential elements including FFT_Accel_system_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||FFT_Accel_system.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/719||coreresetp.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/608
Implementation;Synthesis||MT530||@W:Found inferred clock FFT_Accel_system|GMII_RX_CLK which controls 1 sequential elements including FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||FFT_Accel_system.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/720||fft_accel_system_sb_mss.vhd(786);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb_MSS\FFT_Accel_system_sb_MSS.vhd'/linenumber/786
Implementation;Synthesis||MT530||@W:Found inferred clock FFT_Accel_system_sb_CCC_0_FCCC|GL1_net_inferred_clock which controls 1 sequential elements including FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||FFT_Accel_system.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/721||fft_accel_system_sb_mss.vhd(786);liberoaction://cross_probe/hdl/file/'<project>\component\work\FFT_Accel_system_sb_MSS\FFT_Accel_system_sb_MSS.vhd'/linenumber/786
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||FFT_Accel_system.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/723||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine load_state[0:3] (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader)); safe FSM implementation is not required.||FFT_Accel_system.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/735||fft_sample_loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||FFT_Accel_system.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/780||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||FFT_Accel_system.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/796||null;null
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.FFT_Accel_system(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||FFT_Accel_system.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/805||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.FFT_Accel_system(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||FFT_Accel_system.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/806||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.FFT_Accel_system(rtl)) with 16 words by 2 bits.||FFT_Accel_system.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/807||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||BN132||@W:Removing user instance FFT_APB_Wrapper_0.FFT_Core.p_ram_hot_potato.o_comp_ram_stable_3 because it is equivalent to instance FFT_APB_Wrapper_0.FFT_Core.p_ram_hot_potato.i_comp_ram_stable_5. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/808||fft.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT.vhd'/linenumber/349
Implementation;Synthesis||BN132||@W:Removing sequential instance FFT_APB_Wrapper_0.FFT_Core.o_comp_ram_stable because it is equivalent to instance FFT_APB_Wrapper_0.FFT_Core.i_comp_ram_stable. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/809||fft.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.dft_cnt[8:0] is being ignored due to limitations in architecture. ||FFT_Accel_system.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/810||fft_transformer.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/357
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.bfly_cnt[8:0] is being ignored due to limitations in architecture. ||FFT_Accel_system.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/811||fft_transformer.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/357
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.stage_cnt[3:0] is being ignored due to limitations in architecture. ||FFT_Accel_system.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/812||fft_transformer.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/294
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance FFT_APB_Wrapper_0.delay_cnt[2:0] is being ignored due to limitations in architecture. ||FFT_Accel_system.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/813||fft_apb_wrapper.vhd(324);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_APB_Wrapper.vhd'/linenumber/324
Implementation;Synthesis||BN362||@N: Removing sequential instance Alpha_Max_plus_Beta_Min_0.result[8] (in view: work.FFT_APB_Wrapper(architecture_fft_apb_wrapper)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FFT_Accel_system.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/817||alpha_max_plus_beta_min.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/144
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine load_state[0:3] (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader)); safe FSM implementation is not required.||FFT_Accel_system.srr(824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/824||fft_sample_loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||MO231||@N: Found counter in view:work.FFT_Sample_Loader(architecture_fft_sample_loader) instance ram_adr_start_sig[9:0] ||FFT_Accel_system.srr(825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/825||fft_sample_loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||MO231||@N: Found counter in view:work.FFT_Sample_Loader(architecture_fft_sample_loader) instance mem_adr[9:0] ||FFT_Accel_system.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/826||fft_sample_loader.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Sample_Loader.vhd'/linenumber/195
Implementation;Synthesis||MO231||@N: Found counter in view:work.FFT_Transformer(architecture_fft_transformer) instance dft_cnt[8:0] ||FFT_Accel_system.srr(832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/832||fft_transformer.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/357
Implementation;Synthesis||MO231||@N: Found counter in view:work.FFT_Transformer(architecture_fft_transformer) instance bfly_cnt[8:0] ||FFT_Accel_system.srr(833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/833||fft_transformer.vhd(357);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/357
Implementation;Synthesis||MO160||@W:Register bit bf0_twiddle_sin_imag[8] (in view view:work.FFT_Transformer(architecture_fft_transformer)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FFT_Accel_system.srr(834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/834||fft_transformer.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/469
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') p_sub_DFT_BFly_manager\.un26_ram_ready_sig (in view: work.FFT_Transformer(architecture_fft_transformer))||FFT_Accel_system.srr(835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/835||fft_transformer.vhd(392);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/392
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') p_sub_DFT_BFly_manager\.un29_ram_ready_sig (in view: work.FFT_Transformer(architecture_fft_transformer))||FFT_Accel_system.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/836||fft_transformer.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/396
Implementation;Synthesis||BN132||@W:Removing instance FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.stage_0_cur because it is equivalent to instance FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.dft_max[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Accel_system.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/837||fft_transformer.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/294
Implementation;Synthesis||MO106||@N: Found ROM FFT_APB_Wrapper_0.FFT_Core.FFT_Transformer_0.Twiddle_table_0.sin_twid_1_0[16:0] (in view: work.FFT_Accel_system(rtl)) with 512 words by 17 bits.||FFT_Accel_system.srr(862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/862||twiddle_table.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/215
Implementation;Synthesis||MF322||@N: Retiming summary: 0 registers retimed to 1 ||FFT_Accel_system.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/875||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ETH_NRESET_c on CLKINT  I_539 ||FFT_Accel_system.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/890||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FFT_APB_Wrapper_0.comp_rstn on CLKINT  I_540 ||FFT_Accel_system.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/891||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FFT_Accel_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FFT_Accel_system_sb_0.CCC_0.GL0_net.||FFT_Accel_system.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/947||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FFT_Accel_system|GMII_RX_CLK with period 10.00ns. Please declare a user-defined clock on port GMII_RX_CLK.||FFT_Accel_system.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/948||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FFT_Accel_system_sb_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FFT_Accel_system_sb_0.CCC_0.GL1_net.||FFT_Accel_system.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Accel_system.srr'/linenumber/949||null;null
Implementation;Compile;RootName:FFT_Accel_system
Implementation;Place and Route;RootName:FFT_Accel_system
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||FFT_Accel_system_layout_log.log;liberoaction://open_report/file/FFT_Accel_system_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:FFT_Accel_system
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||FFT_Accel_system_generateBitstream.log;liberoaction://open_report/file/FFT_Accel_system_generateBitstream.log||(null);(null)
