
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000563                       # Number of seconds simulated
sim_ticks                                   562911000                       # Number of ticks simulated
final_tick                                  562911000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166166                       # Simulator instruction rate (inst/s)
host_op_rate                                   323156                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51781102                       # Simulator tick rate (ticks/s)
host_mem_usage                                 452780                       # Number of bytes of host memory used
host_seconds                                    10.87                       # Real time elapsed on the host
sim_insts                                     1806380                       # Number of instructions simulated
sim_ops                                       3513017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    562911000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          94400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         212416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             306816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94400                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4794                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         167699690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377352725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             545052415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    167699690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        167699690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        167699690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377352725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            545052415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000412560500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           57                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           57                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10322                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                865                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4795                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        960                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 304256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   58944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  306880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                61440                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     41                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     562909000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4795                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  960                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    377.943218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   231.440363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.027294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          255     26.81%     26.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          232     24.40%     51.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          118     12.41%     63.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           55      5.78%     69.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      5.36%     74.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           41      4.31%     79.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      2.73%     81.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.37%     83.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          160     16.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          951                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.122807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.646669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    180.059223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             39     68.42%     68.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             7     12.28%     80.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             5      8.77%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.75%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      1.75%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      3.51%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      1.75%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.149088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.560277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               52     91.23%     91.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.51%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      3.51%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        91840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       212416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        58944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 163151901.455114573240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 377352725.386428713799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104712823.163874924183                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58724500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    109714500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13186083250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39786.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33056.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13735503.39                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     79301500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               168439000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23770000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16681.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35431.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       540.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    545.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3995                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     714                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      97812.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4419660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2322540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20334720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2615220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             38832960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1199040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       112655940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        17481120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         46453800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              275817720                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            489.984598                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            474417250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1669000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      12480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    182051500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     45520250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      74136250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    247054000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2477580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1286505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13601700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2192400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             37138350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2094240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        93483420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        22423200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         54340440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              256081995                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            454.924482                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            476043000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3825500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    212613500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     58395750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      71602500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    205033750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    562911000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  185624                       # Number of BP lookups
system.cpu.branchPred.condPredicted            185624                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8195                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                97421                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25360                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                311                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           97421                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              85405                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12016                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1640                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    562911000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      683925                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      120507                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           584                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           124                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    562911000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    562911000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      213059                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           249                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       562911000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1125823                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             252051                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2030854                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      185624                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             110765                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        782968                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16602                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           932                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           93                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          186                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    212919                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2875                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1044616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.777998                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.658049                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   450388     43.12%     43.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6026      0.58%     43.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44513      4.26%     47.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    42388      4.06%     52.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    11586      1.11%     53.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    61114      5.85%     58.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    12436      1.19%     60.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31509      3.02%     63.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   384656     36.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1044616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.164878                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.803884                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   231932                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                233746                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    556399                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14238                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8301                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3877203                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8301                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   240975                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  125350                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5148                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    560007                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                104835                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3838311                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2908                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11933                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  13060                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76519                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4421110                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8503681                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3772174                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2796313                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018241                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   402869                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                153                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     63045                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               686892                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              124550                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37201                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10557                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3779856                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 234                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3693347                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3663                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          267072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       410919                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            170                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1044616                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.535603                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.798516                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              270618     25.91%     25.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               53910      5.16%     31.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               91498      8.76%     39.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               90542      8.67%     48.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              121829     11.66%     60.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              116322     11.14%     71.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              101557      9.72%     81.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               80173      7.67%     88.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              118167     11.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1044616                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13538     10.67%     10.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   133      0.10%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%     10.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     10.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             59401     46.84%     57.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48683     38.39%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     96.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    833      0.66%     96.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   675      0.53%     97.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3486      2.75%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               43      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5670      0.15%      0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1676580     45.39%     45.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9072      0.25%     45.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1879      0.05%     45.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429521     11.63%     57.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  618      0.02%     57.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19318      0.52%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1529      0.04%     58.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296851      8.04%     66.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                651      0.02%     66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236002      6.39%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8006      0.22%     72.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.63%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               234452      6.35%     84.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               95634      2.59%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          443866     12.02%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25634      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3693347                       # Type of FU issued
system.cpu.iq.rate                           3.280575                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      126826                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034339                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4341474                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1973148                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1616206                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4220325                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2074080                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2041999                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1648575                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2165928                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           107692                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        45080                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7780                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1005                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           441                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8301                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   82180                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4453                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3780090                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               829                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                686892                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               124550                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                147                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    554                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3542                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             71                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3301                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6510                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9811                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3674469                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                671343                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18878                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       791842                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   150205                       # Number of branches executed
system.cpu.iew.exec_stores                     120499                       # Number of stores executed
system.cpu.iew.exec_rate                     3.263807                       # Inst execution rate
system.cpu.iew.wb_sent                        3661869                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3658205                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2426970                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3818120                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.249361                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.635645                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          267097                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8250                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1003632                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.500304                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.160110                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       290378     28.93%     28.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       104643     10.43%     39.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        88900      8.86%     48.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        47964      4.78%     53.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        95986      9.56%     62.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        46863      4.67%     67.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        55929      5.57%     72.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        50903      5.07%     77.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       222066     22.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1003632                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806380                       # Number of instructions committed
system.cpu.commit.committedOps                3513017                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758582                       # Number of memory references committed
system.cpu.commit.loads                        641812                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930695                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543247     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208574      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3513017                       # Class of committed instruction
system.cpu.commit.bw_lim_events                222066                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4561680                       # The number of ROB reads
system.cpu.rob.rob_writes                     7601657                       # The number of ROB writes
system.cpu.timesIdled                             768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806380                       # Number of Instructions Simulated
system.cpu.committedOps                       3513017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.623248                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.623248                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.604497                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.604497                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3476806                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1383116                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2777232                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2015994                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    639120                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   790023                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1097856                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    562911000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2235.001935                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2235.001935                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.136414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.136414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3310                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.202576                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1385435                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1385435                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    562911000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       560240                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          560240                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115743                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       675983                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           675983                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       675983                       # number of overall hits
system.cpu.dcache.overall_hits::total          675983                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14045                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1030                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15075                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15075                       # number of overall misses
system.cpu.dcache.overall_misses::total         15075                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    751921500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    751921500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     67615499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67615499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    819536999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    819536999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    819536999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    819536999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       574285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       574285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       691058                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       691058                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       691058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       691058                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024456                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008821                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008821                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021814                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021814                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021814                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021814                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53536.596654                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53536.596654                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65646.115534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65646.115534                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54363.980033                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54363.980033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54363.980033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54363.980033                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11236                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           90                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.512195                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    22.500000                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11752                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11756                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11756                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2293                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2293                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1026                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3319                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    148277000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    148277000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66397499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66397499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    214674499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    214674499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    214674499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    214674499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004803                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004803                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004803                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64665.067597                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64665.067597                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64714.911306                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64714.911306                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64680.475746                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64680.475746                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64680.475746                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64680.475746                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    562911000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.597590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               96236                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               963                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             99.933541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.597590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958198                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958198                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            427307                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           427307                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    562911000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       210845                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          210845                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       210845                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           210845                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       210845                       # number of overall hits
system.cpu.icache.overall_hits::total          210845                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2071                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2071                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2071                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2071                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2071                       # number of overall misses
system.cpu.icache.overall_misses::total          2071                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    137124998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    137124998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    137124998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    137124998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    137124998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    137124998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       212916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       212916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       212916                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       212916                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       212916                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       212916                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009727                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009727                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009727                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66211.973926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66211.973926                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66211.973926                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66211.973926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66211.973926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66211.973926                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3816                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   115.636364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          963                       # number of writebacks
system.cpu.icache.writebacks::total               963                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          595                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          595                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          595                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          595                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          595                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          595                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1476                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1476                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1476                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1476                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1476                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106076498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106076498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106076498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106076498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106076498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106076498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006932                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006932                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006932                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006932                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006932                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006932                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71867.546070                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71867.546070                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71867.546070                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71867.546070                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71867.546070                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71867.546070                       # average overall mshr miss latency
system.cpu.icache.replacements                    963                       # number of replacements
system.membus.snoop_filter.tot_requests          5758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    562911000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3768                       # Transaction distribution
system.membus.trans_dist::WritebackClean          963                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1026                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1026                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1476                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2293                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       156032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       156032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       212416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       212416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  368448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4795                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001460                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038184                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4788     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4795                       # Request fanout histogram
system.membus.reqLayer2.occupancy            10467500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7823248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17476000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
