--BPS-0730: Status: Opening log file: '/home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram/results/bluepearl.log' @ '5/24/22 5:14 AM'
--BPS-0730: Status: Blue Pearl Visual Verification Suite Version 2022.2.62558.nightlyBuilds_2022.2.62558 05/24/2022 06:17. Linux-2.17 (64-bit).
Copyright (c) 2004-2022 Blue Pearl Software, Inc
Portions of this software are (c) 2015 The Qt Company Ltd and other contributors under the GNU LGPL version 3 license.
--BPS-0730: Status: Installation Path: /home/install/install/BluePearlVVE-2022.2.62558.nightlyBuilds_2022.2.62558-Linux64.x86_64
--BPS-0730: Status: Running as: build@h8-c7-64-1
--BPS-0730: Status: Running from: /home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram
--BPS-0730: Status: Unprocessed CLI Arguments: -settingsdir . -e set algorithmic_update_for_ui true; -tcl project.tcl -e if {![ info exists runOpts]} {set runOpts {analyze}} ; set retCode [catch {BPS::run {*}$runOpts}] ; -e BPS::clear_all_design_signoff_checklists -confirm ; BPS::save_project {results/project.tcl} ; if {![ info exists retCode]} {set retCode 0} ; exit $retCode ; -output results
--BPS-0730: Status: Effective CLI Arguments: 
   -settingsdir .
   -e "set algorithmic_update_for_ui true;"
   -tcl project.tcl
   -e
   "if {![ info exists runOpts]} {set runOpts {analyze}} ; set retCode [catch {BPS::run {*}$runOpts}] ;"
   -e
   "BPS::clear_all_design_signoff_checklists -confirm ; BPS::save_project {results/project.tcl} ; if {![ info exists retCode]} {set retCode 0} ; exit $retCode ;"
   -output results
--BPS-0730: Status: Reading initialization file: '/home/install/install/BluePearlVVE-2022.2.62558.nightlyBuilds_2022.2.62558-Linux64.x86_64/bps_setup.tcl'
Time: Tue May 24 05:14:14 2022
--BPS-0730: Status: Running user initialization program: 'set algorithmic_update_for_ui true;'
--BPS-0730: Status: Reading user initialization file: 'project.tcl'
--BPS-0730: Status: Running user initialization program: 'if {![ info exists runOpts]} {set runOpts {analyze}} ; set retCode [catch {BPS::run {*}$runOpts}] ;'
--BPS-0730: Status: Reading Clock Cell Library Description File: /home/install/install/BluePearlVVE-2022.2.62558.nightlyBuilds_2022.2.62558-Linux64.x86_64/FPGALibraries/Xilinx/XilinxClkLibs.xml
--BPS-0730: Status: Reading design...
I-VERI-9014: The Verilog search library for imported/instantiated design units now includes 'work'
I-VNLR-9000: The Verilog netlist search library for imported/instantiated design units now includes 'work'
I-VHDL-9010: The VHDL search library for imported/instantiated design units now includes 'work'
I-VERI-1509: The Verilog library search path for library "xilinx7_211" is now "/home/install/install/BluePearlVVE-2022.2.62558.nightlyBuilds_2022.2.62558-Linux64.x86_64/FPGALibraries/Xilinx/xilinx_v720211_packages/sdbs/xilinx7_211"
I-VERI-9014: The Verilog search library for imported/instantiated design units now includes 'xilinx7_211'
I-VNLR-9000: The Verilog netlist search library for imported/instantiated design units now includes 'xilinx7_211'
--VERI-1482: Analyzing Verilog 2001 file '/home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram/top_adapter_bram.v' into library 'work'
I-VERI-9012: top_adapter_bram.v(1): analyzing module 'top_adapter_bram'
--BPS-0730: Status: Running parse tree analysis phase 'Pre-Static Elaboration'
--BPS-0730: Status: Completed Running parse tree analysis phase 'Pre-Static Elaboration'
--BPS-0729: Status: Elaborating (phase 1) into library work using the Verilog elaborator on 'top_adapter_bram'
--BPS-0730: Status: Enabling Xilinx glbl module support
--VERI-1503: Restoring Verilog module 'xilinx7_211.glbl' from file '/home/install/install/BluePearlVVE-2022.2.62558.nightlyBuilds_2022.2.62558-Linux64.x86_64/FPGALibraries/Xilinx/xilinx_v720211_packages/sdbs/xilinx7_211/xilinx7_211.sdbl'
I-VERI-1018: top_adapter_bram.v(1): compiling module 'top_adapter_bram'
--VERI-1503: Restoring Verilog module 'xilinx7_211.adapter_bram' from file '/home/install/install/BluePearlVVE-2022.2.62558.nightlyBuilds_2022.2.62558-Linux64.x86_64/FPGALibraries/Xilinx/xilinx_v720211_packages/sdbs/xilinx7_211/xilinx7_211.sdbl'
--VERI-1503: Restoring Verilog module 'xilinx7_211.bram' from file '/home/install/install/BluePearlVVE-2022.2.62558.nightlyBuilds_2022.2.62558-Linux64.x86_64/FPGALibraries/Xilinx/xilinx_v720211_packages/sdbs/xilinx7_211/xilinx7_211.sdbl'
--VERI-1503: Restoring Verilog module 'xilinx7_211.xpm_memory_tdpram' from file '/home/install/install/BluePearlVVE-2022.2.62558.nightlyBuilds_2022.2.62558-Linux64.x86_64/FPGALibraries/Xilinx/xilinx_v720211_packages/sdbs/xilinx7_211/xilinx7_211.sdbl'
--VERI-1503: Restoring Verilog module 'xilinx7_211.xpm_memory_base' from file '/home/install/install/BluePearlVVE-2022.2.62558.nightlyBuilds_2022.2.62558-Linux64.x86_64/FPGALibraries/Xilinx/xilinx_v720211_packages/sdbs/xilinx7_211/xilinx7_211.sdbl'
W-VERI-1330: top_adapter_bram.v(51): actual bit length 1 differs from formal bit length 4 for port 'output_we'
--BPS-0730: Status: Finished Elaborating (phase 1).
--BPS-0730: Status: Running parse tree analysis phase 'Pre-Elaboration'
--BPS-0730: Status: Completed Running parse tree analysis phase 'Pre-Elaboration'
--BPS-0729: Status: Elaborating (phase 2) into library work using the Verilog elaborator on 'top_adapter_bram'
I-VERI-1018: top_adapter_bram.v(1): compiling module 'top_adapter_bram'
E-VERI-1330: top_adapter_bram.v(32): actual bit length 1 differs from formal bit length 4 for port 'bram0_addr'
W-VERI-1330: top_adapter_bram.v(42): actual bit length 1 differs from formal bit length 4 for port 'input_addr'
** Maximum message limit for message VERI-1330 has been reached.
--BPS-0730: Status: Running parse tree analysis phase 'Post-Elaboration'
--BPS-0730: Status: Completed Running parse tree analysis phase 'Post-Elaboration'
--BPS-0730: Status: Finished Elaborating (phase 2).
===============================
Blue Pearl Missing Modules/Objects Report created on: Tue May 24 05:14:22 2022
--BPS-0730: Status: Creating '/home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram/results/top_adapter_bram.missing_modules.rpt'.
===============================
Missing Modules: 0
===============================
===============================
Time to generate Missing Modules/Objects report: 0.90 seconds
--BPS-0730: Status: Running static design modifications.
--BPS-0730: Status: Reading in UGC file '/home/install/install/BluePearlVVE-2022.2.62558.nightlyBuilds_2022.2.62558-Linux64.x86_64/FPGALibraries/Xilinx/XilinxUGC.xml'.
--BPS-0730: Status: Finished Running static design modifications.
--BPS-0730: Status: Running elaboration tree analysis.
--BPS-0730: Status: Finished Running elaboration tree analysis.
--BPS-0729: Status: Running final elaboration on 'top_adapter_bram'
--BPS-0729: Status: Final Elaboration of Netlist on 'top_adapter_bram'
--BPS-0729: Status: Final Elaboration of Netlist on 'xilinx7_211-adapter_bram_default'
--BPS-0729: Status: Final Elaboration of Netlist on 'xilinx7_211-bram(C_DATA_WIDTH=32,C_DATA_DEPTH=16,C_ADDR_WIDTH=4)'
--BPS-0729: Status: Final Elaboration of Netlist on 'xilinx7_211-xpm_memory_tdpram(MEMORY_SIZE=512,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=8,ADDR_WIDTH_A=4,READ_LATENCY_A=1,WRITE_MODE_A="read_first",WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=8,ADDR_WIDTH_B=4,READ_LATENCY_B=1,WRITE_MODE_B="read_first")'
--BPS-0729: Status: Final Elaboration of Netlist on 'xilinx7_211-xpm_memory_base(MEMORY_SIZE=512,MEMORY_PRIMITIVE=0,CLOCKING_MODE=0,ECC_MODE=0,MEMORY_INIT_FILE="none",MEMORY_INIT_PARAM="",USE_MEM_INIT=0,MEMORY_OPTIMIZATION="true",WAKEUP_TIME=0,AUTO_SLEEP_TIME=0,MESSAGE_CONTROL=0,USE_EMBEDDED_CONSTRAINT=0,CASCADE_HEIGHT=0,SIM_ASSERT_CHK=0,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=8,ADDR_WIDTH_A=4,READ_RESET_VALUE_A="0",READ_LATENCY_A=1,WRITE_MODE_A=1,RST_MODE_A="SYNC",WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=8,ADDR_WIDTH_B=4,READ_RESET_VALUE_B="0",READ_LATENCY_B=1,WRITE_MODE_B=1,RST_MODE_B="SYNC")'
--BPS-0729: Status: Final Elaboration of Netlist on 'xilinx7_211-ram_mem'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'xilinx7_211-ram_mem'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'xilinx7_211-xpm_memory_base(MEMORY_SIZE=512,MEMORY_PRIMITIVE=0,CLOCKING_MODE=0,ECC_MODE=0,MEMORY_INIT_FILE="none",MEMORY_INIT_PARAM="",USE_MEM_INIT=0,MEMORY_OPTIMIZATION="true",WAKEUP_TIME=0,AUTO_SLEEP_TIME=0,MESSAGE_CONTROL=0,USE_EMBEDDED_CONSTRAINT=0,CASCADE_HEIGHT=0,SIM_ASSERT_CHK=0,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=8,ADDR_WIDTH_A=4,READ_RESET_VALUE_A="0",READ_LATENCY_A=1,WRITE_MODE_A=1,RST_MODE_A="SYNC",WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=8,ADDR_WIDTH_B=4,READ_RESET_VALUE_B="0",READ_LATENCY_B=1,WRITE_MODE_B=1,RST_MODE_B="SYNC")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'xilinx7_211-xpm_memory_tdpram(MEMORY_SIZE=512,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=8,ADDR_WIDTH_A=4,READ_LATENCY_A=1,WRITE_MODE_A="read_first",WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=8,ADDR_WIDTH_B=4,READ_LATENCY_B=1,WRITE_MODE_B="read_first")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'xilinx7_211-bram(C_DATA_WIDTH=32,C_DATA_DEPTH=16,C_ADDR_WIDTH=4)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'xilinx7_211-adapter_bram_default'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'top_adapter_bram'
--BPS-0730: Status: Finished final elaboration.
--BPS-0730: Status: Finished final elaboration. Elapsed Time: 0.12 seconds.
--BPS-0730: Status: Finished elaborating design.
--BPS-0730: Status: Finished Reading Design. Elapsed Time: 8.73 seconds.
--BPS-0730: Status: Performing Netlist Expansion...
--BPS-0729: Status: Running Top Level Expansion on 'top_adapter_bram'
--BPS-0729: Status: Running Expansion on 'adapter_bram_default%%xilinx7_211'
--BPS-0729: Status: Running Expansion on 'bram(C_DATA_WIDTH=32,C_DATA_DEPTH=16,C_ADDR_WIDTH=4)%%xilinx7_211'
--BPS-0729: Status: Running Expansion on 'xpm_memory_tdpram(MEMORY_SIZE=512,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=8,ADDR_WIDTH_A=4,READ_LATENCY_A=1,WRITE_MODE_A=read_first,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=8,ADDR_WIDTH_B=4,READ_LATENCY_B=1,WRITE_MODE_B=read_first)%%xilinx7_211'
--BPS-0729: Status: Running Expansion on 'xpm_memory_base(MEMORY_SIZE=512,MEMORY_PRIMITIVE=0,CLOCKING_MODE=0,ECC_MODE=0,MEMORY_INIT_FILE=none,MEMORY_INIT_PARAM=,USE_MEM_INIT=0,MEMORY_OPTIMIZATION=true,WAKEUP_TIME=0,AUTO_SLEEP_TIME=0,MESSAGE_CONTROL=0,USE_EMBEDDED_CONSTRAINT=0,CASCADE_HEIGHT=0,SIM_ASSERT_CHK=0,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=8,ADDR_WIDTH_A=4,READ_RESET_VALUE_A=0,READ_LATENCY_A=1,WRITE_MODE_A=1,RST_MODE_A=SYNC,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=8,ADDR_WIDTH_B=4,READ_RESET_VALUE_B=0,READ_LATENCY_B=1,WRITE_MODE_B=1,RST_MODE_B=SYNC)%%xilinx7_211'
--BPS-0729: Status: Running Expansion on 'ram_mem%%xilinx7_211'
--BPS-0730: Status: Flattening design
--BPS-0730: Status: Running Design Flattening on module (1 of 6)
--BPS-0730: Status: Running Design Flattening on Instance (1 of 1).
--BPS-0730: Status: Running Design Flattening on module (2 of 6)
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 23).
--BPS-0730: Status: Flattening Net on Port (23 of 23).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Running Design Flattening on Instance (1 of 1).
--BPS-0730: Status: Running Design Flattening on module (3 of 6)
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 12).
--BPS-0730: Status: Flattening Net on Port (12 of 12).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Running Design Flattening on Instance (1 of 1).
--BPS-0730: Status: Running Design Flattening on module (4 of 6)
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 25).
--BPS-0730: Status: Flattening Net on Port (25 of 25).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Running Design Flattening on Instance (1 of 1).
--BPS-0730: Status: Running Design Flattening on module (5 of 6)
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 25).
--BPS-0730: Status: Flattening Net on Port (25 of 25).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Running Design Flattening on Instance (1 of 1).
--BPS-0730: Status: Running Design Flattening on module (6 of 6)
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 15).
--BPS-0730: Status: Flattening Net on Port (15 of 15).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Finished Running Design Flattening on module 'top_adapter_bram.inst_adapter_bram.bram_i.xpm_memory_tdpram_inst.xpm_memory_base_inst.ram_mem'
--BPS-0730: Status: Finished Running Design Flattening on module 'top_adapter_bram.inst_adapter_bram.bram_i.xpm_memory_tdpram_inst.xpm_memory_base_inst'
--BPS-0730: Status: Finished Running Design Flattening on module 'top_adapter_bram.inst_adapter_bram.bram_i.xpm_memory_tdpram_inst'
--BPS-0730: Status: Finished Running Design Flattening on module 'top_adapter_bram.inst_adapter_bram.bram_i'
--BPS-0730: Status: Finished Running Design Flattening on module 'top_adapter_bram.inst_adapter_bram'
--BPS-0730: Status: Processing DFF Register Nets
--BPS-0730: Status: Processing DFF Register Net (1 of 2).
--BPS-0730: Status: Processing DFF Register Net (2 of 2).
--BPS-0730: Status: Finished Processing DFF Register Nets
--BPS-0730: Status: Finished Running Design Flattening on module 'top_adapter_bram'
--BPS-0730: Status: Completed Design Flattening. Elapsed Time: 0.13 seconds.
--BPS-0729: Status: Validating Expansion on 'top_adapter_bram'
--BPS-0730: Status: 	Finished validating expansion. Elapsed Time: 0 seconds.
--BPS-0730: Status: Completed expansion. Elapsed Time: 0.2 seconds.
--BPS-0730: Status: Finished Netlist Expansion. Elapsed Time: 0.24 seconds.
--BPS-0730: Status: Build and expand design. Elapsed Time: 8.99 seconds.
--BPS-0730: Status: Performing Connection Analysis...
--BPS-0730: Status: Running Connection Analysis Phase One on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase One on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Two on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Two on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Three on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Three on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Four on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Four on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Five on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Five on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Six on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Six on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Seven on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Seven on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Eight on Net (1 of 207).
W-BPS-0802: top_adapter_bram.v(12): Module: 'top_adapter_bram' Signal 'top_adapter_bram.bram1_dout' is used but has no driver(s).
--BPS-0730: Status: Running Connection Analysis Phase Eight on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Nine on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Nine on Net (207 of 207).
--BPS-0730: Status: Completed Connection Analysis. Elapsed Time: 0.04 seconds.
--BPS-0730: Status: Performing Reset Analysis Phase I...
--BPS-0730: Status: Completed Reset Analysis Phase I. Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Reset Analysis Phase II...
--BPS-0730: Status: Performing Staged Reset Analysis...
--BPS-0730: Status: Analyzing Port for Staged Reset Analysis (1 of 23).
--BPS-0730: Status: Analyzing Port for Staged Reset Analysis (23 of 23).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1 of 2).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (2 of 2).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1 of 2).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (2 of 2).
--BPS-0730: Status: Completed Staged Reset Analysis. Elapsed Time: 0 seconds.
--BPS-0730: Status: Completed Reset Analysis Phase II. Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Reset Analysis Phase III...
--BPS-0730: Status: Completed Reset Analysis Phase III. Elapsed Time: 0 seconds.
===============================
Blue Pearl Sets/Resets Report created on: Tue May 24 05:14:24 2022
--BPS-0730: Status: Creating '/home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram/results/top_adapter_bram.setreset.rpt'.
===============================
===============================
0 primary set/resets identified and reported.
0 internal set/resets identified and reported.
===============================
Time to generate Sets/Resets report: 0.04 seconds
--BPS-0730: Status: Performing Clock Tree Analysis...
--BPS-0730: Status: Completed Clock Tree Analysis. Elapsed Time: 0 seconds.
===============================
Blue Pearl Equivalent Clocks Report created on: Tue May 24 05:14:24 2022
--BPS-0730: Status: Creating '/home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram/results/top_adapter_bram.equiv_clk.rpt'.
===============================
No equivalent clocks
===============================
Time to generate Equivalent Clocks report: 0.03 seconds
--BPS-0730: Status: Running constant analysis...
--BPS-0730: Status: Finished constant analysis...
--BPS-0730: Status: Performing Clock Interactions Load Phase...
--BPS-0730: Status: Performing Divided Clock Analysis...
--BPS-0730: Status: Completed Divided Clock Analysis. Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Propagating Clock Tokens...
--BPS-0730: Status: Propagating clock token on port clock top_adapter_bram.ACC_CLK (1 of 1).
--BPS-0730: Status: Completed Propagating Clock Tokens. Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Propagating Data Tokens...
--BPS-0730: Status: Performing Propagating Data Tokens at DFFs...
--BPS-0730: Status: Propagating Data Tokens at DFF (1 of 2).
--BPS-0730: Status: Propagating Data Tokens at DFF (2 of 2).
--BPS-0730: Status: Completed Propagating Data Tokens at DFFs. Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Propagating Data Tokens at Memories...
--BPS-0730: Status: Propagating Data Tokens at Memory (1 of 8).
--BPS-0730: Status: Propagating Data Tokens at Memory (8 of 8).
--BPS-0730: Status: Completed Propagating Data Tokens at Memories. Elapsed Time: 0 seconds.
--BPS-0730: Status: Completed Propagating Data Tokens. Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Analyzing DFF Tokens...
--BPS-0730: Status: Analyzing data tokens at DFF (1 of 2).
--BPS-0730: Status: Analyzing data tokens at DFF (2 of 2).
--BPS-0730: Status: Processing Output Tokens (1 of 23).
--BPS-0730: Status: Processing Output Tokens (23 of 23).
--BPS-0730: Status: Completed Analyzing DFF Tokens. Elapsed Time: 0 seconds.
--BPS-0730: Status: Checking Primary Outputs (1 of 23).
--BPS-0730: Status: Checking Primary Outputs (23 of 23).
--BPS-0730: Status: Tracing Forward From Ports (1 of 23).
--BPS-0730: Status: Tracing Forward From Ports (23 of 23).
===============================
Blue Pearl Advanced Clock Environment Report Report created on: Tue May 24 05:14:24 2022
--BPS-0730: Status: Creating '/home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram/results/top_adapter_bram.adv_clk_environment.rpt'.
===============================
Advanced Clock Environment Report:
From clock: Unknown Clock To clock: ACC_CLK
Synchronized: 0
Unsynchronized: 2
Issue: Unknown Clock interacts with clock ACC_CLK in an unsynchronized manner across domains. Recommendation: Add synchronizers or merge the domains. Turning on the option to auto-detect clock domains may help merge domains.

From clock: ACC_CLK To clock: Unknown Clock
Synchronized: 0
Unsynchronized: 2
Issue: ACC_CLK interacts with clock Unknown Clock in an unsynchronized manner across domains. Recommendation: Add synchronizers or merge the domains. Turning on the option to auto-detect clock domains may help merge domains.
===============================
Time to generate Advanced Clock Environment Report report: 0.04 seconds
--BPS-0730: Status: Writing SDC file with formatting set by user options
--BPS-0730: Status: Creating '/home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram/results/top_adapter_bram.ace.sdc' SDC file.
--BPS-0730: Status: Completed Clock Interactions Load Phase. Elapsed Time: 0.1 seconds.
--BPS-0730: Status: Checking Combinational Loops...
--BPS-0730: Status: Completed Combinational Loop Analysis. Elapsed Time: 0 seconds.
===============================
Blue Pearl Clocks Report created on: Tue May 24 05:14:24 2022
--BPS-0730: Status: Creating '/home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram/results/top_adapter_bram.clk.rpt'.
===============================
Clock Report:
All Clocks automatically detected
1 primary clock identified:
Clock Name: top_adapter_bram.ACC_CLK Clock Domain Name: ACC_CLK_group (automatically detected) Fanout: 112
===============================
Internal Clock Report:
0 internally generated clocks identified
===============================
Time to generate Clocks report: 0.04 seconds
===============================
Blue Pearl Gated Clocks Report created on: Tue May 24 05:14:24 2022
--BPS-0730: Status: Creating '/home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram/results/top_adapter_bram.gated_clk.rpt'.
===============================
===============================
Gated Clock Report:
0 gated clocks identified
===============================
Time to generate Gated Clocks report: 0.04 seconds
--BPS-0730: Status: Writing design database.
--BPS-0730: Status: Writing to Design Database (1 of 6).
--BPS-0730: Status: Writing to Design Database (6 of 6).
--BPS-0730: Status: Writing Module Usage to Design Database (1 of 5).
--BPS-0730: Status: Writing Module Usage to Design Database (5 of 5).
--BPS-0730: Status: Writing Clock Information to Design Database Clock (1 of 1).
--BPS-0730: Status: Finished writing design database. Elapsed Time: 0.05 seconds.
--BPS-0730: Status: Running dynamic property checks...
--BPS-0730: Status: Performing Symbolic Simulation...
--BPS-0730: Status: Performing Symbolic Simulation - Token Analysis...
--BPS-0730: Status: Performing Propagating Clock Tokens...
--BPS-0730: Status: Propagating clock token on port clock top_adapter_bram.ACC_CLK (1 of 1).
--BPS-0730: Status: Completed Propagating Clock Tokens. Current Elapsed Time: 0 seconds, Total Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Propagating Data Tokens...
--BPS-0730: Status: Performing Propagating Data Tokens at DFFs...
--BPS-0730: Status: Propagating Data Tokens at DFF (1 of 2).
--BPS-0730: Status: Propagating Data Tokens at DFF (2 of 2).
--BPS-0730: Status: Completed Propagating Data Tokens at DFFs. Current Elapsed Time: 0 seconds, Total Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Propagating Data Tokens at Memories...
--BPS-0730: Status: Propagating Data Tokens at Memory (1 of 8).
--BPS-0730: Status: Propagating Data Tokens at Memory (8 of 8).
--BPS-0730: Status: Completed Propagating Data Tokens at Memories. Current Elapsed Time: 0 seconds, Total Elapsed Time: 0 seconds.
--BPS-0730: Status: Completed Propagating Data Tokens. Current Elapsed Time: 0 seconds, Total Elapsed Time: 0 seconds.
--BPS-0730: Status: Checking propagated tokens ...
--BPS-0730: Status: Performing Analyzing DFF Tokens...
--BPS-0730: Status: Analyzing data tokens at DFF (1 of 2).
--BPS-0730: Status: Analyzing data tokens at DFF (2 of 2).
--BPS-0730: Status: Processing Output Tokens (1 of 23).
--BPS-0730: Status: Processing Output Tokens (23 of 23).
--BPS-0730: Status: Completed Analyzing DFF Tokens. Current Elapsed Time: 0 seconds, Total Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Analyzing DFF Tokens...
--BPS-0730: Status: Analyzing data tokens at DFF (1 of 2).
--BPS-0730: Status: Analyzing data tokens at DFF (2 of 2).
--BPS-0730: Status: Processing Output Tokens (1 of 23).
--BPS-0730: Status: Processing Output Tokens (23 of 23).
--BPS-0730: Status: Completed Analyzing DFF Tokens. Current Elapsed Time: 0 seconds, Total Elapsed Time: 0 seconds.
--BPS-0730: Status: Checking Memories (1 of 1).
--BPS-0730: Status: Performing Analyzing Latch Tokens...
--BPS-0730: Status: Completed Analyzing Latch Tokens. Elapsed Time: 0 seconds.
--BPS-0730: Status: Completed checking propagated tokens.
--BPS-0730: Status: Completed Symbolic Simulation - Token Analysis. Elapsed Time: 0.002 seconds.
--BPS-0730: Status: Completed Symbolic Simulation. Elapsed Time: 0.002 seconds.
--BPS-0730: Status: Finished dynamic property checks...
--BPS-0730: Status: Performing Design Reports Processing...
===============================
Blue Pearl Latches Report created on: Tue May 24 05:14:25 2022
--BPS-0730: Status: Creating '/home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram/results/top_adapter_bram.lth.rpt'.
===============================
0 D-type latch registers:
===============================
===============================
Time to generate Latches report: 0.50 seconds
===============================
Blue Pearl DFFs Report created on: Tue May 24 05:14:25 2022
--BPS-0730: Status: Creating '/home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram/results/top_adapter_bram.dff.rpt'.
===============================
2 D-type flip-flop registers:
===============================
--BPS-0730: Status: Reporting flip-flop (1 of 2).
top_adapter_bram.inst_adapter_bram.bram_i.xpm_memory_tdpram_inst.xpm_memory_base_inst.ram_mem.\gen_rd_a.douta_reg\[31:0] type Dff register Data Clock Domain: ACC_CLK_group Clock Pin's Domain: ACC_CLK_group Fanout: 2
--BPS-0730: Status: Reporting flip-flop (2 of 2).
top_adapter_bram.inst_adapter_bram.bram_i.xpm_memory_tdpram_inst.xpm_memory_base_inst.ram_mem.\gen_rd_b.doutb_reg\[31:0] type Dff register Data Clock Domain: ACC_CLK_group Clock Pin's Domain: ACC_CLK_group Fanout: 2
===============================
Time to generate DFFs report: 0.03 seconds
--BPS-0730: Status: Completed Design Reports Processing. Elapsed Time: 0.54 seconds.
--BPS-0730: Status: Performing Writing databases...
--BPS-0730: Status: Completed Writing databases. Elapsed Time: 0.03 seconds.
===============================
--BPS-0730: Status: Blue Pearl completed.
--BPS-0730: Status: Time: Tue May 24 05:14:25 2022
===============================
--BPS-0730: Status: Creating '/home/build-H8/TestArea-Individual/2022.2.62558/Clean-Xilinx_2021_1/ilAAxSCqHX/adapter_bram/results/DesignSummary.rpt'.
Time to generate Design Summary report: 0.12 seconds
===============================
Message ID Summary Report:
Property Check  BPS-0729: 22 comments
Property Check  BPS-0730: 208 comments
Property Check  BPS-0802: 2 warnings
Property Check VERI-1018: 2 informationals
Property Check VERI-1330: 32 warnings
Property Check VERI-1482: 1 comment
Property Check VERI-1503: 5 comments
Property Check VERI-1509: 1 informational
Property Check VERI-9012: 1 informational
Property Check VERI-9014: 2 informationals
Property Check VHDL-9010: 1 informational
Property Check VNLR-9000: 2 informationals

** Maximum message limit was reached for some messages.
** You can increase the message limit on the 'Design Settings -> Log Options' dialog or by setting 'default_message_limit' in TCL.

Property Check Message Severity Summary:
0 errors
34 warnings
9 informationals
236 comments
--BPS-0730: Status: Total analysis Elapsed Time: 10 seconds

--BPS-0730: Status: Running user initialization program: 'BPS::clear_all_design_signoff_checklists -confirm ; BPS::save_project {results/project.tcl} ; if {![ info exists retCode]} {set retCode 0} ; exit $retCode ;'
--BPS-0730: Status: Creating results/project.tcl tcl project file.
===============================
--BPS-0730: Status: Blue Pearl completed.
--BPS-0730: Status: Time: Tue May 24 05:14:25 2022
===============================
--BPS-0730: Status: Opening log file: 'D:/TestArea/TestArea-Windows64/2022.2.62558/Clean-Xilinx_2021_1/fpga/Xilinx/Xilinx_2021.1/verilog/adapter_bram/results/bluepearl.log' @ '5/24/2022 7:25 AM'
W-VERI-1330: c:\lajfakjfka\top_adapter_bram.v(42): actual bit length 1 differs from formal bit length 4 for port 'input_addr'
W-VERI-1330: ..\lajfakjfka\top_adapter_bram.v(42): actual bit length 1 differs from formal bit length 4 for port 'input_addr'
** Maximum message limit for message VERI-1330 has been reached.
--BPS-0730: Status: Running parse tree analysis phase 'Post-Elaboration'
--BPS-0730: Status: Completed Running parse tree analysis phase 'Post-Elaboration'
--BPS-0730: Status: Finished Elaborating (phase 2).
===============================
Blue Pearl Missing Modules/Objects Report created on: Tue May 24 15:26:00 2022
--BPS-0730: Status: Creating 'D:/TestArea/TestArea-Windows64/2022.2.62558/Clean-Xilinx_2021_1/fpga/Xilinx/Xilinx_2021.1/verilog/adapter_bram/results/top_adapter_bram.missing_modules.rpt'.
===============================
Missing Modules: 0
===============================
===============================
Time to generate Missing Modules/Objects report: 0.27 seconds
--BPS-0730: Status: Running static design modifications.
--BPS-0730: Status: Reading in UGC file 'D:/TestArea/install/BluePearlVVE-2022.2.62558.nightlyBuilds_2022.2.62558-win64/FPGALibraries/Xilinx/XilinxUGC.xml'.
--BPS-0730: Status: Finished Running static design modifications.
--BPS-0730: Status: Running elaboration tree analysis.
--BPS-0730: Status: Finished Running elaboration tree analysis.
--BPS-0729: Status: Running final elaboration on 'top_adapter_bram'
--BPS-0729: Status: Final Elaboration of Netlist on 'top_adapter_bram'
--BPS-0729: Status: Final Elaboration of Netlist on 'xilinx7_211-adapter_bram_default'
--BPS-0729: Status: Final Elaboration of Netlist on 'xilinx7_211-bram(C_DATA_WIDTH=32,C_DATA_DEPTH=16,C_ADDR_WIDTH=4)'
--BPS-0729: Status: Final Elaboration of Netlist on 'xilinx7_211-xpm_memory_tdpram(MEMORY_SIZE=512,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=8,ADDR_WIDTH_A=4,READ_LATENCY_A=1,WRITE_MODE_A="read_first",WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=8,ADDR_WIDTH_B=4,READ_LATENCY_B=1,WRITE_MODE_B="read_first")'
--BPS-0729: Status: Final Elaboration of Netlist on 'xilinx7_211-xpm_memory_base(MEMORY_SIZE=512,MEMORY_PRIMITIVE=0,CLOCKING_MODE=0,ECC_MODE=0,MEMORY_INIT_FILE="none",MEMORY_INIT_PARAM="",USE_MEM_INIT=0,MEMORY_OPTIMIZATION="true",WAKEUP_TIME=0,AUTO_SLEEP_TIME=0,MESSAGE_CONTROL=0,USE_EMBEDDED_CONSTRAINT=0,CASCADE_HEIGHT=0,SIM_ASSERT_CHK=0,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=8,ADDR_WIDTH_A=4,READ_RESET_VALUE_A="0",READ_LATENCY_A=1,WRITE_MODE_A=1,RST_MODE_A="SYNC",WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=8,ADDR_WIDTH_B=4,READ_RESET_VALUE_B="0",READ_LATENCY_B=1,WRITE_MODE_B=1,RST_MODE_B="SYNC")'
--BPS-0729: Status: Final Elaboration of Netlist on 'xilinx7_211-ram_mem'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'xilinx7_211-ram_mem'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'xilinx7_211-xpm_memory_base(MEMORY_SIZE=512,MEMORY_PRIMITIVE=0,CLOCKING_MODE=0,ECC_MODE=0,MEMORY_INIT_FILE="none",MEMORY_INIT_PARAM="",USE_MEM_INIT=0,MEMORY_OPTIMIZATION="true",WAKEUP_TIME=0,AUTO_SLEEP_TIME=0,MESSAGE_CONTROL=0,USE_EMBEDDED_CONSTRAINT=0,CASCADE_HEIGHT=0,SIM_ASSERT_CHK=0,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=8,ADDR_WIDTH_A=4,READ_RESET_VALUE_A="0",READ_LATENCY_A=1,WRITE_MODE_A=1,RST_MODE_A="SYNC",WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=8,ADDR_WIDTH_B=4,READ_RESET_VALUE_B="0",READ_LATENCY_B=1,WRITE_MODE_B=1,RST_MODE_B="SYNC")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'xilinx7_211-xpm_memory_tdpram(MEMORY_SIZE=512,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=8,ADDR_WIDTH_A=4,READ_LATENCY_A=1,WRITE_MODE_A="read_first",WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=8,ADDR_WIDTH_B=4,READ_LATENCY_B=1,WRITE_MODE_B="read_first")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'xilinx7_211-bram(C_DATA_WIDTH=32,C_DATA_DEPTH=16,C_ADDR_WIDTH=4)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'xilinx7_211-adapter_bram_default'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'top_adapter_bram'
--BPS-0730: Status: Finished final elaboration.
--BPS-0730: Status: Finished final elaboration. Elapsed Time: 0.06 seconds.
--BPS-0730: Status: Finished elaborating design.
--BPS-0730: Status: Finished Reading Design. Elapsed Time: 9.64 seconds.
--BPS-0730: Status: Performing Netlist Expansion...
--BPS-0729: Status: Running Top Level Expansion on 'top_adapter_bram'
--BPS-0729: Status: Running Expansion on 'adapter_bram_default%%xilinx7_211'
--BPS-0729: Status: Running Expansion on 'bram(C_DATA_WIDTH=32,C_DATA_DEPTH=16,C_ADDR_WIDTH=4)%%xilinx7_211'
--BPS-0729: Status: Running Expansion on 'xpm_memory_tdpram(MEMORY_SIZE=512,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=8,ADDR_WIDTH_A=4,READ_LATENCY_A=1,WRITE_MODE_A=read_first,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=8,ADDR_WIDTH_B=4,READ_LATENCY_B=1,WRITE_MODE_B=read_first)%%xilinx7_211'
--BPS-0729: Status: Running Expansion on 'xpm_memory_base(MEMORY_SIZE=512,MEMORY_PRIMITIVE=0,CLOCKING_MODE=0,ECC_MODE=0,MEMORY_INIT_FILE=none,MEMORY_INIT_PARAM=,USE_MEM_INIT=0,MEMORY_OPTIMIZATION=true,WAKEUP_TIME=0,AUTO_SLEEP_TIME=0,MESSAGE_CONTROL=0,USE_EMBEDDED_CONSTRAINT=0,CASCADE_HEIGHT=0,SIM_ASSERT_CHK=0,WRITE_DATA_WIDTH_A=32,READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=8,ADDR_WIDTH_A=4,READ_RESET_VALUE_A=0,READ_LATENCY_A=1,WRITE_MODE_A=1,RST_MODE_A=SYNC,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=8,ADDR_WIDTH_B=4,READ_RESET_VALUE_B=0,READ_LATENCY_B=1,WRITE_MODE_B=1,RST_MODE_B=SYNC)%%xilinx7_211'
--BPS-0729: Status: Running Expansion on 'ram_mem%%xilinx7_211'
--BPS-0730: Status: Flattening design
--BPS-0730: Status: Running Design Flattening on module (1 of 6)
--BPS-0730: Status: Running Design Flattening on Instance (1 of 1).
--BPS-0730: Status: Running Design Flattening on module (2 of 6)
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 23).
--BPS-0730: Status: Flattening Net on Port (23 of 23).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Running Design Flattening on Instance (1 of 1).
--BPS-0730: Status: Running Design Flattening on module (3 of 6)
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 12).
--BPS-0730: Status: Flattening Net on Port (12 of 12).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Running Design Flattening on Instance (1 of 1).
--BPS-0730: Status: Running Design Flattening on module (4 of 6)
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 25).
--BPS-0730: Status: Flattening Net on Port (25 of 25).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Running Design Flattening on Instance (1 of 1).
--BPS-0730: Status: Running Design Flattening on module (5 of 6)
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 25).
--BPS-0730: Status: Flattening Net on Port (25 of 25).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Running Design Flattening on Instance (1 of 1).
--BPS-0730: Status: Running Design Flattening on module (6 of 6)
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 15).
--BPS-0730: Status: Flattening Net on Port (15 of 15).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Finished Running Design Flattening on module 'top_adapter_bram.inst_adapter_bram.bram_i.xpm_memory_tdpram_inst.xpm_memory_base_inst.ram_mem'
--BPS-0730: Status: Finished Running Design Flattening on module 'top_adapter_bram.inst_adapter_bram.bram_i.xpm_memory_tdpram_inst.xpm_memory_base_inst'
--BPS-0730: Status: Finished Running Design Flattening on module 'top_adapter_bram.inst_adapter_bram.bram_i.xpm_memory_tdpram_inst'
--BPS-0730: Status: Finished Running Design Flattening on module 'top_adapter_bram.inst_adapter_bram.bram_i'
--BPS-0730: Status: Finished Running Design Flattening on module 'top_adapter_bram.inst_adapter_bram'
--BPS-0730: Status: Processing DFF Register Nets
--BPS-0730: Status: Processing DFF Register Net (1 of 2).
--BPS-0730: Status: Processing DFF Register Net (2 of 2).
--BPS-0730: Status: Finished Processing DFF Register Nets
--BPS-0730: Status: Finished Running Design Flattening on module 'top_adapter_bram'
--BPS-0730: Status: Completed Design Flattening. Elapsed Time: 0.05 seconds.
--BPS-0729: Status: Validating Expansion on 'top_adapter_bram'
--BPS-0730: Status: 	Finished validating expansion. Elapsed Time: 0.02 seconds.
--BPS-0730: Status: Completed expansion. Elapsed Time: 0.08 seconds.
--BPS-0730: Status: Finished Netlist Expansion. Elapsed Time: 0.08 seconds.
--BPS-0730: Status: Build and expand design. Elapsed Time: 9.72 seconds.
--BPS-0730: Status: Performing Connection Analysis...
--BPS-0730: Status: Running Connection Analysis Phase One on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase One on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Two on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Two on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Three on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Three on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Four on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Four on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Five on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Six on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Six on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Seven on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Seven on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Eight on Net (1 of 207).
W-BPS-0802: top_adapter_bram.v(22): Module: 'top_adapter_bram' Signal 'top_adapter_bram.output_dout' is used but has no driver(s).
F-VERI-1330: top_adapter_bram2.v(32): actual bit length 1 differs from formal bit length 4 for port 'bram02_addr'
--BPS-0730: Status: Running Connection Analysis Phase Eight on Net (207 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Nine on Net (1 of 207).
--BPS-0730: Status: Running Connection Analysis Phase Nine on Net (207 of 207).
--BPS-0730: Status: Completed Connection Analysis. Elapsed Time: 0.03 seconds.
--BPS-0730: Status: Performing Reset Analysis Phase I...
--BPS-0730: Status: Completed Reset Analysis Phase I. Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Reset Analysis Phase II...
--BPS-0730: Status: Performing Staged Reset Analysis...
--BPS-0730: Status: Analyzing Port for Staged Reset Analysis (1 of 23).
--BPS-0730: Status: Analyzing Port for Staged Reset Analysis (23 of 23).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1 of 2).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (2 of 2).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1 of 2).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (2 of 2).
--BPS-0730: Status: Completed Staged Reset Analysis. Elapsed Time: 0 seconds.
--BPS-0730: Status: Completed Reset Analysis Phase II. Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Reset Analysis Phase III...
--BPS-0730: Status: Completed Reset Analysis Phase III. Elapsed Time: 0 seconds.
===============================
Blue Pearl Sets/Resets Report created on: Tue May 24 15:26:02 2022
--BPS-0730: Status: Creating 'D:/TestArea/TestArea-Windows64/2022.2.62558/Clean-Xilinx_2021_1/fpga/Xilinx/Xilinx_2021.1/verilog/adapter_bram/results/top_adapter_bram.setreset.rpt'.
===============================
===============================
0 primary set/resets identified and reported.
0 internal set/resets identified and reported.
===============================
Time to generate Sets/Resets report: 0.22 seconds
--BPS-0730: Status: Performing Clock Tree Analysis...
--BPS-0730: Status: Completed Clock Tree Analysis. Elapsed Time: 0 seconds.
===============================
Blue Pearl Equivalent Clocks Report created on: Tue May 24 15:26:02 2022
--BPS-0730: Status: Creating 'D:/TestArea/TestArea-Windows64/2022.2.62558/Clean-Xilinx_2021_1/fpga/Xilinx/Xilinx_2021.1/verilog/adapter_bram/results/top_adapter_bram.equiv_clk.rpt'.
===============================
No equivalent clocks
===============================
Time to generate Equivalent Clocks report: 0.25 seconds
--BPS-0730: Status: Running constant analysis...
--BPS-0730: Status: Finished constant analysis...
--BPS-0730: Status: Performing Clock Interactions Load Phase...
--BPS-0730: Status: Performing Divided Clock Analysis...
--BPS-0730: Status: Completed Divided Clock Analysis. Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Propagating Clock Tokens...
--BPS-0730: Status: Propagating clock token on port clock top_adapter_bram.ACC_CLK (1 of 1).
--BPS-0730: Status: Completed Propagating Clock Tokens. Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Propagating Data Tokens...
--BPS-0730: Status: Performing Propagating Data Tokens at DFFs...
--BPS-0730: Status: Propagating Data Tokens at DFF (1 of 2).
--BPS-0730: Status: Propagating Data Tokens at DFF (2 of 2).
--BPS-0730: Status: Completed Propagating Data Tokens at DFFs. Elapsed Time: 0.02 seconds.
--BPS-0730: Status: Performing Propagating Data Tokens at Memories...
--BPS-0730: Status: Propagating Data Tokens at Memory (1 of 8).
--BPS-0730: Status: Propagating Data Tokens at Memory (8 of 8).
--BPS-0730: Status: Completed Propagating Data Tokens at Memories. Elapsed Time: 0 seconds.
--BPS-0730: Status: Completed Propagating Data Tokens. Elapsed Time: 0.02 seconds.
--BPS-0730: Status: Performing Analyzing DFF Tokens...
--BPS-0730: Status: Analyzing data tokens at DFF (1 of 2).
--BPS-0730: Status: Analyzing data tokens at DFF (2 of 2).
--BPS-0730: Status: Processing Output Tokens (1 of 23).
--BPS-0730: Status: Processing Output Tokens (23 of 23).
--BPS-0730: Status: Completed Analyzing DFF Tokens. Elapsed Time: 0 seconds.
--BPS-0730: Status: Checking Primary Outputs (1 of 23).
--BPS-0730: Status: Checking Primary Outputs (23 of 23).
--BPS-0730: Status: Tracing Forward From Ports (1 of 23).
--BPS-0730: Status: Tracing Forward From Ports (23 of 23).
===============================
Blue Pearl Advanced Clock Environment Report Report created on: Tue May 24 15:26:03 2022
--BPS-0730: Status: Creating 'D:/TestArea/TestArea-Windows64/2022.2.62558/Clean-Xilinx_2021_1/fpga/Xilinx/Xilinx_2021.1/verilog/adapter_bram/results/top_adapter_bram.adv_clk_environment.rpt'.
===============================
Advanced Clock Environment Report:
From clock: Unknown Clock To clock: ACC_CLK
Synchronized: 0
Unsynchronized: 2
Issue: Unknown Clock interacts with clock ACC_CLK in an unsynchronized manner across domains. Recommendation: Add synchronizers or merge the domains. Turning on the option to auto-detect clock domains may help merge domains.

From clock: ACC_CLK To clock: Unknown Clock
Synchronized: 0
Unsynchronized: 2
Issue: ACC_CLK interacts with clock Unknown Clock in an unsynchronized manner across domains. Recommendation: Add synchronizers or merge the domains. Turning on the option to auto-detect clock domains may help merge domains.
===============================
Time to generate Advanced Clock Environment Report report: 0.20 seconds
--BPS-0730: Status: Writing SDC file with formatting set by user options
--BPS-0730: Status: Creating 'D:/TestArea/TestArea-Windows64/2022.2.62558/Clean-Xilinx_2021_1/fpga/Xilinx/Xilinx_2021.1/verilog/adapter_bram/results/top_adapter_bram.ace.sdc' SDC file.
--BPS-0730: Status: Completed Clock Interactions Load Phase. Elapsed Time: 0.44 seconds.
--BPS-0730: Status: Checking Combinational Loops...
--BPS-0730: Status: Completed Combinational Loop Analysis. Elapsed Time: 0 seconds.
===============================
Blue Pearl Clocks Report created on: Tue May 24 15:26:03 2022
--BPS-0730: Status: Creating 'D:/TestArea/TestArea-Windows64/2022.2.62558/Clean-Xilinx_2021_1/fpga/Xilinx/Xilinx_2021.1/verilog/adapter_bram/results/top_adapter_bram.clk.rpt'.
===============================
Clock Report:
All Clocks automatically detected
1 primary clock identified:
Clock Name: top_adapter_bram.ACC_CLK Clock Domain Name: ACC_CLK_group (automatically detected) Fanout: 112
===============================
Internal Clock Report:
0 internally generated clocks identified
===============================
Time to generate Clocks report: 0.11 seconds
===============================
Blue Pearl Gated Clocks Report created on: Tue May 24 15:26:03 2022
--BPS-0730: Status: Creating 'D:/TestArea/TestArea-Windows64/2022.2.62558/Clean-Xilinx_2021_1/fpga/Xilinx/Xilinx_2021.1/verilog/adapter_bram/results/top_adapter_bram.gated_clk.rpt'.
===============================
===============================
Gated Clock Report:
0 gated clocks identified
===============================
Time to generate Gated Clocks report: 0.06 seconds
--BPS-0730: Status: Writing design database.
--BPS-0730: Status: Writing to Design Database (1 of 6).
--BPS-0730: Status: Writing to Design Database (6 of 6).
--BPS-0730: Status: Writing Module Usage to Design Database (1 of 5).
--BPS-0730: Status: Writing Module Usage to Design Database (5 of 5).
--BPS-0730: Status: Writing Clock Information to Design Database Clock (1 of 1).
--BPS-0730: Status: Finished writing design database. Elapsed Time: 0.06 seconds.
--BPS-0730: Status: Running dynamic property checks...
--BPS-0730: Status: Performing Symbolic Simulation...
--BPS-0730: Status: Performing Symbolic Simulation - Token Analysis...
--BPS-0730: Status: Performing Propagating Clock Tokens...
--BPS-0730: Status: Propagating clock token on port clock top_adapter_bram.ACC_CLK (1 of 1).
--BPS-0730: Status: Completed Propagating Clock Tokens. Current Elapsed Time: 0 seconds, Total Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Propagating Data Tokens...
--BPS-0730: Status: Performing Propagating Data Tokens at DFFs...
--BPS-0730: Status: Propagating Data Tokens at DFF (1 of 2).
--BPS-0730: Status: Propagating Data Tokens at DFF (2 of 2).
--BPS-0730: Status: Completed Propagating Data Tokens at DFFs. Current Elapsed Time: 0 seconds, Total Elapsed Time: 0.02 seconds.
--BPS-0730: Status: Performing Propagating Data Tokens at Memories...
--BPS-0730: Status: Propagating Data Tokens at Memory (1 of 8).
--BPS-0730: Status: Propagating Data Tokens at Memory (8 of 8).
--BPS-0730: Status: Completed Propagating Data Tokens at Memories. Current Elapsed Time: 0 seconds, Total Elapsed Time: 0 seconds.
--BPS-0730: Status: Completed Propagating Data Tokens. Current Elapsed Time: 0 seconds, Total Elapsed Time: 0.02 seconds.
--BPS-0730: Status: Checking propagated tokens ...
--BPS-0730: Status: Performing Analyzing DFF Tokens...
--BPS-0730: Status: Analyzing data tokens at DFF (1 of 2).
--BPS-0730: Status: Analyzing data tokens at DFF (2 of 2).
--BPS-0730: Status: Processing Output Tokens (1 of 23).
--BPS-0730: Status: Processing Output Tokens (23 of 23).
--BPS-0730: Status: Completed Analyzing DFF Tokens. Current Elapsed Time: 0 seconds, Total Elapsed Time: 0 seconds.
--BPS-0730: Status: Performing Analyzing DFF Tokens...
--BPS-0730: Status: Analyzing data tokens at DFF (1 of 2).
--BPS-0730: Status: Analyzing data tokens at DFF (2 of 2).
--BPS-0730: Status: Processing Output Tokens (1 of 23).
--BPS-0730: Status: Processing Output Tokens (23 of 23).
--BPS-0730: Status: Completed Analyzing DFF Tokens. Current Elapsed Time: 0 seconds, Total Elapsed Time: 0 seconds.
--BPS-0730: Status: Checking Memories (1 of 1).
--BPS-0730: Status: Performing Analyzing Latch Tokens...
--BPS-0730: Status: Completed Analyzing Latch Tokens. Elapsed Time: 0 seconds.
--BPS-0730: Status: Completed checking propagated tokens.
--BPS-0730: Status: Completed Symbolic Simulation - Token Analysis. Elapsed Time: 0 seconds.
--BPS-0730: Status: Completed Symbolic Simulation. Elapsed Time: 0 seconds.
--BPS-0730: Status: Finished dynamic property checks...
--BPS-0730: Status: Performing Design Reports Processing...
F-BPS-0646: Could not find top module 'top_altfp_mult' in design.
F-BPS-0093: simple_fp.v(7): Module: 'counter' Cannot find module 'counter' for instantiation.
E-BPS-0752: ERROR: Termination due to non-recoverable errors
E-VHDL-1494: 'work.altera_primitives_components' failed to restore
===============================
Blue Pearl Latches Report created on: Tue May 24 15:26:03 2022
--BPS-0730: Status: Creating 'D:/TestArea/TestArea-Windows64/2022.2.62558/Clean-Xilinx_2021_1/fpga/Xilinx/Xilinx_2021.1/verilog/adapter_bram/results/top_adapter_bram.lth.rpt'.
===============================
0 D-type latch registers:
===============================
===============================
Time to generate Latches report: 0.08 seconds
===============================
Blue Pearl DFFs Report created on: Tue May 24 15:26:03 2022
--BPS-0730: Status: Creating 'D:/TestArea/TestArea-Windows64/2022.2.62558/Clean-Xilinx_2021_1/fpga/Xilinx/Xilinx_2021.1/verilog/adapter_bram/results/top_adapter_bram.dff.rpt'.
===============================
2 D-type flip-flop registers:
===============================
--BPS-0730: Status: Reporting flip-flop (1 of 2).
top_adapter_bram.inst_adapter_bram.bram_i.xpm_memory_tdpram_inst.xpm_memory_base_inst.ram_mem.\gen_rd_a.douta_reg\[31:0] type Dff register Data Clock Domain: ACC_CLK_group Clock Pin's Domain: ACC_CLK_group Fanout: 2
--BPS-0730: Status: Reporting flip-flop (2 of 2).
top_adapter_bram.inst_adapter_bram.bram_i.xpm_memory_tdpram_inst.xpm_memory_base_inst.ram_mem.\gen_rd_b.doutb_reg\[31:0] type Dff register Data Clock Domain: ACC_CLK_group Clock Pin's Domain: ACC_CLK_group Fanout: 2
===============================
Time to generate DFFs report: 0.06 seconds
--BPS-0730: Status: Completed Design Reports Processing. Elapsed Time: 0.14 seconds.
--BPS-0730: Status: Performing Writing databases...
--BPS-0730: Status: Completed Writing databases. Elapsed Time: 0.06 seconds.
===============================
--BPS-0730: Status: Blue Pearl completed.
--BPS-0730: Status: Time: Tue May 24 15:26:03 2022
===============================
--BPS-0730: Status: Creating 'D:/TestArea/TestArea-Windows64/2022.2.62558/Clean-Xilinx_2021_1/fpga/Xilinx/Xilinx_2021.1/verilog/adapter_bram/results/DesignSummary.rpt'.
Time to generate Design Summary report: 0.08 seconds
===============================
Message ID Summary Report:
Property Check  BPS-0729: 22 comments
Property Check  BPS-0730: 207 comments
Property Check  BPS-0802: 2 warnings
Property Check VERI-1018: 2 informationals
Property Check VERI-1330: 32 warnings
Property Check VERI-1482: 1 comment
Property Check VERI-1503: 5 comments
Property Check VERI-1509: 1 informational
Property Check VERI-9012: 1 informational
Property Check VERI-9014: 2 informationals
Property Check VHDL-9010: 1 informational
Property Check VNLR-9000: 2 informationals

** Maximum message limit was reached for some messages.
** You can increase the message limit on the 'Design Settings -> Log Options' dialog or by setting 'default_message_limit' in TCL.

Property Check Message Severity Summary:
0 errors
34 warnings
9 informationals
235 comments
--BPS-0730: Status: Total analysis Elapsed Time: 11 seconds

--BPS-0730: Status: Running user initialization program: 'BPS::clear_all_design_signoff_checklists -confirm ; BPS::save_project {results/project.tcl} ; if {![ info exists retCode]} {set retCode 0} ; exit $retCode ;'
--BPS-0730: Status: Creating results/project.tcl tcl project file.
===============================
--BPS-0730: Status: Blue Pearl completed.
--BPS-0730: Status: Time: Tue May 24 15:26:04 2022
===============================
