fsub_single.v,verilog,xil_defaultlib,../../../../FPU1.gen/sources_1/ip/fsub_single/sim/fsub_single.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
