<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G1X0X_G3X0X Driver Library: dl_spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G1X0X_G3X0X Driver Library
   &#160;<span id="projectnumber">2.05.01.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_81796cf7b8c85abf4aaa4478eac07be3.html">k8-opt</a></li><li class="navelem"><a class="el" href="dir_7d9ef33ae1d656eb0f786113430116c5.html">bin</a></li><li class="navelem"><a class="el" href="dir_e0abc62f7a8fffc210aad9d69afc4cc1.html">docs</a></li><li class="navelem"><a class="el" href="dir_a1b67bd9de939d499eb32d6d220671a0.html">chinese</a></li><li class="navelem"><a class="el" href="dir_bbe32cf608396e186d702eea875dea8c.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_eb1754e66e17f8645a838c771a241536.html">mspm0g1x0x_g3x0x_api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_26947027a1a7e9aabd35db434e5d5e0d.html">source</a></li><li class="navelem"><a class="el" href="dir_9118a0dd9f6f6eebb139b07968cd782d.html">ti</a></li><li class="navelem"><a class="el" href="dir_50aea775a7460bce0ea013f10953c68f.html">driverlib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dl_spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dl__spi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2020, Texas Instruments Incorporated</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * *  Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * *  Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*!****************************************************************************</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  @file       dl_spi.h</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  @brief      SPI Driver Library</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  @defgroup   SPI Serial Peripheral Interface (SPI)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  @anchor ti_dl_dl_spi_Overview</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *  # Overview</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  The Serial Peripheral Interface Driver Library allows full configuration of</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *  the MSPM0 SPI module.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *  The serial peripheral interface (SPI) module provides a standardized</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *  serial interface to transfer data between MSPM0 devices and other external</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *  devices with SPI interface.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *  &lt;hr&gt;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ******************************************************************************</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef ti_dl_dl_spi__include</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define ti_dl_dl_spi__include</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &lt;ti/devices/msp/msp.h&gt;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="dl__common_8h.html">ti/driverlib/dl_common.h</a>&gt;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifdef __MSPM0_HAS_SPI__</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* clang-format off */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___c_d___m_o_d_e.html#ga1f6e013f4b39760684a3d6414fffd106">   75</a></span>&#160;<span class="preprocessor">#define DL_SPI_CD_MODE_DATA        (SPI_CTL1_CDMODE_DATA &gt;&gt; SPI_CTL1_CDMODE_OFS)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___c_d___m_o_d_e.html#ga70a5796da0f80315d88f609d739756b6">   80</a></span>&#160;<span class="preprocessor">#define DL_SPI_CD_MODE_COMMAND  (SPI_CTL1_CDMODE_COMMAND &gt;&gt; SPI_CTL1_CDMODE_OFS)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga129202ee86d2dc54019e738cf2d04f6e">   92</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_DMA_DONE_TX    (SPI_CPU_INT_IMASK_DMA_DONE_TX_SET)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga974cc5157e0bdfe272de2a06bfda32b9">   97</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_DMA_DONE_RX    (SPI_CPU_INT_IMASK_DMA_DONE_RX_SET)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaee0ad6714fe1f645ade64397a0082613">  101</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_IDLE                   (SPI_CPU_INT_IMASK_IDLE_SET)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0eb0812c715638d4e8e5eeb4afd7c19d">  106</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_TX_EMPTY            (SPI_CPU_INT_IMASK_TXEMPTY_SET)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaf35b59023bd0c7f532930941c6630445">  111</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_TX                       (SPI_CPU_INT_IMASK_TX_SET)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0dae0f606942387e5ca2c7599ce71562">  116</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_RX                       (SPI_CPU_INT_IMASK_RX_SET)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga2d72aa44bc46a2d87c3bb32117a1ac56">  121</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_RX_TIMEOUT            (SPI_CPU_INT_IMASK_RTOUT_SET)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaa2d0d7d43bd9a7f1e446f4ab7e40b12f">  126</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_RX_FULL              (SPI_CPU_INT_IMASK_RXFULL_SET)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga15fc5eb4a8d720d787794833e092a234">  131</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_TX_UNDERFLOW     (SPI_CPU_INT_IMASK_TXFIFO_UNF_SET)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaa848fc4d8f759dae3b089e67d1c18531">  136</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_PARITY_ERROR            (SPI_CPU_INT_IMASK_PER_SET)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga59a7d0ba1b92fbe06157d43281d6e99b">  141</a></span>&#160;<span class="preprocessor">#define DL_SPI_INTERRUPT_RX_OVERFLOW      (SPI_CPU_INT_IMASK_RXFIFO_OVF_SET)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gac662dc4ffc6d7fbd2c8059f9d978f0f6">  146</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6a9c8fe591502b5d60b8c0a464331f1624">  148</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6a9c8fe591502b5d60b8c0a464331f1624">DL_SPI_DMA_IIDX_RX_TRIGGER</a> = SPI_DMA_TRIG_RX_IIDX_STAT_RX_EVT,</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6ad5d4be77f142e7e0296984024f532cb4">  150</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6ad5d4be77f142e7e0296984024f532cb4">DL_SPI_DMA_IIDX_RX_TIMEOUT_TRIGGER</a> = SPI_DMA_TRIG_RX_IIDX_STAT_RTOUT_EVT</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;} <a class="code" href="group___s_p_i.html#gac662dc4ffc6d7fbd2c8059f9d978f0f6">DL_SPI_DMA_IIDX_RX</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4edac7e2fad897c33fddb539363eabdd">  154</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga4edac7e2fad897c33fddb539363eabdda4376892f01b53c8ea6f16c40bb86e391">  156</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga4edac7e2fad897c33fddb539363eabdda4376892f01b53c8ea6f16c40bb86e391">DL_SPI_DMA_IIDX_TX_TRIGGER</a> = SPI_DMA_TRIG_TX_IIDX_STAT_TX_EVT</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;} <a class="code" href="group___s_p_i.html#ga4edac7e2fad897c33fddb539363eabdd">DL_SPI_DMA_IIDX_TX</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#gaaf359c6c4adfec3a23d9f48fb005f5b2">  165</a></span>&#160;<span class="preprocessor">#define DL_SPI_DMA_INTERRUPT_RX               (SPI_DMA_TRIG_RX_IMASK_RX_SET)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___d_l___s_p_i___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#gaba81016e5bfd96be24d53dce6ef3dd3f">  170</a></span>&#160;<span class="preprocessor">#define DL_SPI_DMA_INTERRUPT_RX_TIMEOUT       (SPI_DMA_TRIG_RX_IMASK_RTOUT_SET)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga7aee472abfd5d78dfdac23ea78f434b9">  177</a></span>&#160;<span class="preprocessor">#define DL_SPI_DMA_INTERRUPT_TX               (SPI_DMA_TRIG_TX_IMASK_TX_SET)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* clang-format on */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">  182</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6">  184</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6">DL_SPI_PARITY_EVEN</a> =</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        (SPI_CTL1_PES_ENABLE | SPI_CTL1_PREN_ENABLE | SPI_CTL1_PTEN_ENABLE),</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814">  187</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814">DL_SPI_PARITY_ODD</a> =</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        (SPI_CTL1_PES_DISABLE | SPI_CTL1_PREN_ENABLE | SPI_CTL1_PTEN_ENABLE),</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7">  190</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7">DL_SPI_PARITY_NONE</a> = (SPI_CTL1_PREN_DISABLE | SPI_CTL1_PTEN_DISABLE)</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;} <a class="code" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">  194</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd">  196</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA0</a> =</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        (SPI_CTL0_SPO_LOW | SPI_CTL0_SPH_FIRST | SPI_CTL0_FRF_MOTOROLA_3WIRE),</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96">  199</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA1</a> =</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        (SPI_CTL0_SPO_LOW | SPI_CTL0_SPH_SECOND | SPI_CTL0_FRF_MOTOROLA_3WIRE),</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517">  202</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA0</a> =</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        (SPI_CTL0_SPO_HIGH | SPI_CTL0_SPH_FIRST | SPI_CTL0_FRF_MOTOROLA_3WIRE),</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527">  205</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA1</a> =</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        (SPI_CTL0_SPO_HIGH | SPI_CTL0_SPH_SECOND |</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            SPI_CTL0_FRF_MOTOROLA_3WIRE),</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415">  209</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA0</a> =</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        (SPI_CTL0_SPO_LOW | SPI_CTL0_SPH_FIRST | SPI_CTL0_FRF_MOTOROLA_4WIRE),</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920">  212</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA1</a> =</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        (SPI_CTL0_SPO_LOW | SPI_CTL0_SPH_SECOND | SPI_CTL0_FRF_MOTOROLA_4WIRE),</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76">  215</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA0</a> =</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        (SPI_CTL0_SPO_HIGH | SPI_CTL0_SPH_FIRST | SPI_CTL0_FRF_MOTOROLA_4WIRE),</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd">  218</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA1</a> =</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        (SPI_CTL0_SPO_HIGH | SPI_CTL0_SPH_SECOND |</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            SPI_CTL0_FRF_MOTOROLA_4WIRE),</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7">  222</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7">DL_SPI_FRAME_FORMAT_TI_SYNC</a> = (SPI_CTL0_FRF_TI_SYNC),</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;} <a class="code" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">  226</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f">  228</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f">DL_SPI_MODE_CONTROLLER</a> = (SPI_CTL1_CP_ENABLE),</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe">  230</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe">DL_SPI_MODE_PERIPHERAL</a> = (SPI_CTL1_CP_DISABLE)</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;} <a class="code" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">  234</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9">  236</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9">DL_SPI_BIT_ORDER_MSB_FIRST</a> = (SPI_CTL1_MSB_ENABLE),</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea">  238</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea">DL_SPI_BIT_ORDER_LSB_FIRST</a> = (SPI_CTL1_MSB_DISABLE)</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;} <a class="code" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">  242</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786">  244</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786">DL_SPI_DATA_SIZE_4</a> = (SPI_CTL0_DSS_DSS_4),</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb">  246</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb">DL_SPI_DATA_SIZE_5</a> = (SPI_CTL0_DSS_DSS_5),</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0">  248</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0">DL_SPI_DATA_SIZE_6</a> = (SPI_CTL0_DSS_DSS_6),</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c">  250</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c">DL_SPI_DATA_SIZE_7</a> = (SPI_CTL0_DSS_DSS_7),</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89">  252</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89">DL_SPI_DATA_SIZE_8</a> = (SPI_CTL0_DSS_DSS_8),</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026">  254</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026">DL_SPI_DATA_SIZE_9</a> = (SPI_CTL0_DSS_DSS_9),</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b">  256</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b">DL_SPI_DATA_SIZE_10</a> = (SPI_CTL0_DSS_DSS_10),</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f">  258</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f">DL_SPI_DATA_SIZE_11</a> = (SPI_CTL0_DSS_DSS_11),</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906">  260</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906">DL_SPI_DATA_SIZE_12</a> = (SPI_CTL0_DSS_DSS_12),</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd">  262</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd">DL_SPI_DATA_SIZE_13</a> = (SPI_CTL0_DSS_DSS_13),</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77">  264</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77">DL_SPI_DATA_SIZE_14</a> = (SPI_CTL0_DSS_DSS_14),</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2">  266</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2">DL_SPI_DATA_SIZE_15</a> = (SPI_CTL0_DSS_DSS_15),</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e">  268</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e">DL_SPI_DATA_SIZE_16</a> = (SPI_CTL0_DSS_DSS_16),</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;} <a class="code" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">  272</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec">  274</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec">DL_SPI_CHIP_SELECT_0</a> = (SPI_CTL0_CSSEL_CSSEL_0),</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8">  276</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8">DL_SPI_CHIP_SELECT_1</a> = (SPI_CTL0_CSSEL_CSSEL_1),</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856">  278</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856">DL_SPI_CHIP_SELECT_2</a> = (SPI_CTL0_CSSEL_CSSEL_2),</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708">  280</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708">DL_SPI_CHIP_SELECT_3</a> = (SPI_CTL0_CSSEL_CSSEL_3),</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd">  282</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd">DL_SPI_CHIP_SELECT_NONE</a> = (0)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;} <a class="code" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">  286</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396">  288</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396">DL_SPI_TX_FIFO_LEVEL_3_4_EMPTY</a> = SPI_IFLS_TXIFLSEL_LVL_3_4,</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c">  290</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c">DL_SPI_TX_FIFO_LEVEL_1_2_EMPTY</a> = SPI_IFLS_TXIFLSEL_LVL_1_2,</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39">  292</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39">DL_SPI_TX_FIFO_LEVEL_1_4_EMPTY</a> = SPI_IFLS_TXIFLSEL_LVL_1_4,</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15">  294</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15">DL_SPI_TX_FIFO_LEVEL_EMPTY</a> = SPI_IFLS_TXIFLSEL_LVL_EMPTY,</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9">  296</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9">DL_SPI_TX_FIFO_LEVEL_ONE_FRAME</a> = SPI_IFLS_TXIFLSEL_LEVEL_1</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;} <a class="code" href="group___s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">DL_SPI_TX_FIFO_LEVEL</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">  300</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d">  302</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d">DL_SPI_RX_FIFO_LEVEL_ONE_FRAME</a> = SPI_IFLS_RXIFLSEL_LEVEL_1,</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124">  304</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124">DL_SPI_RX_FIFO_LEVEL_FULL</a> = SPI_IFLS_RXIFLSEL_LVL_FULL,</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09">  306</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09">DL_SPI_RX_FIFO_LEVEL_3_4_FULL</a> = SPI_IFLS_RXIFLSEL_LVL_3_4,</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4">  308</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4">DL_SPI_RX_FIFO_LEVEL_1_2_FULL</a> = SPI_IFLS_RXIFLSEL_LVL_1_2,</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02">  310</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02">DL_SPI_RX_FIFO_LEVEL_1_4_FULL</a> = SPI_IFLS_RXIFLSEL_LVL_1_4,</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;} <a class="code" href="group___s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">DL_SPI_RX_FIFO_LEVEL</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga2856971e4f44c549983e6358d0fde683">  314</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5">  317</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5">DL_SPI_IIDX_DMA_DONE_TX</a> = SPI_CPU_INT_IIDX_STAT_DMA_DONE_TX_EVT,</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0">  319</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0">DL_SPI_IIDX_DMA_DONE_RX</a> = SPI_CPU_INT_IIDX_STAT_DMA_DONE_RX_EVT,</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887">  323</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887">DL_SPI_IIDX_IDLE</a> = SPI_CPU_INT_IIDX_STAT_IDLE_EVT,</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191">  325</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191">DL_SPI_IIDX_TX_EMPTY</a> = SPI_CPU_INT_IIDX_STAT_TX_EMPTY,</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658">  327</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658">DL_SPI_IIDX_TX</a> = SPI_CPU_INT_IIDX_STAT_TX_EVT,</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7">  329</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7">DL_SPI_IIDX_RX</a> = SPI_CPU_INT_IIDX_STAT_RX_EVT,</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351">  331</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351">DL_SPI_IIDX_RX_TIMEOUT</a> = SPI_CPU_INT_IIDX_STAT_RTOUT_EVT,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40">  334</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40">DL_SPI_IIDX_RX_FULL</a> = SPI_CPU_INT_IIDX_STAT_RXFULL_EVT,</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3">  336</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3">DL_SPI_IIDX_TX_UNDERFLOW</a> = SPI_CPU_INT_IIDX_STAT_TXFIFO_UNF_EVT,</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1">  339</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1">DL_SPI_IIDX_PARITY_ERROR</a> = SPI_CPU_INT_IIDX_STAT_PER_EVT,</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7">  341</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7">DL_SPI_IIDX_RX_OVERFLOW</a> = SPI_CPU_INT_IIDX_STAT_RXFIFO_OFV_EVT</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;} <a class="code" href="group___s_p_i.html#ga2856971e4f44c549983e6358d0fde683">DL_SPI_IIDX</a>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga5eaef8ef8e93903687af3edd8b3684e5">  345</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984">  347</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984">DL_SPI_CLOCK_DIVIDE_RATIO_1</a> = SPI_CLKDIV_RATIO_DIV_BY_1,</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89">  349</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89">DL_SPI_CLOCK_DIVIDE_RATIO_2</a> = SPI_CLKDIV_RATIO_DIV_BY_2,</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2">  351</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2">DL_SPI_CLOCK_DIVIDE_RATIO_3</a> = SPI_CLKDIV_RATIO_DIV_BY_3,</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c">  353</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c">DL_SPI_CLOCK_DIVIDE_RATIO_4</a> = SPI_CLKDIV_RATIO_DIV_BY_4,</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644">  355</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644">DL_SPI_CLOCK_DIVIDE_RATIO_5</a> = SPI_CLKDIV_RATIO_DIV_BY_5,</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7">  357</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7">DL_SPI_CLOCK_DIVIDE_RATIO_6</a> = SPI_CLKDIV_RATIO_DIV_BY_6,</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e">  359</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e">DL_SPI_CLOCK_DIVIDE_RATIO_7</a> = SPI_CLKDIV_RATIO_DIV_BY_7,</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4">  361</a></span>&#160;    <a class="code" href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4">DL_SPI_CLOCK_DIVIDE_RATIO_8</a> = SPI_CLKDIV_RATIO_DIV_BY_8</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;} <a class="code" href="group___s_p_i.html#ga5eaef8ef8e93903687af3edd8b3684e5">DL_SPI_CLOCK_DIVIDE_RATIO</a>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gacadd49262d90984a5c6ff8aec05762f8">  365</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e">  367</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e">DL_SPI_CLOCK_BUSCLK</a> = SPI_CLKSEL_SYSCLK_SEL_ENABLE,</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c">  369</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c">DL_SPI_CLOCK_MFCLK</a> = SPI_CLKSEL_MFCLK_SEL_ENABLE,</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9">  371</a></span>&#160;    <a class="code" href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9">DL_SPI_CLOCK_LFCLK</a> = SPI_CLKSEL_LFCLK_SEL_ENABLE</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;} <a class="code" href="group___s_p_i.html#gacadd49262d90984a5c6ff8aec05762f8">DL_SPI_CLOCK</a>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html">  377</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#af4a7c7464cf67b34da6ab3a427538cd5">  379</a></span>&#160;    <a class="code" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> <a class="code" href="struct_d_l___s_p_i___config.html#af4a7c7464cf67b34da6ab3a427538cd5">mode</a>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#a01a39a0ca021fc4ebe46e8a020092330">  385</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> <a class="code" href="struct_d_l___s_p_i___config.html#a01a39a0ca021fc4ebe46e8a020092330">frameFormat</a>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#a11b3fa681115141e587e65c7f6f6c586">  391</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> <a class="code" href="struct_d_l___s_p_i___config.html#a11b3fa681115141e587e65c7f6f6c586">parity</a>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#a1ad9c791a34c49df83ee4da03357b3dd">  394</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> <a class="code" href="struct_d_l___s_p_i___config.html#a1ad9c791a34c49df83ee4da03357b3dd">dataSize</a>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#a130e352beadaf8c81348623d4047c6c4">  397</a></span>&#160;    <a class="code" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> <a class="code" href="struct_d_l___s_p_i___config.html#a130e352beadaf8c81348623d4047c6c4">bitOrder</a>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___config.html#aa14f81d5623ade946dd8e97e28468494">  403</a></span>&#160;    <a class="code" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> <a class="code" href="struct_d_l___s_p_i___config.html#aa14f81d5623ade946dd8e97e28468494">chipSelectPin</a>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;} <a class="code" href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___clock_config.html">  410</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___clock_config.html#a4be6041f85196df8643ac8c3cff8a6ad">  412</a></span>&#160;    DL_SPI_CLOCK <a class="code" href="struct_d_l___s_p_i___clock_config.html#a4be6041f85196df8643ac8c3cff8a6ad">clockSel</a>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i___clock_config.html#ae704b0012e02b018c5a76c27237f9908">  415</a></span>&#160;    DL_SPI_CLOCK_DIVIDE_RATIO <a class="code" href="struct_d_l___s_p_i___clock_config.html#ae704b0012e02b018c5a76c27237f9908">divideRatio</a>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;} <a class="code" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html">  424</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#af1ed144ceb586df971eb3cc2ce5a5f39">  429</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#af1ed144ceb586df971eb3cc2ce5a5f39">controlWord0</a>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#af141455349f29ba827afbb28e2083e68">  435</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#af141455349f29ba827afbb28e2083e68">controlWord1</a>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a97df87d905a4712ebff0dc98e6f445a3">  439</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a97df87d905a4712ebff0dc98e6f445a3">clockControl</a>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a203c09af3a67526a5ebc042df1ee176e">  442</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a203c09af3a67526a5ebc042df1ee176e">clockSel</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#aa7148db60344351efe3f73af77cb6046">  445</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#aa7148db60344351efe3f73af77cb6046">divideRatio</a>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a4784e49cfdbce924d81263082e8805f2">  450</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a4784e49cfdbce924d81263082e8805f2">interruptFifoLevelSelectWord</a>;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#adec8012340576f0d2c6b6e8900f4b973">  454</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#adec8012340576f0d2c6b6e8900f4b973">interruptMask0</a>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a50ed3441345c0040224a1d27e7ee90ce">  458</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a50ed3441345c0040224a1d27e7ee90ce">interruptMask1</a>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a924270533d40920244bf9d10ea01b80f">  462</a></span>&#160;    uint32_t <a class="code" href="struct_d_l___s_p_i__backup_config.html#a924270533d40920244bf9d10ea01b80f">interruptMask2</a>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="struct_d_l___s_p_i__backup_config.html#a4f98fe7f75a85732c6ddb908b640038e">  466</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="struct_d_l___s_p_i__backup_config.html#a4f98fe7f75a85732c6ddb908b640038e">backupRdy</a>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;} <a class="code" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a>;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga7bcdb2b1100ab58dbd64366feadfbf1e">DL_SPI_init</a>(SPI_Regs *spi, <span class="keyword">const</span> <a class="code" href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a> *config);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga251d33c1951365dad8e4850bfe49bcc7">  492</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga251d33c1951365dad8e4850bfe49bcc7">DL_SPI_enablePower</a>(SPI_Regs *spi)</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;{</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    spi-&gt;GPRCM.PWREN = (SPI_PWREN_KEY_UNLOCK_W | SPI_PWREN_ENABLE_ENABLE);</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;}</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga750d9c1fcb11d51008a1b760e741f38e">  508</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga750d9c1fcb11d51008a1b760e741f38e">DL_SPI_disablePower</a>(SPI_Regs *spi)</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;{</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    spi-&gt;GPRCM.PWREN = (SPI_PWREN_KEY_UNLOCK_W | SPI_PWREN_ENABLE_DISABLE);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;}</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gabe45eb6bdf7219a5ebe6124bc11989a0">  529</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gabe45eb6bdf7219a5ebe6124bc11989a0">DL_SPI_isPowerEnabled</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;{</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">return</span> (</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        (spi-&gt;GPRCM.PWREN &amp; SPI_PWREN_ENABLE_MASK) == SPI_PWREN_ENABLE_ENABLE);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;}</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga12b8798df3c18c5065d9eb86c568ee6b">  540</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga12b8798df3c18c5065d9eb86c568ee6b">DL_SPI_reset</a>(SPI_Regs *spi)</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;{</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    spi-&gt;GPRCM.RSTCTL =</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        (SPI_RSTCTL_KEY_UNLOCK_W | SPI_RSTCTL_RESETSTKYCLR_CLR |</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;            SPI_RSTCTL_RESETASSERT_ASSERT);</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;}</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gab51bd85ac83b08f3bae584a82492e17f">  556</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gab51bd85ac83b08f3bae584a82492e17f">DL_SPI_isReset</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;{</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;GPRCM.STAT &amp; SPI_GPRCM_STAT_RESETSTKY_MASK) ==</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;            SPI_GPRCM_STAT_RESETSTKY_RESET);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;}</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga0a40961940d940325e1b41ead149a843">  567</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga0a40961940d940325e1b41ead149a843">DL_SPI_enable</a>(SPI_Regs *spi)</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;{</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    spi-&gt;CTL1 |= SPI_CTL1_ENABLE_ENABLE;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;}</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga192cea97b92bf07c52f9d4701c364720">  582</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga192cea97b92bf07c52f9d4701c364720">DL_SPI_isEnabled</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;{</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_ENABLE_MASK) == SPI_CTL1_ENABLE_ENABLE);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;}</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga09199015c560aefd53f38b724bf2377e">  592</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga09199015c560aefd53f38b724bf2377e">DL_SPI_disable</a>(SPI_Regs *spi)</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;{</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    spi-&gt;CTL1 &amp;= ~(SPI_CTL1_ENABLE_MASK);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;}</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga506f26dd75f5319b437ad6cf6fd44e2f">DL_SPI_setClockConfig</a>(SPI_Regs *spi, <span class="keyword">const</span> <a class="code" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a> *config);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gabc50a08fe4900de16ca36f49bfd4d793">DL_SPI_getClockConfig</a>(<span class="keyword">const</span> SPI_Regs *spi, <a class="code" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a> *config);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga18c0f490973a924325b5e99e9efd9033">  627</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga18c0f490973a924325b5e99e9efd9033">DL_SPI_isBusy</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;{</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;STAT &amp; SPI_STAT_BUSY_MASK) == SPI_STAT_BUSY_ACTIVE);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;}</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gacaadbd0fa4cd5497cea0e15f723fd328">  642</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gacaadbd0fa4cd5497cea0e15f723fd328">DL_SPI_isTXFIFOEmpty</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;{</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;STAT &amp; SPI_STAT_TFE_MASK) == SPI_STAT_TFE_EMPTY);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;}</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga02f1ebf87a797e2be89ae2b2843db431">  657</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga02f1ebf87a797e2be89ae2b2843db431">DL_SPI_isTXFIFOFull</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;{</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;STAT &amp; SPI_STAT_TNF_MASK) == SPI_STAT_TNF_FULL);</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;}</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga8b4632aa604b78631e255e974e4d6e77">  672</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga8b4632aa604b78631e255e974e4d6e77">DL_SPI_isRXFIFOEmpty</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;{</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;STAT &amp; SPI_STAT_RFE_MASK) == SPI_STAT_RFE_EMPTY);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;}</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga8ec87dd4175e15a2987824d2a3e172ce">  687</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga8ec87dd4175e15a2987824d2a3e172ce">DL_SPI_isRXFIFOFull</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;{</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;STAT &amp; SPI_STAT_RNF_MASK) == SPI_STAT_RNF_FULL);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;}</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaff618299ef6569927676f5e6ca6a1922">  710</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gaff618299ef6569927676f5e6ca6a1922">DL_SPI_setParity</a>(SPI_Regs *spi, <a class="code" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> parity)</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;{</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL1, (uint32_t) parity,</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        (SPI_CTL1_PREN_MASK | SPI_CTL1_PTEN_MASK | SPI_CTL1_PES_MASK));</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;}</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga5c4a7b9791ecca17d0271fe7ecf0395b">  725</a></span>&#160;__STATIC_INLINE <a class="code" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> <a class="code" href="group___s_p_i.html#ga5c4a7b9791ecca17d0271fe7ecf0395b">DL_SPI_getParity</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;{</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    uint32_t parity = spi-&gt;CTL1 &amp; (SPI_CTL1_PES_MASK | SPI_CTL1_PREN_MASK |</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                      SPI_CTL1_PTEN_MASK);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a>)(parity);</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;}</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4881e1a2ac73d62c56314387df91437f">  743</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga4881e1a2ac73d62c56314387df91437f">DL_SPI_enableReceiveParity</a>(SPI_Regs *spi)</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;{</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    spi-&gt;CTL1 |= SPI_CTL1_PREN_ENABLE;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;}</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga711ec7e7000ae8647244df1ec0e000ad">  758</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga711ec7e7000ae8647244df1ec0e000ad">DL_SPI_disableReceiveParity</a>(SPI_Regs *spi)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;{</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    spi-&gt;CTL1 &amp;= ~(SPI_CTL1_PREN_MASK);</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;}</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gabefe2e5c8312d0e85359f7c6061e69ce">  773</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gabefe2e5c8312d0e85359f7c6061e69ce">DL_SPI_isReceiveParityEnabled</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;{</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_PREN_MASK) == SPI_CTL1_PREN_ENABLE);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;}</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gadf3c638f0e8aaa977f819be8a30d04ca">  788</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gadf3c638f0e8aaa977f819be8a30d04ca">DL_SPI_enableTransmitParity</a>(SPI_Regs *spi)</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;{</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    spi-&gt;CTL1 |= SPI_CTL1_PTEN_ENABLE;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;}</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad881d36c83db69c35fe1211e0c53920b">  803</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gad881d36c83db69c35fe1211e0c53920b">DL_SPI_disableTransmitParity</a>(SPI_Regs *spi)</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;{</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    spi-&gt;CTL1 &amp;= ~(SPI_CTL1_PTEN_MASK);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;}</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gabfb2de588357e1010fc4d25afb110dd3">  818</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gabfb2de588357e1010fc4d25afb110dd3">DL_SPI_isTransmitParityEnabled</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;{</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_PTEN_MASK) == SPI_CTL1_PTEN_ENABLE);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;}</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gae4913586ba59c5143952522934ca550a">  835</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gae4913586ba59c5143952522934ca550a">DL_SPI_setFrameFormat</a>(</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    SPI_Regs *spi, <a class="code" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> frameFormat)</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;{</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL0, (uint32_t) frameFormat,</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        (SPI_CTL0_FRF_MASK | SPI_CTL0_SPO_MASK | SPI_CTL0_SPH_MASK));</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;}</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga10784e1384b10451ec0d6d732f2b70d4">  851</a></span>&#160;__STATIC_INLINE <a class="code" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> <a class="code" href="group___s_p_i.html#ga10784e1384b10451ec0d6d732f2b70d4">DL_SPI_getFrameFormat</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;{</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    uint32_t frameFormat = spi-&gt;CTL0 &amp; (SPI_CTL0_FRF_MASK | SPI_CTL0_SPO_MASK |</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                                           SPI_CTL0_SPH_MASK);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a>)(frameFormat);</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;}</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gabb7227ea45c66da923fc1dd644f27122">  868</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gabb7227ea45c66da923fc1dd644f27122">DL_SPI_setDataSize</a>(</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    SPI_Regs *spi, <a class="code" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> dataSize)</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;{</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL0, (uint32_t) dataSize, SPI_CTL0_DSS_MASK);</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;}</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga9d6329786f3972f228b324b03c2f649e">  883</a></span>&#160;__STATIC_INLINE <a class="code" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> <a class="code" href="group___s_p_i.html#ga9d6329786f3972f228b324b03c2f649e">DL_SPI_getDataSize</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;{</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    uint32_t dataSize = spi-&gt;CTL0 &amp; SPI_CTL0_DSS_MASK;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a>)(dataSize);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;}</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga7d153fe0c2f28f8c4165c0bce4c895cf">  898</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga7d153fe0c2f28f8c4165c0bce4c895cf">DL_SPI_setMode</a>(SPI_Regs *spi, <a class="code" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> mode)</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;{</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL1, (uint32_t) mode, SPI_CTL1_CP_MASK);</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;}</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga6004442fbd29c2ed4cb07a7ad16e140b">  912</a></span>&#160;__STATIC_INLINE <a class="code" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> <a class="code" href="group___s_p_i.html#ga6004442fbd29c2ed4cb07a7ad16e140b">DL_SPI_getMode</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;{</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    uint32_t mode = spi-&gt;CTL1 &amp; SPI_CTL1_CP_MASK;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a>)(mode);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;}</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga2eef87b89f47d4bfa2b110ee2232fc7a">  928</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga2eef87b89f47d4bfa2b110ee2232fc7a">DL_SPI_setBitOrder</a>(</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    SPI_Regs *spi, <a class="code" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> bitOrder)</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;{</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL1, (uint32_t) bitOrder, SPI_CTL1_MSB_MASK);</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;}</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gace909483aab21f028a68e76f11b03a04">  943</a></span>&#160;__STATIC_INLINE <a class="code" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> <a class="code" href="group___s_p_i.html#gace909483aab21f028a68e76f11b03a04">DL_SPI_getBitOrder</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;{</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    uint32_t bitOrder = spi-&gt;CTL1 &amp; SPI_CTL1_MSB_MASK;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a>)(bitOrder);</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;}</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga95f58fa6481f1096caf19b5bde02a721">  958</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga95f58fa6481f1096caf19b5bde02a721">DL_SPI_enableLoopbackMode</a>(SPI_Regs *spi)</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;{</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    spi-&gt;CTL1 |= SPI_CTL1_LBM_ENABLE;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;}</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1fea93168e5ed13fdbfcbb2fdc5eaf29">  971</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga1fea93168e5ed13fdbfcbb2fdc5eaf29">DL_SPI_disableLoopbackMode</a>(SPI_Regs *spi)</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;{</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    spi-&gt;CTL1 &amp;= ~(SPI_CTL1_LBM_MASK);</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;}</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad1ba6608163cf3db3f01ef92acfc605e">  986</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gad1ba6608163cf3db3f01ef92acfc605e">DL_SPI_isLoopbackModeEnabled</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;{</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_LBM_MASK) == SPI_CTL1_LBM_ENABLE);</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;}</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gab702c162ca66cbe0fb435f42c4e45bed"> 1005</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gab702c162ca66cbe0fb435f42c4e45bed">DL_SPI_setRepeatTransmit</a>(</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    SPI_Regs *spi, uint32_t numRepeats)</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;{</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL1, numRepeats &lt;&lt; SPI_CTL1_REPEATTX_OFS,</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;        SPI_CTL1_REPEATTX_MASK);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;}</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga28a91c75a55dbfdc5b67c82fd14f51ec"> 1026</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga28a91c75a55dbfdc5b67c82fd14f51ec">DL_SPI_getRepeatTransmit</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;{</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_REPEATTX_MASK) &gt;&gt; SPI_CTL1_REPEATTX_OFS);</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;}</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga95013d33706c0f408ea5059cfcdbdd6e"> 1043</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga95013d33706c0f408ea5059cfcdbdd6e">DL_SPI_enablePeripheralAlignDataOnChipSelect</a>(</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    SPI_Regs *spi)</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;{</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    spi-&gt;CTL0 |= SPI_CTL0_CSCLR_ENABLE;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;}</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gada4a4222d9d346236330744ce648be80"> 1059</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gada4a4222d9d346236330744ce648be80">DL_SPI_disablePeripheralAlignDataOnChipSelect</a>(</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    SPI_Regs *spi)</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;{</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    spi-&gt;CTL0 &amp;= ~(SPI_CTL0_CSCLR_MASK);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;}</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga6427aead1f56189686c9b3fc295624bf"> 1075</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga6427aead1f56189686c9b3fc295624bf">DL_SPI_isPeripheralAlignDataOnChipSelectEnabled</a>(</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;{</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL0 &amp; SPI_CTL0_CSCLR_MASK) == SPI_CTL0_CSCLR_ENABLE);</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;}</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad1c1d31aeb86e180b4d617956b2b90b6"> 1092</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gad1c1d31aeb86e180b4d617956b2b90b6">DL_SPI_enablePacking</a>(SPI_Regs *spi)</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;{</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    spi-&gt;CTL0 |= SPI_CTL0_PACKEN_ENABLED;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;}</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gafe32a2370e84eb7db0673e2affd338aa"> 1108</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gafe32a2370e84eb7db0673e2affd338aa">DL_SPI_disablePacking</a>(SPI_Regs *spi)</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;{</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    spi-&gt;CTL0 &amp;= ~(SPI_CTL0_PACKEN_MASK);</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;}</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga0a5a5107f72c4dc7788d0750f4b0c169"> 1123</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga0a5a5107f72c4dc7788d0750f4b0c169">DL_SPI_isPackingEnabled</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;{</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL0 &amp; SPI_CTL0_PACKEN_MASK) == SPI_CTL0_PACKEN_ENABLED);</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;}</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga49d8de0e6e9fe919c8879e9ec8256359"> 1142</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga49d8de0e6e9fe919c8879e9ec8256359">DL_SPI_setChipSelect</a>(</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    SPI_Regs *spi, <a class="code" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> chipSelect)</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;{</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;        &amp;spi-&gt;CTL0, (uint32_t) chipSelect, SPI_CTL0_CSSEL_MASK);</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;}</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaffadbc18dce16e01845061cec9539998"> 1160</a></span>&#160;__STATIC_INLINE <a class="code" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> <a class="code" href="group___s_p_i.html#gaffadbc18dce16e01845061cec9539998">DL_SPI_getChipSelect</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;{</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    uint32_t chipSelect = spi-&gt;CTL0 &amp; SPI_CTL0_CSSEL_MASK;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a>)(chipSelect);</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;}</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga6d77b7c9ab09a76d23b905e014b483ab"> 1180</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga6d77b7c9ab09a76d23b905e014b483ab">DL_SPI_setPeripheralReceiveTimeout</a>(</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    SPI_Regs *spi, uint32_t timeout)</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;{</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CTL1, timeout &lt;&lt; SPI_CTL1_RXTIMEOUT_OFS,</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;        SPI_CTL1_RXTIMEOUT_MASK);</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;}</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gab8110072434861d79f3b125c14b97327"> 1199</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gab8110072434861d79f3b125c14b97327">DL_SPI_getPeripheralReceiveTimeout</a>(</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;{</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_RXTIMEOUT_MASK) &gt;&gt; SPI_CTL1_RXTIMEOUT_OFS);</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;}</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga80b3037d10bf86943a061938fe71af66"> 1227</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga80b3037d10bf86943a061938fe71af66">DL_SPI_setControllerCommandDataModeConfig</a>(</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    SPI_Regs *spi, uint32_t config)</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;{</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;        &amp;spi-&gt;CTL1, config &lt;&lt; SPI_CTL1_CDMODE_OFS, SPI_CTL1_CDMODE_MASK);</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;}</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaff81d2cfa6dbfaf0df1c002f793f204a"> 1249</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gaff81d2cfa6dbfaf0df1c002f793f204a">DL_SPI_getControllerCommandDataModeConfig</a>(</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;{</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_CDMODE_MASK) &gt;&gt; SPI_CTL1_CDMODE_OFS);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;}</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga755438cfca0ea7692c0828b107b8d72a"> 1265</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga755438cfca0ea7692c0828b107b8d72a">DL_SPI_enableControllerCommandDataMode</a>(SPI_Regs *spi)</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;{</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    spi-&gt;CTL1 |= SPI_CTL1_CDENABLE_ENABLE;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;}</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga2c8385ae7f94401e02abb79d198c4ced"> 1275</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga2c8385ae7f94401e02abb79d198c4ced">DL_SPI_disableControllerCommandDataMode</a>(SPI_Regs *spi)</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;{</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    spi-&gt;CTL1 &amp;= ~(SPI_CTL1_CDENABLE_MASK);</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;}</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga936e03e47bb826f48cde00b2490cb0df"> 1290</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga936e03e47bb826f48cde00b2490cb0df">DL_SPI_isControllerCommandDataModeEnabled</a>(</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;{</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_CDENABLE_MASK) == SPI_CTL1_CDENABLE_ENABLE);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;}</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gadeab493584934784e399b486d8d706d6"> 1306</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gadeab493584934784e399b486d8d706d6">DL_SPI_enablePeripheralDataOutput</a>(SPI_Regs *spi)</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;{</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    spi-&gt;CTL1 &amp;= ~(SPI_CTL1_POD_MASK);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;}</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga477925103d4cf5e813b3dd322a94e491"> 1322</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga477925103d4cf5e813b3dd322a94e491">DL_SPI_disablePeripheralDataOutput</a>(SPI_Regs *spi)</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;{</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    spi-&gt;CTL1 |= SPI_CTL1_POD_ENABLE;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;}</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad6acfb31a26f9d040539205f7e5a5506"> 1339</a></span>&#160;__STATIC_INLINE <span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gad6acfb31a26f9d040539205f7e5a5506">DL_SPI_isPeripheralDataOutputEnabled</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;{</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <span class="keywordflow">return</span> ((spi-&gt;CTL1 &amp; SPI_CTL1_POD_MASK) == SPI_CTL1_POD_DISABLE);</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;}</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga69517779fd6a6dc63b7035a382afe938"> 1356</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga69517779fd6a6dc63b7035a382afe938">DL_SPI_setDelayedSampling</a>(SPI_Regs *spi, uint32_t delay)</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;{</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CLKCTL, delay &lt;&lt; SPI_CLKCTL_DSAMPLE_OFS,</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;        SPI_CLKCTL_DSAMPLE_MASK);</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;}</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga0131073cd9e16115e96f091371d3399c"> 1377</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga0131073cd9e16115e96f091371d3399c">DL_SPI_getDelayedSampling</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;{</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;CLKCTL &amp; SPI_CLKCTL_DSAMPLE_MASK &gt;&gt; SPI_CLKCTL_DSAMPLE_OFS);</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;}</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga964944349d443791436c86969f5dd490"> 1400</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga964944349d443791436c86969f5dd490">DL_SPI_setFIFOThreshold</a>(SPI_Regs *spi,</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    DL_SPI_RX_FIFO_LEVEL rxThreshold, DL_SPI_TX_FIFO_LEVEL txThreshold)</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;{</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;IFLS,</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;        (uint32_t) rxThreshold | (uint32_t) txThreshold,</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;        SPI_IFLS_RXIFLSEL_MASK | SPI_IFLS_TXIFLSEL_MASK);</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;}</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad7a261d22530dd8159a4127225cb11f9"> 1417</a></span>&#160;__STATIC_INLINE DL_SPI_TX_FIFO_LEVEL <a class="code" href="group___s_p_i.html#gad7a261d22530dd8159a4127225cb11f9">DL_SPI_getTXFIFOThreshold</a>(</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;{</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    uint32_t txThreshold = spi-&gt;IFLS &amp; SPI_IFLS_TXIFLSEL_MASK;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    <span class="keywordflow">return</span> (DL_SPI_TX_FIFO_LEVEL)(txThreshold);</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;}</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga5c0965ede169729e0671efefc86039b4"> 1434</a></span>&#160;__STATIC_INLINE DL_SPI_RX_FIFO_LEVEL <a class="code" href="group___s_p_i.html#ga5c0965ede169729e0671efefc86039b4">DL_SPI_getRXFIFOThreshold</a>(</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;{</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    uint32_t rxThreshold = spi-&gt;IFLS &amp; SPI_IFLS_RXIFLSEL_MASK;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    <span class="keywordflow">return</span> (DL_SPI_RX_FIFO_LEVEL)(rxThreshold);</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;}</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga3c4a02c29afd23921de3499f67fac64e"> 1458</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga3c4a02c29afd23921de3499f67fac64e">DL_SPI_setBitRateSerialClockDivider</a>(</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    SPI_Regs *spi, uint32_t SCR)</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;{</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    <a class="code" href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a>(&amp;spi-&gt;CLKCTL, SCR, SPI_CLKCTL_SCR_MASK);</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;}</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gae0ae83a4e6b86488a627f86cb42e881c"> 1473</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gae0ae83a4e6b86488a627f86cb42e881c">DL_SPI_getBitRateSerialClockDivider</a>(</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;{</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;CLKCTL &amp; SPI_CLKCTL_SCR_MASK);</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;}</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1db81249e51e1d7d083b1f08ac3c74f8"> 1494</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga1db81249e51e1d7d083b1f08ac3c74f8">DL_SPI_transmitData8</a>(SPI_Regs *spi, uint8_t data)</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;{</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    spi-&gt;TXDATA = data;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;}</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gadd62074cdf1d5c54262a99c20b233421"> 1514</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gadd62074cdf1d5c54262a99c20b233421">DL_SPI_transmitData16</a>(SPI_Regs *spi, uint16_t data)</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;{</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    spi-&gt;TXDATA = data;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;}</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaea8f2bccfe6a5d794262a9b6820c8275"> 1540</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gaea8f2bccfe6a5d794262a9b6820c8275">DL_SPI_transmitData32</a>(SPI_Regs *spi, uint32_t data)</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;{</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    spi-&gt;TXDATA = data;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;}</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4567c4c2551bafbfc9b4646e8522631f"> 1561</a></span>&#160;__STATIC_INLINE uint8_t <a class="code" href="group___s_p_i.html#ga4567c4c2551bafbfc9b4646e8522631f">DL_SPI_receiveData8</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;{</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <span class="keywordflow">return</span> ((uint8_t)(spi-&gt;RXDATA));</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;}</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gac94abca28d5be6a6e8ef3587012b6071"> 1582</a></span>&#160;__STATIC_INLINE uint16_t <a class="code" href="group___s_p_i.html#gac94abca28d5be6a6e8ef3587012b6071">DL_SPI_receiveData16</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;{</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    <span class="keywordflow">return</span> ((uint16_t)(spi-&gt;RXDATA));</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;}</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga717ecfe8b54b8135b448419d25659d01"> 1609</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga717ecfe8b54b8135b448419d25659d01">DL_SPI_receiveData32</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;{</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <span class="keywordflow">return</span> spi-&gt;RXDATA;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;}</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga0a86c2fb7c36d466076b497af09b18e5"> 1622</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga0a86c2fb7c36d466076b497af09b18e5">DL_SPI_enableInterrupt</a>(</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;{</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    spi-&gt;CPU_INT.IMASK |= interruptMask;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;}</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;</div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga65638f5a3719afe2856ba0da9a2921ba"> 1636</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga65638f5a3719afe2856ba0da9a2921ba">DL_SPI_disableInterrupt</a>(</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;{</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    spi-&gt;CPU_INT.IMASK &amp;= ~(interruptMask);</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;}</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga970ffa57f3c30c27b6219db984ae4dd8"> 1654</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga970ffa57f3c30c27b6219db984ae4dd8">DL_SPI_getEnabledInterrupts</a>(</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;{</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;CPU_INT.IMASK &amp; interruptMask);</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;}</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gabe8d63c06cb83e51b8f0859cbeca8fd8"> 1677</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gabe8d63c06cb83e51b8f0859cbeca8fd8">DL_SPI_getEnabledInterruptStatus</a>(</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;{</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;CPU_INT.MIS &amp; interruptMask);</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;}</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gadfa0c97668147c1537616b25d041543e"> 1698</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gadfa0c97668147c1537616b25d041543e">DL_SPI_getRawInterruptStatus</a>(</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;{</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;CPU_INT.RIS &amp; interruptMask);</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;}</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gaa5561e3632fa0de4f0d2637a4a59bfb9"> 1716</a></span>&#160;__STATIC_INLINE DL_SPI_IIDX <a class="code" href="group___s_p_i.html#gaa5561e3632fa0de4f0d2637a4a59bfb9">DL_SPI_getPendingInterrupt</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;{</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <span class="keywordflow">return</span> ((DL_SPI_IIDX) spi-&gt;CPU_INT.IIDX);</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;}</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga3a3adedc52cb49293eb395e3b61a3365"> 1729</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga3a3adedc52cb49293eb395e3b61a3365">DL_SPI_clearInterruptStatus</a>(</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;{</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    spi-&gt;CPU_INT.ICLR = interruptMask;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;}</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga5a49cffcc93cd7f5f28691656084aa35">DL_SPI_transmitDataBlocking8</a>(SPI_Regs *spi, uint8_t data);</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga6adff0a4426d68ec4460498076edd045">DL_SPI_transmitDataBlocking16</a>(SPI_Regs *spi, uint16_t data);</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga9b8cd4c5a324feeeb75e9ad05576d762">DL_SPI_transmitDataBlocking32</a>(SPI_Regs *spi, uint32_t data);</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;uint8_t <a class="code" href="group___s_p_i.html#ga6042d86a27dc1f0ac793a6b14c19d60f">DL_SPI_receiveDataBlocking8</a>(<span class="keyword">const</span> SPI_Regs *spi);</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;uint16_t <a class="code" href="group___s_p_i.html#ga4bcdc016db3fa393f09bd17e624856fd">DL_SPI_receiveDataBlocking16</a>(<span class="keyword">const</span> SPI_Regs *spi);</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#ga1d5a7664cd307273cbcaf9da299b3b91">DL_SPI_receiveDataBlocking32</a>(<span class="keyword">const</span> SPI_Regs *spi);</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gaa747ac1ef89a31a25f59edd36e7434b1">DL_SPI_transmitDataCheck8</a>(SPI_Regs *spi, uint8_t data);</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga0ccfdddda9f493d31a7886b93fe97ffd">DL_SPI_transmitDataCheck16</a>(SPI_Regs *spi, uint16_t data);</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga49621278af197222784b1d12bea75fc3">DL_SPI_transmitDataCheck32</a>(SPI_Regs *spi, uint32_t data);</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gaed7d1780e6dbf7b1429c4add272accdf">DL_SPI_receiveDataCheck8</a>(<span class="keyword">const</span> SPI_Regs *spi, uint8_t *buffer);</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gaf632787409736f5804b74a8e78995100">DL_SPI_receiveDataCheck16</a>(<span class="keyword">const</span> SPI_Regs *spi, uint16_t *buffer);</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#ga222c7dffefa2bf155766cd7c84d023f2">DL_SPI_receiveDataCheck32</a>(<span class="keyword">const</span> SPI_Regs *spi, uint32_t *buffer);</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#ga1636bbb8fd41d76c6d9514306477e914">DL_SPI_drainRXFIFO8</a>(</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi, uint8_t *buffer, uint32_t maxCount);</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#gaf3476eca47770d35f187b5c04e60b632">DL_SPI_drainRXFIFO16</a>(</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi, uint16_t *buffer, uint32_t maxCount);</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#gab5ce50f3a0f751d8cb2f4ed499755e93">DL_SPI_drainRXFIFO32</a>(</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi, uint32_t *buffer, uint32_t maxCount);</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#gad002b7ba9034c365ad8fde923bdf0107">DL_SPI_fillTXFIFO8</a>(</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    SPI_Regs *spi, <span class="keyword">const</span> uint8_t *buffer, uint32_t count);</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#ga93e856d5f712743ea02f133d3292c5ea">DL_SPI_fillTXFIFO16</a>(</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;    SPI_Regs *spi, <span class="keyword">const</span> uint16_t *buffer, uint32_t count);</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;uint32_t <a class="code" href="group___s_p_i.html#ga7af3ac6f55af2348e02d16d5c67e1b29">DL_SPI_fillTXFIFO32</a>(</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    SPI_Regs *spi, <span class="keyword">const</span> uint32_t *buffer, uint32_t count);</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;</div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga19bfcce992f283ee00bddb23bf50d18a"> 2106</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga19bfcce992f283ee00bddb23bf50d18a">DL_SPI_enableDMAReceiveEvent</a>(</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;    SPI_Regs *spi, uint32_t interrupt)</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;{</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;    spi-&gt;DMA_TRIG_RX.IMASK = interrupt;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;}</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga03ed3e347e596e8f3a043b8cc807f0ac"> 2125</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga03ed3e347e596e8f3a043b8cc807f0ac">DL_SPI_enableDMATransmitEvent</a>(SPI_Regs *spi)</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;{</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;    spi-&gt;DMA_TRIG_TX.IMASK = SPI_DMA_TRIG_TX_IMASK_TX_SET;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;}</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;</div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gad8d6f0b4f8e7d3f68d2e14ca2f04215d"> 2143</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#gad8d6f0b4f8e7d3f68d2e14ca2f04215d">DL_SPI_disableDMAReceiveEvent</a>(</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    SPI_Regs *spi, uint32_t interrupt)</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;{</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    spi-&gt;DMA_TRIG_RX.IMASK &amp;= ~(interrupt);</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;}</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga77eb49fb26f889729b483357839ea907"> 2162</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga77eb49fb26f889729b483357839ea907">DL_SPI_disableDMATransmitEvent</a>(SPI_Regs *spi)</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;{</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    spi-&gt;DMA_TRIG_TX.IMASK = SPI_DMA_TRIG_TX_IMASK_TX_CLR;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;}</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gab89a3ffb4daa9ef6b8efb5fdf6f2377d"> 2184</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gab89a3ffb4daa9ef6b8efb5fdf6f2377d">DL_SPI_getEnabledDMAReceiveEvent</a>(</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;{</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;DMA_TRIG_RX.IMASK &amp; interruptMask);</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;}</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;</div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gac5d4d2f49631235e03bd43133b31892a"> 2203</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gac5d4d2f49631235e03bd43133b31892a">DL_SPI_getEnabledDMATransmitEvent</a>(<span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;{</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;DMA_TRIG_TX.IMASK &amp; SPI_DMA_TRIG_TX_IMASK_TX_MASK);</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;}</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4c1428ee1b7bbadb399ebc3d04b01a82"> 2229</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga4c1428ee1b7bbadb399ebc3d04b01a82">DL_SPI_getEnabledDMAReceiveEventStatus</a>(</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;{</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;DMA_TRIG_RX.MIS &amp; interruptMask);</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;}</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;</div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gac76266ff3cef7b9efe539a338ab6763e"> 2252</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gac76266ff3cef7b9efe539a338ab6763e">DL_SPI_getEnabledDMATransmitEventStatus</a>(</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;{</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;DMA_TRIG_TX.MIS &amp; SPI_DMA_TRIG_TX_MIS_TX_MASK);</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;}</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga7ba09f8f4c7f038edd29869306f19176"> 2275</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#ga7ba09f8f4c7f038edd29869306f19176">DL_SPI_getRawDMAReceiveEventStatus</a>(</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;{</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;DMA_TRIG_RX.RIS &amp; interruptMask);</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;}</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;</div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___s_p_i.html#gafcd3c71425a2848f31ed24f325c6e403"> 2296</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___s_p_i.html#gafcd3c71425a2848f31ed24f325c6e403">DL_SPI_getRawDMATransmitEventStatus</a>(</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;{</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;    <span class="keywordflow">return</span> (spi-&gt;DMA_TRIG_TX.RIS &amp; SPI_DMA_TRIG_TX_RIS_TX_MASK);</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;}</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;</div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga4b2a07f8b6ddc8e504898d6b26ff0aea"> 2318</a></span>&#160;__STATIC_INLINE DL_SPI_DMA_IIDX_RX <a class="code" href="group___s_p_i.html#ga4b2a07f8b6ddc8e504898d6b26ff0aea">DL_SPI_getPendingDMAReceiveEvent</a>(</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;{</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;    <span class="keywordflow">return</span> (DL_SPI_DMA_IIDX_RX)(spi-&gt;DMA_TRIG_RX.IIDX);</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;}</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga96cd4c2386a039ab586535d66972d8d4"> 2340</a></span>&#160;__STATIC_INLINE DL_SPI_DMA_IIDX_TX <a class="code" href="group___s_p_i.html#ga96cd4c2386a039ab586535d66972d8d4">DL_SPI_getPendingDMATransmitEvent</a>(</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;    <span class="keyword">const</span> SPI_Regs *spi)</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;{</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;    <span class="keywordflow">return</span> (DL_SPI_DMA_IIDX_TX)(spi-&gt;DMA_TRIG_TX.IIDX);</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;}</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;</div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga211e65c5c974b47eb771c0b5949fdd80"> 2357</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga211e65c5c974b47eb771c0b5949fdd80">DL_SPI_clearDMAReceiveEventStatus</a>(</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;    SPI_Regs *spi, uint32_t interruptMask)</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;{</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;    spi-&gt;DMA_TRIG_RX.ICLR = interruptMask;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;}</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;</div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___s_p_i.html#ga1cc267432eef43cd197ed315bf9d22f4"> 2373</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___s_p_i.html#ga1cc267432eef43cd197ed315bf9d22f4">DL_SPI_clearDMATransmitEventStatus</a>(SPI_Regs *spi)</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;{</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;    spi-&gt;DMA_TRIG_TX.ICLR = SPI_DMA_TRIG_TX_ICLR_TX_CLR;</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;}</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gae172cfc4e1d9695af65d87198d19e89f">DL_SPI_saveConfiguration</a>(<span class="keyword">const</span> SPI_Regs *spi, <a class="code" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a> *ptr);</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="group___s_p_i.html#gab6405771e41906765135cf943ef43d03">DL_SPI_restoreConfiguration</a>(SPI_Regs *spi, <a class="code" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a> *ptr);</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;}</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __MSPM0_HAS_SPI__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ti_dl_dl_spi__include */</span><span class="preprocessor"></span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="ttc" id="group___s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c"><div class="ttname"><a href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c">DL_SPI_CLOCK_MFCLK</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:369</div></div>
<div class="ttc" id="group___s_p_i_html_ga0131073cd9e16115e96f091371d3399c"><div class="ttname"><a href="group___s_p_i.html#ga0131073cd9e16115e96f091371d3399c">DL_SPI_getDelayedSampling</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getDelayedSampling(const SPI_Regs *spi)</div><div class="ttdoc">Get the delay sampling. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1377</div></div>
<div class="ttc" id="group___s_p_i_html_gab6405771e41906765135cf943ef43d03"><div class="ttname"><a href="group___s_p_i.html#gab6405771e41906765135cf943ef43d03">DL_SPI_restoreConfiguration</a></div><div class="ttdeci">bool DL_SPI_restoreConfiguration(SPI_Regs *spi, DL_SPI_backupConfig *ptr)</div><div class="ttdoc">Restore SPI configuration after leaving a power loss state. </div></div>
<div class="ttc" id="group___s_p_i_html_ga506f26dd75f5319b437ad6cf6fd44e2f"><div class="ttname"><a href="group___s_p_i.html#ga506f26dd75f5319b437ad6cf6fd44e2f">DL_SPI_setClockConfig</a></div><div class="ttdeci">void DL_SPI_setClockConfig(SPI_Regs *spi, const DL_SPI_ClockConfig *config)</div><div class="ttdoc">Configure SPI source clock. </div></div>
<div class="ttc" id="group___s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4"><div class="ttname"><a href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4">DL_SPI_RX_FIFO_LEVEL_1_2_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:308</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_af1ed144ceb586df971eb3cc2ce5a5f39"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#af1ed144ceb586df971eb3cc2ce5a5f39">DL_SPI_backupConfig::controlWord0</a></div><div class="ttdeci">uint32_t controlWord0</div><div class="ttdef"><b>Definition:</b> dl_spi.h:429</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658">DL_SPI_IIDX_TX</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:327</div></div>
<div class="ttc" id="group___s_p_i_html_gad62dc10499a7ad2a0285128125f75b51"><div class="ttname"><a href="group___s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">DL_SPI_RX_FIFO_LEVEL</a></div><div class="ttdeci">DL_SPI_RX_FIFO_LEVEL</div><div class="ttdef"><b>Definition:</b> dl_spi.h:300</div></div>
<div class="ttc" id="group___d_l_common_html_ga37cb77ac2e81fdb12f6a95ad02cbb0e4"><div class="ttname"><a href="group___d_l_common.html#ga37cb77ac2e81fdb12f6a95ad02cbb0e4">DL_Common_updateReg</a></div><div class="ttdeci">__STATIC_INLINE void DL_Common_updateReg(volatile uint32_t *reg, uint32_t val, uint32_t mask)</div><div class="ttdoc">Writes value to specified register - retaining bits unaffected by mask. </div><div class="ttdef"><b>Definition:</b> dl_common.h:63</div></div>
<div class="ttc" id="group___s_p_i_html_ga02f1ebf87a797e2be89ae2b2843db431"><div class="ttname"><a href="group___s_p_i.html#ga02f1ebf87a797e2be89ae2b2843db431">DL_SPI_isTXFIFOFull</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isTXFIFOFull(const SPI_Regs *spi)</div><div class="ttdoc">Checks if the TX FIFO is full. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:657</div></div>
<div class="ttc" id="group___s_p_i_html_ga222c7dffefa2bf155766cd7c84d023f2"><div class="ttname"><a href="group___s_p_i.html#ga222c7dffefa2bf155766cd7c84d023f2">DL_SPI_receiveDataCheck32</a></div><div class="ttdeci">bool DL_SPI_receiveDataCheck32(const SPI_Regs *spi, uint32_t *buffer)</div><div class="ttdoc">Checks the RX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___s_p_i_html_gae4913586ba59c5143952522934ca550a"><div class="ttname"><a href="group___s_p_i.html#gae4913586ba59c5143952522934ca550a">DL_SPI_setFrameFormat</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setFrameFormat(SPI_Regs *spi, DL_SPI_FRAME_FORMAT frameFormat)</div><div class="ttdoc">Set the frame format to use. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:835</div></div>
<div class="ttc" id="group___s_p_i_html_gabe45eb6bdf7219a5ebe6124bc11989a0"><div class="ttname"><a href="group___s_p_i.html#gabe45eb6bdf7219a5ebe6124bc11989a0">DL_SPI_isPowerEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isPowerEnabled(const SPI_Regs *spi)</div><div class="ttdoc">Returns if the Peripheral Write Enable (PWREN) register for the SPI is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:529</div></div>
<div class="ttc" id="group___s_p_i_html_ga4b2a07f8b6ddc8e504898d6b26ff0aea"><div class="ttname"><a href="group___s_p_i.html#ga4b2a07f8b6ddc8e504898d6b26ff0aea">DL_SPI_getPendingDMAReceiveEvent</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_DMA_IIDX_RX DL_SPI_getPendingDMAReceiveEvent(const SPI_Regs *spi)</div><div class="ttdoc">Get highest priority pending SPI interrupt for DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2318</div></div>
<div class="ttc" id="group___s_p_i_html_ga192cea97b92bf07c52f9d4701c364720"><div class="ttname"><a href="group___s_p_i.html#ga192cea97b92bf07c52f9d4701c364720">DL_SPI_isEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isEnabled(const SPI_Regs *spi)</div><div class="ttdoc">Checks if the SPI peripheral is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:582</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a97df87d905a4712ebff0dc98e6f445a3"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a97df87d905a4712ebff0dc98e6f445a3">DL_SPI_backupConfig::clockControl</a></div><div class="ttdeci">uint32_t clockControl</div><div class="ttdef"><b>Definition:</b> dl_spi.h:439</div></div>
<div class="ttc" id="group___s_p_i_html_gae0ae83a4e6b86488a627f86cb42e881c"><div class="ttname"><a href="group___s_p_i.html#gae0ae83a4e6b86488a627f86cb42e881c">DL_SPI_getBitRateSerialClockDivider</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getBitRateSerialClockDivider(const SPI_Regs *spi)</div><div class="ttdoc">Get the SPI bit rate serial clock divider (SCR) </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1473</div></div>
<div class="ttc" id="group___s_p_i_html_ga1fea93168e5ed13fdbfcbb2fdc5eaf29"><div class="ttname"><a href="group___s_p_i.html#ga1fea93168e5ed13fdbfcbb2fdc5eaf29">DL_SPI_disableLoopbackMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableLoopbackMode(SPI_Regs *spi)</div><div class="ttdoc">Disables loopback mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:971</div></div>
<div class="ttc" id="group___s_p_i_html_ga8b4632aa604b78631e255e974e4d6e77"><div class="ttname"><a href="group___s_p_i.html#ga8b4632aa604b78631e255e974e4d6e77">DL_SPI_isRXFIFOEmpty</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isRXFIFOEmpty(const SPI_Regs *spi)</div><div class="ttdoc">Checks if the RX FIFO is empty. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:672</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7">DL_SPI_IIDX_RX</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:329</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f">DL_SPI_DATA_SIZE_11</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:258</div></div>
<div class="ttc" id="group___s_p_i_html_gaf632787409736f5804b74a8e78995100"><div class="ttname"><a href="group___s_p_i.html#gaf632787409736f5804b74a8e78995100">DL_SPI_receiveDataCheck16</a></div><div class="ttdeci">bool DL_SPI_receiveDataCheck16(const SPI_Regs *spi, uint16_t *buffer)</div><div class="ttdoc">Checks the RX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856"><div class="ttname"><a href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856">DL_SPI_CHIP_SELECT_2</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:278</div></div>
<div class="ttc" id="group___s_p_i_html_ga964944349d443791436c86969f5dd490"><div class="ttname"><a href="group___s_p_i.html#ga964944349d443791436c86969f5dd490">DL_SPI_setFIFOThreshold</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setFIFOThreshold(SPI_Regs *spi, DL_SPI_RX_FIFO_LEVEL rxThreshold, DL_SPI_TX_FIFO_LEVEL txThreshold)</div><div class="ttdoc">Set the RX and TX FIFO interrupt threshold level. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1400</div></div>
<div class="ttc" id="group___s_p_i_html_gabfb2de588357e1010fc4d25afb110dd3"><div class="ttname"><a href="group___s_p_i.html#gabfb2de588357e1010fc4d25afb110dd3">DL_SPI_isTransmitParityEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isTransmitParityEnabled(const SPI_Regs *spi)</div><div class="ttdoc">Checks if transmit parity is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:818</div></div>
<div class="ttc" id="group___s_p_i_html_ga65638f5a3719afe2856ba0da9a2921ba"><div class="ttname"><a href="group___s_p_i.html#ga65638f5a3719afe2856ba0da9a2921ba">DL_SPI_disableInterrupt</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableInterrupt(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Disable SPI interrupts. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1636</div></div>
<div class="ttc" id="group___s_p_i_html_gac662dc4ffc6d7fbd2c8059f9d978f0f6"><div class="ttname"><a href="group___s_p_i.html#gac662dc4ffc6d7fbd2c8059f9d978f0f6">DL_SPI_DMA_IIDX_RX</a></div><div class="ttdeci">DL_SPI_DMA_IIDX_RX</div><div class="ttdef"><b>Definition:</b> dl_spi.h:146</div></div>
<div class="ttc" id="group___s_p_i_html_ga4567c4c2551bafbfc9b4646e8522631f"><div class="ttname"><a href="group___s_p_i.html#ga4567c4c2551bafbfc9b4646e8522631f">DL_SPI_receiveData8</a></div><div class="ttdeci">__STATIC_INLINE uint8_t DL_SPI_receiveData8(const SPI_Regs *spi)</div><div class="ttdoc">Reads 8-bit data from the RX FIFO. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1561</div></div>
<div class="ttc" id="group___s_p_i_html_gab702c162ca66cbe0fb435f42c4e45bed"><div class="ttname"><a href="group___s_p_i.html#gab702c162ca66cbe0fb435f42c4e45bed">DL_SPI_setRepeatTransmit</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setRepeatTransmit(SPI_Regs *spi, uint32_t numRepeats)</div><div class="ttdoc">Set counter for repeated transmit. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1005</div></div>
<div class="ttc" id="group___s_p_i_html_gab89a3ffb4daa9ef6b8efb5fdf6f2377d"><div class="ttname"><a href="group___s_p_i.html#gab89a3ffb4daa9ef6b8efb5fdf6f2377d">DL_SPI_getEnabledDMAReceiveEvent</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledDMAReceiveEvent(const SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Check which SPI interrupt for DMA receive events is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2184</div></div>
<div class="ttc" id="group___s_p_i_html_gad8d6f0b4f8e7d3f68d2e14ca2f04215d"><div class="ttname"><a href="group___s_p_i.html#gad8d6f0b4f8e7d3f68d2e14ca2f04215d">DL_SPI_disableDMAReceiveEvent</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableDMAReceiveEvent(SPI_Regs *spi, uint32_t interrupt)</div><div class="ttdoc">Disables SPI interrupt from triggering the DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2143</div></div>
<div class="ttc" id="group___s_p_i_html_ga96cd4c2386a039ab586535d66972d8d4"><div class="ttname"><a href="group___s_p_i.html#ga96cd4c2386a039ab586535d66972d8d4">DL_SPI_getPendingDMATransmitEvent</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_DMA_IIDX_TX DL_SPI_getPendingDMATransmitEvent(const SPI_Regs *spi)</div><div class="ttdoc">Get highest priority pending SPI interrupt for DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2340</div></div>
<div class="ttc" id="group___s_p_i_html_ga79d02b79cd7d5383b93311454ed5f3ef"><div class="ttname"><a href="group___s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a></div><div class="ttdeci">DL_SPI_BIT_ORDER</div><div class="ttdef"><b>Definition:</b> dl_spi.h:234</div></div>
<div class="ttc" id="group___s_p_i_html_ga755438cfca0ea7692c0828b107b8d72a"><div class="ttname"><a href="group___s_p_i.html#ga755438cfca0ea7692c0828b107b8d72a">DL_SPI_enableControllerCommandDataMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableControllerCommandDataMode(SPI_Regs *spi)</div><div class="ttdoc">Enables command/data mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1265</div></div>
<div class="ttc" id="group___s_p_i_html_gacaadbd0fa4cd5497cea0e15f723fd328"><div class="ttname"><a href="group___s_p_i.html#gacaadbd0fa4cd5497cea0e15f723fd328">DL_SPI_isTXFIFOEmpty</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isTXFIFOEmpty(const SPI_Regs *spi)</div><div class="ttdoc">Checks if the TX FIFO is empty. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:642</div></div>
<div class="ttc" id="group___s_p_i_html_ga28a91c75a55dbfdc5b67c82fd14f51ec"><div class="ttname"><a href="group___s_p_i.html#ga28a91c75a55dbfdc5b67c82fd14f51ec">DL_SPI_getRepeatTransmit</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getRepeatTransmit(const SPI_Regs *spi)</div><div class="ttdoc">Get counter for repeated transmit. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1026</div></div>
<div class="ttc" id="group___s_p_i_html_ga4edac7e2fad897c33fddb539363eabdd"><div class="ttname"><a href="group___s_p_i.html#ga4edac7e2fad897c33fddb539363eabdd">DL_SPI_DMA_IIDX_TX</a></div><div class="ttdeci">DL_SPI_DMA_IIDX_TX</div><div class="ttdef"><b>Definition:</b> dl_spi.h:154</div></div>
<div class="ttc" id="group___s_p_i_html_ga4c1428ee1b7bbadb399ebc3d04b01a82"><div class="ttname"><a href="group___s_p_i.html#ga4c1428ee1b7bbadb399ebc3d04b01a82">DL_SPI_getEnabledDMAReceiveEventStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledDMAReceiveEventStatus(const SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Check interrupt flag of enabled SPI interrupt for DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2229</div></div>
<div class="ttc" id="group___s_p_i_html_gaffadbc18dce16e01845061cec9539998"><div class="ttname"><a href="group___s_p_i.html#gaffadbc18dce16e01845061cec9539998">DL_SPI_getChipSelect</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_CHIP_SELECT DL_SPI_getChipSelect(const SPI_Regs *spi)</div><div class="ttdoc">Get chip select used for controller or peripheral mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1160</div></div>
<div class="ttc" id="group___s_p_i_html_gab51bd85ac83b08f3bae584a82492e17f"><div class="ttname"><a href="group___s_p_i.html#gab51bd85ac83b08f3bae584a82492e17f">DL_SPI_isReset</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isReset(const SPI_Regs *spi)</div><div class="ttdoc">Returns if spi peripheral was reset. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:556</div></div>
<div class="ttc" id="group___s_p_i_html_ga711ec7e7000ae8647244df1ec0e000ad"><div class="ttname"><a href="group___s_p_i.html#ga711ec7e7000ae8647244df1ec0e000ad">DL_SPI_disableReceiveParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableReceiveParity(SPI_Regs *spi)</div><div class="ttdoc">Disables receive parity. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:758</div></div>
<div class="ttc" id="group___s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396"><div class="ttname"><a href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396">DL_SPI_TX_FIFO_LEVEL_3_4_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:288</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c">DL_SPI_DATA_SIZE_7</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:250</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA1</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:212</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA0</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:196</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_aa14f81d5623ade946dd8e97e28468494"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#aa14f81d5623ade946dd8e97e28468494">DL_SPI_Config::chipSelectPin</a></div><div class="ttdeci">DL_SPI_CHIP_SELECT chipSelectPin</div><div class="ttdef"><b>Definition:</b> dl_spi.h:403</div></div>
<div class="ttc" id="group___s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708"><div class="ttname"><a href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708">DL_SPI_CHIP_SELECT_3</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:280</div></div>
<div class="ttc" id="group___s_p_i_html_gab5ce50f3a0f751d8cb2f4ed499755e93"><div class="ttname"><a href="group___s_p_i.html#gab5ce50f3a0f751d8cb2f4ed499755e93">DL_SPI_drainRXFIFO32</a></div><div class="ttdeci">uint32_t DL_SPI_drainRXFIFO32(const SPI_Regs *spi, uint32_t *buffer, uint32_t maxCount)</div><div class="ttdoc">Read all available data out of the RX FIFO using 32 bit access. </div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a203c09af3a67526a5ebc042df1ee176e"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a203c09af3a67526a5ebc042df1ee176e">DL_SPI_backupConfig::clockSel</a></div><div class="ttdeci">uint32_t clockSel</div><div class="ttdef"><b>Definition:</b> dl_spi.h:442</div></div>
<div class="ttc" id="group___s_p_i_html_ga2eef87b89f47d4bfa2b110ee2232fc7a"><div class="ttname"><a href="group___s_p_i.html#ga2eef87b89f47d4bfa2b110ee2232fc7a">DL_SPI_setBitOrder</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setBitOrder(SPI_Regs *spi, DL_SPI_BIT_ORDER bitOrder)</div><div class="ttdoc">Set the bit order used for transfers. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:928</div></div>
<div class="ttc" id="group___s_p_i_html_ga211e65c5c974b47eb771c0b5949fdd80"><div class="ttname"><a href="group___s_p_i.html#ga211e65c5c974b47eb771c0b5949fdd80">DL_SPI_clearDMAReceiveEventStatus</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_clearDMAReceiveEventStatus(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Clear pending SPI interrupts for DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2357</div></div>
<div class="ttc" id="group___s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d"><div class="ttname"><a href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d">DL_SPI_RX_FIFO_LEVEL_ONE_FRAME</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:302</div></div>
<div class="ttc" id="group___s_p_i_html_ga7ba09f8f4c7f038edd29869306f19176"><div class="ttname"><a href="group___s_p_i.html#ga7ba09f8f4c7f038edd29869306f19176">DL_SPI_getRawDMAReceiveEventStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getRawDMAReceiveEventStatus(const SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Check interrupt flag of any SPI interrupt for DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2275</div></div>
<div class="ttc" id="group___s_p_i_html_ga2856971e4f44c549983e6358d0fde683"><div class="ttname"><a href="group___s_p_i.html#ga2856971e4f44c549983e6358d0fde683">DL_SPI_IIDX</a></div><div class="ttdeci">DL_SPI_IIDX</div><div class="ttdef"><b>Definition:</b> dl_spi.h:314</div></div>
<div class="ttc" id="group___s_p_i_html_ga3a3adedc52cb49293eb395e3b61a3365"><div class="ttname"><a href="group___s_p_i.html#ga3a3adedc52cb49293eb395e3b61a3365">DL_SPI_clearInterruptStatus</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_clearInterruptStatus(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Clear pending SPI interrupts. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1729</div></div>
<div class="ttc" id="group___s_p_i_html_ga49621278af197222784b1d12bea75fc3"><div class="ttname"><a href="group___s_p_i.html#ga49621278af197222784b1d12bea75fc3">DL_SPI_transmitDataCheck32</a></div><div class="ttdeci">bool DL_SPI_transmitDataCheck32(SPI_Regs *spi, uint32_t data)</div><div class="ttdoc">Checks the TX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___s_p_i_html_gadfa0c97668147c1537616b25d041543e"><div class="ttname"><a href="group___s_p_i.html#gadfa0c97668147c1537616b25d041543e">DL_SPI_getRawInterruptStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getRawInterruptStatus(const SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Check interrupt flag of any SPI interrupt. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1698</div></div>
<div class="ttc" id="group___s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09"><div class="ttname"><a href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09">DL_SPI_RX_FIFO_LEVEL_3_4_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:306</div></div>
<div class="ttc" id="group___s_p_i_html_ga80b3037d10bf86943a061938fe71af66"><div class="ttname"><a href="group___s_p_i.html#ga80b3037d10bf86943a061938fe71af66">DL_SPI_setControllerCommandDataModeConfig</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setControllerCommandDataModeConfig(SPI_Regs *spi, uint32_t config)</div><div class="ttdoc">Configure the command/data mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1227</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7">DL_SPI_IIDX_RX_OVERFLOW</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:341</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html"><div class="ttname"><a href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a></div><div class="ttdoc">Configuration struct for DL_SPI_init. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:377</div></div>
<div class="ttc" id="group___s_p_i_html_gad002b7ba9034c365ad8fde923bdf0107"><div class="ttname"><a href="group___s_p_i.html#gad002b7ba9034c365ad8fde923bdf0107">DL_SPI_fillTXFIFO8</a></div><div class="ttdeci">uint32_t DL_SPI_fillTXFIFO8(SPI_Regs *spi, const uint8_t *buffer, uint32_t count)</div><div class="ttdoc">Fill the TX FIFO using 8 bit access. </div></div>
<div class="ttc" id="group___s_p_i_html_ga3c4a02c29afd23921de3499f67fac64e"><div class="ttname"><a href="group___s_p_i.html#ga3c4a02c29afd23921de3499f67fac64e">DL_SPI_setBitRateSerialClockDivider</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setBitRateSerialClockDivider(SPI_Regs *spi, uint32_t SCR)</div><div class="ttdoc">Set the SPI bit rate serial clock divider (SCR) </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1458</div></div>
<div class="ttc" id="group___s_p_i_html_gad7a261d22530dd8159a4127225cb11f9"><div class="ttname"><a href="group___s_p_i.html#gad7a261d22530dd8159a4127225cb11f9">DL_SPI_getTXFIFOThreshold</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_TX_FIFO_LEVEL DL_SPI_getTXFIFOThreshold(const SPI_Regs *spi)</div><div class="ttdoc">Get the TX FIFO interrupt threshold level. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1417</div></div>
<div class="ttc" id="group___s_p_i_html_gae172cfc4e1d9695af65d87198d19e89f"><div class="ttname"><a href="group___s_p_i.html#gae172cfc4e1d9695af65d87198d19e89f">DL_SPI_saveConfiguration</a></div><div class="ttdeci">bool DL_SPI_saveConfiguration(const SPI_Regs *spi, DL_SPI_backupConfig *ptr)</div><div class="ttdoc">Save SPI configuration before entering a power loss state. </div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887">DL_SPI_IIDX_IDLE</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:323</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c">DL_SPI_CLOCK_DIVIDE_RATIO_4</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:353</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a></div><div class="ttdoc">Configuration structure to backup SPI peripheral state before going to STOP/STANDBY mode...</div><div class="ttdef"><b>Definition:</b> dl_spi.h:424</div></div>
<div class="ttc" id="group___s_p_i_html_ga2c8385ae7f94401e02abb79d198c4ced"><div class="ttname"><a href="group___s_p_i.html#ga2c8385ae7f94401e02abb79d198c4ced">DL_SPI_disableControllerCommandDataMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableControllerCommandDataMode(SPI_Regs *spi)</div><div class="ttdoc">Disables command/data mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1275</div></div>
<div class="ttc" id="group___s_p_i_html_ga9b8cd4c5a324feeeb75e9ad05576d762"><div class="ttname"><a href="group___s_p_i.html#ga9b8cd4c5a324feeeb75e9ad05576d762">DL_SPI_transmitDataBlocking32</a></div><div class="ttdeci">void DL_SPI_transmitDataBlocking32(SPI_Regs *spi, uint32_t data)</div><div class="ttdoc">Blocks to ensure transmit is ready before sending data. </div></div>
<div class="ttc" id="struct_d_l___s_p_i___clock_config_html_ae704b0012e02b018c5a76c27237f9908"><div class="ttname"><a href="struct_d_l___s_p_i___clock_config.html#ae704b0012e02b018c5a76c27237f9908">DL_SPI_ClockConfig::divideRatio</a></div><div class="ttdeci">DL_SPI_CLOCK_DIVIDE_RATIO divideRatio</div><div class="ttdef"><b>Definition:</b> dl_spi.h:415</div></div>
<div class="ttc" id="group___s_p_i_html_ga1cc267432eef43cd197ed315bf9d22f4"><div class="ttname"><a href="group___s_p_i.html#ga1cc267432eef43cd197ed315bf9d22f4">DL_SPI_clearDMATransmitEventStatus</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_clearDMATransmitEventStatus(SPI_Regs *spi)</div><div class="ttdoc">Clear pending SPI interrupt for DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2373</div></div>
<div class="ttc" id="group___s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9"><div class="ttname"><a href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9">DL_SPI_TX_FIFO_LEVEL_ONE_FRAME</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:296</div></div>
<div class="ttc" id="group___s_p_i_html_gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814"><div class="ttname"><a href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814">DL_SPI_PARITY_ODD</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:187</div></div>
<div class="ttc" id="group___s_p_i_html_ga7bcdb2b1100ab58dbd64366feadfbf1e"><div class="ttname"><a href="group___s_p_i.html#ga7bcdb2b1100ab58dbd64366feadfbf1e">DL_SPI_init</a></div><div class="ttdeci">void DL_SPI_init(SPI_Regs *spi, const DL_SPI_Config *config)</div><div class="ttdoc">Initialize the SPI peripheral. </div></div>
<div class="ttc" id="group___s_p_i_html_gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6"><div class="ttname"><a href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6">DL_SPI_PARITY_EVEN</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:184</div></div>
<div class="ttc" id="group___s_p_i_html_ga6d77b7c9ab09a76d23b905e014b483ab"><div class="ttname"><a href="group___s_p_i.html#ga6d77b7c9ab09a76d23b905e014b483ab">DL_SPI_setPeripheralReceiveTimeout</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setPeripheralReceiveTimeout(SPI_Regs *spi, uint32_t timeout)</div><div class="ttdoc">Set peripheral receive timeout. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1180</div></div>
<div class="ttc" id="group___s_p_i_html_gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9"><div class="ttname"><a href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9">DL_SPI_BIT_ORDER_MSB_FIRST</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:236</div></div>
<div class="ttc" id="dl__common_8h_html"><div class="ttname"><a href="dl__common_8h.html">dl_common.h</a></div><div class="ttdoc">DriverLib Common APIs. </div></div>
<div class="ttc" id="group___s_p_i_html_gaff618299ef6569927676f5e6ca6a1922"><div class="ttname"><a href="group___s_p_i.html#gaff618299ef6569927676f5e6ca6a1922">DL_SPI_setParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setParity(SPI_Regs *spi, DL_SPI_PARITY parity)</div><div class="ttdoc">Sets the parity configuration used for transactions. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:710</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2">DL_SPI_DATA_SIZE_15</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:266</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA0</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:215</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89">DL_SPI_CLOCK_DIVIDE_RATIO_2</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:349</div></div>
<div class="ttc" id="group___s_p_i_html_gadf3c638f0e8aaa977f819be8a30d04ca"><div class="ttname"><a href="group___s_p_i.html#gadf3c638f0e8aaa977f819be8a30d04ca">DL_SPI_enableTransmitParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableTransmitParity(SPI_Regs *spi)</div><div class="ttdoc">Enables transmit parity. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:788</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e">DL_SPI_CLOCK_DIVIDE_RATIO_7</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:359</div></div>
<div class="ttc" id="group___s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec"><div class="ttname"><a href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec">DL_SPI_CHIP_SELECT_0</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:274</div></div>
<div class="ttc" id="group___s_p_i_html_ga750d9c1fcb11d51008a1b760e741f38e"><div class="ttname"><a href="group___s_p_i.html#ga750d9c1fcb11d51008a1b760e741f38e">DL_SPI_disablePower</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disablePower(SPI_Regs *spi)</div><div class="ttdoc">Disables the Peripheral Write Enable (PWREN) register for the SPI. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:508</div></div>
<div class="ttc" id="group___s_p_i_html_ga95f58fa6481f1096caf19b5bde02a721"><div class="ttname"><a href="group___s_p_i.html#ga95f58fa6481f1096caf19b5bde02a721">DL_SPI_enableLoopbackMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableLoopbackMode(SPI_Regs *spi)</div><div class="ttdoc">Enables loopback mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:958</div></div>
<div class="ttc" id="group___s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e"><div class="ttname"><a href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e">DL_SPI_CLOCK_BUSCLK</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:367</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA1</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:218</div></div>
<div class="ttc" id="group___s_p_i_html_gaf3476eca47770d35f187b5c04e60b632"><div class="ttname"><a href="group___s_p_i.html#gaf3476eca47770d35f187b5c04e60b632">DL_SPI_drainRXFIFO16</a></div><div class="ttdeci">uint32_t DL_SPI_drainRXFIFO16(const SPI_Regs *spi, uint16_t *buffer, uint32_t maxCount)</div><div class="ttdoc">Read all available data out of the RX FIFO using 16 bit access. </div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0">DL_SPI_DATA_SIZE_6</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:248</div></div>
<div class="ttc" id="group___s_p_i_html_ga6004442fbd29c2ed4cb07a7ad16e140b"><div class="ttname"><a href="group___s_p_i.html#ga6004442fbd29c2ed4cb07a7ad16e140b">DL_SPI_getMode</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_MODE DL_SPI_getMode(const SPI_Regs *spi)</div><div class="ttdoc">Get the current mode for the SPI (controller/peripheral) </div><div class="ttdef"><b>Definition:</b> dl_spi.h:912</div></div>
<div class="ttc" id="group___s_p_i_html_gadd62074cdf1d5c54262a99c20b233421"><div class="ttname"><a href="group___s_p_i.html#gadd62074cdf1d5c54262a99c20b233421">DL_SPI_transmitData16</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_transmitData16(SPI_Regs *spi, uint16_t data)</div><div class="ttdoc">Writes 16-bit data into the TX FIFO for transmit. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1514</div></div>
<div class="ttc" id="group___s_p_i_html_ga5c4a7b9791ecca17d0271fe7ecf0395b"><div class="ttname"><a href="group___s_p_i.html#ga5c4a7b9791ecca17d0271fe7ecf0395b">DL_SPI_getParity</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_PARITY DL_SPI_getParity(const SPI_Regs *spi)</div><div class="ttdoc">Get the current receive and transmit parity configuration. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:725</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1">DL_SPI_IIDX_PARITY_ERROR</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:339</div></div>
<div class="ttc" id="group___s_p_i_html_gabe8d63c06cb83e51b8f0859cbeca8fd8"><div class="ttname"><a href="group___s_p_i.html#gabe8d63c06cb83e51b8f0859cbeca8fd8">DL_SPI_getEnabledInterruptStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledInterruptStatus(const SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Check interrupt flag of enabled SPI interrupts. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1677</div></div>
<div class="ttc" id="group___s_p_i_html_gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea"><div class="ttname"><a href="group___s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea">DL_SPI_BIT_ORDER_LSB_FIRST</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:238</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191">DL_SPI_IIDX_TX_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:325</div></div>
<div class="ttc" id="group___s_p_i_html_gab8110072434861d79f3b125c14b97327"><div class="ttname"><a href="group___s_p_i.html#gab8110072434861d79f3b125c14b97327">DL_SPI_getPeripheralReceiveTimeout</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getPeripheralReceiveTimeout(const SPI_Regs *spi)</div><div class="ttdoc">Get peripheral receive timeout. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1199</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026">DL_SPI_DATA_SIZE_9</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:254</div></div>
<div class="ttc" id="group___s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd"><div class="ttname"><a href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd">DL_SPI_CHIP_SELECT_NONE</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:282</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA0</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:209</div></div>
<div class="ttc" id="group___s_p_i_html_gaa747ac1ef89a31a25f59edd36e7434b1"><div class="ttname"><a href="group___s_p_i.html#gaa747ac1ef89a31a25f59edd36e7434b1">DL_SPI_transmitDataCheck8</a></div><div class="ttdeci">bool DL_SPI_transmitDataCheck8(SPI_Regs *spi, uint8_t data)</div><div class="ttdoc">Checks the TX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="group___s_p_i_html_ga773029828a0b68cdff80d13e1fda363b"><div class="ttname"><a href="group___s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a></div><div class="ttdeci">DL_SPI_PARITY</div><div class="ttdef"><b>Definition:</b> dl_spi.h:182</div></div>
<div class="ttc" id="group___s_p_i_html_ga18c0f490973a924325b5e99e9efd9033"><div class="ttname"><a href="group___s_p_i.html#ga18c0f490973a924325b5e99e9efd9033">DL_SPI_isBusy</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isBusy(const SPI_Regs *spi)</div><div class="ttdoc">Checks if the SPI is busy transmitting. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:627</div></div>
<div class="ttc" id="group___s_p_i_html_ga0a86c2fb7c36d466076b497af09b18e5"><div class="ttname"><a href="group___s_p_i.html#ga0a86c2fb7c36d466076b497af09b18e5">DL_SPI_enableInterrupt</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableInterrupt(SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Enable SPI interrupts. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1622</div></div>
<div class="ttc" id="group___s_p_i_html_gac5b7531f268fb581f2f3117bd08eb4a0"><div class="ttname"><a href="group___s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a></div><div class="ttdeci">DL_SPI_CHIP_SELECT</div><div class="ttdef"><b>Definition:</b> dl_spi.h:272</div></div>
<div class="ttc" id="group___s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02"><div class="ttname"><a href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02">DL_SPI_RX_FIFO_LEVEL_1_4_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:310</div></div>
<div class="ttc" id="group___s_p_i_html_gafcd3c71425a2848f31ed24f325c6e403"><div class="ttname"><a href="group___s_p_i.html#gafcd3c71425a2848f31ed24f325c6e403">DL_SPI_getRawDMATransmitEventStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getRawDMATransmitEventStatus(const SPI_Regs *spi)</div><div class="ttdoc">Check interrupt flag of any SPI interrupt for DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2296</div></div>
<div class="ttc" id="group___s_p_i_html_gaed7d1780e6dbf7b1429c4add272accdf"><div class="ttname"><a href="group___s_p_i.html#gaed7d1780e6dbf7b1429c4add272accdf">DL_SPI_receiveDataCheck8</a></div><div class="ttdeci">bool DL_SPI_receiveDataCheck8(const SPI_Regs *spi, uint8_t *buffer)</div><div class="ttdoc">Checks the RX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a50ed3441345c0040224a1d27e7ee90ce"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a50ed3441345c0040224a1d27e7ee90ce">DL_SPI_backupConfig::interruptMask1</a></div><div class="ttdeci">uint32_t interruptMask1</div><div class="ttdef"><b>Definition:</b> dl_spi.h:458</div></div>
<div class="ttc" id="group___s_p_i_html_ga7af3ac6f55af2348e02d16d5c67e1b29"><div class="ttname"><a href="group___s_p_i.html#ga7af3ac6f55af2348e02d16d5c67e1b29">DL_SPI_fillTXFIFO32</a></div><div class="ttdeci">uint32_t DL_SPI_fillTXFIFO32(SPI_Regs *spi, const uint32_t *buffer, uint32_t count)</div><div class="ttdoc">Fill the TX FIFO using 32 bit access. </div></div>
<div class="ttc" id="group___s_p_i_html_ga0a40961940d940325e1b41ead149a843"><div class="ttname"><a href="group___s_p_i.html#ga0a40961940d940325e1b41ead149a843">DL_SPI_enable</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enable(SPI_Regs *spi)</div><div class="ttdoc">Enable the SPI peripheral. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:567</div></div>
<div class="ttc" id="group___s_p_i_html_gad1ba6608163cf3db3f01ef92acfc605e"><div class="ttname"><a href="group___s_p_i.html#gad1ba6608163cf3db3f01ef92acfc605e">DL_SPI_isLoopbackModeEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isLoopbackModeEnabled(const SPI_Regs *spi)</div><div class="ttdoc">Checks if the loopback mode is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:986</div></div>
<div class="ttc" id="group___s_p_i_html_ga6042d86a27dc1f0ac793a6b14c19d60f"><div class="ttname"><a href="group___s_p_i.html#ga6042d86a27dc1f0ac793a6b14c19d60f">DL_SPI_receiveDataBlocking8</a></div><div class="ttdeci">uint8_t DL_SPI_receiveDataBlocking8(const SPI_Regs *spi)</div><div class="ttdoc">Blocks to ensure receive is ready before reading data. </div></div>
<div class="ttc" id="group___s_p_i_html_gace909483aab21f028a68e76f11b03a04"><div class="ttname"><a href="group___s_p_i.html#gace909483aab21f028a68e76f11b03a04">DL_SPI_getBitOrder</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_BIT_ORDER DL_SPI_getBitOrder(const SPI_Regs *spi)</div><div class="ttdoc">Get the current bit order used for transfers. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:943</div></div>
<div class="ttc" id="group___s_p_i_html_ga717ecfe8b54b8135b448419d25659d01"><div class="ttname"><a href="group___s_p_i.html#ga717ecfe8b54b8135b448419d25659d01">DL_SPI_receiveData32</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_receiveData32(const SPI_Regs *spi)</div><div class="ttdoc">Reads 32-bit data from the RX FIFO. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1609</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40">DL_SPI_IIDX_RX_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:334</div></div>
<div class="ttc" id="group___s_p_i_html_ga251d33c1951365dad8e4850bfe49bcc7"><div class="ttname"><a href="group___s_p_i.html#ga251d33c1951365dad8e4850bfe49bcc7">DL_SPI_enablePower</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enablePower(SPI_Regs *spi)</div><div class="ttdoc">Enables the Peripheral Write Enable (PWREN) register for the SPI. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:492</div></div>
<div class="ttc" id="group___s_p_i_html_ga5a49cffcc93cd7f5f28691656084aa35"><div class="ttname"><a href="group___s_p_i.html#ga5a49cffcc93cd7f5f28691656084aa35">DL_SPI_transmitDataBlocking8</a></div><div class="ttdeci">void DL_SPI_transmitDataBlocking8(SPI_Regs *spi, uint8_t data)</div><div class="ttdoc">Blocks to ensure transmit is ready before sending data. </div></div>
<div class="ttc" id="group___s_p_i_html_gac76266ff3cef7b9efe539a338ab6763e"><div class="ttname"><a href="group___s_p_i.html#gac76266ff3cef7b9efe539a338ab6763e">DL_SPI_getEnabledDMATransmitEventStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledDMATransmitEventStatus(const SPI_Regs *spi)</div><div class="ttdoc">Check interrupt flag of enabled SPI interrupt for DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2252</div></div>
<div class="ttc" id="group___s_p_i_html_gacadd49262d90984a5c6ff8aec05762f8"><div class="ttname"><a href="group___s_p_i.html#gacadd49262d90984a5c6ff8aec05762f8">DL_SPI_CLOCK</a></div><div class="ttdeci">DL_SPI_CLOCK</div><div class="ttdef"><b>Definition:</b> dl_spi.h:365</div></div>
<div class="ttc" id="group___s_p_i_html_gabefe2e5c8312d0e85359f7c6061e69ce"><div class="ttname"><a href="group___s_p_i.html#gabefe2e5c8312d0e85359f7c6061e69ce">DL_SPI_isReceiveParityEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isReceiveParityEnabled(const SPI_Regs *spi)</div><div class="ttdoc">Checks if receive parity is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:773</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3">DL_SPI_IIDX_TX_UNDERFLOW</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:336</div></div>
<div class="ttc" id="group___s_p_i_html_gaa5561e3632fa0de4f0d2637a4a59bfb9"><div class="ttname"><a href="group___s_p_i.html#gaa5561e3632fa0de4f0d2637a4a59bfb9">DL_SPI_getPendingInterrupt</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_IIDX DL_SPI_getPendingInterrupt(const SPI_Regs *spi)</div><div class="ttdoc">Get highest priority pending SPI interrupt. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1716</div></div>
<div class="ttc" id="group___s_p_i_html_ga6427aead1f56189686c9b3fc295624bf"><div class="ttname"><a href="group___s_p_i.html#ga6427aead1f56189686c9b3fc295624bf">DL_SPI_isPeripheralAlignDataOnChipSelectEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isPeripheralAlignDataOnChipSelectEnabled(const SPI_Regs *spi)</div><div class="ttdoc">Checks if data alignment on chip select for peripherals is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1075</div></div>
<div class="ttc" id="group___s_p_i_html_ga10784e1384b10451ec0d6d732f2b70d4"><div class="ttname"><a href="group___s_p_i.html#ga10784e1384b10451ec0d6d732f2b70d4">DL_SPI_getFrameFormat</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_FRAME_FORMAT DL_SPI_getFrameFormat(const SPI_Regs *spi)</div><div class="ttdoc">Get the frame format configuration. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:851</div></div>
<div class="ttc" id="struct_d_l___s_p_i___clock_config_html"><div class="ttname"><a href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a></div><div class="ttdoc">Configuration struct for DL_SPI_setClockConfig. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:410</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e">DL_SPI_DATA_SIZE_16</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:268</div></div>
<div class="ttc" id="group___s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39"><div class="ttname"><a href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39">DL_SPI_TX_FIFO_LEVEL_1_4_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:292</div></div>
<div class="ttc" id="group___s_p_i_html_ga69517779fd6a6dc63b7035a382afe938"><div class="ttname"><a href="group___s_p_i.html#ga69517779fd6a6dc63b7035a382afe938">DL_SPI_setDelayedSampling</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setDelayedSampling(SPI_Regs *spi, uint32_t delay)</div><div class="ttdoc">Set the delay sampling. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1356</div></div>
<div class="ttc" id="group___s_p_i_html_gac94abca28d5be6a6e8ef3587012b6071"><div class="ttname"><a href="group___s_p_i.html#gac94abca28d5be6a6e8ef3587012b6071">DL_SPI_receiveData16</a></div><div class="ttdeci">__STATIC_INLINE uint16_t DL_SPI_receiveData16(const SPI_Regs *spi)</div><div class="ttdoc">Reads 16-bit data from the RX FIFO. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1582</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a4784e49cfdbce924d81263082e8805f2"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a4784e49cfdbce924d81263082e8805f2">DL_SPI_backupConfig::interruptFifoLevelSelectWord</a></div><div class="ttdeci">uint32_t interruptFifoLevelSelectWord</div><div class="ttdef"><b>Definition:</b> dl_spi.h:450</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd">DL_SPI_DATA_SIZE_13</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:262</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7">DL_SPI_CLOCK_DIVIDE_RATIO_6</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:357</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a924270533d40920244bf9d10ea01b80f"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a924270533d40920244bf9d10ea01b80f">DL_SPI_backupConfig::interruptMask2</a></div><div class="ttdeci">uint32_t interruptMask2</div><div class="ttdef"><b>Definition:</b> dl_spi.h:462</div></div>
<div class="ttc" id="group___s_p_i_html_ga19bfcce992f283ee00bddb23bf50d18a"><div class="ttname"><a href="group___s_p_i.html#ga19bfcce992f283ee00bddb23bf50d18a">DL_SPI_enableDMAReceiveEvent</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableDMAReceiveEvent(SPI_Regs *spi, uint32_t interrupt)</div><div class="ttdoc">Enable SPI interrupt for triggering the DMA receive event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2106</div></div>
<div class="ttc" id="group___s_p_i_html_ga5c0965ede169729e0671efefc86039b4"><div class="ttname"><a href="group___s_p_i.html#ga5c0965ede169729e0671efefc86039b4">DL_SPI_getRXFIFOThreshold</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_RX_FIFO_LEVEL DL_SPI_getRXFIFOThreshold(const SPI_Regs *spi)</div><div class="ttdoc">Get the RX FIFO interrupt threshold level. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1434</div></div>
<div class="ttc" id="group___s_p_i_html_ga15208bcdee85c9fdd007a85e761a4843"><div class="ttname"><a href="group___s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">DL_SPI_TX_FIFO_LEVEL</a></div><div class="ttdeci">DL_SPI_TX_FIFO_LEVEL</div><div class="ttdef"><b>Definition:</b> dl_spi.h:286</div></div>
<div class="ttc" id="group___s_p_i_html_ga06925b84fe07eb69a8e1f23ab30d80da"><div class="ttname"><a href="group___s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a></div><div class="ttdeci">DL_SPI_DATA_SIZE</div><div class="ttdef"><b>Definition:</b> dl_spi.h:242</div></div>
<div class="ttc" id="group___s_p_i_html_gga4edac7e2fad897c33fddb539363eabdda4376892f01b53c8ea6f16c40bb86e391"><div class="ttname"><a href="group___s_p_i.html#gga4edac7e2fad897c33fddb539363eabdda4376892f01b53c8ea6f16c40bb86e391">DL_SPI_DMA_IIDX_TX_TRIGGER</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:156</div></div>
<div class="ttc" id="group___s_p_i_html_ga4881e1a2ac73d62c56314387df91437f"><div class="ttname"><a href="group___s_p_i.html#ga4881e1a2ac73d62c56314387df91437f">DL_SPI_enableReceiveParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableReceiveParity(SPI_Regs *spi)</div><div class="ttdoc">Enables receive parity. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:743</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_adec8012340576f0d2c6b6e8900f4b973"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#adec8012340576f0d2c6b6e8900f4b973">DL_SPI_backupConfig::interruptMask0</a></div><div class="ttdeci">uint32_t interruptMask0</div><div class="ttdef"><b>Definition:</b> dl_spi.h:454</div></div>
<div class="ttc" id="group___s_p_i_html_ga477925103d4cf5e813b3dd322a94e491"><div class="ttname"><a href="group___s_p_i.html#ga477925103d4cf5e813b3dd322a94e491">DL_SPI_disablePeripheralDataOutput</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disablePeripheralDataOutput(SPI_Regs *spi)</div><div class="ttdoc">Disables peripheral data output. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1322</div></div>
<div class="ttc" id="group___s_p_i_html_gab5d9c38bb4fa37d93aaa0e67eb22b7ae"><div class="ttname"><a href="group___s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a></div><div class="ttdeci">DL_SPI_MODE</div><div class="ttdef"><b>Definition:</b> dl_spi.h:226</div></div>
<div class="ttc" id="group___s_p_i_html_ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f"><div class="ttname"><a href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f">DL_SPI_MODE_CONTROLLER</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:228</div></div>
<div class="ttc" id="group___s_p_i_html_ga03ed3e347e596e8f3a043b8cc807f0ac"><div class="ttname"><a href="group___s_p_i.html#ga03ed3e347e596e8f3a043b8cc807f0ac">DL_SPI_enableDMATransmitEvent</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enableDMATransmitEvent(SPI_Regs *spi)</div><div class="ttdoc">Enable SPI interrupt for triggering the DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2125</div></div>
<div class="ttc" id="group___s_p_i_html_ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe"><div class="ttname"><a href="group___s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe">DL_SPI_MODE_PERIPHERAL</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:230</div></div>
<div class="ttc" id="group___s_p_i_html_ga5eaef8ef8e93903687af3edd8b3684e5"><div class="ttname"><a href="group___s_p_i.html#ga5eaef8ef8e93903687af3edd8b3684e5">DL_SPI_CLOCK_DIVIDE_RATIO</a></div><div class="ttdeci">DL_SPI_CLOCK_DIVIDE_RATIO</div><div class="ttdef"><b>Definition:</b> dl_spi.h:345</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_a1ad9c791a34c49df83ee4da03357b3dd"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#a1ad9c791a34c49df83ee4da03357b3dd">DL_SPI_Config::dataSize</a></div><div class="ttdeci">DL_SPI_DATA_SIZE dataSize</div><div class="ttdef"><b>Definition:</b> dl_spi.h:394</div></div>
<div class="ttc" id="group___s_p_i_html_ga0ccfdddda9f493d31a7886b93fe97ffd"><div class="ttname"><a href="group___s_p_i.html#ga0ccfdddda9f493d31a7886b93fe97ffd">DL_SPI_transmitDataCheck16</a></div><div class="ttdeci">bool DL_SPI_transmitDataCheck16(SPI_Regs *spi, uint16_t data)</div><div class="ttdoc">Checks the TX FIFO before trying to transmit data. </div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_a130e352beadaf8c81348623d4047c6c4"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#a130e352beadaf8c81348623d4047c6c4">DL_SPI_Config::bitOrder</a></div><div class="ttdeci">DL_SPI_BIT_ORDER bitOrder</div><div class="ttdef"><b>Definition:</b> dl_spi.h:397</div></div>
<div class="ttc" id="group___s_p_i_html_gafe32a2370e84eb7db0673e2affd338aa"><div class="ttname"><a href="group___s_p_i.html#gafe32a2370e84eb7db0673e2affd338aa">DL_SPI_disablePacking</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disablePacking(SPI_Regs *spi)</div><div class="ttdoc">Disables packing feature. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1108</div></div>
<div class="ttc" id="group___s_p_i_html_ggac662dc4ffc6d7fbd2c8059f9d978f0f6a9c8fe591502b5d60b8c0a464331f1624"><div class="ttname"><a href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6a9c8fe591502b5d60b8c0a464331f1624">DL_SPI_DMA_IIDX_RX_TRIGGER</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:148</div></div>
<div class="ttc" id="group___s_p_i_html_gadeab493584934784e399b486d8d706d6"><div class="ttname"><a href="group___s_p_i.html#gadeab493584934784e399b486d8d706d6">DL_SPI_enablePeripheralDataOutput</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enablePeripheralDataOutput(SPI_Regs *spi)</div><div class="ttdoc">Enables peripheral data output. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1306</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_a01a39a0ca021fc4ebe46e8a020092330"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#a01a39a0ca021fc4ebe46e8a020092330">DL_SPI_Config::frameFormat</a></div><div class="ttdeci">DL_SPI_FRAME_FORMAT frameFormat</div><div class="ttdef"><b>Definition:</b> dl_spi.h:385</div></div>
<div class="ttc" id="group___s_p_i_html_ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9"><div class="ttname"><a href="group___s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9">DL_SPI_CLOCK_LFCLK</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:371</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7">DL_SPI_FRAME_FORMAT_TI_SYNC</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:222</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5">DL_SPI_IIDX_DMA_DONE_TX</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:317</div></div>
<div class="ttc" id="group___s_p_i_html_ga93e856d5f712743ea02f133d3292c5ea"><div class="ttname"><a href="group___s_p_i.html#ga93e856d5f712743ea02f133d3292c5ea">DL_SPI_fillTXFIFO16</a></div><div class="ttdeci">uint32_t DL_SPI_fillTXFIFO16(SPI_Regs *spi, const uint16_t *buffer, uint32_t count)</div><div class="ttdoc">Fill the TX FIFO using 16 bit access. </div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb">DL_SPI_DATA_SIZE_5</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:246</div></div>
<div class="ttc" id="group___s_p_i_html_ga970ffa57f3c30c27b6219db984ae4dd8"><div class="ttname"><a href="group___s_p_i.html#ga970ffa57f3c30c27b6219db984ae4dd8">DL_SPI_getEnabledInterrupts</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledInterrupts(const SPI_Regs *spi, uint32_t interruptMask)</div><div class="ttdoc">Check which SPI interrupts are enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1654</div></div>
<div class="ttc" id="group___s_p_i_html_ga6adff0a4426d68ec4460498076edd045"><div class="ttname"><a href="group___s_p_i.html#ga6adff0a4426d68ec4460498076edd045">DL_SPI_transmitDataBlocking16</a></div><div class="ttdeci">void DL_SPI_transmitDataBlocking16(SPI_Regs *spi, uint16_t data)</div><div class="ttdoc">Blocks to ensure transmit is ready before sending data. </div></div>
<div class="ttc" id="group___s_p_i_html_ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8"><div class="ttname"><a href="group___s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8">DL_SPI_CHIP_SELECT_1</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:276</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_a4f98fe7f75a85732c6ddb908b640038e"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#a4f98fe7f75a85732c6ddb908b640038e">DL_SPI_backupConfig::backupRdy</a></div><div class="ttdeci">bool backupRdy</div><div class="ttdef"><b>Definition:</b> dl_spi.h:466</div></div>
<div class="ttc" id="group___s_p_i_html_ga77eb49fb26f889729b483357839ea907"><div class="ttname"><a href="group___s_p_i.html#ga77eb49fb26f889729b483357839ea907">DL_SPI_disableDMATransmitEvent</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableDMATransmitEvent(SPI_Regs *spi)</div><div class="ttdoc">Disables SPI interrupt from triggering the DMA transmit event. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2162</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA1</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:205</div></div>
<div class="ttc" id="group___s_p_i_html_gabb7227ea45c66da923fc1dd644f27122"><div class="ttname"><a href="group___s_p_i.html#gabb7227ea45c66da923fc1dd644f27122">DL_SPI_setDataSize</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setDataSize(SPI_Regs *spi, DL_SPI_DATA_SIZE dataSize)</div><div class="ttdoc">Set the size for transfers. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:868</div></div>
<div class="ttc" id="group___s_p_i_html_ga4bcdc016db3fa393f09bd17e624856fd"><div class="ttname"><a href="group___s_p_i.html#ga4bcdc016db3fa393f09bd17e624856fd">DL_SPI_receiveDataBlocking16</a></div><div class="ttdeci">uint16_t DL_SPI_receiveDataBlocking16(const SPI_Regs *spi)</div><div class="ttdoc">Blocks to ensure receive is ready before reading data. </div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_af141455349f29ba827afbb28e2083e68"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#af141455349f29ba827afbb28e2083e68">DL_SPI_backupConfig::controlWord1</a></div><div class="ttdeci">uint32_t controlWord1</div><div class="ttdef"><b>Definition:</b> dl_spi.h:435</div></div>
<div class="ttc" id="group___s_p_i_html_ga8ec87dd4175e15a2987824d2a3e172ce"><div class="ttname"><a href="group___s_p_i.html#ga8ec87dd4175e15a2987824d2a3e172ce">DL_SPI_isRXFIFOFull</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isRXFIFOFull(const SPI_Regs *spi)</div><div class="ttdoc">Checks if the RX FIFO is full. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:687</div></div>
<div class="ttc" id="group___s_p_i_html_ga49d8de0e6e9fe919c8879e9ec8256359"><div class="ttname"><a href="group___s_p_i.html#ga49d8de0e6e9fe919c8879e9ec8256359">DL_SPI_setChipSelect</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setChipSelect(SPI_Regs *spi, DL_SPI_CHIP_SELECT chipSelect)</div><div class="ttdoc">Set chip select used for controller or peripheral mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1142</div></div>
<div class="ttc" id="group___s_p_i_html_gaea8f2bccfe6a5d794262a9b6820c8275"><div class="ttname"><a href="group___s_p_i.html#gaea8f2bccfe6a5d794262a9b6820c8275">DL_SPI_transmitData32</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_transmitData32(SPI_Regs *spi, uint32_t data)</div><div class="ttdoc">Writes 32-bit data into the TX FIFO for transmit. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1540</div></div>
<div class="ttc" id="group___s_p_i_html_gaff81d2cfa6dbfaf0df1c002f793f204a"><div class="ttname"><a href="group___s_p_i.html#gaff81d2cfa6dbfaf0df1c002f793f204a">DL_SPI_getControllerCommandDataModeConfig</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getControllerCommandDataModeConfig(const SPI_Regs *spi)</div><div class="ttdoc">Get the command/data mode configuration. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1249</div></div>
<div class="ttc" id="group___s_p_i_html_ga0a5a5107f72c4dc7788d0750f4b0c169"><div class="ttname"><a href="group___s_p_i.html#ga0a5a5107f72c4dc7788d0750f4b0c169">DL_SPI_isPackingEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isPackingEnabled(const SPI_Regs *spi)</div><div class="ttdoc">Checks if packing feature is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1123</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351">DL_SPI_IIDX_RX_TIMEOUT</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:331</div></div>
<div class="ttc" id="group___s_p_i_html_ga9d6329786f3972f228b324b03c2f649e"><div class="ttname"><a href="group___s_p_i.html#ga9d6329786f3972f228b324b03c2f649e">DL_SPI_getDataSize</a></div><div class="ttdeci">__STATIC_INLINE DL_SPI_DATA_SIZE DL_SPI_getDataSize(const SPI_Regs *spi)</div><div class="ttdoc">Get the configured size for transfers. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:883</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786">DL_SPI_DATA_SIZE_4</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:244</div></div>
<div class="ttc" id="group___s_p_i_html_ga1778f795709b41d93eb1408b279e1bd1"><div class="ttname"><a href="group___s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a></div><div class="ttdeci">DL_SPI_FRAME_FORMAT</div><div class="ttdef"><b>Definition:</b> dl_spi.h:194</div></div>
<div class="ttc" id="group___s_p_i_html_gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0"><div class="ttname"><a href="group___s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0">DL_SPI_IIDX_DMA_DONE_RX</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:319</div></div>
<div class="ttc" id="group___s_p_i_html_ggac662dc4ffc6d7fbd2c8059f9d978f0f6ad5d4be77f142e7e0296984024f532cb4"><div class="ttname"><a href="group___s_p_i.html#ggac662dc4ffc6d7fbd2c8059f9d978f0f6ad5d4be77f142e7e0296984024f532cb4">DL_SPI_DMA_IIDX_RX_TIMEOUT_TRIGGER</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:150</div></div>
<div class="ttc" id="group___s_p_i_html_gac5d4d2f49631235e03bd43133b31892a"><div class="ttname"><a href="group___s_p_i.html#gac5d4d2f49631235e03bd43133b31892a">DL_SPI_getEnabledDMATransmitEvent</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DL_SPI_getEnabledDMATransmitEvent(const SPI_Regs *spi)</div><div class="ttdoc">Check if SPI interrupt for DMA transmit event is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:2203</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b">DL_SPI_DATA_SIZE_10</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:256</div></div>
<div class="ttc" id="group___s_p_i_html_ga1636bbb8fd41d76c6d9514306477e914"><div class="ttname"><a href="group___s_p_i.html#ga1636bbb8fd41d76c6d9514306477e914">DL_SPI_drainRXFIFO8</a></div><div class="ttdeci">uint32_t DL_SPI_drainRXFIFO8(const SPI_Regs *spi, uint8_t *buffer, uint32_t maxCount)</div><div class="ttdoc">Read all available data out of the RX FIFO using 8 bit access. </div></div>
<div class="ttc" id="group___s_p_i_html_ga12b8798df3c18c5065d9eb86c568ee6b"><div class="ttname"><a href="group___s_p_i.html#ga12b8798df3c18c5065d9eb86c568ee6b">DL_SPI_reset</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_reset(SPI_Regs *spi)</div><div class="ttdoc">Resets spi peripheral. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:540</div></div>
<div class="ttc" id="group___s_p_i_html_ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124"><div class="ttname"><a href="group___s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124">DL_SPI_RX_FIFO_LEVEL_FULL</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:304</div></div>
<div class="ttc" id="group___s_p_i_html_gad6acfb31a26f9d040539205f7e5a5506"><div class="ttname"><a href="group___s_p_i.html#gad6acfb31a26f9d040539205f7e5a5506">DL_SPI_isPeripheralDataOutputEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isPeripheralDataOutputEnabled(const SPI_Regs *spi)</div><div class="ttdoc">Checks if peripheral data output is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1339</div></div>
<div class="ttc" id="group___s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c"><div class="ttname"><a href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c">DL_SPI_TX_FIFO_LEVEL_1_2_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:290</div></div>
<div class="ttc" id="group___s_p_i_html_gada4a4222d9d346236330744ce648be80"><div class="ttname"><a href="group___s_p_i.html#gada4a4222d9d346236330744ce648be80">DL_SPI_disablePeripheralAlignDataOnChipSelect</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disablePeripheralAlignDataOnChipSelect(SPI_Regs *spi)</div><div class="ttdoc">Disables data alignment on chip select for peripherals. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1059</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA1</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:199</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77">DL_SPI_DATA_SIZE_14</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:264</div></div>
<div class="ttc" id="group___s_p_i_html_gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517"><div class="ttname"><a href="group___s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA0</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:202</div></div>
<div class="ttc" id="group___s_p_i_html_ga1db81249e51e1d7d083b1f08ac3c74f8"><div class="ttname"><a href="group___s_p_i.html#ga1db81249e51e1d7d083b1f08ac3c74f8">DL_SPI_transmitData8</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_transmitData8(SPI_Regs *spi, uint8_t data)</div><div class="ttdoc">Writes 8-bit data into the TX FIFO for transmit. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1494</div></div>
<div class="ttc" id="group___s_p_i_html_gad881d36c83db69c35fe1211e0c53920b"><div class="ttname"><a href="group___s_p_i.html#gad881d36c83db69c35fe1211e0c53920b">DL_SPI_disableTransmitParity</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disableTransmitParity(SPI_Regs *spi)</div><div class="ttdoc">Disables transmit parity. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:803</div></div>
<div class="ttc" id="group___s_p_i_html_ga09199015c560aefd53f38b724bf2377e"><div class="ttname"><a href="group___s_p_i.html#ga09199015c560aefd53f38b724bf2377e">DL_SPI_disable</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_disable(SPI_Regs *spi)</div><div class="ttdoc">Disable the SPI peripheral. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:592</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4">DL_SPI_CLOCK_DIVIDE_RATIO_8</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:361</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906">DL_SPI_DATA_SIZE_12</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:260</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_a11b3fa681115141e587e65c7f6f6c586"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#a11b3fa681115141e587e65c7f6f6c586">DL_SPI_Config::parity</a></div><div class="ttdeci">DL_SPI_PARITY parity</div><div class="ttdef"><b>Definition:</b> dl_spi.h:391</div></div>
<div class="ttc" id="group___s_p_i_html_gad1c1d31aeb86e180b4d617956b2b90b6"><div class="ttname"><a href="group___s_p_i.html#gad1c1d31aeb86e180b4d617956b2b90b6">DL_SPI_enablePacking</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enablePacking(SPI_Regs *spi)</div><div class="ttdoc">Enables packing feature. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1092</div></div>
<div class="ttc" id="struct_d_l___s_p_i___config_html_af4a7c7464cf67b34da6ab3a427538cd5"><div class="ttname"><a href="struct_d_l___s_p_i___config.html#af4a7c7464cf67b34da6ab3a427538cd5">DL_SPI_Config::mode</a></div><div class="ttdeci">DL_SPI_MODE mode</div><div class="ttdef"><b>Definition:</b> dl_spi.h:379</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644">DL_SPI_CLOCK_DIVIDE_RATIO_5</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:355</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2">DL_SPI_CLOCK_DIVIDE_RATIO_3</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:351</div></div>
<div class="ttc" id="group___s_p_i_html_gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7"><div class="ttname"><a href="group___s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7">DL_SPI_PARITY_NONE</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:190</div></div>
<div class="ttc" id="struct_d_l___s_p_i___clock_config_html_a4be6041f85196df8643ac8c3cff8a6ad"><div class="ttname"><a href="struct_d_l___s_p_i___clock_config.html#a4be6041f85196df8643ac8c3cff8a6ad">DL_SPI_ClockConfig::clockSel</a></div><div class="ttdeci">DL_SPI_CLOCK clockSel</div><div class="ttdef"><b>Definition:</b> dl_spi.h:412</div></div>
<div class="ttc" id="struct_d_l___s_p_i__backup_config_html_aa7148db60344351efe3f73af77cb6046"><div class="ttname"><a href="struct_d_l___s_p_i__backup_config.html#aa7148db60344351efe3f73af77cb6046">DL_SPI_backupConfig::divideRatio</a></div><div class="ttdeci">uint32_t divideRatio</div><div class="ttdef"><b>Definition:</b> dl_spi.h:445</div></div>
<div class="ttc" id="group___s_p_i_html_ga936e03e47bb826f48cde00b2490cb0df"><div class="ttname"><a href="group___s_p_i.html#ga936e03e47bb826f48cde00b2490cb0df">DL_SPI_isControllerCommandDataModeEnabled</a></div><div class="ttdeci">__STATIC_INLINE bool DL_SPI_isControllerCommandDataModeEnabled(const SPI_Regs *spi)</div><div class="ttdoc">Checks if command/data mode is enabled. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1290</div></div>
<div class="ttc" id="group___s_p_i_html_gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89"><div class="ttname"><a href="group___s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89">DL_SPI_DATA_SIZE_8</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:252</div></div>
<div class="ttc" id="group___s_p_i_html_ga1d5a7664cd307273cbcaf9da299b3b91"><div class="ttname"><a href="group___s_p_i.html#ga1d5a7664cd307273cbcaf9da299b3b91">DL_SPI_receiveDataBlocking32</a></div><div class="ttdeci">uint32_t DL_SPI_receiveDataBlocking32(const SPI_Regs *spi)</div><div class="ttdoc">Blocks to ensure receive is ready before reading data. </div></div>
<div class="ttc" id="group___s_p_i_html_ga95013d33706c0f408ea5059cfcdbdd6e"><div class="ttname"><a href="group___s_p_i.html#ga95013d33706c0f408ea5059cfcdbdd6e">DL_SPI_enablePeripheralAlignDataOnChipSelect</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_enablePeripheralAlignDataOnChipSelect(SPI_Regs *spi)</div><div class="ttdoc">Enables data alignment on chip select for peripherals. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:1043</div></div>
<div class="ttc" id="group___s_p_i_html_gabc50a08fe4900de16ca36f49bfd4d793"><div class="ttname"><a href="group___s_p_i.html#gabc50a08fe4900de16ca36f49bfd4d793">DL_SPI_getClockConfig</a></div><div class="ttdeci">void DL_SPI_getClockConfig(const SPI_Regs *spi, DL_SPI_ClockConfig *config)</div><div class="ttdoc">Get SPI source clock configuration. </div></div>
<div class="ttc" id="group___s_p_i_html_gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15"><div class="ttname"><a href="group___s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15">DL_SPI_TX_FIFO_LEVEL_EMPTY</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:294</div></div>
<div class="ttc" id="group___s_p_i_html_gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984"><div class="ttname"><a href="group___s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984">DL_SPI_CLOCK_DIVIDE_RATIO_1</a></div><div class="ttdef"><b>Definition:</b> dl_spi.h:347</div></div>
<div class="ttc" id="group___s_p_i_html_ga7d153fe0c2f28f8c4165c0bce4c895cf"><div class="ttname"><a href="group___s_p_i.html#ga7d153fe0c2f28f8c4165c0bce4c895cf">DL_SPI_setMode</a></div><div class="ttdeci">__STATIC_INLINE void DL_SPI_setMode(SPI_Regs *spi, DL_SPI_MODE mode)</div><div class="ttdoc">Set whether the device should be in controller/peripheral mode. </div><div class="ttdef"><b>Definition:</b> dl_spi.h:898</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
