# SPDX-License-Identifier: Apache-2.0
# Copyright (c) 2025 FlyDSL Project Contributors

"""Implicit-GEMM conv3d (FP8, CDNA4) on the ``fp8_gemm_8wave`` pipeline.

Only the A-operand loader is conv-specific: it computes im2col addresses into the
swizzled half-block LDS layout ``S2RLoader`` reads. B (weight) is a plain KTRSC
``(k, crs)`` matrix, so ``G2SLoader`` is reused verbatim.

x: (N, C, D, H, W) fp8 E4M3FN, weight: (K, C, T, R, S) fp8. Returns
(N, K, Do, Ho, Wo) bf16. No scales, no split-K. Requires ``c % 16 == 0``;
N-partial, K-partial and tiny-K shapes are handled via OOB/masked zeros.
"""

import functools
import os
import weakref

import torch

import flydsl.compiler as flyc
import flydsl.expr as fx
from flydsl._mlir.dialects import llvm
from flydsl.expr import arith, const_expr, range_constexpr
from flydsl.expr.rocdl.universal import make_buffer_ptr
from flydsl.expr.typing import Vector as Vec
from kernels.gemm.fp8_gemm_8wave import TiledMmaDriver
from kernels.gemm.fp8_gemm_utils import (
    G2SLoader,
    S2RLoader,
    compute_global_swizzle,
    make_fp8_buffer_tensor,
    swizzle_128,
    wait_barrier,
)


def _normalize_3(v):
    if isinstance(v, int):
        return (v, v, v)
    assert len(v) == 3, f"expected int or length-3 tuple, got {v!r}"
    return tuple(v)


def _global_ptr_from_addr(addr_i64, elem_ty, ref_tensor):
    """Reinterpret a raw i64 byte address as a global pointer to ``elem_ty``.

    Alignment is inherited from ``ref_tensor``'s iterator so the resulting
    ``!llvm.ptr`` keeps the tensor's guarantees.
    """
    alignment = fx.PointerType(fx.get_iter(ref_tensor).type).alignment
    ptr_ty = fx.PointerType.get(elem_ty=elem_ty, address_space=1, alignment=alignment)
    return fx.inttoptr(ptr_ty, addr_i64)


def _make_fp8_buffer_tensor_from_addr(addr_i64, fp8_ir_t, ref_buf_tensor):
    """Rebase an FP8 buffer tensor onto a raw i64 byte address.

    The 2 GB num_records bound ensures OOB-routed padding taps read zero.
    """
    BIG_ASYNC_NR = 0x80000000  # 2 GB
    g_ptr = _global_ptr_from_addr(addr_i64, fp8_ir_t, ref_buf_tensor)
    buf_ptr = make_buffer_ptr(g_ptr, num_records_bytes=BIG_ASYNC_NR)
    return fx.Tensor(fx.make_view(buf_ptr, fx.get_layout(ref_buf_tensor)))


_WEIGHT_FP8_CACHE = {}

C_ALIGN = 16


def _pad_channels(c):
    return (c + C_ALIGN - 1) // C_ALIGN * C_ALIGN


def _pad_c_dim(t, c, cp):
    return t if cp == c else torch.nn.functional.pad(t, (0, 0, 0, 0, 0, 0, 0, cp - c))


def _prep_weight_fp8(weight: torch.Tensor) -> torch.Tensor:
    """Reorder + cache the FP8 weight (KCTRS -> KTRSC) by source identity."""
    assert weight.dtype == torch.float8_e4m3fn, f"expected FP8 E4M3FN weight, got {weight.dtype}"
    key = id(weight)
    ent = _WEIGHT_FP8_CACHE.get(key)
    if ent is not None and ent[0]() is weight:
        return ent[1]
    c = weight.shape[1]
    wsrc = _pad_c_dim(weight, c, _pad_channels(c))
    out = wsrc.permute(0, 2, 3, 4, 1).contiguous().view(torch.int8).view(-1)
    _WEIGHT_FP8_CACHE[key] = (weakref.ref(weight), out)
    return out


# Rigid 8-wave GEMM design: 512 threads, BLOCK_M=BLOCK_N=256, BLOCK_K=128.
BLOCK_M = 256
BLOCK_N = 256
BLOCK_K = 128
WARP_SIZE = 64
N_WAVES = 8
BLOCK_THREADS = N_WAVES * WARP_SIZE  # 512

LDS_BLOCK_M = BLOCK_M // 2  # 128
LDS_BLOCK_N = BLOCK_N // 2  # 128
N_TILES_A = BLOCK_M // 64  # 4
N_TILES_B = BLOCK_N // 128  # 2
N_ACCUMS = N_TILES_A * N_TILES_B  # 8
N_LDS_STEPS_A = LDS_BLOCK_M // 64  # 2
N_LDS_STEPS_B = LDS_BLOCK_N // 64  # 2
N_LDS_ROUNDS = max(N_LDS_STEPS_A, N_LDS_STEPS_B)  # 2

# ---- Tiled fp8 NCDHW->NDHWC transpose (byte-native, no cast) ----
TR_TILE = 64
TR_VEC = 16  # 16 fp8 bytes per vectorized load/store
TR_THREADS = 256
TR_VPL = TR_TILE // TR_VEC  # vecs per LDS row
TR_ITERS = (TR_TILE * TR_TILE) // (TR_VEC * TR_THREADS)
TR_PAD = 16
TR_LDS_S = TR_TILE + TR_PAD


@functools.lru_cache(maxsize=64)
def compile_transpose_ncdhw_ndhwc_fp8(n, c, s):
    """Transpose flat fp8 (N, C, S) -> (N, S, C), S == D*H*W. Requires c%16==0, s%4==0."""
    assert c % TR_VEC == 0, f"fp8 transpose needs C % {TR_VEC} == 0, got C={c}"
    assert s % 4 == 0, f"fp8 transpose reads the input in dwords, needs s % 4 == 0, got s={s}"
    total_bytes = n * c * s
    grid_s = (s + TR_TILE - 1) // TR_TILE
    grid_c = (c + TR_TILE - 1) // TR_TILE
    u8 = fx.Uint8
    # >2 GB byte offsets overflow the i32 buffer offset; use raw i64 pointers instead.
    TR_BIG = total_bytes > 0x7FFFFFFF

    @flyc.kernel(known_block_size=[TR_THREADS, 1, 1])
    def transpose_kernel(out: fx.Tensor, inp: fx.Tensor):
        if const_expr(TR_BIG):
            in_base_addr = fx.Int64(fx.ptrtoint(fx.get_iter(inp)))
            out_base_addr = fx.Int64(fx.ptrtoint(fx.get_iter(out)))
        else:
            in_div = fx.logical_divide(
                fx.rocdl.make_buffer_tensor(inp, max_size=False, num_records_bytes=total_bytes),
                fx.make_layout(1, 1),
            )
            out_div = fx.logical_divide(
                fx.rocdl.make_buffer_tensor(out, max_size=False, num_records_bytes=total_bytes),
                fx.make_layout(1, 1),
            )
            tr_atom = fx.make_copy_atom(fx.rocdl.BufferCopy128b(), u8)
            tr_reg = fx.make_rmem_tensor(TR_VEC, u8)
        lds_alloc = fx.SharedAllocator(static=False)
        lds = lds_alloc.allocate(fx.Array[u8, TR_TILE * TR_LDS_S, 16]).peek()

        tid = fx.thread_idx.x
        s0 = fx.block_idx.x * TR_TILE
        c0 = fx.block_idx.y * TR_TILE
        nb = fx.block_idx.z
        in_base = nb * c * s
        out_base = nb * s * c

        # v16i8 is not a legal backend vector width, so move 16B chunks as dwordx4.
        def lds_store_i32x4(elem_offset, value_i32x4):
            ptr = (fx.recast_iter(u8, lds.ptr) + fx.Int32(elem_offset)).llvm_ptr
            llvm.StoreOp(value_i32x4, ptr, alignment=16)

        def lds_load_scalar(elem_offset):
            u8p = fx.recast_iter(u8, lds.ptr)
            return fx.ptr_load(u8p + fx.Int32(elem_offset), result_type=u8)

        # Read coalesced along contiguous S into LDS[c_local][s_local].
        for i in range_constexpr(TR_ITERS):
            lin = tid + i * TR_THREADS
            rc = lin // TR_VPL
            sv = (lin % TR_VPL) * TR_VEC
            cc = c0 + rc
            ss = s0 + sv
            valid = (cc < fx.Int64(c)) & (ss < fx.Int64(s))
            if const_expr(TR_BIG):
                # Clamp OOB coords to 0 so the raw load never dereferences past the tensor.
                cc_s = fx.Int64(arith.select(valid, fx.Int64(cc), fx.Int64(0)))
                ss_s = fx.Int64(arith.select(valid, fx.Int64(ss), fx.Int64(0)))
                addr = in_base_addr + (fx.Int64(nb) * fx.Int64(c) + fx.Int64(cc_s)) * fx.Int64(s) + fx.Int64(ss_s)
                ptr = _global_ptr_from_addr(addr, u8.ir_type, inp).llvm_ptr
                v = llvm.LoadOp(fx.Vector.make_type(4, fx.Int32), ptr, alignment=16).result
            else:
                # u8 elements, so the copy-atom offset is the byte offset directly.
                g = fx.Int32(in_base + cc * s + ss)
                safe = arith.select(valid, g, fx.Int32(0))
                fx.copy(tr_atom, fx.slice(in_div, (None, safe)), tr_reg)
                v = fx.memref_load_vec(tr_reg).bitcast(fx.Int32)  # v16u8 -> v4i32
            lds_store_i32x4(rc * TR_LDS_S + sv, v.ir_value() if hasattr(v, "ir_value") else v)

        llvm.InlineAsmOp(None, [], "s_waitcnt lgkmcnt(0)\n\ts_barrier", "", has_side_effects=True)

        # Read LDS transposed, store 16 contiguous channels per S along C as dwordx4.
        for i in range_constexpr(TR_ITERS):
            lin = tid + i * TR_THREADS
            rs = lin // TR_VPL
            cv = (lin % TR_VPL) * TR_VEC
            ss = s0 + rs
            cc = c0 + cv
            valid = (ss < fx.Int64(s)) & (cc < fx.Int64(c))
            if valid:
                scalars = [lds_load_scalar((cv + j) * TR_LDS_S + rs) for j in range_constexpr(TR_VEC)]
                packed_u8 = fx.Vector.from_elements(scalars, dtype=u8)
                if const_expr(TR_BIG):
                    packed = packed_u8.bitcast(fx.Int32)  # v16u8 -> v4i32
                    addr = out_base_addr + (fx.Int64(nb) * fx.Int64(s) + fx.Int64(ss)) * fx.Int64(c) + fx.Int64(cc)
                    ptr = _global_ptr_from_addr(addr, u8.ir_type, out).llvm_ptr
                    llvm.StoreOp(packed.ir_value() if hasattr(packed, "ir_value") else packed, ptr, alignment=16)
                else:
                    byte_off = out_base + ss * c + cc
                    fx.memref_store_vec(packed_u8, tr_reg)
                    fx.copy(tr_atom, tr_reg, fx.slice(out_div, (None, fx.Int32(byte_off))))

    @flyc.jit
    def launch(out: fx.Tensor, inp: fx.Tensor, stream: fx.Stream = fx.Stream(None)):
        transpose_kernel(out, inp).launch(grid=(grid_s, grid_c, n), block=(TR_THREADS, 1, 1), stream=stream)

    return launch


def _transpose_activation_fp8(x_fp8):
    """Fast tiled NCDHW->NDHWC fp8 transpose; falls back to torch for odd shapes."""
    n, c, d, h, w = x_fp8.shape
    s = d * h * w
    if not (x_fp8.is_contiguous() and c % TR_VEC == 0 and s % 4 == 0):
        return x_fp8.permute(0, 2, 3, 4, 1).contiguous().view(torch.int8).view(-1)
    out = torch.empty((n * s * c,), device=x_fp8.device, dtype=torch.int8)
    exe = compile_transpose_ncdhw_ndhwc_fp8(n, c, s)
    exe(
        flyc.from_torch_tensor(out),
        flyc.from_torch_tensor(x_fp8.view(torch.int8).view(-1)),
        torch.cuda.current_stream(),
    )
    return out


FP8_BYTES = 1


@functools.lru_cache(maxsize=256)
def compile_conv3d_implicit_fp8(n, c, d, h, width, k, kt, kh, kw, st, sh, sw, pt, ph, pw, has_bias=False, wgm=1):
    WGM = max(1, int(wgm))
    do = (d + 2 * pt - kt) // st + 1
    ho = (h + 2 * ph - kh) // sh + 1
    wo = (width + 2 * pw - kw) // sw + 1
    dhw = do * ho * wo
    hw_o = ho * wo
    npq = n * dhw
    crs = c * kt * kh * kw
    # K-partial: round the k-loop up to whole 128-wide tiles. The tail tile's columns in
    # [crs, crs_pad) are zeroed on A via the im2col mask and on B via a host zero-pad.
    # The 3-stage pipeline needs K_ITERS >= 2, so tiny-K is padded up to 2 tiles.
    crs_pad = max(2 * BLOCK_K, ((crs + BLOCK_K - 1) // BLOCK_K) * BLOCK_K)
    K_ITERS = crs_pad // BLOCK_K

    assert c % 16 == 0, f"FP8 needs C % 16 == 0, got C={c}"
    assert K_ITERS >= 2, f"pipeline needs crs_pad//128 >= 2, got {K_ITERS}"

    BIG_IN = (n * c * d * h * width) > 0x7FFFFFFF
    BIG_OUT = (n * k * do * ho * wo * 2) > 0x7FFFFFFF
    # When n == 1 the 4 accumulator rows a lane owns are contiguous in the output,
    # so one 4xbf16 store replaces four 16-bit stores. dhw % 4 == 0 keeps the
    # wave's row range 4-row-group aligned.
    _vec_store = (n == 1) and (dhw % 4 == 0) and (not BIG_OUT)
    temporal_only_fast = (
        kh == 1
        and kw == 1
        and st == 1
        and sh == 1
        and sw == 1
        and ph == 0
        and pw == 0
        and do == d
        and ho == h
        and wo == width
    )

    # A degenerate axis (size 1, no pad, stride 1, out==in) can never go out of bounds,
    # so skip its in_range check to trim VALU/cndmask pressure in the hot im2col path.
    need_t_check = not (kt == 1 and pt == 0 and st == 1 and do == d)
    need_h_check = not (kh == 1 and ph == 0 and sh == 1 and ho == h)
    need_w_check = not (kw == 1 and pw == 0 and sw == 1 and wo == width)

    grid_m = (npq + BLOCK_M - 1) // BLOCK_M
    grid_n = (k + BLOCK_N - 1) // BLOCK_N  # ceil: N-partial (k%256!=0) needs the tail n-tile

    a_lds_size = LDS_BLOCK_M * BLOCK_K  # 16384
    b_lds_size = LDS_BLOCK_N * BLOCK_K

    elem_ty = fx.Float8E4M3FN

    @fx.struct
    class SharedStorage:
        A_lds_cur_0: fx.Array[elem_ty, a_lds_size, 16]
        A_lds_cur_1: fx.Array[elem_ty, a_lds_size, 16]
        A_lds_next_0: fx.Array[elem_ty, a_lds_size, 16]
        A_lds_next_1: fx.Array[elem_ty, a_lds_size, 16]
        B_lds_cur_0: fx.Array[elem_ty, b_lds_size, 16]
        B_lds_cur_1: fx.Array[elem_ty, b_lds_size, 16]
        B_lds_next_0: fx.Array[elem_ty, b_lds_size, 16]
        B_lds_next_1: fx.Array[elem_ty, b_lds_size, 16]

    @flyc.kernel(known_block_size=[BLOCK_THREADS, 1, 1])
    def conv3d_implicit_fp8_kernel(y: fx.Tensor, x: fx.Tensor, weight: fx.Tensor, bias: fx.Tensor):
        f8_ir_t = elem_ty.ir_type
        # Sentinel offset for padded / OOB im2col taps; the hardware bounds check treats
        # it as unsigned, so it must exceed the BIG_IN resource's 2 GB num_records.
        # A value < 0x80000000 would be in-bounds there and read live data as padding.
        OOB_SENTINEL_ELEM = 0xF0000000

        y_div = fx.logical_divide(
            fx.rocdl.make_buffer_tensor(y, max_size=False, num_records_bytes=npq * k * 2),
            fx.make_layout(1, 1),
        )
        y_atom_1 = fx.make_copy_atom(fx.rocdl.BufferCopy16b(), fx.BFloat16)
        y_reg_1 = fx.make_rmem_tensor(1, fx.BFloat16)
        if const_expr(_vec_store):
            y_atom_4 = fx.make_copy_atom(fx.rocdl.BufferCopy64b(), fx.BFloat16)
            y_reg_4 = fx.make_rmem_tensor(4, fx.BFloat16)
        if const_expr(has_bias):
            bias_div = fx.logical_divide(
                fx.rocdl.make_buffer_tensor(bias, max_size=False, num_records_bytes=k * 4),
                fx.make_layout(1, 1),
            )
            bias_atom = fx.make_copy_atom(fx.rocdl.BufferCopy32b(), fx.Float32)
            bias_reg = fx.make_rmem_tensor(1, fx.Float32)

        x_buf = make_fp8_buffer_tensor(x, f8_ir_t)
        x_div = fx.logical_divide(x_buf, fx.make_layout(1, 1))
        w_buf = make_fp8_buffer_tensor(weight, f8_ir_t)
        b_div = fx.logical_divide(w_buf, fx.make_layout(1, 1))

        lds = fx.SharedAllocator().allocate(SharedStorage).peek()
        a_cur0 = lds.A_lds_cur_0
        a_cur1 = lds.A_lds_cur_1
        a_next0 = lds.A_lds_next_0
        a_next1 = lds.A_lds_next_1
        b_cur0 = lds.B_lds_cur_0
        b_cur1 = lds.B_lds_cur_1
        b_next0 = lds.B_lds_next_0
        b_next1 = lds.B_lds_next_1

        tid = fx.thread_idx.x
        lane_id = tid % WARP_SIZE
        wave_id = tid // WARP_SIZE
        wave_m = wave_id // 4
        wave_n = wave_id % 4
        if const_expr(WGM > 1):
            # Grouped-M L2-swizzle: visit WGM consecutive m-tiles across all n-tiles
            # before advancing, keeping the weight tile hot in L2. Mirrors the bf16 kernel.
            pid = fx.Int64(fx.block_idx.x) + fx.Int64(fx.block_idx.y) * fx.Int64(grid_m)
            blocks_per_group = fx.Int64(WGM * grid_n)
            group_id = pid // blocks_per_group
            first_m = group_id * fx.Int64(WGM)
            group_rows = fx.Int64(grid_m) - first_m
            group_rows = fx.Int64(arith.select(group_rows < fx.Int64(WGM), group_rows, fx.Int64(WGM)))
            local = pid % blocks_per_group
            block_m = fx.Int64(first_m + (local % group_rows))
            block_n = fx.Int64(local // group_rows)
        else:
            block_m = fx.block_idx.x
            block_n = fx.block_idx.y

        m_offset = block_m * BLOCK_M

        # Rebase the activation buffer to this block's (nbase, base_t) origin so the
        # per-tile relative i32 element offsets do not overflow.
        if const_expr(BIG_IN):
            nbase = m_offset // dhw
            ot_base0 = (m_offset % dhw) // hw_o
            base_t = ot_base0 - fx.Int64(pt)
            base_t = arith.select(base_t < fx.Int64(0), fx.Int64(0), base_t)
            x_base_byte = ((nbase * fx.Int64(d) + base_t) * fx.Int64(h)) * fx.Int64(width) * fx.Int64(c)
            x_addr = fx.Int64(fx.ptrtoint(fx.get_iter(x))) + fx.Int64(x_base_byte)
            x_div = fx.logical_divide(
                _make_fp8_buffer_tensor_from_addr(x_addr, f8_ir_t, x_buf),
                fx.make_layout(1, 1),
            )

        def in_range(v, hi):
            return (v >= fx.Int64(0)) & (v < fx.Int64(hi))

        # ---- im2col address for a (M-row, K-col) chunk of 16 contiguous channels ----
        # k_col is 16-aligned and c % 16 == 0, so the 16 elements at k_col are consecutive
        # channels of ONE (kt,kh,kw) tap: one spatial address + a contiguous channel base.
        #
        # The output-spatial decomposition of m_row is loop-invariant across the K loop
        # but costs 4 div/mods, so it is precomputed once per (half, step) and reused.
        def _spatial_of_row(m_row):
            row_valid = m_row < fx.Int64(npq)
            if const_expr(temporal_only_fast):
                out_t = (m_row // hw_o) % d
                return (row_valid, out_t, m_row)
            n_idx = m_row // dhw
            rem = m_row % dhw
            ot = rem // hw_o
            rem2 = rem % hw_o
            oh = rem2 // wo
            ow = rem2 % wo
            return (row_valid, n_idx, ot, oh, ow)

        K_PARTIAL = crs != crs_pad

        def im2col_safe_elem_pre(spatial, k_col, k_iter):
            cc = k_col % c
            # K-partial: only the tail tile can have columns >= crs (which decode a bogus
            # tap), so gate on k_iter and mask those to the OOB sentinel.
            k_in_range = True
            if const_expr(K_PARTIAL and k_iter == K_ITERS - 1):
                k_in_range = k_col < fx.Int64(crs)
            if const_expr(temporal_only_fast):
                row_valid, out_t, m_row = spatial
                kt_i = k_col // c
                temporal_delta = kt_i - pt
                in_t = out_t + temporal_delta
                valid = row_valid & in_range(in_t, d)
                if const_expr(K_PARTIAL and k_iter == K_ITERS - 1):
                    valid = valid & k_in_range
                if const_expr(BIG_IN):
                    g_elem = ((m_row + temporal_delta * hw_o) - (nbase * dhw + base_t * hw_o)) * c + cc
                else:
                    g_elem = (m_row + temporal_delta * hw_o) * c + cc
            else:
                row_valid, n_idx, ot, oh, ow = spatial
                ckk = k_col // c
                kw_i = ckk % kw
                ckk2 = ckk // kw
                kh_i = ckk2 % kh
                kt_i = ckk2 // kh
                in_t = ot * st + kt_i - pt
                in_h = oh * sh + kh_i - ph
                in_w = ow * sw + kw_i - pw
                valid = row_valid
                if const_expr(need_t_check):
                    valid = valid & in_range(in_t, d)
                if const_expr(need_h_check):
                    valid = valid & in_range(in_h, h)
                if const_expr(need_w_check):
                    valid = valid & in_range(in_w, width)
                if const_expr(K_PARTIAL and k_iter == K_ITERS - 1):
                    valid = valid & k_in_range
                if const_expr(BIG_IN):
                    di = n_idx - nbase
                    g_elem = (((di * d + (in_t - base_t)) * h + in_h) * width + in_w) * c + cc
                else:
                    g_elem = (((n_idx * d + in_t) * h + in_h) * width + in_w) * c + cc
            g_elem_i = fx.Int32(g_elem)
            return arith.select(valid, g_elem_i, fx.Int32(OOB_SENTINEL_ELEM))

        # ---- conv A G2S: deposit im2col chunks into the GEMM half-block LDS layout ----
        # The physical LDS byte this lane owns equals the plain flatten of its logical
        # (row_g, col_g), so the element stored must be A[swizzle_128(row_g, col_g)] for
        # S2RLoader to round-trip. Mirrors G2SLoader._lds_dst_at exactly.
        g2s_atom = fx.make_copy_atom(fx.rocdl.BufferCopyLDS128b(), 128)
        LdsPtr_t = fx.PointerType.get(f8_ir_t, 2, 512)

        # Diagnostic only: swap the im2col address for a plain linear GEMM read to isolate
        # the pure-GEMM cost. Produces INCORRECT output.
        STRIP_IM2COL = os.environ.get("CONV_STRIP_IM2COL", "0") in ("1", "true", "yes")

        # Loop-invariant per (half, step): LDS byte offset and m_row's spatial decomposition.
        # Computed once here so the SSA values dominate every conv_a_g2s call.
        def _conv_a_g2s_pre(half):
            m_half_base = m_offset + fx.Int64(half * LDS_BLOCK_M)
            steps = []
            for step in range_constexpr(N_LDS_STEPS_A):
                row_g = lane_id // 8 + wave_id * 8 + step * (N_WAVES * 8)
                col_g = (lane_id % 8) * 16
                r, cc = swizzle_128(row_g, col_g)
                m_row = m_half_base + r
                step_off = wave_id * 1024 + step * (N_WAVES * 1024)
                if const_expr(STRIP_IM2COL):
                    steps.append((step_off, cc, m_row, None))
                else:
                    steps.append((step_off, cc, m_row, _spatial_of_row(m_row)))
            return steps

        _a_g2s_pre = [_conv_a_g2s_pre(0), _conv_a_g2s_pre(1)]

        def conv_a_g2s(lds_dst, half, k_iter):
            k_base = fx.Int64(k_iter * BLOCK_K)
            for step_off, cc, m_row, spatial in _a_g2s_pre[half]:
                if const_expr(STRIP_IM2COL):
                    k_col = k_base + cc
                    lin = m_row * crs + k_col
                    safe = fx.Int32(arith.select(m_row < fx.Int64(npq), lin, fx.Int64(OOB_SENTINEL_ELEM)))
                else:
                    safe = im2col_safe_elem_pre(spatial, k_base + cc, k_iter)
                base_i32 = fx.Int32(fx.ptrtoint(lds_dst.ptr)) + fx.Int32(step_off)
                lds_ptr = fx.inttoptr(LdsPtr_t, base_i32)
                dst = fx.make_view(lds_ptr, fx.make_layout(1, 1))
                src = fx.slice(x_div, (None, fx.Int32(safe)))
                fx.copy(g2s_atom, src, dst)

        # ---- B G2S: plain KTRSC (k, crs_pad) matrix -> reuse the GEMM loader verbatim ----
        # Row stride is crs_pad, so the tail tile reads the host's zero-pad.
        gl_off_b = compute_global_swizzle(lane_id, wave_id, crs_pad, N_LDS_ROUNDS, preshuffled=False)
        b_g2s = G2SLoader(b_div, gl_off_b, N_LDS_STEPS_B, f8_ir_t, wave_id)
        B0_gl_offset = (block_n * BLOCK_N) * crs_pad
        B1_gl_offset = (block_n * BLOCK_N + LDS_BLOCK_N) * crs_pad

        a_s2r = S2RLoader(wave_m, N_TILES_A)
        b_s2r = S2RLoader(wave_n, N_TILES_B)
        # Single 16x16x128 fp8 atom, built in-kernel (raw i32x8 operands need the
        # concrete tiled_mma; a tiled_mma kernel-arg fails cold-compile).
        tiled_mma = fx.make_tiled_mma(
            fx.make_mma_atom(fx.rocdl.cdna4.MFMA_Scale(16, 16, 128, elem_ty)),
            fx.make_layout((1, 1, 1), (0, 0, 0)),
        )
        mfma = TiledMmaDriver(tiled_mma, N_TILES_A, N_TILES_B)

        c00_frag = [mfma.zero_value] * N_ACCUMS
        c01_frag = [mfma.zero_value] * N_ACCUMS
        c10_frag = [mfma.zero_value] * N_ACCUMS
        c11_frag = [mfma.zero_value] * N_ACCUMS

        # ---- prologue: fill cur (k=0) and next (k=1) ----
        b_g2s.load(b_cur0, B0_gl_offset + 0 * BLOCK_K)
        conv_a_g2s(a_cur0, 0, 0)
        b_g2s.load(b_cur1, B1_gl_offset + 0 * BLOCK_K)
        conv_a_g2s(a_cur1, 1, 0)

        if wave_m == 1:
            fx.rocdl.s_barrier()

        wait_barrier(N_LDS_STEPS_A + N_LDS_STEPS_B)

        b_g2s.load(b_next0, B0_gl_offset + 1 * BLOCK_K)
        conv_a_g2s(a_next0, 0, 1)
        b_g2s.load(b_next1, B1_gl_offset + 1 * BLOCK_K)

        wait_barrier(N_LDS_STEPS_A + 2 * N_LDS_STEPS_B)

        # ---- main loop (mirror kernel_gemm, A loads swapped for conv_a_g2s) ----
        for ki in range_constexpr(K_ITERS - 2):
            b0_frag = b_s2r.load(b_cur0)
            a0_frag = a_s2r.load(a_cur0)
            conv_a_g2s(a_next1, 1, ki + 1)
            fx.rocdl.s_barrier()

            c00_frag = mfma.call(a0_frag, b0_frag, c00_frag)

            b1_frag = b_s2r.load(b_cur1)
            b_g2s.load(b_cur0, B0_gl_offset + (ki + 2) * BLOCK_K)
            fx.rocdl.s_barrier()

            c01_frag = mfma.call(a0_frag, b1_frag, c01_frag)

            a1_frag = a_s2r.load(a_cur1)
            conv_a_g2s(a_cur0, 0, ki + 2)
            fx.rocdl.s_barrier()

            c10_frag = mfma.call(a1_frag, b0_frag, c10_frag)

            b_g2s.load(b_cur1, B1_gl_offset + (ki + 2) * BLOCK_K)
            wait_barrier(2 * N_LDS_STEPS_A + N_LDS_STEPS_B)

            c11_frag = mfma.call(a1_frag, b1_frag, c11_frag)

            a_cur0, a_next0 = a_next0, a_cur0
            a_cur1, a_next1 = a_next1, a_cur1
            b_cur0, b_next0 = b_next0, b_cur0
            b_cur1, b_next1 = b_next1, b_cur1

        # ---- step k = K_ITERS - 2 ----
        b0_frag = b_s2r.load(b_cur0)
        a0_frag = a_s2r.load(a_cur0)
        fx.rocdl.s_barrier()

        c00_frag = mfma.call(a0_frag, b0_frag, c00_frag)

        b1_frag = b_s2r.load(b_cur1)
        fx.rocdl.s_barrier()

        c01_frag = mfma.call(a0_frag, b1_frag, c01_frag)

        a1_frag = a_s2r.load(a_cur1)
        conv_a_g2s(a_next1, 1, K_ITERS - 1)
        fx.rocdl.s_barrier()

        c10_frag = mfma.call(a1_frag, b0_frag, c10_frag)

        b0_frag = b_s2r.load(b_next0)
        fx.rocdl.s_barrier()

        c11_frag = mfma.call(a1_frag, b1_frag, c11_frag)

        a_cur0, a_next0 = a_next0, a_cur0
        a_cur1, a_next1 = a_next1, a_cur1
        b_cur0, b_next0 = b_next0, b_cur0
        b_cur1, b_next1 = b_next1, b_cur1

        # ---- step k = K_ITERS - 1 ----
        a0_frag = a_s2r.load(a_cur0)
        wait_barrier(0)

        c00_frag = mfma.call(a0_frag, b0_frag, c00_frag)

        b1_frag = b_s2r.load(b_cur1)
        fx.rocdl.s_barrier()

        c01_frag = mfma.call(a0_frag, b1_frag, c01_frag)

        a1_frag = a_s2r.load(a_cur1)
        fx.rocdl.s_barrier()

        fx.rocdl.s_setprio(1)
        c10_frag = mfma.call(a1_frag, b0_frag, c10_frag, set_prio=False)
        c11_frag = mfma.call(a1_frag, b1_frag, c11_frag, set_prio=False)
        fx.rocdl.s_setprio(0)
        fx.rocdl.s_barrier()

        # ---- epilogue: direct store, map (M=npq row, N=k_out col) -> conv output ----
        if const_expr(BIG_OUT):
            y_elem_base = fx.Int64(fx.ptrtoint(fx.get_iter(y)))

        def _big_store(off_elem, value):
            addr = y_elem_base + fx.Int64(off_elem) * fx.Int64(2)
            ptr = _global_ptr_from_addr(addr, fx.BFloat16.ir_type, y).llvm_ptr
            v = value.ir_value() if hasattr(value, "ir_value") else value
            llvm.StoreOp(v, ptr, alignment=2)

        def store_cfrag(c_frag, base_row, base_col):
            for ti in range_constexpr(N_TILES_A):
                for tj in range_constexpr(N_TILES_B):
                    col = base_col + fx.Int64(tj * 16) + lane_id % 16
                    col_valid = col < fx.Int64(k)
                    if const_expr(has_bias):
                        col_i = fx.Int32(arith.select(col_valid, col, fx.Int64(0)))
                        fx.copy(bias_atom, fx.slice(bias_div, (None, col_i)), bias_reg)
                        bias_val = fx.Float32(fx.memref_load_vec(bias_reg)[0])
                    vec_f32 = Vec(c_frag[mfma.idx(ti, tj)])
                    row_base = base_row + fx.Int64(ti * 16) + (lane_id // 16) * 4

                    if const_expr(_vec_store):
                        off0 = col * dhw + row_base
                        row_ok = col_valid & (row_base + fx.Int64(3) < fx.Int64(npq))
                        if row_ok:
                            vals = []
                            for i in range_constexpr(4):
                                o = vec_f32[i] + bias_val if const_expr(has_bias) else vec_f32[i]
                                vals.append(o.to(fx.BFloat16))
                            v4 = fx.Vector.from_elements(vals, dtype=fx.BFloat16)
                            fx.memref_store_vec(v4, y_reg_4)
                            fx.copy(y_atom_4, y_reg_4, fx.slice(y_div, (None, fx.Int32(off0))))
                        continue

                    for i in range_constexpr(4):
                        row = row_base + fx.Int64(i)
                        out = vec_f32[i]
                        if const_expr(has_bias):
                            out = out + bias_val
                        valid = col_valid & (row < fx.Int64(npq))
                        if const_expr(n == 1):
                            off_ncdhw = col * dhw + row
                        else:
                            n_idx = row // dhw
                            sp = row % dhw
                            off_ncdhw = n_idx * (k * dhw) + col * dhw + sp
                        if const_expr(BIG_OUT):
                            if valid:
                                _big_store(off_ncdhw, out.to(fx.BFloat16))
                        else:
                            # Route masked-off lanes one element past the end; the
                            # descriptor's num_records bound drops them in hardware.
                            off_i = fx.Int32(arith.select(valid, off_ncdhw, fx.Int64(npq * k)))
                            fx.memref_store_vec(Vec.filled(1, out.to(fx.BFloat16), fx.BFloat16), y_reg_1)
                            fx.copy(y_atom_1, y_reg_1, fx.slice(y_div, (None, off_i)))

        wave_m_offset = wave_m * (N_TILES_A * 16)
        wave_n_offset = wave_n * (N_TILES_B * 16)
        base_row = m_offset + fx.Int64(wave_m_offset)
        base_col = block_n * BLOCK_N + fx.Int64(wave_n_offset)

        store_cfrag(c00_frag, base_row, base_col)
        store_cfrag(c01_frag, base_row, base_col + fx.Int64(LDS_BLOCK_N))
        store_cfrag(c10_frag, base_row + fx.Int64(LDS_BLOCK_M), base_col)
        store_cfrag(c11_frag, base_row + fx.Int64(LDS_BLOCK_M), base_col + fx.Int64(LDS_BLOCK_N))

    @flyc.jit
    def launch(y: fx.Tensor, x: fx.Tensor, weight: fx.Tensor, bias: fx.Tensor, stream: fx.Stream = fx.Stream(None)):
        conv3d_implicit_fp8_kernel(
            y,
            x,
            weight,
            bias,
            value_attrs={
                "rocdl.waves_per_eu": 2,
                "rocdl.flat_work_group_size": f"{BLOCK_THREADS},{BLOCK_THREADS}",
            },
        ).launch(grid=(grid_m, grid_n, 1), block=(BLOCK_THREADS, 1, 1), stream=stream)

    return launch


def _autotune_enabled():
    return os.environ.get("FLYDSL_CONV3D_AUTOTUNE", "0").lower() in ("1", "true", "yes")


def _conv3d_impl_fp8(x, weight, bias=None, stride=1, padding=0, stream=None, wgm=None, autotune=None):
    """FP8 (E4M3FN) 3D implicit-GEMM conv (fp8_gemm 8-wave pipeline).

    The only tunable is WGM (L2-swizzle grouping): wgm=<int> forces it; autotune=True
    (or FLYDSL_CONV3D_AUTOTUNE=1) sweeps WGM_VALUES and caches the winner per shape."""
    n, c, d, h, width = x.shape
    k, wc, kt, kh, kw = weight.shape
    assert c == wc, f"in-channel mismatch: x has {c}, weight has {wc}"
    assert (
        x.dtype == torch.float8_e4m3fn and weight.dtype == torch.float8_e4m3fn
    ), f"expected FP8 E4M3FN x/weight, got x={x.dtype}, weight={weight.dtype}"
    st, sh, sw = _normalize_3(stride)
    pt, ph, pw = _normalize_3(padding)

    do = (d + 2 * pt - kt) // st + 1
    ho = (h + 2 * ph - kh) // sh + 1
    wo = (width + 2 * pw - kw) // sw + 1

    # Zero-pad C to the gather's vector width; padded channels see zero weights.
    cp = _pad_channels(c)
    x = _pad_c_dim(x, c, cp)
    c = cp

    launch_stream = torch.cuda.current_stream() if stream is None else stream
    x_arg = _transpose_activation_fp8(x)
    w_arg = _prep_weight_fp8(weight)

    # The k-loop runs over crs_pad, so zero-pad the weight's crs dimension to match.
    crs = c * kt * kh * kw
    crs_pad = max(2 * 128, ((crs + 128 - 1) // 128) * 128)
    if crs_pad != crs:
        w_mat = w_arg.view(k, crs)
        w_padded = torch.zeros((k, crs_pad), device=w_mat.device, dtype=w_mat.dtype)
        w_padded[:, :crs] = w_mat
        w_arg = w_padded.view(-1)

    has_bias = bias is not None
    bias_arg = (
        bias.to(device=x.device, dtype=torch.float32).contiguous().view(-1)
        if has_bias
        else torch.empty(1, device=x.device, dtype=torch.float32)
    )
    if has_bias:
        assert bias_arg.numel() == k, f"bias must have {k} elements, got {bias_arg.numel()}"

    x_arg_t = flyc.from_torch_tensor(x_arg)
    w_arg_t = flyc.from_torch_tensor(w_arg)
    bias_t = flyc.from_torch_tensor(bias_arg)

    def _run(the_wgm):
        y = torch.empty((n, k, do, ho, wo), device=x.device, dtype=torch.bfloat16)
        exe = compile_conv3d_implicit_fp8(n, c, d, h, width, k, kt, kh, kw, st, sh, sw, pt, ph, pw, has_bias, the_wgm)
        exe(flyc.from_torch_tensor(y.view(-1)), x_arg_t, w_arg_t, bias_t, launch_stream)
        return y

    if wgm is not None:
        return _run(int(wgm))
    if autotune or (autotune is None and _autotune_enabled()):
        from kernels.conv.conv3d_autotune import WGM_VALUES, autotune_conv3d

        # Fixed 256x256x128 tile; only WGM varies. The tile marker keeps the shared
        # (candidate, wgm) autotune cache key well-formed.
        candidates = [((256, 256, 8, 4), w) for w in WGM_VALUES]
        shape = (n, c, d, h, width, k, kt, kh, kw, st, sh, sw, pt, ph, pw, has_bias)
        best = autotune_conv3d("fp8", shape, "fp8", candidates, x.device, lambda cand: _run(cand[1]))
        return _run(best[1])
    return _run(8)  # default WGM


def _conv2d_impl_fp8(x, weight, bias=None, stride=1, padding=0, **kwargs):
    assert x.dim() == 4 and weight.dim() == 4, "conv2d fp8 expects (N,C,H,W) / (K,C,R,S)"
    sh, sw = (stride, stride) if isinstance(stride, int) else stride
    ph, pw = (padding, padding) if isinstance(padding, int) else padding
    n, c, hh, ww = x.shape
    k, wc, r, s = weight.shape
    x5 = x.reshape(n, c, 1, hh, ww)
    w5 = weight.reshape(k, wc, 1, r, s)
    y5 = _conv3d_impl_fp8(x5, w5, bias=bias, stride=(1, sh, sw), padding=(0, ph, pw), **kwargs)
    return y5.reshape(y5.shape[0], y5.shape[1], y5.shape[3], y5.shape[4])


def _conv1d_impl_fp8(x, weight, bias=None, stride=1, padding=0, **kwargs):
    assert x.dim() == 3 and weight.dim() == 3, "conv1d fp8 expects (N,C,W) / (K,C,S)"
    sw = stride if isinstance(stride, int) else stride[0]
    pw = padding if isinstance(padding, int) else padding[0]
    n, c, ww = x.shape
    k, wc, s = weight.shape
    x5 = x.reshape(n, c, 1, 1, ww)
    w5 = weight.reshape(k, wc, 1, 1, s)
    y5 = _conv3d_impl_fp8(x5, w5, bias=bias, stride=(1, 1, sw), padding=(0, 0, pw), **kwargs)
    return y5.reshape(y5.shape[0], y5.shape[1], y5.shape[4])


def conv3d_implicit_fp8(x, weight, bias=None, stride=1, padding=0, **kwargs):
    """FP8 implicit-GEMM conv; dispatches 1D/2D/3D by filter rank.

    x/weight are FP8 E4M3FN; requires c % 16 == 0. Returns bf16.
    """
    assert x.dim() == weight.dim(), f"x rank {x.dim()} != weight rank {weight.dim()}"
    spatial_rank = weight.dim() - 2
    if spatial_rank == 3:
        return _conv3d_impl_fp8(x, weight, bias=bias, stride=stride, padding=padding, **kwargs)
    if spatial_rank == 2:
        return _conv2d_impl_fp8(x, weight, bias=bias, stride=stride, padding=padding, **kwargs)
    if spatial_rank == 1:
        return _conv1d_impl_fp8(x, weight, bias=bias, stride=stride, padding=padding, **kwargs)
    raise ValueError(f"conv3d_implicit_fp8 supports 1D/2D/3D; got filter rank {weight.dim()}")


__all__ = ["conv3d_implicit_fp8", "compile_conv3d_implicit_fp8"]
